
///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:00:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'Bilinear_interpolation_RGB_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation_RGB_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'uart_control_output_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 13 for port 'x_pix_len' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:130)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 13 for port 'y_pix_len' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:131)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0008 WARNING] Top module not specified. 'uart_control_output_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "uart_control_output_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_output_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 297 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_output_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 179 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 333 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 273, ed: 927, lv: 3, pw: 498.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 141 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port clk_24M is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5
[EFX-0000 INFO] EFX_LUT4        : 	199
[EFX-0000 INFO] EFX_FF          : 	120
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:02:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'Bilinear_interpolation_RGB_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation_RGB_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "Bilinear_interpolation_RGB_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Bilinear_interpolation_RGB_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Bilinear_interpolation_RGB_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3465 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_o' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 575 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1608, ed: 4974, lv: 6, pw: 9795.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3378 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port sys_clk_96M is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0012 VERI-INFO] Found 37 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1364
[EFX-0000 INFO] EFX_LUT4        : 	1603
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	2971
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:06:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'Bilinear_interpolation_RGB_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation_RGB_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "Bilinear_interpolation_RGB_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Bilinear_interpolation_RGB_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Bilinear_interpolation_RGB_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3465 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_o' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 575 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1608, ed: 4974, lv: 6, pw: 9795.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3378 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port sys_clk_96M is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0012 VERI-INFO] Found 37 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1364
[EFX-0000 INFO] EFX_LUT4        : 	1603
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	2971
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:12:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'uart_control_output_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 13 for port 'x_pix_len' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:130)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 13 for port 'y_pix_len' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:131)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "uart_control_output_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_output_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 297 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_output_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 179 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 333 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 273, ed: 927, lv: 3, pw: 498.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 141 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port clk_24M is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5
[EFX-0000 INFO] EFX_LUT4        : 	199
[EFX-0000 INFO] EFX_FF          : 	120
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:22:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][12]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][11]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][10]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][9]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[5]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[4]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[3]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "rgb_biliner"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in2' with 3465 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_in1' with 301 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 533 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1460, ed: 4619, lv: 6, pw: 9337.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in2' with 3351 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_in1' with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0012 VERI-INFO] Found 36 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1280
[EFX-0000 INFO] EFX_LUT4        : 	1454
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	2818
[EFX-0000 INFO] EFX_SRL8        : 	88
[EFX-0000 INFO] EFX_RAM10       : 	33
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:25:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][12]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][11]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][10]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][9]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[5]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[4]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[3]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "bilinear_interpolation"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in2' with 1154 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_in1' with 101 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 130 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 505, ed: 1590, lv: 6, pw: 3205.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in2' with 1116 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_in1' with 101 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	440
[EFX-0000 INFO] EFX_LUT4        : 	503
[EFX-0000 INFO] EFX_DSP48       : 	12
[EFX-0000 INFO] EFX_FF          : 	971
[EFX-0000 INFO] EFX_SRL8        : 	30
[EFX-0000 INFO] EFX_RAM10       : 	11
[EFX-0000 INFO] EFX_DPRAM10     : 	16
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:35:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][12]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][11]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][10]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][9]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[5]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[4]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[3]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "bilinear_interpolation"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in2' with 1154 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_in1' with 101 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 116 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 448, ed: 1400, lv: 6, pw: 3130.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in2' with 1116 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_in1' with 101 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_219 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_220 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_221 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2589_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2632_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2675_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2718_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2589_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_218 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2632_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2675_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2718_pp_1x0 is permanently disabled 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	440
[EFX-0000 INFO] EFX_LUT4        : 	446
[EFX-0000 INFO] EFX_DSP48       : 	12
[EFX-0000 INFO] EFX_FF          : 	971
[EFX-0000 INFO] EFX_SRL8        : 	30
[EFX-0000 INFO] EFX_RAM10       : 	11
[EFX-0000 INFO] EFX_DPRAM10     : 	16
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:38:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][12]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][11]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][10]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][9]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[5]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[4]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[3]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "bilinear_interpolation"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in2' with 1154 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_in1' with 101 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 130 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 505, ed: 1590, lv: 6, pw: 3205.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in2' with 1116 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_in1' with 101 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 12 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	440
[EFX-0000 INFO] EFX_LUT4        : 	503
[EFX-0000 INFO] EFX_DSP48       : 	12
[EFX-0000 INFO] EFX_FF          : 	971
[EFX-0000 INFO] EFX_SRL8        : 	30
[EFX-0000 INFO] EFX_RAM10       : 	11
[EFX-0000 INFO] EFX_DPRAM10     : 	16
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:43:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][12]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][11]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][10]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0200 WARNING] Removing redundant signal : genblk1.non_pipeline.sub_combi[0][9]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:236)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[5]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[4]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[3]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "rgb_biliner"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in2' with 3466 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_in1' with 301 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 516 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1475, ed: 4631, lv: 6, pw: 9324.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in2' with 3352 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_in1' with 205 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance red_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0012 VERI-INFO] Found 36 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1280
[EFX-0000 INFO] EFX_LUT4        : 	1469
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	2819
[EFX-0000 INFO] EFX_SRL8        : 	88
[EFX-0000 INFO] EFX_RAM10       : 	33
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:47:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_loader"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 41 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 85 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 54 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 374, lv: 4, pw: 478.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port sys_clk_96M is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	84
[EFX-0000 INFO] EFX_LUT4        : 	135
[EFX-0000 INFO] EFX_FF          : 	127
[EFX-0000 INFO] EFX_SRL8        : 	26
[EFX-0000 INFO] EFX_RAM10       : 	12
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:59:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_loader"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 41 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 85 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 54 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 377, lv: 4, pw: 481.67
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port sys_clk_96M is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	84
[EFX-0000 INFO] EFX_LUT4        : 	135
[EFX-0000 INFO] EFX_FF          : 	127
[EFX-0000 INFO] EFX_SRL8        : 	26
[EFX-0000 INFO] EFX_RAM10       : 	12
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:01:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_loader"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 41 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 85 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 54 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 135, ed: 373, lv: 4, pw: 480.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 84 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port sys_clk_96M is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port vsync_i is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	84
[EFX-0000 INFO] EFX_LUT4        : 	134
[EFX-0000 INFO] EFX_FF          : 	126
[EFX-0000 INFO] EFX_SRL8        : 	26
[EFX-0000 INFO] EFX_RAM10       : 	12
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:04:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'Bilinear_interpolation_RGB_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation_RGB_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "Bilinear_interpolation_RGB_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Bilinear_interpolation_RGB_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Bilinear_interpolation_RGB_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3466 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_o' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 605 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1605, ed: 4981, lv: 6, pw: 9776.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3352 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port sys_clk_96M is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0012 VERI-INFO] Found 37 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1364
[EFX-0000 INFO] EFX_LUT4        : 	1596
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	2943
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:43:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'input' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:21)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'input' used in incorrect context (VERI-2344) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:21)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:45:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:17)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:45:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 350 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3466 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 930 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 23s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1871, ed: 5816, lv: 6, pw: 10223.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3352 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 36 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1400
[EFX-0000 INFO] EFX_LUT4        : 	1866
[EFX-0000 INFO] EFX_DSP48       : 	37
[EFX-0000 INFO] EFX_FF          : 	3101
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:52:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0010 VERI-ERROR] cannot find port 'fpga_rxd_0' on this module (VERI-1010) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:86)
[EFX-0012 VERI-INFO] 'uart_control_top' is declared here (VERI-1310) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0010 VERI-ERROR] cannot find port 'fpga_txd_0' on this module (VERI-1010) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:87)
[EFX-0012 VERI-INFO] 'uart_control_top' is declared here (VERI-1310) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0010 VERI-ERROR] cannot find port 'fpga_txd_1' on this module (VERI-1010) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:89)
[EFX-0012 VERI-INFO] 'uart_control_top' is declared here (VERI-1310) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0021 ERROR] Verific elaboration of module 'data_in_uart_control_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:54:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:23)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:54:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0010 VERI-ERROR] assignment to input 'x_pix_len' (VERI-1214) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:61)
[EFX-0010 VERI-ERROR] assignment to input 'y_pix_len' (VERI-1214) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:62)
[EFX-0012 VERI-INFO] module 'data_in_uart_control_top' remains a black box due to errors in its contents (VERI-1073) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0021 ERROR] Verific elaboration of module 'data_in_uart_control_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:55:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 294 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3466 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 133 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 851 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 24s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1782, ed: 5528, lv: 6, pw: 10096.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3352 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 36 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1401
[EFX-0000 INFO] EFX_LUT4        : 	1776
[EFX-0000 INFO] EFX_DSP48       : 	37
[EFX-0000 INFO] EFX_FF          : 	3042
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 23:01:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 294 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3466 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_o' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 133 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 851 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 24s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1770, ed: 5518, lv: 6, pw: 10081.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3352 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 36 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1401
[EFX-0000 INFO] EFX_LUT4        : 	1765
[EFX-0000 INFO] EFX_DSP48       : 	37
[EFX-0000 INFO] EFX_FF          : 	3045
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 23:04:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'uart_control_output_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'x_pix_len' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:130)
[EFX-0011 VERI-WARNING] actual bit length 11 differs from formal bit length 12 for port 'y_pix_len' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\uart_control_output_top.v:131)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "uart_control_output_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_output_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 297 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_output_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 179 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 333 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 273, ed: 927, lv: 3, pw: 498.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 141 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port clk_24M is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5
[EFX-0000 INFO] EFX_LUT4        : 	199
[EFX-0000 INFO] EFX_FF          : 	120
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 12:31:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 294 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3466 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_o' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 133 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 851 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 23s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1770, ed: 5518, lv: 6, pw: 10081.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 3352 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 36 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1401
[EFX-0000 INFO] EFX_LUT4        : 	1765
[EFX-0000 INFO] EFX_DSP48       : 	37
[EFX-0000 INFO] EFX_FF          : 	3045
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 14:29:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:63)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:63)
[EFX-0010 VERI-ERROR] syntax error near 'rgb_biliner_u' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:69)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:83)
[EFX-0010 VERI-ERROR] syntax error near 'u_i2c_timing_ctrl' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:95)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:107)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:114)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 14:37:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:63)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:63)
[EFX-0010 VERI-ERROR] syntax error near 'rgb_biliner_u' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:69)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:83)
[EFX-0010 VERI-ERROR] syntax error near 'u_i2c_timing_ctrl' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:95)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:107)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:114)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 14:38:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:107)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\ADV7611_I2C_Ctrl.v:31)
[EFX-0012 VERI-INFO] compiling module 'I2C_ADV7611_Config_640_480' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\I2C_ADV7611_Config_640_480.v:18)
[EFX-0012 VERI-INFO] compiling module 'uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:87)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 398 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 1190 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 389 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 858 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2063, ed: 6609, lv: 6, pw: 5602.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_out' with 1109 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 308 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port clk_out is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_pix_clk_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_pix_en_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_hsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_vsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 30 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	34
[EFX-0000 INFO] EFX_LUT4        : 	611
[EFX-0000 INFO] EFX_FF          : 	172
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 15:25:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:107)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\ADV7611_I2C_Ctrl.v:31)
[EFX-0012 VERI-INFO] compiling module 'I2C_ADV7611_Config_640_480' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\I2C_ADV7611_Config_640_480.v:18)
[EFX-0012 VERI-INFO] compiling module 'uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:87)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 398 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 1190 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 389 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 858 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2063, ed: 6609, lv: 6, pw: 5602.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 1109 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 308 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port biliner_clk_out is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_pix_clk_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_pix_en_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_hsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_vsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 30 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	34
[EFX-0000 INFO] EFX_LUT4        : 	611
[EFX-0000 INFO] EFX_FF          : 	172
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 15:28:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:107)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\ADV7611_I2C_Ctrl.v:31)
[EFX-0012 VERI-INFO] compiling module 'I2C_ADV7611_Config_640_480' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\I2C_ADV7611_Config_640_480.v:18)
[EFX-0012 VERI-INFO] compiling module 'uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:87)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 398 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 1190 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 389 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 858 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2063, ed: 6609, lv: 6, pw: 5602.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 1109 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 308 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port biliner_clk_out is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_pix_clk_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_RGB_data_i[0] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_pix_en_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_hsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_vsync_i is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 30 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	34
[EFX-0000 INFO] EFX_LUT4        : 	611
[EFX-0000 INFO] EFX_FF          : 	172
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 15:38:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\ADV7611_I2C_Ctrl.v:31)
[EFX-0012 VERI-INFO] compiling module 'I2C_ADV7611_Config_640_480' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\I2C_ADV7611_Config_640_480.v:18)
[EFX-0012 VERI-INFO] compiling module 'uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 398 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3466 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 455 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1017 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 26s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2327, ed: 7403, lv: 6, pw: 10811.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3352 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 346 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 37 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1429
[EFX-0000 INFO] EFX_LUT4        : 	2309
[EFX-0000 INFO] EFX_DSP48       : 	37
[EFX-0000 INFO] EFX_FF          : 	3154
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 15:47:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\ADV7611_I2C_Ctrl.v:31)
[EFX-0012 VERI-INFO] compiling module 'I2C_ADV7611_Config_640_480' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\I2C_ADV7611_Config_640_480.v:18)
[EFX-0012 VERI-INFO] compiling module 'uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:89)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 398 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3466 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 455 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1017 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 25s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2327, ed: 7403, lv: 6, pw: 10811.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3352 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 346 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 37 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1429
[EFX-0000 INFO] EFX_LUT4        : 	2309
[EFX-0000 INFO] EFX_DSP48       : 	37
[EFX-0000 INFO] EFX_FF          : 	3154
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 16:27:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] extra comma in port association list is not allowed (VERI-2523) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:63)
[EFX-0010 VERI-ERROR] module 'data_in_uart_control_top' is ignored due to previous errors (VERI-1072) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:132)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 16:28:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:110)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\ADV7611_I2C_Ctrl.v:31)
[EFX-0012 VERI-INFO] compiling module 'I2C_ADV7611_Config_640_480' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\I2C_ADV7611_Config_640_480.v:18)
[EFX-0012 VERI-INFO] compiling module 'uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:90)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 398 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3466 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'biliner_clk_in' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 69 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1014 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 28s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2312, ed: 7308, lv: 7, pw: 10754.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3352 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'biliner_clk_in' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 57 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 37 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1430
[EFX-0000 INFO] EFX_LUT4        : 	2291
[EFX-0000 INFO] EFX_DSP48       : 	37
[EFX-0000 INFO] EFX_FF          : 	3153
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 16:32:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:110)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\ADV7611_I2C_Ctrl.v:31)
[EFX-0012 VERI-INFO] compiling module 'I2C_ADV7611_Config_640_480' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\I2C_ADV7611_Config_640_480.v:18)
[EFX-0012 VERI-INFO] compiling module 'uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:90)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 398 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3466 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'biliner_clk_in' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 69 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1014 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 29s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2312, ed: 7308, lv: 7, pw: 10754.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3352 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'biliner_clk_in' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 57 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 37 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1430
[EFX-0000 INFO] EFX_LUT4        : 	2291
[EFX-0000 INFO] EFX_DSP48       : 	37
[EFX-0000 INFO] EFX_FF          : 	3153
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 16:35:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:110)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\ADV7611_I2C_Ctrl.v:31)
[EFX-0012 VERI-INFO] compiling module 'I2C_ADV7611_Config_640_480' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\ADV7611\I2C_ADV7611_Config_640_480.v:18)
[EFX-0012 VERI-INFO] compiling module 'uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control.v:1)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:90)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 398 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3466 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'biliner_clk_in' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 69 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1014 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 29s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2312, ed: 7308, lv: 7, pw: 10754.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3352 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'biliner_clk_in' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 57 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 37 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1430
[EFX-0000 INFO] EFX_LUT4        : 	2291
[EFX-0000 INFO] EFX_DSP48       : 	37
[EFX-0000 INFO] EFX_FF          : 	3153
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2024 15:17:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'img_vs_c11_cnt_max' becomes localparam in 'bilinear_interpolation' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:1121)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v:108)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\ADV7611_I2C_Ctrl.v:31)
[EFX-0012 VERI-INFO] compiling module 'I2C_ADV7611_Config_640_480' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\I2C_ADV7611_Config_640_480.v:18)
[EFX-0012 VERI-INFO] compiling module 'uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control.v:1)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v:88)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 401 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3493 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'biliner_clk_in' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 69 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1015 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 28s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2357, ed: 7450, lv: 7, pw: 10839.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'biliner_clk_in' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 57 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 37 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1430
[EFX-0000 INFO] EFX_LUT4        : 	2339
[EFX-0000 INFO] EFX_DSP48       : 	37
[EFX-0000 INFO] EFX_FF          : 	3199
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2024 15:23:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'img_vs_c11_cnt_max' becomes localparam in 'bilinear_interpolation' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:1121)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip/bram_ini.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:777)
[EFX-0012 VERI-INFO] analyzing included file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh' (VERI-1328) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0012 VERI-INFO] back to file 'D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v' (VERI-2320) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1049)
[EFX-0011 VERI-WARNING] parameter 'DECOMPOSE_WRITE_MODE' becomes localparam in 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0' with formal parameter declaration list (VERI-1199) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip/bram_decompose.vh:4)
[EFX-0011 VERI-WARNING] port 'i2c_rdata' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v:108)
[EFX-0012 VERI-INFO] compiling module 'data_in_uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v:1)
[EFX-0012 VERI-INFO] compiling module 'data_loader' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\HDMIdatain\data_loader.v:1)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'data_in_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 13 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 13 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'rgb_biliner' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\rgb_biliner.v:1)
[EFX-0012 VERI-INFO] compiling module 'bilinear_interpolation' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:17)
[EFX-0012 VERI-INFO] compiling module 'divider_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:81)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 12 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\divider_ip\divider_ip.v:363)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:194)
[EFX-0011 VERI-WARNING] expression size 27 truncated to fit in target size 17 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\Bilinear_interpolation\bilinear_interpolation.v:195)
[EFX-0011 VERI-WARNING] port 'clk' is not connected on this instance (VERI-2435) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:142)
[EFX-0012 VERI-INFO] compiling module 'my_bram_ip' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:146)
[EFX-0012 VERI-INFO] compiling module 'efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1871)
[EFX-0012 VERI-INFO] compiling module 'dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:970)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1090)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:1091)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10_renamed_due_excessive_length_7' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0012 VERI-INFO] compiling module 'dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:656)
[EFX-0011 VERI-WARNING] input port 'clk' remains unconnected for this instance (VDB-1053) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] input port 'addr[11]' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'asyn_fifo' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 14 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'wr_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 13 differs from formal bit length 14 for port 'rd_datacount_o' (VERI-1330) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\ADV7611_I2C_Ctrl.v:31)
[EFX-0012 VERI-INFO] compiling module 'I2C_ADV7611_Config_640_480' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\ADV7611\I2C_ADV7611_Config_640_480.v:18)
[EFX-0012 VERI-INFO] compiling module 'uart_control_top' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control_top.v:2)
[EFX-0012 VERI-INFO] compiling module 'integer_divider(DEVIDE_CNT=52)' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\integer_divider.v:31)
[EFX-0012 VERI-INFO] compiling module 'uart_receiver' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\uart_receiver.v:34)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control_top.v:86)
[EFX-0012 VERI-INFO] compiling module 'uart_control' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTcontrol\uart_control.v:1)
[EFX-0012 VERI-INFO] compiling module 'uart_transfer' (VERI-1018) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\UARTdevice\uart_transfer.v:34)
[EFX-0011 VERI-WARNING] net 'i2c_config_index[8]' does not have a driver (VDB-1002) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\rtl\data_in_uart_control_top.v:88)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\data_in_fifo\data_in_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.clk'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[11]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[10]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[9]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[8]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[7]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_bram.addr[6]'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\my_bram_ip\my_bram_ip.v:131)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_Competition\FPGAprojects\data_in_uart_control_new\Bilinear_interpolation_prj\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0266 WARNING] Module Instance 'ux_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'uy_divider_ip' input pin tied to constant (reset=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u1_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u2_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u3_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (we_b=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[0]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[1]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[2]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[3]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[4]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[5]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[6]=0).
[EFX-0266 WARNING] Module Instance 'u4_my_bram_ip' input pin tied to constant (wdata_b[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "data_in_uart_control_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ac9a970141f64bf9914e9a48d4957631(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=4096,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=12,RADDR_WIDTH=12,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ac9a970141f64bf9914e9a48d4957631(STAGE=2,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ac9a970141f64bf9914e9a48d4957631(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ac9a970141f64bf9914e9a48d4957631_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_loader" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_9537ff6f30ef403b9e2edbf97aa62a86(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_f656f5dedc9e468aafbbd8c29bccb0b0_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config_640_480" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 401 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3493 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'biliner_clk_in' with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 194 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 69 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1015 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 28s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2357, ed: 7450, lv: 7, pw: 10839.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'biliner_clk_out' with 3379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'biliner_clk_in' with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_96M' with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'sys_clk_24M' with 57 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'hdmi_pix_clk_i' with 41 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port hdmi_sda_io_IN is unconnected and will be removed 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/green_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_233 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_234 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_235 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/mult_236 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_0x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2640_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2683_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2726_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/blue_interp/n2769_pp_1x0 is permanently disabled 
[EFX-0011 VERI-WARNING] CE port of EFX_DSP48 instance rgb_biliner_u/red_interp/mult_233 is permanently disabled 
[EFX-0012 VERI-INFO] Found 37 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1430
[EFX-0000 INFO] EFX_LUT4        : 	2339
[EFX-0000 INFO] EFX_DSP48       : 	37
[EFX-0000 INFO] EFX_FF          : 	3199
[EFX-0000 INFO] EFX_SRL8        : 	114
[EFX-0000 INFO] EFX_RAM10       : 	45
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] =============================== 
