Layer Pairs Export File for PCB: D:\NIT Calicut\My NITC M.Tech Project\Second Semester Project\Altium Design\Gate_Driver_Circuit\HCPL-3120 Gate Driver Circuit\HCPL-3120 Gate Driver Circuit.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=hcpl-3120 gate driver circuit.txt|DrillLayers=gtl,gbl
