{
	"author": ["Brijesh Dongol", "Radha Jagadeesan", "James Riely"],
	"dblpkey": "journals/pacmpl/DongolJR18",
	"ee": "https://doi.org/10.1145/3158106",
	"journal": "PACMPL",
	"number": "POPL",
	"pages": "18:1-18:29",
	"title": "Transactions in relaxed memory architectures",
	"type": "article",
	"url": "db/journals/pacmpl/pacmpl2.html#DongolJR18",
	"volume": "2",
	"year": "2018"
}
