Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Nov 16 19:29:38 2025
| Host         : HAKMCHN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   66          inf        0.000                      0                   66           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 3.414ns (50.117%)  route 3.398ns (49.883%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  display_inst/q_reg_reg[17]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display_inst/q_reg_reg[17]/Q
                         net (fo=8, routed)           1.468     1.924    lock_inst/p_0_in[1]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     2.076 r  lock_inst/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.930     4.006    sseg_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.806     6.812 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.812    sseg[3]
    U16                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.751ns  (logic 3.404ns (50.420%)  route 3.347ns (49.580%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  display_inst/q_reg_reg[17]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  display_inst/q_reg_reg[17]/Q
                         net (fo=8, routed)           1.475     1.931    lock_inst/p_0_in[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.152     2.083 r  lock_inst/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.872     3.955    sseg_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.796     6.751 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.751    sseg[1]
    V14                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.327ns  (logic 3.187ns (50.380%)  route 3.139ns (49.620%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  display_inst/q_reg_reg[17]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  display_inst/q_reg_reg[17]/Q
                         net (fo=8, routed)           1.468     1.924    lock_inst/p_0_in[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     2.048 r  lock_inst/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.719    sseg_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.607     6.327 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.327    sseg[4]
    U15                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lock_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 3.177ns (50.853%)  route 3.070ns (49.147%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  lock_inst/FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  lock_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=12, routed)          1.205     1.661    lock_inst/current_state[0]
    SLICE_X0Y6           LUT3 (Prop_lut3_I0_O)        0.124     1.785 r  lock_inst/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.650    sseg_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     6.248 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.248    sseg[2]
    V13                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 3.409ns (56.283%)  route 2.648ns (43.717%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  display_inst/q_reg_reg[17]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display_inst/q_reg_reg[17]/Q
                         net (fo=8, routed)           0.977     1.433    display_inst/p_0_in[1]
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.152     1.585 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.256    an_OBUF[0]
    W15                  OBUF (Prop_obuf_I_O)         2.801     6.056 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.056    an[0]
    W15                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.945ns  (logic 3.422ns (57.556%)  route 2.523ns (42.444%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  display_inst/q_reg_reg[17]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  display_inst/q_reg_reg[17]/Q
                         net (fo=8, routed)           0.823     1.279    display_inst/p_0_in[1]
    SLICE_X1Y9           LUT2 (Prop_lut2_I1_O)        0.152     1.431 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.700     3.131    an_OBUF[3]
    W16                  OBUF (Prop_obuf_I_O)         2.814     5.945 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.945    an[3]
    W16                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 3.194ns (54.708%)  route 2.644ns (45.292%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  display_inst/q_reg_reg[17]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display_inst/q_reg_reg[17]/Q
                         net (fo=8, routed)           0.977     1.433    display_inst/p_0_in[1]
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.124     1.557 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.224    an_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614     5.838 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.838    an[1]
    V15                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.528ns  (logic 3.176ns (57.456%)  route 2.352ns (42.544%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  display_inst/q_reg_reg[17]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  display_inst/q_reg_reg[17]/Q
                         net (fo=8, routed)           0.823     1.279    display_inst/p_0_in[1]
    SLICE_X1Y9           LUT2 (Prop_lut2_I1_O)        0.124     1.403 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.529     2.932    an_OBUF[2]
    W17                  OBUF (Prop_obuf_I_O)         2.596     5.528 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.528    an[2]
    W17                                                               r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            lock_inst/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.759ns  (logic 1.308ns (34.800%)  route 2.451ns (65.200%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  switches_IBUF[6]_inst/O
                         net (fo=1, routed)           1.234     2.170    lock_inst/switches_IBUF[6]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.124     2.294 r  lock_inst/FSM_sequential_current_state[0]_i_5/O
                         net (fo=1, routed)           0.571     2.865    lock_inst/FSM_sequential_current_state[0]_i_5_n_0
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.124     2.989 r  lock_inst/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.646     3.635    lock_inst/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     3.759 r  lock_inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.759    lock_inst/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  lock_inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            lock_inst/entered_code_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.481ns  (logic 1.179ns (33.859%)  route 2.302ns (66.141%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  buttons_IBUF[2]_inst/O
                         net (fo=14, routed)          1.617     2.548    lock_inst/buttons_IBUF[2]
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.672 r  lock_inst/entered_code[1][1]_i_2/O
                         net (fo=2, routed)           0.685     3.357    lock_inst/entered_code[1][1]_i_2_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I3_O)        0.124     3.481 r  lock_inst/entered_code[1][0]_i_1/O
                         net (fo=1, routed)           0.000     3.481    lock_inst/entered_code[1][0]_i_1_n_0
    SLICE_X0Y16          FDCE                                         r  lock_inst/entered_code_reg[1][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lock_inst/entered_code_reg[3][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lock_inst/entered_code_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  lock_inst/entered_code_reg[3][1]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  lock_inst/entered_code_reg[3][1]/Q
                         net (fo=2, routed)           0.131     0.272    lock_inst/entered_code_reg[3][1]
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.317 r  lock_inst/entered_code[3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.317    lock_inst/entered_code[3][1]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  lock_inst/entered_code_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lock_inst/entered_code_reg[2][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lock_inst/entered_code_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  lock_inst/entered_code_reg[2][0]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  lock_inst/entered_code_reg[2][0]/Q
                         net (fo=2, routed)           0.168     0.309    lock_inst/entered_code_reg[2][0]
    SLICE_X1Y15          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  lock_inst/entered_code[2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    lock_inst/entered_code[2][0]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  lock_inst/entered_code_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lock_inst/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lock_inst/entered_code_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.474%)  route 0.175ns (48.526%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  lock_inst/FSM_sequential_current_state_reg[2]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  lock_inst/FSM_sequential_current_state_reg[2]/Q
                         net (fo=13, routed)          0.175     0.316    lock_inst/current_state[2]
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.045     0.361 r  lock_inst/entered_code[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    lock_inst/entered_code[3][0]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  lock_inst/entered_code_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lock_inst/entered_code_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lock_inst/entered_code_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  lock_inst/entered_code_reg[0][1]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  lock_inst/entered_code_reg[0][1]/Q
                         net (fo=2, routed)           0.185     0.326    lock_inst/entered_code_reg[0][1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  lock_inst/entered_code[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    lock_inst/entered_code[0][1]_i_1_n_0
    SLICE_X0Y17          FDCE                                         r  lock_inst/entered_code_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lock_inst/entered_code_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lock_inst/entered_code_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  lock_inst/entered_code_reg[1][0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  lock_inst/entered_code_reg[1][0]/Q
                         net (fo=2, routed)           0.185     0.326    lock_inst/entered_code_reg[1][0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  lock_inst/entered_code[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    lock_inst/entered_code[1][0]_i_1_n_0
    SLICE_X0Y16          FDCE                                         r  lock_inst/entered_code_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_inst/q_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  display_inst/q_reg_reg[10]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display_inst/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    display_inst/q_reg_reg_n_0_[10]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display_inst/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display_inst/q_reg_reg[8]_i_1_n_5
    SLICE_X0Y9           FDCE                                         r  display_inst/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_inst/q_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  display_inst/q_reg_reg[14]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display_inst/q_reg_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    display_inst/q_reg_reg_n_0_[14]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display_inst/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display_inst/q_reg_reg[12]_i_1_n_5
    SLICE_X0Y10          FDCE                                         r  display_inst/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_inst/q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  display_inst/q_reg_reg[2]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display_inst/q_reg_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    display_inst/q_reg_reg_n_0_[2]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display_inst/q_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display_inst/q_reg_reg[0]_i_1_n_5
    SLICE_X0Y7           FDCE                                         r  display_inst/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_inst/q_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE                         0.000     0.000 r  display_inst/q_reg_reg[6]/C
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display_inst/q_reg_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    display_inst/q_reg_reg_n_0_[6]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display_inst/q_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display_inst/q_reg_reg[4]_i_1_n_5
    SLICE_X0Y8           FDCE                                         r  display_inst/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lock_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lock_inst/FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.278%)  route 0.216ns (53.722%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  lock_inst/FSM_sequential_current_state_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  lock_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=12, routed)          0.216     0.357    lock_inst/current_state[1]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.402 r  lock_inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.402    lock_inst/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X1Y16          FDCE                                         r  lock_inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





