	{ "ixATTR00", REG_SMC, 0x0000, &ixATTR00[0], sizeof(ixATTR00)/sizeof(ixATTR00[0]), 0, 0 },
	{ "ixATTR01", REG_SMC, 0x0001, &ixATTR01[0], sizeof(ixATTR01)/sizeof(ixATTR01[0]), 0, 0 },
	{ "ixATTR02", REG_SMC, 0x0002, &ixATTR02[0], sizeof(ixATTR02)/sizeof(ixATTR02[0]), 0, 0 },
	{ "ixATTR03", REG_SMC, 0x0003, &ixATTR03[0], sizeof(ixATTR03)/sizeof(ixATTR03[0]), 0, 0 },
	{ "ixATTR04", REG_SMC, 0x0004, &ixATTR04[0], sizeof(ixATTR04)/sizeof(ixATTR04[0]), 0, 0 },
	{ "ixATTR05", REG_SMC, 0x0005, &ixATTR05[0], sizeof(ixATTR05)/sizeof(ixATTR05[0]), 0, 0 },
	{ "ixATTR06", REG_SMC, 0x0006, &ixATTR06[0], sizeof(ixATTR06)/sizeof(ixATTR06[0]), 0, 0 },
	{ "ixATTR07", REG_SMC, 0x0007, &ixATTR07[0], sizeof(ixATTR07)/sizeof(ixATTR07[0]), 0, 0 },
	{ "ixATTR08", REG_SMC, 0x0008, &ixATTR08[0], sizeof(ixATTR08)/sizeof(ixATTR08[0]), 0, 0 },
	{ "ixATTR09", REG_SMC, 0x0009, &ixATTR09[0], sizeof(ixATTR09)/sizeof(ixATTR09[0]), 0, 0 },
	{ "ixATTR0A", REG_SMC, 0x000A, &ixATTR0A[0], sizeof(ixATTR0A)/sizeof(ixATTR0A[0]), 0, 0 },
	{ "ixATTR0B", REG_SMC, 0x000B, &ixATTR0B[0], sizeof(ixATTR0B)/sizeof(ixATTR0B[0]), 0, 0 },
	{ "ixATTR0C", REG_SMC, 0x000C, &ixATTR0C[0], sizeof(ixATTR0C)/sizeof(ixATTR0C[0]), 0, 0 },
	{ "ixATTR0D", REG_SMC, 0x000D, &ixATTR0D[0], sizeof(ixATTR0D)/sizeof(ixATTR0D[0]), 0, 0 },
	{ "ixATTR0E", REG_SMC, 0x000E, &ixATTR0E[0], sizeof(ixATTR0E)/sizeof(ixATTR0E[0]), 0, 0 },
	{ "ixATTR0F", REG_SMC, 0x000F, &ixATTR0F[0], sizeof(ixATTR0F)/sizeof(ixATTR0F[0]), 0, 0 },
	{ "ixATTR10", REG_SMC, 0x0010, &ixATTR10[0], sizeof(ixATTR10)/sizeof(ixATTR10[0]), 0, 0 },
	{ "ixATTR11", REG_SMC, 0x0011, &ixATTR11[0], sizeof(ixATTR11)/sizeof(ixATTR11[0]), 0, 0 },
	{ "ixATTR12", REG_SMC, 0x0012, &ixATTR12[0], sizeof(ixATTR12)/sizeof(ixATTR12[0]), 0, 0 },
	{ "ixATTR13", REG_SMC, 0x0013, &ixATTR13[0], sizeof(ixATTR13)/sizeof(ixATTR13[0]), 0, 0 },
	{ "ixATTR14", REG_SMC, 0x0014, &ixATTR14[0], sizeof(ixATTR14)/sizeof(ixATTR14[0]), 0, 0 },
	{ "ixCRT15", REG_SMC, 0x0015, &ixCRT15[0], sizeof(ixCRT15)/sizeof(ixCRT15[0]), 0, 0 },
	{ "ixCRT16", REG_SMC, 0x0016, &ixCRT16[0], sizeof(ixCRT16)/sizeof(ixCRT16[0]), 0, 0 },
	{ "ixCRT17", REG_SMC, 0x0017, &ixCRT17[0], sizeof(ixCRT17)/sizeof(ixCRT17[0]), 0, 0 },
	{ "ixCRT18", REG_SMC, 0x0018, &ixCRT18[0], sizeof(ixCRT18)/sizeof(ixCRT18[0]), 0, 0 },
	{ "ixCRT1E", REG_SMC, 0x001E, &ixCRT1E[0], sizeof(ixCRT1E)/sizeof(ixCRT1E[0]), 0, 0 },
	{ "ixCRT1F", REG_SMC, 0x001F, &ixCRT1F[0], sizeof(ixCRT1F)/sizeof(ixCRT1F[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, &ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, &ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, &ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, &ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, &ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, &ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_G", REG_SMC, 0x0026, &ixDP_AUX2_DEBUG_G[0], sizeof(ixDP_AUX2_DEBUG_G)/sizeof(ixDP_AUX2_DEBUG_G[0]), 0, 0 },
	{ "ixDP_AUX2_DEBUG_H", REG_SMC, 0x0027, &ixDP_AUX2_DEBUG_H[0], sizeof(ixDP_AUX2_DEBUG_H)/sizeof(ixDP_AUX2_DEBUG_H[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002A, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002B, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002C, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002D, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002E, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002F, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, &ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, &ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, &ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003A, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003B, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003C, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003D, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003E, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003F, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixDP_AUX4_DEBUG_D", REG_SMC, 0x0043, &ixDP_AUX4_DEBUG_D[0], sizeof(ixDP_AUX4_DEBUG_D)/sizeof(ixDP_AUX4_DEBUG_D[0]), 0, 0 },
	{ "ixDP_AUX4_DEBUG_E", REG_SMC, 0x0044, &ixDP_AUX4_DEBUG_E[0], sizeof(ixDP_AUX4_DEBUG_E)/sizeof(ixDP_AUX4_DEBUG_E[0]), 0, 0 },
	{ "ixDP_AUX4_DEBUG_F", REG_SMC, 0x0045, &ixDP_AUX4_DEBUG_F[0], sizeof(ixDP_AUX4_DEBUG_F)/sizeof(ixDP_AUX4_DEBUG_F[0]), 0, 0 },
	{ "ixDP_AUX4_DEBUG_G", REG_SMC, 0x0046, &ixDP_AUX4_DEBUG_G[0], sizeof(ixDP_AUX4_DEBUG_G)/sizeof(ixDP_AUX4_DEBUG_G[0]), 0, 0 },
	{ "ixDP_AUX4_DEBUG_H", REG_SMC, 0x0047, &ixDP_AUX4_DEBUG_H[0], sizeof(ixDP_AUX4_DEBUG_H)/sizeof(ixDP_AUX4_DEBUG_H[0]), 0, 0 },
	{ "ixDP_AUX4_DEBUG_I", REG_SMC, 0x0048, &ixDP_AUX4_DEBUG_I[0], sizeof(ixDP_AUX4_DEBUG_I)/sizeof(ixDP_AUX4_DEBUG_I[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, &ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, &ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, &ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, &ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, &ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005A, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005B, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005C, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005D, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005E, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005F, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, &ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_A", REG_SMC, 0x0070, &ixDP_AUX5_DEBUG_A[0], sizeof(ixDP_AUX5_DEBUG_A)/sizeof(ixDP_AUX5_DEBUG_A[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_B", REG_SMC, 0x0071, &ixDP_AUX5_DEBUG_B[0], sizeof(ixDP_AUX5_DEBUG_B)/sizeof(ixDP_AUX5_DEBUG_B[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_C", REG_SMC, 0x0072, &ixDP_AUX5_DEBUG_C[0], sizeof(ixDP_AUX5_DEBUG_C)/sizeof(ixDP_AUX5_DEBUG_C[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_D", REG_SMC, 0x0073, &ixDP_AUX5_DEBUG_D[0], sizeof(ixDP_AUX5_DEBUG_D)/sizeof(ixDP_AUX5_DEBUG_D[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_E", REG_SMC, 0x0074, &ixDP_AUX5_DEBUG_E[0], sizeof(ixDP_AUX5_DEBUG_E)/sizeof(ixDP_AUX5_DEBUG_E[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_F", REG_SMC, 0x0075, &ixDP_AUX5_DEBUG_F[0], sizeof(ixDP_AUX5_DEBUG_F)/sizeof(ixDP_AUX5_DEBUG_F[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_G", REG_SMC, 0x0076, &ixDP_AUX5_DEBUG_G[0], sizeof(ixDP_AUX5_DEBUG_G)/sizeof(ixDP_AUX5_DEBUG_G[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_H", REG_SMC, 0x0077, &ixDP_AUX5_DEBUG_H[0], sizeof(ixDP_AUX5_DEBUG_H)/sizeof(ixDP_AUX5_DEBUG_H[0]), 0, 0 },
	{ "ixDP_AUX5_DEBUG_I", REG_SMC, 0x0078, &ixDP_AUX5_DEBUG_I[0], sizeof(ixDP_AUX5_DEBUG_I)/sizeof(ixDP_AUX5_DEBUG_I[0]), 0, 0 },
	{ "ixVGADCC_DBG_DCCIF_C", REG_SMC, 0x007E, &ixVGADCC_DBG_DCCIF_C[0], sizeof(ixVGADCC_DBG_DCCIF_C)/sizeof(ixVGADCC_DBG_DCCIF_C[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_A", REG_SMC, 0x0080, &ixDP_AUX6_DEBUG_A[0], sizeof(ixDP_AUX6_DEBUG_A)/sizeof(ixDP_AUX6_DEBUG_A[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_B", REG_SMC, 0x0081, &ixDP_AUX6_DEBUG_B[0], sizeof(ixDP_AUX6_DEBUG_B)/sizeof(ixDP_AUX6_DEBUG_B[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_C", REG_SMC, 0x0082, &ixDP_AUX6_DEBUG_C[0], sizeof(ixDP_AUX6_DEBUG_C)/sizeof(ixDP_AUX6_DEBUG_C[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_D", REG_SMC, 0x0083, &ixDP_AUX6_DEBUG_D[0], sizeof(ixDP_AUX6_DEBUG_D)/sizeof(ixDP_AUX6_DEBUG_D[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_E", REG_SMC, 0x0084, &ixDP_AUX6_DEBUG_E[0], sizeof(ixDP_AUX6_DEBUG_E)/sizeof(ixDP_AUX6_DEBUG_E[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_F", REG_SMC, 0x0085, &ixDP_AUX6_DEBUG_F[0], sizeof(ixDP_AUX6_DEBUG_F)/sizeof(ixDP_AUX6_DEBUG_F[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_G", REG_SMC, 0x0086, &ixDP_AUX6_DEBUG_G[0], sizeof(ixDP_AUX6_DEBUG_G)/sizeof(ixDP_AUX6_DEBUG_G[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_H", REG_SMC, 0x0087, &ixDP_AUX6_DEBUG_H[0], sizeof(ixDP_AUX6_DEBUG_H)/sizeof(ixDP_AUX6_DEBUG_H[0]), 0, 0 },
	{ "ixDP_AUX6_DEBUG_I", REG_SMC, 0x0088, &ixDP_AUX6_DEBUG_I[0], sizeof(ixDP_AUX6_DEBUG_I)/sizeof(ixDP_AUX6_DEBUG_I[0]), 0, 0 },
	{ "mmVGA_RENDER_CONTROL", REG_MMIO, 0x00C0, &mmVGA_RENDER_CONTROL[0], sizeof(mmVGA_RENDER_CONTROL)/sizeof(mmVGA_RENDER_CONTROL[0]), 0, 0 },
	{ "mmVGA_SEQUENCER_RESET_CONTROL", REG_MMIO, 0x00C1, &mmVGA_SEQUENCER_RESET_CONTROL[0], sizeof(mmVGA_SEQUENCER_RESET_CONTROL)/sizeof(mmVGA_SEQUENCER_RESET_CONTROL[0]), 0, 0 },
	{ "mmVGA_MODE_CONTROL", REG_MMIO, 0x00C2, &mmVGA_MODE_CONTROL[0], sizeof(mmVGA_MODE_CONTROL)/sizeof(mmVGA_MODE_CONTROL[0]), 0, 0 },
	{ "mmVGA_SURFACE_PITCH_SELECT", REG_MMIO, 0x00C3, &mmVGA_SURFACE_PITCH_SELECT[0], sizeof(mmVGA_SURFACE_PITCH_SELECT)/sizeof(mmVGA_SURFACE_PITCH_SELECT[0]), 0, 0 },
	{ "mmVGA_MEMORY_BASE_ADDRESS", REG_MMIO, 0x00C4, &mmVGA_MEMORY_BASE_ADDRESS[0], sizeof(mmVGA_MEMORY_BASE_ADDRESS)/sizeof(mmVGA_MEMORY_BASE_ADDRESS[0]), 0, 0 },
	{ "mmVGA_TEST_DEBUG_INDEX", REG_MMIO, 0x00C5, &mmVGA_TEST_DEBUG_INDEX[0], sizeof(mmVGA_TEST_DEBUG_INDEX)/sizeof(mmVGA_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmVGA_DISPBUF1_SURFACE_ADDR", REG_MMIO, 0x00C6, &mmVGA_DISPBUF1_SURFACE_ADDR[0], sizeof(mmVGA_DISPBUF1_SURFACE_ADDR)/sizeof(mmVGA_DISPBUF1_SURFACE_ADDR[0]), 0, 0 },
	{ "mmVGA_TEST_DEBUG_DATA", REG_MMIO, 0x00C7, &mmVGA_TEST_DEBUG_DATA[0], sizeof(mmVGA_TEST_DEBUG_DATA)/sizeof(mmVGA_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmVGA_DISPBUF2_SURFACE_ADDR", REG_MMIO, 0x00C8, &mmVGA_DISPBUF2_SURFACE_ADDR[0], sizeof(mmVGA_DISPBUF2_SURFACE_ADDR)/sizeof(mmVGA_DISPBUF2_SURFACE_ADDR[0]), 0, 0 },
	{ "mmVGA_MEMORY_BASE_ADDRESS_HIGH", REG_MMIO, 0x00C9, &mmVGA_MEMORY_BASE_ADDRESS_HIGH[0], sizeof(mmVGA_MEMORY_BASE_ADDRESS_HIGH)/sizeof(mmVGA_MEMORY_BASE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmVGA_HDP_CONTROL", REG_MMIO, 0x00CA, &mmVGA_HDP_CONTROL[0], sizeof(mmVGA_HDP_CONTROL)/sizeof(mmVGA_HDP_CONTROL[0]), 0, 0 },
	{ "mmVGA_CACHE_CONTROL", REG_MMIO, 0x00CB, &mmVGA_CACHE_CONTROL[0], sizeof(mmVGA_CACHE_CONTROL)/sizeof(mmVGA_CACHE_CONTROL[0]), 0, 0 },
	{ "mmD1VGA_CONTROL", REG_MMIO, 0x00CC, &mmD1VGA_CONTROL[0], sizeof(mmD1VGA_CONTROL)/sizeof(mmD1VGA_CONTROL[0]), 0, 0 },
	{ "mmD2VGA_CONTROL", REG_MMIO, 0x00CE, &mmD2VGA_CONTROL[0], sizeof(mmD2VGA_CONTROL)/sizeof(mmD2VGA_CONTROL[0]), 0, 0 },
	{ "mmVGA_HW_DEBUG", REG_MMIO, 0x00CF, &mmVGA_HW_DEBUG[0], sizeof(mmVGA_HW_DEBUG)/sizeof(mmVGA_HW_DEBUG[0]), 0, 0 },
	{ "mmVGA_STATUS", REG_MMIO, 0x00D0, &mmVGA_STATUS[0], sizeof(mmVGA_STATUS)/sizeof(mmVGA_STATUS[0]), 0, 0 },
	{ "mmVGA_INTERRUPT_CONTROL", REG_MMIO, 0x00D1, &mmVGA_INTERRUPT_CONTROL[0], sizeof(mmVGA_INTERRUPT_CONTROL)/sizeof(mmVGA_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmVGA_STATUS_CLEAR", REG_MMIO, 0x00D2, &mmVGA_STATUS_CLEAR[0], sizeof(mmVGA_STATUS_CLEAR)/sizeof(mmVGA_STATUS_CLEAR[0]), 0, 0 },
	{ "mmVGA_INTERRUPT_STATUS", REG_MMIO, 0x00D3, &mmVGA_INTERRUPT_STATUS[0], sizeof(mmVGA_INTERRUPT_STATUS)/sizeof(mmVGA_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmVGA_MAIN_CONTROL", REG_MMIO, 0x00D4, &mmVGA_MAIN_CONTROL[0], sizeof(mmVGA_MAIN_CONTROL)/sizeof(mmVGA_MAIN_CONTROL[0]), 0, 0 },
	{ "mmVGA_TEST_CONTROL", REG_MMIO, 0x00D5, &mmVGA_TEST_CONTROL[0], sizeof(mmVGA_TEST_CONTROL)/sizeof(mmVGA_TEST_CONTROL[0]), 0, 0 },
	{ "mmVGA_DEBUG_READBACK_INDEX", REG_MMIO, 0x00D6, &mmVGA_DEBUG_READBACK_INDEX[0], sizeof(mmVGA_DEBUG_READBACK_INDEX)/sizeof(mmVGA_DEBUG_READBACK_INDEX[0]), 0, 0 },
	{ "mmVGA_DEBUG_READBACK_DATA", REG_MMIO, 0x00D7, &mmVGA_DEBUG_READBACK_DATA[0], sizeof(mmVGA_DEBUG_READBACK_DATA)/sizeof(mmVGA_DEBUG_READBACK_DATA[0]), 0, 0 },
	{ "mmVGA25_PPLL_REF_DIV", REG_MMIO, 0x00D8, &mmVGA25_PPLL_REF_DIV[0], sizeof(mmVGA25_PPLL_REF_DIV)/sizeof(mmVGA25_PPLL_REF_DIV[0]), 0, 0 },
	{ "mmVGA28_PPLL_REF_DIV", REG_MMIO, 0x00D9, &mmVGA28_PPLL_REF_DIV[0], sizeof(mmVGA28_PPLL_REF_DIV)/sizeof(mmVGA28_PPLL_REF_DIV[0]), 0, 0 },
	{ "mmVGA41_PPLL_REF_DIV", REG_MMIO, 0x00DA, &mmVGA41_PPLL_REF_DIV[0], sizeof(mmVGA41_PPLL_REF_DIV)/sizeof(mmVGA41_PPLL_REF_DIV[0]), 0, 0 },
	{ "mmVGA25_PPLL_FB_DIV", REG_MMIO, 0x00DC, &mmVGA25_PPLL_FB_DIV[0], sizeof(mmVGA25_PPLL_FB_DIV)/sizeof(mmVGA25_PPLL_FB_DIV[0]), 0, 0 },
	{ "mmVGA28_PPLL_FB_DIV", REG_MMIO, 0x00DD, &mmVGA28_PPLL_FB_DIV[0], sizeof(mmVGA28_PPLL_FB_DIV)/sizeof(mmVGA28_PPLL_FB_DIV[0]), 0, 0 },
	{ "mmVGA41_PPLL_FB_DIV", REG_MMIO, 0x00DE, &mmVGA41_PPLL_FB_DIV[0], sizeof(mmVGA41_PPLL_FB_DIV)/sizeof(mmVGA41_PPLL_FB_DIV[0]), 0, 0 },
	{ "mmVGA25_PPLL_POST_DIV", REG_MMIO, 0x00E0, &mmVGA25_PPLL_POST_DIV[0], sizeof(mmVGA25_PPLL_POST_DIV)/sizeof(mmVGA25_PPLL_POST_DIV[0]), 0, 0 },
	{ "mmVGA28_PPLL_POST_DIV", REG_MMIO, 0x00E1, &mmVGA28_PPLL_POST_DIV[0], sizeof(mmVGA28_PPLL_POST_DIV)/sizeof(mmVGA28_PPLL_POST_DIV[0]), 0, 0 },
	{ "mmVGA41_PPLL_POST_DIV", REG_MMIO, 0x00E2, &mmVGA41_PPLL_POST_DIV[0], sizeof(mmVGA41_PPLL_POST_DIV)/sizeof(mmVGA41_PPLL_POST_DIV[0]), 0, 0 },
	{ "mmVGA25_PPLL_ANALOG", REG_MMIO, 0x00E4, &mmVGA25_PPLL_ANALOG[0], sizeof(mmVGA25_PPLL_ANALOG)/sizeof(mmVGA25_PPLL_ANALOG[0]), 0, 0 },
	{ "mmVGA28_PPLL_ANALOG", REG_MMIO, 0x00E5, &mmVGA28_PPLL_ANALOG[0], sizeof(mmVGA28_PPLL_ANALOG)/sizeof(mmVGA28_PPLL_ANALOG[0]), 0, 0 },
	{ "mmVGA41_PPLL_ANALOG", REG_MMIO, 0x00E6, &mmVGA41_PPLL_ANALOG[0], sizeof(mmVGA41_PPLL_ANALOG)/sizeof(mmVGA41_PPLL_ANALOG[0]), 0, 0 },
	{ "mmCRTC8_DATA", REG_MMIO, 0x00ED, &mmCRTC8_DATA[0], sizeof(mmCRTC8_DATA)/sizeof(mmCRTC8_DATA[0]), 0, 0 },
	{ "mmGENFC_WT", REG_MMIO, 0x00EE, &mmGENFC_WT[0], sizeof(mmGENFC_WT)/sizeof(mmGENFC_WT[0]), 0, 0 },
	{ "mmATTRDR", REG_MMIO, 0x00F0, &mmATTRDR[0], sizeof(mmATTRDR)/sizeof(mmATTRDR[0]), 0, 0 },
	{ "mmDAC_MASK", REG_MMIO, 0x00F1, &mmDAC_MASK[0], sizeof(mmDAC_MASK)/sizeof(mmDAC_MASK[0]), 0, 0 },
	{ "mmDAC_DATA", REG_MMIO, 0x00F2, &mmDAC_DATA[0], sizeof(mmDAC_DATA)/sizeof(mmDAC_DATA[0]), 0, 0 },
	{ "mmGENMO_RD", REG_MMIO, 0x00F3, &mmGENMO_RD[0], sizeof(mmGENMO_RD)/sizeof(mmGENMO_RD[0]), 0, 0 },
	{ "mmD3VGA_CONTROL", REG_MMIO, 0x00F8, &mmD3VGA_CONTROL[0], sizeof(mmD3VGA_CONTROL)/sizeof(mmD3VGA_CONTROL[0]), 0, 0 },
	{ "mmD4VGA_CONTROL", REG_MMIO, 0x00F9, &mmD4VGA_CONTROL[0], sizeof(mmD4VGA_CONTROL)/sizeof(mmD4VGA_CONTROL[0]), 0, 0 },
	{ "mmD5VGA_CONTROL", REG_MMIO, 0x00FA, &mmD5VGA_CONTROL[0], sizeof(mmD5VGA_CONTROL)/sizeof(mmD5VGA_CONTROL[0]), 0, 0 },
	{ "mmD6VGA_CONTROL", REG_MMIO, 0x00FB, &mmD6VGA_CONTROL[0], sizeof(mmD6VGA_CONTROL)/sizeof(mmD6VGA_CONTROL[0]), 0, 0 },
	{ "mmVGA_SOURCE_SELECT", REG_MMIO, 0x00FC, &mmVGA_SOURCE_SELECT[0], sizeof(mmVGA_SOURCE_SELECT)/sizeof(mmVGA_SOURCE_SELECT[0]), 0, 0 },
	{ "mmDCCG_GTC_CNTL", REG_MMIO, 0x0120, &mmDCCG_GTC_CNTL[0], sizeof(mmDCCG_GTC_CNTL)/sizeof(mmDCCG_GTC_CNTL[0]), 0, 0 },
	{ "mmDCCG_GTC_DTO_MODULO", REG_MMIO, 0x0122, &mmDCCG_GTC_DTO_MODULO[0], sizeof(mmDCCG_GTC_DTO_MODULO)/sizeof(mmDCCG_GTC_DTO_MODULO[0]), 0, 0 },
	{ "mmDCCG_GTC_CURRENT", REG_MMIO, 0x0123, &mmDCCG_GTC_CURRENT[0], sizeof(mmDCCG_GTC_CURRENT)/sizeof(mmDCCG_GTC_CURRENT[0]), 0, 0 },
	{ "mmDENTIST_DISPCLK_CNTL", REG_MMIO, 0x0124, &mmDENTIST_DISPCLK_CNTL[0], sizeof(mmDENTIST_DISPCLK_CNTL)/sizeof(mmDENTIST_DISPCLK_CNTL[0]), 0, 0 },
	{ "mmDAC_CLK_ENABLE", REG_MMIO, 0x0128, &mmDAC_CLK_ENABLE[0], sizeof(mmDAC_CLK_ENABLE)/sizeof(mmDAC_CLK_ENABLE[0]), 0, 0 },
	{ "mmDVO_CLK_ENABLE", REG_MMIO, 0x0129, &mmDVO_CLK_ENABLE[0], sizeof(mmDVO_CLK_ENABLE)/sizeof(mmDVO_CLK_ENABLE[0]), 0, 0 },
	{ "mmMILLISECOND_TIME_BASE_DIV", REG_MMIO, 0x0130, &mmMILLISECOND_TIME_BASE_DIV[0], sizeof(mmMILLISECOND_TIME_BASE_DIV)/sizeof(mmMILLISECOND_TIME_BASE_DIV[0]), 0, 0 },
	{ "mmDISPCLK_FREQ_CHANGE_CNTL", REG_MMIO, 0x0131, &mmDISPCLK_FREQ_CHANGE_CNTL[0], sizeof(mmDISPCLK_FREQ_CHANGE_CNTL)/sizeof(mmDISPCLK_FREQ_CHANGE_CNTL[0]), 0, 0 },
	{ "mmLIGHT_SLEEP_CNTL", REG_MMIO, 0x0132, &mmLIGHT_SLEEP_CNTL[0], sizeof(mmLIGHT_SLEEP_CNTL)/sizeof(mmLIGHT_SLEEP_CNTL[0]), 0, 0 },
	{ "mmDCCG_PERFMON_CNTL", REG_MMIO, 0x0133, &mmDCCG_PERFMON_CNTL[0], sizeof(mmDCCG_PERFMON_CNTL)/sizeof(mmDCCG_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDCCG_GATE_DISABLE_CNTL", REG_MMIO, 0x0134, &mmDCCG_GATE_DISABLE_CNTL[0], sizeof(mmDCCG_GATE_DISABLE_CNTL)/sizeof(mmDCCG_GATE_DISABLE_CNTL[0]), 0, 0 },
	{ "mmDISPCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x0135, &mmDISPCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmDISPCLK_CGTT_BLK_CTRL_REG)/sizeof(mmDISPCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmSCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x0136, &mmSCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmSCLK_CGTT_BLK_CTRL_REG)/sizeof(mmSCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmDCCG_CAC_STATUS", REG_MMIO, 0x0137, &mmDCCG_CAC_STATUS[0], sizeof(mmDCCG_CAC_STATUS)/sizeof(mmDCCG_CAC_STATUS[0]), 0, 0 },
	{ "mmPIXCLK1_RESYNC_CNTL", REG_MMIO, 0x0138, &mmPIXCLK1_RESYNC_CNTL[0], sizeof(mmPIXCLK1_RESYNC_CNTL)/sizeof(mmPIXCLK1_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPIXCLK2_RESYNC_CNTL", REG_MMIO, 0x0139, &mmPIXCLK2_RESYNC_CNTL[0], sizeof(mmPIXCLK2_RESYNC_CNTL)/sizeof(mmPIXCLK2_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPIXCLK0_RESYNC_CNTL", REG_MMIO, 0x013A, &mmPIXCLK0_RESYNC_CNTL[0], sizeof(mmPIXCLK0_RESYNC_CNTL)/sizeof(mmPIXCLK0_RESYNC_CNTL[0]), 0, 0 },
	{ "mmMICROSECOND_TIME_BASE_DIV", REG_MMIO, 0x013B, &mmMICROSECOND_TIME_BASE_DIV[0], sizeof(mmMICROSECOND_TIME_BASE_DIV)/sizeof(mmMICROSECOND_TIME_BASE_DIV[0]), 0, 0 },
	{ "mmDISPPLL_BG_CNTL", REG_MMIO, 0x013C, &mmDISPPLL_BG_CNTL[0], sizeof(mmDISPPLL_BG_CNTL)/sizeof(mmDISPPLL_BG_CNTL[0]), 0, 0 },
	{ "mmDIG_SOFT_RESET", REG_MMIO, 0x013D, &mmDIG_SOFT_RESET[0], sizeof(mmDIG_SOFT_RESET)/sizeof(mmDIG_SOFT_RESET[0]), 0, 0 },
	{ "mmCRTC0_PIXEL_RATE_CNTL", REG_MMIO, 0x0140, &mmCRTC0_PIXEL_RATE_CNTL[0], sizeof(mmCRTC0_PIXEL_RATE_CNTL)/sizeof(mmCRTC0_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO0_PHASE", REG_MMIO, 0x0141, &mmDP_DTO0_PHASE[0], sizeof(mmDP_DTO0_PHASE)/sizeof(mmDP_DTO0_PHASE[0]), 0, 0 },
	{ "mmDP_DTO0_MODULO", REG_MMIO, 0x0142, &mmDP_DTO0_MODULO[0], sizeof(mmDP_DTO0_MODULO)/sizeof(mmDP_DTO0_MODULO[0]), 0, 0 },
	{ "mmCRTC1_PIXEL_RATE_CNTL", REG_MMIO, 0x0144, &mmCRTC1_PIXEL_RATE_CNTL[0], sizeof(mmCRTC1_PIXEL_RATE_CNTL)/sizeof(mmCRTC1_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO1_PHASE", REG_MMIO, 0x0145, &mmDP_DTO1_PHASE[0], sizeof(mmDP_DTO1_PHASE)/sizeof(mmDP_DTO1_PHASE[0]), 0, 0 },
	{ "mmDP_DTO1_MODULO", REG_MMIO, 0x0146, &mmDP_DTO1_MODULO[0], sizeof(mmDP_DTO1_MODULO)/sizeof(mmDP_DTO1_MODULO[0]), 0, 0 },
	{ "mmCRTC2_PIXEL_RATE_CNTL", REG_MMIO, 0x0148, &mmCRTC2_PIXEL_RATE_CNTL[0], sizeof(mmCRTC2_PIXEL_RATE_CNTL)/sizeof(mmCRTC2_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO2_PHASE", REG_MMIO, 0x0149, &mmDP_DTO2_PHASE[0], sizeof(mmDP_DTO2_PHASE)/sizeof(mmDP_DTO2_PHASE[0]), 0, 0 },
	{ "mmDP_DTO2_MODULO", REG_MMIO, 0x014A, &mmDP_DTO2_MODULO[0], sizeof(mmDP_DTO2_MODULO)/sizeof(mmDP_DTO2_MODULO[0]), 0, 0 },
	{ "mmCRTC3_PIXEL_RATE_CNTL", REG_MMIO, 0x014C, &mmCRTC3_PIXEL_RATE_CNTL[0], sizeof(mmCRTC3_PIXEL_RATE_CNTL)/sizeof(mmCRTC3_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO3_PHASE", REG_MMIO, 0x014D, &mmDP_DTO3_PHASE[0], sizeof(mmDP_DTO3_PHASE)/sizeof(mmDP_DTO3_PHASE[0]), 0, 0 },
	{ "mmDP_DTO3_MODULO", REG_MMIO, 0x014E, &mmDP_DTO3_MODULO[0], sizeof(mmDP_DTO3_MODULO)/sizeof(mmDP_DTO3_MODULO[0]), 0, 0 },
	{ "mmCRTC4_PIXEL_RATE_CNTL", REG_MMIO, 0x0150, &mmCRTC4_PIXEL_RATE_CNTL[0], sizeof(mmCRTC4_PIXEL_RATE_CNTL)/sizeof(mmCRTC4_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO4_PHASE", REG_MMIO, 0x0151, &mmDP_DTO4_PHASE[0], sizeof(mmDP_DTO4_PHASE)/sizeof(mmDP_DTO4_PHASE[0]), 0, 0 },
	{ "mmDP_DTO4_MODULO", REG_MMIO, 0x0152, &mmDP_DTO4_MODULO[0], sizeof(mmDP_DTO4_MODULO)/sizeof(mmDP_DTO4_MODULO[0]), 0, 0 },
	{ "mmCRTC5_PIXEL_RATE_CNTL", REG_MMIO, 0x0154, &mmCRTC5_PIXEL_RATE_CNTL[0], sizeof(mmCRTC5_PIXEL_RATE_CNTL)/sizeof(mmCRTC5_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO5_PHASE", REG_MMIO, 0x0155, &mmDP_DTO5_PHASE[0], sizeof(mmDP_DTO5_PHASE)/sizeof(mmDP_DTO5_PHASE[0]), 0, 0 },
	{ "mmDP_DTO5_MODULO", REG_MMIO, 0x0156, &mmDP_DTO5_MODULO[0], sizeof(mmDP_DTO5_MODULO)/sizeof(mmDP_DTO5_MODULO[0]), 0, 0 },
	{ "mmDCFE0_SOFT_RESET", REG_MMIO, 0x0158, &mmDCFE0_SOFT_RESET[0], sizeof(mmDCFE0_SOFT_RESET)/sizeof(mmDCFE0_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE1_SOFT_RESET", REG_MMIO, 0x0159, &mmDCFE1_SOFT_RESET[0], sizeof(mmDCFE1_SOFT_RESET)/sizeof(mmDCFE1_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE2_SOFT_RESET", REG_MMIO, 0x015A, &mmDCFE2_SOFT_RESET[0], sizeof(mmDCFE2_SOFT_RESET)/sizeof(mmDCFE2_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE3_SOFT_RESET", REG_MMIO, 0x015B, &mmDCFE3_SOFT_RESET[0], sizeof(mmDCFE3_SOFT_RESET)/sizeof(mmDCFE3_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE4_SOFT_RESET", REG_MMIO, 0x015C, &mmDCFE4_SOFT_RESET[0], sizeof(mmDCFE4_SOFT_RESET)/sizeof(mmDCFE4_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE5_SOFT_RESET", REG_MMIO, 0x015D, &mmDCFE5_SOFT_RESET[0], sizeof(mmDCFE5_SOFT_RESET)/sizeof(mmDCFE5_SOFT_RESET[0]), 0, 0 },
	{ "mmDCI_SOFT_RESET", REG_MMIO, 0x015E, &mmDCI_SOFT_RESET[0], sizeof(mmDCI_SOFT_RESET)/sizeof(mmDCI_SOFT_RESET[0]), 0, 0 },
	{ "mmDCCG_SOFT_RESET", REG_MMIO, 0x015F, &mmDCCG_SOFT_RESET[0], sizeof(mmDCCG_SOFT_RESET)/sizeof(mmDCCG_SOFT_RESET[0]), 0, 0 },
	{ "mmSYMCLKA_CLOCK_ENABLE", REG_MMIO, 0x0160, &mmSYMCLKA_CLOCK_ENABLE[0], sizeof(mmSYMCLKA_CLOCK_ENABLE)/sizeof(mmSYMCLKA_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKB_CLOCK_ENABLE", REG_MMIO, 0x0161, &mmSYMCLKB_CLOCK_ENABLE[0], sizeof(mmSYMCLKB_CLOCK_ENABLE)/sizeof(mmSYMCLKB_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKC_CLOCK_ENABLE", REG_MMIO, 0x0162, &mmSYMCLKC_CLOCK_ENABLE[0], sizeof(mmSYMCLKC_CLOCK_ENABLE)/sizeof(mmSYMCLKC_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKD_CLOCK_ENABLE", REG_MMIO, 0x0163, &mmSYMCLKD_CLOCK_ENABLE[0], sizeof(mmSYMCLKD_CLOCK_ENABLE)/sizeof(mmSYMCLKD_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKE_CLOCK_ENABLE", REG_MMIO, 0x0164, &mmSYMCLKE_CLOCK_ENABLE[0], sizeof(mmSYMCLKE_CLOCK_ENABLE)/sizeof(mmSYMCLKE_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKF_CLOCK_ENABLE", REG_MMIO, 0x0165, &mmSYMCLKF_CLOCK_ENABLE[0], sizeof(mmSYMCLKF_CLOCK_ENABLE)/sizeof(mmSYMCLKF_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmUNIPHY_SOFT_RESET", REG_MMIO, 0x0166, &mmUNIPHY_SOFT_RESET[0], sizeof(mmUNIPHY_SOFT_RESET)/sizeof(mmUNIPHY_SOFT_RESET[0]), 0, 0 },
	{ "mmDCO_SOFT_RESET", REG_MMIO, 0x0167, &mmDCO_SOFT_RESET[0], sizeof(mmDCO_SOFT_RESET)/sizeof(mmDCO_SOFT_RESET[0]), 0, 0 },
	{ "mmDVOACLKD_CNTL", REG_MMIO, 0x0168, &mmDVOACLKD_CNTL[0], sizeof(mmDVOACLKD_CNTL)/sizeof(mmDVOACLKD_CNTL[0]), 0, 0 },
	{ "mmDVOACLKC_MVP_CNTL", REG_MMIO, 0x0169, &mmDVOACLKC_MVP_CNTL[0], sizeof(mmDVOACLKC_MVP_CNTL)/sizeof(mmDVOACLKC_MVP_CNTL[0]), 0, 0 },
	{ "mmDVOACLKC_CNTL", REG_MMIO, 0x016A, &mmDVOACLKC_CNTL[0], sizeof(mmDVOACLKC_CNTL)/sizeof(mmDVOACLKC_CNTL[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO_SOURCE", REG_MMIO, 0x016B, &mmDCCG_AUDIO_DTO_SOURCE[0], sizeof(mmDCCG_AUDIO_DTO_SOURCE)/sizeof(mmDCCG_AUDIO_DTO_SOURCE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO0_PHASE", REG_MMIO, 0x016C, &mmDCCG_AUDIO_DTO0_PHASE[0], sizeof(mmDCCG_AUDIO_DTO0_PHASE)/sizeof(mmDCCG_AUDIO_DTO0_PHASE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO0_MODULE", REG_MMIO, 0x016D, &mmDCCG_AUDIO_DTO0_MODULE[0], sizeof(mmDCCG_AUDIO_DTO0_MODULE)/sizeof(mmDCCG_AUDIO_DTO0_MODULE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO1_PHASE", REG_MMIO, 0x0170, &mmDCCG_AUDIO_DTO1_PHASE[0], sizeof(mmDCCG_AUDIO_DTO1_PHASE)/sizeof(mmDCCG_AUDIO_DTO1_PHASE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO1_MODULE", REG_MMIO, 0x0171, &mmDCCG_AUDIO_DTO1_MODULE[0], sizeof(mmDCCG_AUDIO_DTO1_MODULE)/sizeof(mmDCCG_AUDIO_DTO1_MODULE[0]), 0, 0 },
	{ "mmDCCG_TEST_DEBUG_INDEX", REG_MMIO, 0x017C, &mmDCCG_TEST_DEBUG_INDEX[0], sizeof(mmDCCG_TEST_DEBUG_INDEX)/sizeof(mmDCCG_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCCG_TEST_DEBUG_DATA", REG_MMIO, 0x017D, &mmDCCG_TEST_DEBUG_DATA[0], sizeof(mmDCCG_TEST_DEBUG_DATA)/sizeof(mmDCCG_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDCCG_TEST_CLK_SEL", REG_MMIO, 0x017E, &mmDCCG_TEST_CLK_SEL[0], sizeof(mmDCCG_TEST_CLK_SEL)/sizeof(mmDCCG_TEST_CLK_SEL[0]), 0, 0 },
	{ "mmDMIF_ADDR_CONFIG", REG_MMIO, 0x02F5, &mmDMIF_ADDR_CONFIG[0], sizeof(mmDMIF_ADDR_CONFIG)/sizeof(mmDMIF_ADDR_CONFIG[0]), 0, 0 },
	{ "mmDMIF_CONTROL", REG_MMIO, 0x02F6, &mmDMIF_CONTROL[0], sizeof(mmDMIF_CONTROL)/sizeof(mmDMIF_CONTROL[0]), 0, 0 },
	{ "mmDMIF_STATUS", REG_MMIO, 0x02F7, &mmDMIF_STATUS[0], sizeof(mmDMIF_STATUS)/sizeof(mmDMIF_STATUS[0]), 0, 0 },
	{ "mmDMIF_HW_DEBUG", REG_MMIO, 0x02F8, &mmDMIF_HW_DEBUG[0], sizeof(mmDMIF_HW_DEBUG)/sizeof(mmDMIF_HW_DEBUG[0]), 0, 0 },
	{ "mmDMIF_ARBITRATION_CONTROL", REG_MMIO, 0x02F9, &mmDMIF_ARBITRATION_CONTROL[0], sizeof(mmDMIF_ARBITRATION_CONTROL)/sizeof(mmDMIF_ARBITRATION_CONTROL[0]), 0, 0 },
	{ "mmPIPE0_ARBITRATION_CONTROL3", REG_MMIO, 0x02FA, &mmPIPE0_ARBITRATION_CONTROL3[0], sizeof(mmPIPE0_ARBITRATION_CONTROL3)/sizeof(mmPIPE0_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE1_ARBITRATION_CONTROL3", REG_MMIO, 0x02FB, &mmPIPE1_ARBITRATION_CONTROL3[0], sizeof(mmPIPE1_ARBITRATION_CONTROL3)/sizeof(mmPIPE1_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE2_ARBITRATION_CONTROL3", REG_MMIO, 0x02FC, &mmPIPE2_ARBITRATION_CONTROL3[0], sizeof(mmPIPE2_ARBITRATION_CONTROL3)/sizeof(mmPIPE2_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE3_ARBITRATION_CONTROL3", REG_MMIO, 0x02FD, &mmPIPE3_ARBITRATION_CONTROL3[0], sizeof(mmPIPE3_ARBITRATION_CONTROL3)/sizeof(mmPIPE3_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE4_ARBITRATION_CONTROL3", REG_MMIO, 0x02FE, &mmPIPE4_ARBITRATION_CONTROL3[0], sizeof(mmPIPE4_ARBITRATION_CONTROL3)/sizeof(mmPIPE4_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE5_ARBITRATION_CONTROL3", REG_MMIO, 0x02FF, &mmPIPE5_ARBITRATION_CONTROL3[0], sizeof(mmPIPE5_ARBITRATION_CONTROL3)/sizeof(mmPIPE5_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmDMIF_ADDR_CALC", REG_MMIO, 0x0300, &mmDMIF_ADDR_CALC[0], sizeof(mmDMIF_ADDR_CALC)/sizeof(mmDMIF_ADDR_CALC[0]), 0, 0 },
	{ "mmDMIF_STATUS2", REG_MMIO, 0x0301, &mmDMIF_STATUS2[0], sizeof(mmDMIF_STATUS2)/sizeof(mmDMIF_STATUS2[0]), 0, 0 },
	{ "mmPIPE0_MAX_REQUESTS", REG_MMIO, 0x0302, &mmPIPE0_MAX_REQUESTS[0], sizeof(mmPIPE0_MAX_REQUESTS)/sizeof(mmPIPE0_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE1_MAX_REQUESTS", REG_MMIO, 0x0303, &mmPIPE1_MAX_REQUESTS[0], sizeof(mmPIPE1_MAX_REQUESTS)/sizeof(mmPIPE1_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE2_MAX_REQUESTS", REG_MMIO, 0x0304, &mmPIPE2_MAX_REQUESTS[0], sizeof(mmPIPE2_MAX_REQUESTS)/sizeof(mmPIPE2_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE3_MAX_REQUESTS", REG_MMIO, 0x0305, &mmPIPE3_MAX_REQUESTS[0], sizeof(mmPIPE3_MAX_REQUESTS)/sizeof(mmPIPE3_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE4_MAX_REQUESTS", REG_MMIO, 0x0306, &mmPIPE4_MAX_REQUESTS[0], sizeof(mmPIPE4_MAX_REQUESTS)/sizeof(mmPIPE4_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE5_MAX_REQUESTS", REG_MMIO, 0x0307, &mmPIPE5_MAX_REQUESTS[0], sizeof(mmPIPE5_MAX_REQUESTS)/sizeof(mmPIPE5_MAX_REQUESTS[0]), 0, 0 },
	{ "mmDMIF_TEST_DEBUG_INDEX", REG_MMIO, 0x0312, &mmDMIF_TEST_DEBUG_INDEX[0], sizeof(mmDMIF_TEST_DEBUG_INDEX)/sizeof(mmDMIF_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDMIF_TEST_DEBUG_DATA", REG_MMIO, 0x0313, &mmDMIF_TEST_DEBUG_DATA[0], sizeof(mmDMIF_TEST_DEBUG_DATA)/sizeof(mmDMIF_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmMCIF_CONTROL", REG_MMIO, 0x0314, &mmMCIF_CONTROL[0], sizeof(mmMCIF_CONTROL)/sizeof(mmMCIF_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WRITE_COMBINE_CONTROL", REG_MMIO, 0x0315, &mmMCIF_WRITE_COMBINE_CONTROL[0], sizeof(mmMCIF_WRITE_COMBINE_CONTROL)/sizeof(mmMCIF_WRITE_COMBINE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_TEST_DEBUG_INDEX", REG_MMIO, 0x0316, &mmMCIF_TEST_DEBUG_INDEX[0], sizeof(mmMCIF_TEST_DEBUG_INDEX)/sizeof(mmMCIF_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmMCIF_TEST_DEBUG_DATA", REG_MMIO, 0x0317, &mmMCIF_TEST_DEBUG_DATA[0], sizeof(mmMCIF_TEST_DEBUG_DATA)/sizeof(mmMCIF_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmMCIF_VMID", REG_MMIO, 0x0318, &mmMCIF_VMID[0], sizeof(mmMCIF_VMID)/sizeof(mmMCIF_VMID[0]), 0, 0 },
	{ "mmMCIF_MEM_CONTROL", REG_MMIO, 0x0319, &mmMCIF_MEM_CONTROL[0], sizeof(mmMCIF_MEM_CONTROL)/sizeof(mmMCIF_MEM_CONTROL[0]), 0, 0 },
	{ "mmDC_RBBMIF_RDWR_CNTL1", REG_MMIO, 0x031A, &mmDC_RBBMIF_RDWR_CNTL1[0], sizeof(mmDC_RBBMIF_RDWR_CNTL1)/sizeof(mmDC_RBBMIF_RDWR_CNTL1[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_STATE", REG_MMIO, 0x031B, &mmDCI_MEM_PWR_STATE[0], sizeof(mmDCI_MEM_PWR_STATE)/sizeof(mmDCI_MEM_PWR_STATE[0]), 0, 0 },
	{ "mmMC_DC_INTERFACE_NACK_STATUS", REG_MMIO, 0x031C, &mmMC_DC_INTERFACE_NACK_STATUS[0], sizeof(mmMC_DC_INTERFACE_NACK_STATUS)/sizeof(mmMC_DC_INTERFACE_NACK_STATUS[0]), 0, 0 },
	{ "mmDC_RBBMIF_RDWR_CNTL2", REG_MMIO, 0x031D, &mmDC_RBBMIF_RDWR_CNTL2[0], sizeof(mmDC_RBBMIF_RDWR_CNTL2)/sizeof(mmDC_RBBMIF_RDWR_CNTL2[0]), 0, 0 },
	{ "mmDCI_CLK_CNTL", REG_MMIO, 0x031E, &mmDCI_CLK_CNTL[0], sizeof(mmDCI_CLK_CNTL)/sizeof(mmDCI_CLK_CNTL[0]), 0, 0 },
	{ "mmDCCG_VPCLK_CNTL", REG_MMIO, 0x031F, &mmDCCG_VPCLK_CNTL[0], sizeof(mmDCCG_VPCLK_CNTL)/sizeof(mmDCCG_VPCLK_CNTL[0]), 0, 0 },
	{ "mmDCI_TEST_DEBUG_INDEX", REG_MMIO, 0x0320, &mmDCI_TEST_DEBUG_INDEX[0], sizeof(mmDCI_TEST_DEBUG_INDEX)/sizeof(mmDCI_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCI_TEST_DEBUG_DATA", REG_MMIO, 0x0321, &mmDCI_TEST_DEBUG_DATA[0], sizeof(mmDCI_TEST_DEBUG_DATA)/sizeof(mmDCI_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_STATE2", REG_MMIO, 0x0322, &mmDCI_MEM_PWR_STATE2[0], sizeof(mmDCI_MEM_PWR_STATE2)/sizeof(mmDCI_MEM_PWR_STATE2[0]), 0, 0 },
	{ "mmDCI_DEBUG_CONFIG", REG_MMIO, 0x0323, &mmDCI_DEBUG_CONFIG[0], sizeof(mmDCI_DEBUG_CONFIG)/sizeof(mmDCI_DEBUG_CONFIG[0]), 0, 0 },
	{ "mmDCI_CLK_RAMP_CNTL", REG_MMIO, 0x0324, NULL, 0, 0, 0 },
	{ "mmLOW_POWER_TILING_CONTROL", REG_MMIO, 0x0325, &mmLOW_POWER_TILING_CONTROL[0], sizeof(mmLOW_POWER_TILING_CONTROL)/sizeof(mmLOW_POWER_TILING_CONTROL[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_CNTL", REG_MMIO, 0x0326, &mmDCI_MEM_PWR_CNTL[0], sizeof(mmDCI_MEM_PWR_CNTL)/sizeof(mmDCI_MEM_PWR_CNTL[0]), 0, 0 },
	{ "mmDC_XDMA_INTERFACE_CNTL", REG_MMIO, 0x0327, &mmDC_XDMA_INTERFACE_CNTL[0], sizeof(mmDC_XDMA_INTERFACE_CNTL)/sizeof(mmDC_XDMA_INTERFACE_CNTL[0]), 0, 0 },
	{ "mmPIPE0_DMIF_BUFFER_CONTROL", REG_MMIO, 0x0328, &mmPIPE0_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE0_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE0_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE1_DMIF_BUFFER_CONTROL", REG_MMIO, 0x0330, &mmPIPE1_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE1_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE1_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE2_DMIF_BUFFER_CONTROL", REG_MMIO, 0x0338, &mmPIPE2_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE2_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE2_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE3_DMIF_BUFFER_CONTROL", REG_MMIO, 0x0340, &mmPIPE3_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE3_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE3_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE4_DMIF_BUFFER_CONTROL", REG_MMIO, 0x0348, &mmPIPE4_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE4_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE4_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE5_DMIF_BUFFER_CONTROL", REG_MMIO, 0x0350, &mmPIPE5_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE5_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE5_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmXDMA_MSTR_CNTL", REG_MMIO, 0x03E0, &mmXDMA_MSTR_CNTL[0], sizeof(mmXDMA_MSTR_CNTL)/sizeof(mmXDMA_MSTR_CNTL[0]), 0, 0 },
	{ "mmXDMA_MSTR_READ_COMMAND", REG_MMIO, 0x03E1, &mmXDMA_MSTR_READ_COMMAND[0], sizeof(mmXDMA_MSTR_READ_COMMAND)/sizeof(mmXDMA_MSTR_READ_COMMAND[0]), 0, 0 },
	{ "mmXDMA_MSTR_HEIGHT", REG_MMIO, 0x03E3, &mmXDMA_MSTR_HEIGHT[0], sizeof(mmXDMA_MSTR_HEIGHT)/sizeof(mmXDMA_MSTR_HEIGHT[0]), 0, 0 },
	{ "mmXDMA_MSTR_REMOTE_SURFACE_BASE", REG_MMIO, 0x03E4, &mmXDMA_MSTR_REMOTE_SURFACE_BASE[0], sizeof(mmXDMA_MSTR_REMOTE_SURFACE_BASE)/sizeof(mmXDMA_MSTR_REMOTE_SURFACE_BASE[0]), 0, 0 },
	{ "mmXDMA_MSTR_REMOTE_SURFACE_BASE_HIGH", REG_MMIO, 0x03E5, &mmXDMA_MSTR_REMOTE_SURFACE_BASE_HIGH[0], sizeof(mmXDMA_MSTR_REMOTE_SURFACE_BASE_HIGH)/sizeof(mmXDMA_MSTR_REMOTE_SURFACE_BASE_HIGH[0]), 0, 0 },
	{ "mmXDMA_MSTR_REMOTE_GPU_ADDRESS", REG_MMIO, 0x03E6, &mmXDMA_MSTR_REMOTE_GPU_ADDRESS[0], sizeof(mmXDMA_MSTR_REMOTE_GPU_ADDRESS)/sizeof(mmXDMA_MSTR_REMOTE_GPU_ADDRESS[0]), 0, 0 },
	{ "mmXDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x03E7, &mmXDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH[0], sizeof(mmXDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH)/sizeof(mmXDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmXDMA_MSTR_STATUS", REG_MMIO, 0x03E8, &mmXDMA_MSTR_STATUS[0], sizeof(mmXDMA_MSTR_STATUS)/sizeof(mmXDMA_MSTR_STATUS[0]), 0, 0 },
	{ "mmXDMA_MC_PCIE_CLIENT_CONFIG", REG_MMIO, 0x03E9, &mmXDMA_MC_PCIE_CLIENT_CONFIG[0], sizeof(mmXDMA_MC_PCIE_CLIENT_CONFIG)/sizeof(mmXDMA_MC_PCIE_CLIENT_CONFIG[0]), 0, 0 },
	{ "mmXDMA_MSTR_MEM_CLIENT_CONFIG", REG_MMIO, 0x03EA, &mmXDMA_MSTR_MEM_CLIENT_CONFIG[0], sizeof(mmXDMA_MSTR_MEM_CLIENT_CONFIG)/sizeof(mmXDMA_MSTR_MEM_CLIENT_CONFIG[0]), 0, 0 },
	{ "mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR", REG_MMIO, 0x03F1, &mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR[0], sizeof(mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR)/sizeof(mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR[0]), 0, 0 },
	{ "mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH", REG_MMIO, 0x03F2, &mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH[0], sizeof(mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH)/sizeof(mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH[0]), 0, 0 },
	{ "mmXDMA_MSTR_LOCAL_SURFACE_PITCH", REG_MMIO, 0x03F3, &mmXDMA_MSTR_LOCAL_SURFACE_PITCH[0], sizeof(mmXDMA_MSTR_LOCAL_SURFACE_PITCH)/sizeof(mmXDMA_MSTR_LOCAL_SURFACE_PITCH[0]), 0, 0 },
	{ "mmXDMA_LOCAL_SURFACE_TILING1", REG_MMIO, 0x03F4, &mmXDMA_LOCAL_SURFACE_TILING1[0], sizeof(mmXDMA_LOCAL_SURFACE_TILING1)/sizeof(mmXDMA_LOCAL_SURFACE_TILING1[0]), 0, 0 },
	{ "mmXDMA_LOCAL_SURFACE_TILING2", REG_MMIO, 0x03F5, &mmXDMA_LOCAL_SURFACE_TILING2[0], sizeof(mmXDMA_LOCAL_SURFACE_TILING2)/sizeof(mmXDMA_LOCAL_SURFACE_TILING2[0]), 0, 0 },
	{ "mmXDMA_MSTR_CMD_URGENT_CNTL", REG_MMIO, 0x03F6, &mmXDMA_MSTR_CMD_URGENT_CNTL[0], sizeof(mmXDMA_MSTR_CMD_URGENT_CNTL)/sizeof(mmXDMA_MSTR_CMD_URGENT_CNTL[0]), 0, 0 },
	{ "mmXDMA_MSTR_MEM_URGENT_CNTL", REG_MMIO, 0x03F7, &mmXDMA_MSTR_MEM_URGENT_CNTL[0], sizeof(mmXDMA_MSTR_MEM_URGENT_CNTL)/sizeof(mmXDMA_MSTR_MEM_URGENT_CNTL[0]), 0, 0 },
	{ "mmXDMA_SLV_CNTL", REG_MMIO, 0x03FB, &mmXDMA_SLV_CNTL[0], sizeof(mmXDMA_SLV_CNTL)/sizeof(mmXDMA_SLV_CNTL[0]), 0, 0 },
	{ "mmXDMA_SLV_MEM_CLIENT_CONFIG", REG_MMIO, 0x03FD, &mmXDMA_SLV_MEM_CLIENT_CONFIG[0], sizeof(mmXDMA_SLV_MEM_CLIENT_CONFIG)/sizeof(mmXDMA_SLV_MEM_CLIENT_CONFIG[0]), 0, 0 },
	{ "mmXDMA_SLV_SLS_PITCH", REG_MMIO, 0x03FE, &mmXDMA_SLV_SLS_PITCH[0], sizeof(mmXDMA_SLV_SLS_PITCH)/sizeof(mmXDMA_SLV_SLS_PITCH[0]), 0, 0 },
	{ "mmXDMA_SLV_READ_URGENT_CNTL", REG_MMIO, 0x03FF, &mmXDMA_SLV_READ_URGENT_CNTL[0], sizeof(mmXDMA_SLV_READ_URGENT_CNTL)/sizeof(mmXDMA_SLV_READ_URGENT_CNTL[0]), 0, 0 },
	{ "mmXDMA_SLV_WRITE_URGENT_CNTL", REG_MMIO, 0x0400, &mmXDMA_SLV_WRITE_URGENT_CNTL[0], sizeof(mmXDMA_SLV_WRITE_URGENT_CNTL)/sizeof(mmXDMA_SLV_WRITE_URGENT_CNTL[0]), 0, 0 },
	{ "mmXDMA_SLV_WB_RATE_CNTL", REG_MMIO, 0x0401, &mmXDMA_SLV_WB_RATE_CNTL[0], sizeof(mmXDMA_SLV_WB_RATE_CNTL)/sizeof(mmXDMA_SLV_WB_RATE_CNTL[0]), 0, 0 },
	{ "mmXDMA_SLV_REMOTE_GPU_ADDRESS", REG_MMIO, 0x0402, &mmXDMA_SLV_REMOTE_GPU_ADDRESS[0], sizeof(mmXDMA_SLV_REMOTE_GPU_ADDRESS)/sizeof(mmXDMA_SLV_REMOTE_GPU_ADDRESS[0]), 0, 0 },
	{ "mmXDMA_SLV_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x0403, &mmXDMA_SLV_REMOTE_GPU_ADDRESS_HIGH[0], sizeof(mmXDMA_SLV_REMOTE_GPU_ADDRESS_HIGH)/sizeof(mmXDMA_SLV_REMOTE_GPU_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmXDMA_SLV_READ_LATENCY_MINMAX", REG_MMIO, 0x0404, &mmXDMA_SLV_READ_LATENCY_MINMAX[0], sizeof(mmXDMA_SLV_READ_LATENCY_MINMAX)/sizeof(mmXDMA_SLV_READ_LATENCY_MINMAX[0]), 0, 0 },
	{ "mmXDMA_SLV_READ_LATENCY_AVE", REG_MMIO, 0x0405, &mmXDMA_SLV_READ_LATENCY_AVE[0], sizeof(mmXDMA_SLV_READ_LATENCY_AVE)/sizeof(mmXDMA_SLV_READ_LATENCY_AVE[0]), 0, 0 },
	{ "mmXDMA_INTERRUPT", REG_MMIO, 0x0406, &mmXDMA_INTERRUPT[0], sizeof(mmXDMA_INTERRUPT)/sizeof(mmXDMA_INTERRUPT[0]), 0, 0 },
	{ "mmXDMA_SLV_FLIP_PENDING", REG_MMIO, 0x0407, &mmXDMA_SLV_FLIP_PENDING[0], sizeof(mmXDMA_SLV_FLIP_PENDING)/sizeof(mmXDMA_SLV_FLIP_PENDING[0]), 0, 0 },
	{ "mmXDMA_CLOCK_GATING_CNTL", REG_MMIO, 0x0409, &mmXDMA_CLOCK_GATING_CNTL[0], sizeof(mmXDMA_CLOCK_GATING_CNTL)/sizeof(mmXDMA_CLOCK_GATING_CNTL[0]), 0, 0 },
	{ "mmXDMA_RBBMIF_RDWR_CNTL", REG_MMIO, 0x040A, &mmXDMA_RBBMIF_RDWR_CNTL[0], sizeof(mmXDMA_RBBMIF_RDWR_CNTL)/sizeof(mmXDMA_RBBMIF_RDWR_CNTL[0]), 0, 0 },
	{ "mmXDMA_MEM_POWER_CNTL", REG_MMIO, 0x040B, &mmXDMA_MEM_POWER_CNTL[0], sizeof(mmXDMA_MEM_POWER_CNTL)/sizeof(mmXDMA_MEM_POWER_CNTL[0]), 0, 0 },
	{ "mmXDMA_MSTR_PCIE_NACK_STATUS", REG_MMIO, 0x040C, &mmXDMA_MSTR_PCIE_NACK_STATUS[0], sizeof(mmXDMA_MSTR_PCIE_NACK_STATUS)/sizeof(mmXDMA_MSTR_PCIE_NACK_STATUS[0]), 0, 0 },
	{ "mmXDMA_MSTR_MEM_NACK_STATUS", REG_MMIO, 0x040D, &mmXDMA_MSTR_MEM_NACK_STATUS[0], sizeof(mmXDMA_MSTR_MEM_NACK_STATUS)/sizeof(mmXDMA_MSTR_MEM_NACK_STATUS[0]), 0, 0 },
	{ "mmXDMA_SLV_PCIE_NACK_STATUS", REG_MMIO, 0x040E, &mmXDMA_SLV_PCIE_NACK_STATUS[0], sizeof(mmXDMA_SLV_PCIE_NACK_STATUS)/sizeof(mmXDMA_SLV_PCIE_NACK_STATUS[0]), 0, 0 },
	{ "mmXDMA_SLV_MEM_NACK_STATUS", REG_MMIO, 0x040F, &mmXDMA_SLV_MEM_NACK_STATUS[0], sizeof(mmXDMA_SLV_MEM_NACK_STATUS)/sizeof(mmXDMA_SLV_MEM_NACK_STATUS[0]), 0, 0 },
	{ "mmXDMA_SLV_READ_LATENCY_TIMER", REG_MMIO, 0x0412, &mmXDMA_SLV_READ_LATENCY_TIMER[0], sizeof(mmXDMA_SLV_READ_LATENCY_TIMER)/sizeof(mmXDMA_SLV_READ_LATENCY_TIMER[0]), 0, 0 },
	{ "mmXDMA_IF_BIF_STATUS", REG_MMIO, 0x0418, &mmXDMA_IF_BIF_STATUS[0], sizeof(mmXDMA_IF_BIF_STATUS)/sizeof(mmXDMA_IF_BIF_STATUS[0]), 0, 0 },
	{ "mmXDMA_TEST_DEBUG_INDEX", REG_MMIO, 0x041C, &mmXDMA_TEST_DEBUG_INDEX[0], sizeof(mmXDMA_TEST_DEBUG_INDEX)/sizeof(mmXDMA_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmXDMA_TEST_DEBUG_DATA", REG_MMIO, 0x041D, &mmXDMA_TEST_DEBUG_DATA[0], sizeof(mmXDMA_TEST_DEBUG_DATA)/sizeof(mmXDMA_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID", REG_SMC, 0x0F00, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID", REG_SMC, 0x0F02, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT", REG_SMC, 0x0F04, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT[0]), 0, 0 },
	{ "mmDMCU_CTRL", REG_MMIO, 0x1600, &mmDMCU_CTRL[0], sizeof(mmDMCU_CTRL)/sizeof(mmDMCU_CTRL[0]), 0, 0 },
	{ "mmDMCU_STATUS", REG_MMIO, 0x1601, &mmDMCU_STATUS[0], sizeof(mmDMCU_STATUS)/sizeof(mmDMCU_STATUS[0]), 0, 0 },
	{ "mmDMCU_PC_START_ADDR", REG_MMIO, 0x1602, &mmDMCU_PC_START_ADDR[0], sizeof(mmDMCU_PC_START_ADDR)/sizeof(mmDMCU_PC_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_START_ADDR", REG_MMIO, 0x1603, &mmDMCU_FW_START_ADDR[0], sizeof(mmDMCU_FW_START_ADDR)/sizeof(mmDMCU_FW_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_END_ADDR", REG_MMIO, 0x1604, &mmDMCU_FW_END_ADDR[0], sizeof(mmDMCU_FW_END_ADDR)/sizeof(mmDMCU_FW_END_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_ISR_START_ADDR", REG_MMIO, 0x1605, &mmDMCU_FW_ISR_START_ADDR[0], sizeof(mmDMCU_FW_ISR_START_ADDR)/sizeof(mmDMCU_FW_ISR_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_CS_HI", REG_MMIO, 0x1606, &mmDMCU_FW_CS_HI[0], sizeof(mmDMCU_FW_CS_HI)/sizeof(mmDMCU_FW_CS_HI[0]), 0, 0 },
	{ "mmDMCU_FW_CS_LO", REG_MMIO, 0x1607, &mmDMCU_FW_CS_LO[0], sizeof(mmDMCU_FW_CS_LO)/sizeof(mmDMCU_FW_CS_LO[0]), 0, 0 },
	{ "mmDMCU_RAM_ACCESS_CTRL", REG_MMIO, 0x1608, &mmDMCU_RAM_ACCESS_CTRL[0], sizeof(mmDMCU_RAM_ACCESS_CTRL)/sizeof(mmDMCU_RAM_ACCESS_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_WR_CTRL", REG_MMIO, 0x1609, &mmDMCU_ERAM_WR_CTRL[0], sizeof(mmDMCU_ERAM_WR_CTRL)/sizeof(mmDMCU_ERAM_WR_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_WR_DATA", REG_MMIO, 0x160A, &mmDMCU_ERAM_WR_DATA[0], sizeof(mmDMCU_ERAM_WR_DATA)/sizeof(mmDMCU_ERAM_WR_DATA[0]), 0, 0 },
	{ "mmDMCU_ERAM_RD_CTRL", REG_MMIO, 0x160B, &mmDMCU_ERAM_RD_CTRL[0], sizeof(mmDMCU_ERAM_RD_CTRL)/sizeof(mmDMCU_ERAM_RD_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_RD_DATA", REG_MMIO, 0x160C, &mmDMCU_ERAM_RD_DATA[0], sizeof(mmDMCU_ERAM_RD_DATA)/sizeof(mmDMCU_ERAM_RD_DATA[0]), 0, 0 },
	{ "mmDMCU_IRAM_WR_CTRL", REG_MMIO, 0x160D, &mmDMCU_IRAM_WR_CTRL[0], sizeof(mmDMCU_IRAM_WR_CTRL)/sizeof(mmDMCU_IRAM_WR_CTRL[0]), 0, 0 },
	{ "mmDMCU_IRAM_WR_DATA", REG_MMIO, 0x160E, &mmDMCU_IRAM_WR_DATA[0], sizeof(mmDMCU_IRAM_WR_DATA)/sizeof(mmDMCU_IRAM_WR_DATA[0]), 0, 0 },
	{ "mmDMCU_IRAM_RD_CTRL", REG_MMIO, 0x160F, &mmDMCU_IRAM_RD_CTRL[0], sizeof(mmDMCU_IRAM_RD_CTRL)/sizeof(mmDMCU_IRAM_RD_CTRL[0]), 0, 0 },
	{ "mmDMCU_IRAM_RD_DATA", REG_MMIO, 0x1610, &mmDMCU_IRAM_RD_DATA[0], sizeof(mmDMCU_IRAM_RD_DATA)/sizeof(mmDMCU_IRAM_RD_DATA[0]), 0, 0 },
	{ "mmDMCU_EVENT_TRIGGER", REG_MMIO, 0x1611, &mmDMCU_EVENT_TRIGGER[0], sizeof(mmDMCU_EVENT_TRIGGER)/sizeof(mmDMCU_EVENT_TRIGGER[0]), 0, 0 },
	{ "mmDMCU_UC_INTERNAL_INT_STATUS", REG_MMIO, 0x1612, &mmDMCU_UC_INTERNAL_INT_STATUS[0], sizeof(mmDMCU_UC_INTERNAL_INT_STATUS)/sizeof(mmDMCU_UC_INTERNAL_INT_STATUS[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_STATUS", REG_MMIO, 0x1614, &mmDMCU_INTERRUPT_STATUS[0], sizeof(mmDMCU_INTERRUPT_STATUS)/sizeof(mmDMCU_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_HOST_EN_MASK", REG_MMIO, 0x1615, &mmDMCU_INTERRUPT_TO_HOST_EN_MASK[0], sizeof(mmDMCU_INTERRUPT_TO_HOST_EN_MASK)/sizeof(mmDMCU_INTERRUPT_TO_HOST_EN_MASK[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_EN_MASK", REG_MMIO, 0x1616, &mmDMCU_INTERRUPT_TO_UC_EN_MASK[0], sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK)/sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL", REG_MMIO, 0x1617, &mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL[0], sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL)/sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL[0]), 0, 0 },
	{ "mmDC_DMCU_SCRATCH", REG_MMIO, 0x1618, &mmDC_DMCU_SCRATCH[0], sizeof(mmDC_DMCU_SCRATCH)/sizeof(mmDC_DMCU_SCRATCH[0]), 0, 0 },
	{ "mmDMCU_INT_CNT", REG_MMIO, 0x1619, &mmDMCU_INT_CNT[0], sizeof(mmDMCU_INT_CNT)/sizeof(mmDMCU_INT_CNT[0]), 0, 0 },
	{ "mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS", REG_MMIO, 0x161A, &mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS[0], sizeof(mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS)/sizeof(mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS[0]), 0, 0 },
	{ "mmDMCU_UC_CLK_GATING_CNTL", REG_MMIO, 0x161B, &mmDMCU_UC_CLK_GATING_CNTL[0], sizeof(mmDMCU_UC_CLK_GATING_CNTL)/sizeof(mmDMCU_UC_CLK_GATING_CNTL[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG1", REG_MMIO, 0x161C, &mmMASTER_COMM_DATA_REG1[0], sizeof(mmMASTER_COMM_DATA_REG1)/sizeof(mmMASTER_COMM_DATA_REG1[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG2", REG_MMIO, 0x161D, &mmMASTER_COMM_DATA_REG2[0], sizeof(mmMASTER_COMM_DATA_REG2)/sizeof(mmMASTER_COMM_DATA_REG2[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG3", REG_MMIO, 0x161E, &mmMASTER_COMM_DATA_REG3[0], sizeof(mmMASTER_COMM_DATA_REG3)/sizeof(mmMASTER_COMM_DATA_REG3[0]), 0, 0 },
	{ "mmMASTER_COMM_CMD_REG", REG_MMIO, 0x161F, &mmMASTER_COMM_CMD_REG[0], sizeof(mmMASTER_COMM_CMD_REG)/sizeof(mmMASTER_COMM_CMD_REG[0]), 0, 0 },
	{ "mmMASTER_COMM_CNTL_REG", REG_MMIO, 0x1620, &mmMASTER_COMM_CNTL_REG[0], sizeof(mmMASTER_COMM_CNTL_REG)/sizeof(mmMASTER_COMM_CNTL_REG[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG1", REG_MMIO, 0x1621, &mmSLAVE_COMM_DATA_REG1[0], sizeof(mmSLAVE_COMM_DATA_REG1)/sizeof(mmSLAVE_COMM_DATA_REG1[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG2", REG_MMIO, 0x1622, &mmSLAVE_COMM_DATA_REG2[0], sizeof(mmSLAVE_COMM_DATA_REG2)/sizeof(mmSLAVE_COMM_DATA_REG2[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG3", REG_MMIO, 0x1623, &mmSLAVE_COMM_DATA_REG3[0], sizeof(mmSLAVE_COMM_DATA_REG3)/sizeof(mmSLAVE_COMM_DATA_REG3[0]), 0, 0 },
	{ "mmSLAVE_COMM_CMD_REG", REG_MMIO, 0x1624, &mmSLAVE_COMM_CMD_REG[0], sizeof(mmSLAVE_COMM_CMD_REG)/sizeof(mmSLAVE_COMM_CMD_REG[0]), 0, 0 },
	{ "mmSLAVE_COMM_CNTL_REG", REG_MMIO, 0x1625, &mmSLAVE_COMM_CNTL_REG[0], sizeof(mmSLAVE_COMM_CNTL_REG)/sizeof(mmSLAVE_COMM_CNTL_REG[0]), 0, 0 },
	{ "mmDMCU_TEST_DEBUG_INDEX", REG_MMIO, 0x1626, &mmDMCU_TEST_DEBUG_INDEX[0], sizeof(mmDMCU_TEST_DEBUG_INDEX)/sizeof(mmDMCU_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDMCU_TEST_DEBUG_DATA", REG_MMIO, 0x1627, &mmDMCU_TEST_DEBUG_DATA[0], sizeof(mmDMCU_TEST_DEBUG_DATA)/sizeof(mmDMCU_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmBL1_PWM_AMBIENT_LIGHT_LEVEL", REG_MMIO, 0x1628, &mmBL1_PWM_AMBIENT_LIGHT_LEVEL[0], sizeof(mmBL1_PWM_AMBIENT_LIGHT_LEVEL)/sizeof(mmBL1_PWM_AMBIENT_LIGHT_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_USER_LEVEL", REG_MMIO, 0x1629, &mmBL1_PWM_USER_LEVEL[0], sizeof(mmBL1_PWM_USER_LEVEL)/sizeof(mmBL1_PWM_USER_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_TARGET_ABM_LEVEL", REG_MMIO, 0x162A, &mmBL1_PWM_TARGET_ABM_LEVEL[0], sizeof(mmBL1_PWM_TARGET_ABM_LEVEL)/sizeof(mmBL1_PWM_TARGET_ABM_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_CURRENT_ABM_LEVEL", REG_MMIO, 0x162B, &mmBL1_PWM_CURRENT_ABM_LEVEL[0], sizeof(mmBL1_PWM_CURRENT_ABM_LEVEL)/sizeof(mmBL1_PWM_CURRENT_ABM_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_FINAL_DUTY_CYCLE", REG_MMIO, 0x162C, &mmBL1_PWM_FINAL_DUTY_CYCLE[0], sizeof(mmBL1_PWM_FINAL_DUTY_CYCLE)/sizeof(mmBL1_PWM_FINAL_DUTY_CYCLE[0]), 0, 0 },
	{ "mmBL1_PWM_MINIMUM_DUTY_CYCLE", REG_MMIO, 0x162D, &mmBL1_PWM_MINIMUM_DUTY_CYCLE[0], sizeof(mmBL1_PWM_MINIMUM_DUTY_CYCLE)/sizeof(mmBL1_PWM_MINIMUM_DUTY_CYCLE[0]), 0, 0 },
	{ "mmBL1_PWM_ABM_CNTL", REG_MMIO, 0x162E, &mmBL1_PWM_ABM_CNTL[0], sizeof(mmBL1_PWM_ABM_CNTL)/sizeof(mmBL1_PWM_ABM_CNTL[0]), 0, 0 },
	{ "mmBL1_PWM_BL_UPDATE_SAMPLE_RATE", REG_MMIO, 0x162F, &mmBL1_PWM_BL_UPDATE_SAMPLE_RATE[0], sizeof(mmBL1_PWM_BL_UPDATE_SAMPLE_RATE)/sizeof(mmBL1_PWM_BL_UPDATE_SAMPLE_RATE[0]), 0, 0 },
	{ "mmBL1_PWM_GRP2_REG_LOCK", REG_MMIO, 0x1630, &mmBL1_PWM_GRP2_REG_LOCK[0], sizeof(mmBL1_PWM_GRP2_REG_LOCK)/sizeof(mmBL1_PWM_GRP2_REG_LOCK[0]), 0, 0 },
	{ "mmDC_ABM1_CNTL", REG_MMIO, 0x1638, &mmDC_ABM1_CNTL[0], sizeof(mmDC_ABM1_CNTL)/sizeof(mmDC_ABM1_CNTL[0]), 0, 0 },
	{ "mmDC_ABM1_IPCSC_COEFF_SEL", REG_MMIO, 0x1639, &mmDC_ABM1_IPCSC_COEFF_SEL[0], sizeof(mmDC_ABM1_IPCSC_COEFF_SEL)/sizeof(mmDC_ABM1_IPCSC_COEFF_SEL[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_0", REG_MMIO, 0x163A, &mmDC_ABM1_ACE_OFFSET_SLOPE_0[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_0)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_0[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_1", REG_MMIO, 0x163B, &mmDC_ABM1_ACE_OFFSET_SLOPE_1[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_1)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_1[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_2", REG_MMIO, 0x163C, &mmDC_ABM1_ACE_OFFSET_SLOPE_2[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_2)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_2[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_3", REG_MMIO, 0x163D, &mmDC_ABM1_ACE_OFFSET_SLOPE_3[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_3)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_3[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_4", REG_MMIO, 0x163E, &mmDC_ABM1_ACE_OFFSET_SLOPE_4[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_4)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_4[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_THRES_12", REG_MMIO, 0x163F, &mmDC_ABM1_ACE_THRES_12[0], sizeof(mmDC_ABM1_ACE_THRES_12)/sizeof(mmDC_ABM1_ACE_THRES_12[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_THRES_34", REG_MMIO, 0x1640, &mmDC_ABM1_ACE_THRES_34[0], sizeof(mmDC_ABM1_ACE_THRES_34)/sizeof(mmDC_ABM1_ACE_THRES_34[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_CNTL_MISC", REG_MMIO, 0x1641, &mmDC_ABM1_ACE_CNTL_MISC[0], sizeof(mmDC_ABM1_ACE_CNTL_MISC)/sizeof(mmDC_ABM1_ACE_CNTL_MISC[0]), 0, 0 },
	{ "mmDC_ABM1_DEBUG_MISC", REG_MMIO, 0x1649, &mmDC_ABM1_DEBUG_MISC[0], sizeof(mmDC_ABM1_DEBUG_MISC)/sizeof(mmDC_ABM1_DEBUG_MISC[0]), 0, 0 },
	{ "mmDC_ABM1_HGLS_REG_READ_PROGRESS", REG_MMIO, 0x164A, &mmDC_ABM1_HGLS_REG_READ_PROGRESS[0], sizeof(mmDC_ABM1_HGLS_REG_READ_PROGRESS)/sizeof(mmDC_ABM1_HGLS_REG_READ_PROGRESS[0]), 0, 0 },
	{ "mmDC_ABM1_HG_MISC_CTRL", REG_MMIO, 0x164B, &mmDC_ABM1_HG_MISC_CTRL[0], sizeof(mmDC_ABM1_HG_MISC_CTRL)/sizeof(mmDC_ABM1_HG_MISC_CTRL[0]), 0, 0 },
	{ "mmDC_ABM1_LS_SUM_OF_LUMA", REG_MMIO, 0x164C, &mmDC_ABM1_LS_SUM_OF_LUMA[0], sizeof(mmDC_ABM1_LS_SUM_OF_LUMA)/sizeof(mmDC_ABM1_LS_SUM_OF_LUMA[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MIN_MAX_LUMA", REG_MMIO, 0x164D, &mmDC_ABM1_LS_MIN_MAX_LUMA[0], sizeof(mmDC_ABM1_LS_MIN_MAX_LUMA)/sizeof(mmDC_ABM1_LS_MIN_MAX_LUMA[0]), 0, 0 },
	{ "mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA", REG_MMIO, 0x164E, &mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA[0], sizeof(mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA)/sizeof(mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA[0]), 0, 0 },
	{ "mmDC_ABM1_LS_PIXEL_COUNT", REG_MMIO, 0x164F, &mmDC_ABM1_LS_PIXEL_COUNT[0], sizeof(mmDC_ABM1_LS_PIXEL_COUNT)/sizeof(mmDC_ABM1_LS_PIXEL_COUNT[0]), 0, 0 },
	{ "mmDC_ABM1_LS_OVR_SCAN_BIN", REG_MMIO, 0x1650, &mmDC_ABM1_LS_OVR_SCAN_BIN[0], sizeof(mmDC_ABM1_LS_OVR_SCAN_BIN)/sizeof(mmDC_ABM1_LS_OVR_SCAN_BIN[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES", REG_MMIO, 0x1651, &mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES[0], sizeof(mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES)/sizeof(mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT", REG_MMIO, 0x1652, &mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT[0], sizeof(mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT)/sizeof(mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT", REG_MMIO, 0x1653, &mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT[0], sizeof(mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT)/sizeof(mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT[0]), 0, 0 },
	{ "mmDC_ABM1_HG_SAMPLE_RATE", REG_MMIO, 0x1654, &mmDC_ABM1_HG_SAMPLE_RATE[0], sizeof(mmDC_ABM1_HG_SAMPLE_RATE)/sizeof(mmDC_ABM1_HG_SAMPLE_RATE[0]), 0, 0 },
	{ "mmDC_ABM1_LS_SAMPLE_RATE", REG_MMIO, 0x1655, &mmDC_ABM1_LS_SAMPLE_RATE[0], sizeof(mmDC_ABM1_LS_SAMPLE_RATE)/sizeof(mmDC_ABM1_LS_SAMPLE_RATE[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG", REG_MMIO, 0x1656, &mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG[0], sizeof(mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG)/sizeof(mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX", REG_MMIO, 0x1657, &mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX", REG_MMIO, 0x1658, &mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX", REG_MMIO, 0x1659, &mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX", REG_MMIO, 0x165A, &mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_1", REG_MMIO, 0x165B, &mmDC_ABM1_HG_RESULT_1[0], sizeof(mmDC_ABM1_HG_RESULT_1)/sizeof(mmDC_ABM1_HG_RESULT_1[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_2", REG_MMIO, 0x165C, &mmDC_ABM1_HG_RESULT_2[0], sizeof(mmDC_ABM1_HG_RESULT_2)/sizeof(mmDC_ABM1_HG_RESULT_2[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_3", REG_MMIO, 0x165D, &mmDC_ABM1_HG_RESULT_3[0], sizeof(mmDC_ABM1_HG_RESULT_3)/sizeof(mmDC_ABM1_HG_RESULT_3[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_4", REG_MMIO, 0x165E, &mmDC_ABM1_HG_RESULT_4[0], sizeof(mmDC_ABM1_HG_RESULT_4)/sizeof(mmDC_ABM1_HG_RESULT_4[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_5", REG_MMIO, 0x165F, &mmDC_ABM1_HG_RESULT_5[0], sizeof(mmDC_ABM1_HG_RESULT_5)/sizeof(mmDC_ABM1_HG_RESULT_5[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_6", REG_MMIO, 0x1660, &mmDC_ABM1_HG_RESULT_6[0], sizeof(mmDC_ABM1_HG_RESULT_6)/sizeof(mmDC_ABM1_HG_RESULT_6[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_7", REG_MMIO, 0x1661, &mmDC_ABM1_HG_RESULT_7[0], sizeof(mmDC_ABM1_HG_RESULT_7)/sizeof(mmDC_ABM1_HG_RESULT_7[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_8", REG_MMIO, 0x1662, &mmDC_ABM1_HG_RESULT_8[0], sizeof(mmDC_ABM1_HG_RESULT_8)/sizeof(mmDC_ABM1_HG_RESULT_8[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_9", REG_MMIO, 0x1663, &mmDC_ABM1_HG_RESULT_9[0], sizeof(mmDC_ABM1_HG_RESULT_9)/sizeof(mmDC_ABM1_HG_RESULT_9[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_10", REG_MMIO, 0x1664, &mmDC_ABM1_HG_RESULT_10[0], sizeof(mmDC_ABM1_HG_RESULT_10)/sizeof(mmDC_ABM1_HG_RESULT_10[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_11", REG_MMIO, 0x1665, &mmDC_ABM1_HG_RESULT_11[0], sizeof(mmDC_ABM1_HG_RESULT_11)/sizeof(mmDC_ABM1_HG_RESULT_11[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_12", REG_MMIO, 0x1666, &mmDC_ABM1_HG_RESULT_12[0], sizeof(mmDC_ABM1_HG_RESULT_12)/sizeof(mmDC_ABM1_HG_RESULT_12[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_13", REG_MMIO, 0x1667, &mmDC_ABM1_HG_RESULT_13[0], sizeof(mmDC_ABM1_HG_RESULT_13)/sizeof(mmDC_ABM1_HG_RESULT_13[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_14", REG_MMIO, 0x1668, &mmDC_ABM1_HG_RESULT_14[0], sizeof(mmDC_ABM1_HG_RESULT_14)/sizeof(mmDC_ABM1_HG_RESULT_14[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_15", REG_MMIO, 0x1669, &mmDC_ABM1_HG_RESULT_15[0], sizeof(mmDC_ABM1_HG_RESULT_15)/sizeof(mmDC_ABM1_HG_RESULT_15[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_16", REG_MMIO, 0x166A, &mmDC_ABM1_HG_RESULT_16[0], sizeof(mmDC_ABM1_HG_RESULT_16)/sizeof(mmDC_ABM1_HG_RESULT_16[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_17", REG_MMIO, 0x166B, &mmDC_ABM1_HG_RESULT_17[0], sizeof(mmDC_ABM1_HG_RESULT_17)/sizeof(mmDC_ABM1_HG_RESULT_17[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_18", REG_MMIO, 0x166C, &mmDC_ABM1_HG_RESULT_18[0], sizeof(mmDC_ABM1_HG_RESULT_18)/sizeof(mmDC_ABM1_HG_RESULT_18[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_19", REG_MMIO, 0x166D, &mmDC_ABM1_HG_RESULT_19[0], sizeof(mmDC_ABM1_HG_RESULT_19)/sizeof(mmDC_ABM1_HG_RESULT_19[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_20", REG_MMIO, 0x166E, &mmDC_ABM1_HG_RESULT_20[0], sizeof(mmDC_ABM1_HG_RESULT_20)/sizeof(mmDC_ABM1_HG_RESULT_20[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_21", REG_MMIO, 0x166F, &mmDC_ABM1_HG_RESULT_21[0], sizeof(mmDC_ABM1_HG_RESULT_21)/sizeof(mmDC_ABM1_HG_RESULT_21[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_22", REG_MMIO, 0x1670, &mmDC_ABM1_HG_RESULT_22[0], sizeof(mmDC_ABM1_HG_RESULT_22)/sizeof(mmDC_ABM1_HG_RESULT_22[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_23", REG_MMIO, 0x1671, &mmDC_ABM1_HG_RESULT_23[0], sizeof(mmDC_ABM1_HG_RESULT_23)/sizeof(mmDC_ABM1_HG_RESULT_23[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_24", REG_MMIO, 0x1672, &mmDC_ABM1_HG_RESULT_24[0], sizeof(mmDC_ABM1_HG_RESULT_24)/sizeof(mmDC_ABM1_HG_RESULT_24[0]), 0, 0 },
	{ "mmMVP_CONTROL1", REG_MMIO, 0x1680, &mmMVP_CONTROL1[0], sizeof(mmMVP_CONTROL1)/sizeof(mmMVP_CONTROL1[0]), 0, 0 },
	{ "mmMVP_CONTROL2", REG_MMIO, 0x1681, &mmMVP_CONTROL2[0], sizeof(mmMVP_CONTROL2)/sizeof(mmMVP_CONTROL2[0]), 0, 0 },
	{ "mmMVP_FIFO_CONTROL", REG_MMIO, 0x1682, &mmMVP_FIFO_CONTROL[0], sizeof(mmMVP_FIFO_CONTROL)/sizeof(mmMVP_FIFO_CONTROL[0]), 0, 0 },
	{ "mmMVP_FIFO_STATUS", REG_MMIO, 0x1683, &mmMVP_FIFO_STATUS[0], sizeof(mmMVP_FIFO_STATUS)/sizeof(mmMVP_FIFO_STATUS[0]), 0, 0 },
	{ "mmMVP_SLAVE_STATUS", REG_MMIO, 0x1684, &mmMVP_SLAVE_STATUS[0], sizeof(mmMVP_SLAVE_STATUS)/sizeof(mmMVP_SLAVE_STATUS[0]), 0, 0 },
	{ "mmMVP_INBAND_CNTL_CAP", REG_MMIO, 0x1685, &mmMVP_INBAND_CNTL_CAP[0], sizeof(mmMVP_INBAND_CNTL_CAP)/sizeof(mmMVP_INBAND_CNTL_CAP[0]), 0, 0 },
	{ "mmMVP_BLACK_KEYER", REG_MMIO, 0x1686, &mmMVP_BLACK_KEYER[0], sizeof(mmMVP_BLACK_KEYER)/sizeof(mmMVP_BLACK_KEYER[0]), 0, 0 },
	{ "mmMVP_CRC_CNTL", REG_MMIO, 0x1687, &mmMVP_CRC_CNTL[0], sizeof(mmMVP_CRC_CNTL)/sizeof(mmMVP_CRC_CNTL[0]), 0, 0 },
	{ "mmMVP_CRC_RESULT_BLUE_GREEN", REG_MMIO, 0x1688, &mmMVP_CRC_RESULT_BLUE_GREEN[0], sizeof(mmMVP_CRC_RESULT_BLUE_GREEN)/sizeof(mmMVP_CRC_RESULT_BLUE_GREEN[0]), 0, 0 },
	{ "mmMVP_CRC_RESULT_RED", REG_MMIO, 0x1689, &mmMVP_CRC_RESULT_RED[0], sizeof(mmMVP_CRC_RESULT_RED)/sizeof(mmMVP_CRC_RESULT_RED[0]), 0, 0 },
	{ "mmMVP_CONTROL3", REG_MMIO, 0x168A, &mmMVP_CONTROL3[0], sizeof(mmMVP_CONTROL3)/sizeof(mmMVP_CONTROL3[0]), 0, 0 },
	{ "mmMVP_RECEIVE_CNT_CNTL1", REG_MMIO, 0x168B, &mmMVP_RECEIVE_CNT_CNTL1[0], sizeof(mmMVP_RECEIVE_CNT_CNTL1)/sizeof(mmMVP_RECEIVE_CNT_CNTL1[0]), 0, 0 },
	{ "mmMVP_RECEIVE_CNT_CNTL2", REG_MMIO, 0x168C, &mmMVP_RECEIVE_CNT_CNTL2[0], sizeof(mmMVP_RECEIVE_CNT_CNTL2)/sizeof(mmMVP_RECEIVE_CNT_CNTL2[0]), 0, 0 },
	{ "mmMVP_TEST_DEBUG_INDEX", REG_MMIO, 0x168D, &mmMVP_TEST_DEBUG_INDEX[0], sizeof(mmMVP_TEST_DEBUG_INDEX)/sizeof(mmMVP_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmMVP_TEST_DEBUG_DATA", REG_MMIO, 0x168E, &mmMVP_TEST_DEBUG_DATA[0], sizeof(mmMVP_TEST_DEBUG_DATA)/sizeof(mmMVP_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmMVP_DEBUG", REG_MMIO, 0x168F, &mmMVP_DEBUG[0], sizeof(mmMVP_DEBUG)/sizeof(mmMVP_DEBUG[0]), 0, 0 },
	{ "mmDC_ABM1_OVERSCAN_PIXEL_VALUE", REG_MMIO, 0x169B, &mmDC_ABM1_OVERSCAN_PIXEL_VALUE[0], sizeof(mmDC_ABM1_OVERSCAN_PIXEL_VALUE)/sizeof(mmDC_ABM1_OVERSCAN_PIXEL_VALUE[0]), 0, 0 },
	{ "mmDC_ABM1_BL_MASTER_LOCK", REG_MMIO, 0x169C, &mmDC_ABM1_BL_MASTER_LOCK[0], sizeof(mmDC_ABM1_BL_MASTER_LOCK)/sizeof(mmDC_ABM1_BL_MASTER_LOCK[0]), 0, 0 },
	{ "mmABM_TEST_DEBUG_INDEX", REG_MMIO, 0x169E, &mmABM_TEST_DEBUG_INDEX[0], sizeof(mmABM_TEST_DEBUG_INDEX)/sizeof(mmABM_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmABM_TEST_DEBUG_DATA", REG_MMIO, 0x169F, &mmABM_TEST_DEBUG_DATA[0], sizeof(mmABM_TEST_DEBUG_DATA)/sizeof(mmABM_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmFBC_CNTL", REG_MMIO, 0x16D0, &mmFBC_CNTL[0], sizeof(mmFBC_CNTL)/sizeof(mmFBC_CNTL[0]), 0, 0 },
	{ "mmFBC_IDLE_MASK", REG_MMIO, 0x16D1, &mmFBC_IDLE_MASK[0], sizeof(mmFBC_IDLE_MASK)/sizeof(mmFBC_IDLE_MASK[0]), 0, 0 },
	{ "mmFBC_IDLE_FORCE_CLEAR_MASK", REG_MMIO, 0x16D2, &mmFBC_IDLE_FORCE_CLEAR_MASK[0], sizeof(mmFBC_IDLE_FORCE_CLEAR_MASK)/sizeof(mmFBC_IDLE_FORCE_CLEAR_MASK[0]), 0, 0 },
	{ "mmFBC_START_STOP_DELAY", REG_MMIO, 0x16D3, &mmFBC_START_STOP_DELAY[0], sizeof(mmFBC_START_STOP_DELAY)/sizeof(mmFBC_START_STOP_DELAY[0]), 0, 0 },
	{ "mmFBC_COMP_CNTL", REG_MMIO, 0x16D4, &mmFBC_COMP_CNTL[0], sizeof(mmFBC_COMP_CNTL)/sizeof(mmFBC_COMP_CNTL[0]), 0, 0 },
	{ "mmFBC_COMP_MODE", REG_MMIO, 0x16D5, &mmFBC_COMP_MODE[0], sizeof(mmFBC_COMP_MODE)/sizeof(mmFBC_COMP_MODE[0]), 0, 0 },
	{ "mmFBC_DEBUG0", REG_MMIO, 0x16D6, &mmFBC_DEBUG0[0], sizeof(mmFBC_DEBUG0)/sizeof(mmFBC_DEBUG0[0]), 0, 0 },
	{ "mmFBC_DEBUG1", REG_MMIO, 0x16D7, &mmFBC_DEBUG1[0], sizeof(mmFBC_DEBUG1)/sizeof(mmFBC_DEBUG1[0]), 0, 0 },
	{ "mmFBC_DEBUG2", REG_MMIO, 0x16D8, &mmFBC_DEBUG2[0], sizeof(mmFBC_DEBUG2)/sizeof(mmFBC_DEBUG2[0]), 0, 0 },
	{ "mmFBC_IND_LUT0", REG_MMIO, 0x16D9, &mmFBC_IND_LUT0[0], sizeof(mmFBC_IND_LUT0)/sizeof(mmFBC_IND_LUT0[0]), 0, 0 },
	{ "mmFBC_IND_LUT1", REG_MMIO, 0x16DA, &mmFBC_IND_LUT1[0], sizeof(mmFBC_IND_LUT1)/sizeof(mmFBC_IND_LUT1[0]), 0, 0 },
	{ "mmFBC_IND_LUT2", REG_MMIO, 0x16DB, &mmFBC_IND_LUT2[0], sizeof(mmFBC_IND_LUT2)/sizeof(mmFBC_IND_LUT2[0]), 0, 0 },
	{ "mmFBC_IND_LUT3", REG_MMIO, 0x16DC, &mmFBC_IND_LUT3[0], sizeof(mmFBC_IND_LUT3)/sizeof(mmFBC_IND_LUT3[0]), 0, 0 },
	{ "mmFBC_IND_LUT4", REG_MMIO, 0x16DD, &mmFBC_IND_LUT4[0], sizeof(mmFBC_IND_LUT4)/sizeof(mmFBC_IND_LUT4[0]), 0, 0 },
	{ "mmFBC_IND_LUT5", REG_MMIO, 0x16DE, &mmFBC_IND_LUT5[0], sizeof(mmFBC_IND_LUT5)/sizeof(mmFBC_IND_LUT5[0]), 0, 0 },
	{ "mmFBC_IND_LUT6", REG_MMIO, 0x16DF, &mmFBC_IND_LUT6[0], sizeof(mmFBC_IND_LUT6)/sizeof(mmFBC_IND_LUT6[0]), 0, 0 },
	{ "mmFBC_IND_LUT7", REG_MMIO, 0x16E0, &mmFBC_IND_LUT7[0], sizeof(mmFBC_IND_LUT7)/sizeof(mmFBC_IND_LUT7[0]), 0, 0 },
	{ "mmFBC_IND_LUT8", REG_MMIO, 0x16E1, &mmFBC_IND_LUT8[0], sizeof(mmFBC_IND_LUT8)/sizeof(mmFBC_IND_LUT8[0]), 0, 0 },
	{ "mmFBC_IND_LUT9", REG_MMIO, 0x16E2, &mmFBC_IND_LUT9[0], sizeof(mmFBC_IND_LUT9)/sizeof(mmFBC_IND_LUT9[0]), 0, 0 },
	{ "mmFBC_IND_LUT10", REG_MMIO, 0x16E3, &mmFBC_IND_LUT10[0], sizeof(mmFBC_IND_LUT10)/sizeof(mmFBC_IND_LUT10[0]), 0, 0 },
	{ "mmFBC_IND_LUT11", REG_MMIO, 0x16E4, &mmFBC_IND_LUT11[0], sizeof(mmFBC_IND_LUT11)/sizeof(mmFBC_IND_LUT11[0]), 0, 0 },
	{ "mmFBC_IND_LUT12", REG_MMIO, 0x16E5, &mmFBC_IND_LUT12[0], sizeof(mmFBC_IND_LUT12)/sizeof(mmFBC_IND_LUT12[0]), 0, 0 },
	{ "mmFBC_IND_LUT13", REG_MMIO, 0x16E6, &mmFBC_IND_LUT13[0], sizeof(mmFBC_IND_LUT13)/sizeof(mmFBC_IND_LUT13[0]), 0, 0 },
	{ "mmFBC_IND_LUT14", REG_MMIO, 0x16E7, &mmFBC_IND_LUT14[0], sizeof(mmFBC_IND_LUT14)/sizeof(mmFBC_IND_LUT14[0]), 0, 0 },
	{ "mmFBC_IND_LUT15", REG_MMIO, 0x16E8, &mmFBC_IND_LUT15[0], sizeof(mmFBC_IND_LUT15)/sizeof(mmFBC_IND_LUT15[0]), 0, 0 },
	{ "mmFBC_CSM_REGION_OFFSET_01", REG_MMIO, 0x16E9, &mmFBC_CSM_REGION_OFFSET_01[0], sizeof(mmFBC_CSM_REGION_OFFSET_01)/sizeof(mmFBC_CSM_REGION_OFFSET_01[0]), 0, 0 },
	{ "mmFBC_CSM_REGION_OFFSET_23", REG_MMIO, 0x16EA, &mmFBC_CSM_REGION_OFFSET_23[0], sizeof(mmFBC_CSM_REGION_OFFSET_23)/sizeof(mmFBC_CSM_REGION_OFFSET_23[0]), 0, 0 },
	{ "mmFBC_CLIENT_REGION_MASK", REG_MMIO, 0x16EB, &mmFBC_CLIENT_REGION_MASK[0], sizeof(mmFBC_CLIENT_REGION_MASK)/sizeof(mmFBC_CLIENT_REGION_MASK[0]), 0, 0 },
	{ "mmFBC_DEBUG_COMP", REG_MMIO, 0x16EC, &mmFBC_DEBUG_COMP[0], sizeof(mmFBC_DEBUG_COMP)/sizeof(mmFBC_DEBUG_COMP[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR", REG_MMIO, 0x16ED, &mmFBC_DEBUG_CSR[0], sizeof(mmFBC_DEBUG_CSR)/sizeof(mmFBC_DEBUG_CSR[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR_RDATA", REG_MMIO, 0x16EE, &mmFBC_DEBUG_CSR_RDATA[0], sizeof(mmFBC_DEBUG_CSR_RDATA)/sizeof(mmFBC_DEBUG_CSR_RDATA[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR_WDATA", REG_MMIO, 0x16EF, &mmFBC_DEBUG_CSR_WDATA[0], sizeof(mmFBC_DEBUG_CSR_WDATA)/sizeof(mmFBC_DEBUG_CSR_WDATA[0]), 0, 0 },
	{ "mmFBC_MISC", REG_MMIO, 0x16F0, &mmFBC_MISC[0], sizeof(mmFBC_MISC)/sizeof(mmFBC_MISC[0]), 0, 0 },
	{ "mmFBC_STATUS", REG_MMIO, 0x16F1, &mmFBC_STATUS[0], sizeof(mmFBC_STATUS)/sizeof(mmFBC_STATUS[0]), 0, 0 },
	{ "mmFBC_TEST_DEBUG_INDEX", REG_MMIO, 0x16F4, &mmFBC_TEST_DEBUG_INDEX[0], sizeof(mmFBC_TEST_DEBUG_INDEX)/sizeof(mmFBC_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmFBC_TEST_DEBUG_DATA", REG_MMIO, 0x16F5, &mmFBC_TEST_DEBUG_DATA[0], sizeof(mmFBC_TEST_DEBUG_DATA)/sizeof(mmFBC_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR_RDATA_HI", REG_MMIO, 0x16F6, &mmFBC_DEBUG_CSR_RDATA_HI[0], sizeof(mmFBC_DEBUG_CSR_RDATA_HI)/sizeof(mmFBC_DEBUG_CSR_RDATA_HI[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR_WDATA_HI", REG_MMIO, 0x16F7, &mmFBC_DEBUG_CSR_WDATA_HI[0], sizeof(mmFBC_DEBUG_CSR_WDATA_HI)/sizeof(mmFBC_DEBUG_CSR_WDATA_HI[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_REF_DIV", REG_MMIO, 0x1700, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_FB_DIV", REG_MMIO, 0x1701, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_POST_DIV", REG_MMIO, 0x1702, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_SS_AMOUNT_DSFRAC", REG_MMIO, 0x1703, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_SS_CNTL", REG_MMIO, 0x1704, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE", REG_SMC, 0x1705, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_IDCLK_CNTL", REG_MMIO, 0x1706, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_CNTL", REG_MMIO, 0x1707, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_ANALOG", REG_MMIO, 0x1708, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_VREG_CNTL", REG_MMIO, 0x1709, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_UNLOCK_DETECT_CNTL", REG_MMIO, 0x170A, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_DEBUG_CNTL", REG_MMIO, 0x170B, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_UPDATE_LOCK", REG_MMIO, 0x170C, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_UPDATE_CNTL", REG_MMIO, 0x170D, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_DISPCLK_DTO_CNTL", REG_MMIO, 0x170E, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_DISPCLK_CURRENT_DTO_PHASE", REG_MMIO, 0x170F, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_REF_DIV", REG_MMIO, 0x1710, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_FB_DIV", REG_MMIO, 0x1711, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_POST_DIV", REG_MMIO, 0x1712, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_SS_AMOUNT_DSFRAC", REG_MMIO, 0x1713, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_SS_CNTL", REG_MMIO, 0x1714, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_DS_CNTL", REG_MMIO, 0x1715, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_IDCLK_CNTL", REG_MMIO, 0x1716, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_CNTL", REG_MMIO, 0x1717, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_ANALOG", REG_MMIO, 0x1718, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_VREG_CNTL", REG_MMIO, 0x1719, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_UNLOCK_DETECT_CNTL", REG_MMIO, 0x171A, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_DEBUG_CNTL", REG_MMIO, 0x171B, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_UPDATE_LOCK", REG_MMIO, 0x171C, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_UPDATE_CNTL", REG_MMIO, 0x171D, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_DISPCLK_DTO_CNTL", REG_MMIO, 0x171E, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_DISPCLK_CURRENT_DTO_PHASE", REG_MMIO, 0x171F, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID", REG_SMC, 0x1720, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2", REG_SMC, 0x1721, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3", REG_SMC, 0x1722, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4", REG_SMC, 0x1723, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4[0]), 0, 0 },
	{ "mmDCCG_PLL2_PLL_SS_CNTL", REG_MMIO, 0x1724, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_DS_CNTL", REG_MMIO, 0x1725, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_IDCLK_CNTL", REG_MMIO, 0x1726, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_CNTL", REG_MMIO, 0x1727, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_ANALOG", REG_MMIO, 0x1728, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_VREG_CNTL", REG_MMIO, 0x1729, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_UNLOCK_DETECT_CNTL", REG_MMIO, 0x172A, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_DEBUG_CNTL", REG_MMIO, 0x172B, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_UPDATE_LOCK", REG_MMIO, 0x172C, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_UPDATE_CNTL", REG_MMIO, 0x172D, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_DISPCLK_DTO_CNTL", REG_MMIO, 0x172E, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_DISPCLK_CURRENT_DTO_PHASE", REG_MMIO, 0x172F, NULL, 0, 0, 0 },
	{ "mmPIPE0_PG_CONFIG", REG_MMIO, 0x1760, &mmPIPE0_PG_CONFIG[0], sizeof(mmPIPE0_PG_CONFIG)/sizeof(mmPIPE0_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE0_PG_ENABLE", REG_MMIO, 0x1761, &mmPIPE0_PG_ENABLE[0], sizeof(mmPIPE0_PG_ENABLE)/sizeof(mmPIPE0_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE0_PG_STATUS", REG_MMIO, 0x1762, &mmPIPE0_PG_STATUS[0], sizeof(mmPIPE0_PG_STATUS)/sizeof(mmPIPE0_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE1_PG_CONFIG", REG_MMIO, 0x1764, &mmPIPE1_PG_CONFIG[0], sizeof(mmPIPE1_PG_CONFIG)/sizeof(mmPIPE1_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE1_PG_ENABLE", REG_MMIO, 0x1765, &mmPIPE1_PG_ENABLE[0], sizeof(mmPIPE1_PG_ENABLE)/sizeof(mmPIPE1_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE1_PG_STATUS", REG_MMIO, 0x1766, &mmPIPE1_PG_STATUS[0], sizeof(mmPIPE1_PG_STATUS)/sizeof(mmPIPE1_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE2_PG_CONFIG", REG_MMIO, 0x1768, &mmPIPE2_PG_CONFIG[0], sizeof(mmPIPE2_PG_CONFIG)/sizeof(mmPIPE2_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE2_PG_ENABLE", REG_MMIO, 0x1769, &mmPIPE2_PG_ENABLE[0], sizeof(mmPIPE2_PG_ENABLE)/sizeof(mmPIPE2_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE2_PG_STATUS", REG_MMIO, 0x176A, &mmPIPE2_PG_STATUS[0], sizeof(mmPIPE2_PG_STATUS)/sizeof(mmPIPE2_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE3_PG_CONFIG", REG_MMIO, 0x176C, &mmPIPE3_PG_CONFIG[0], sizeof(mmPIPE3_PG_CONFIG)/sizeof(mmPIPE3_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE3_PG_ENABLE", REG_MMIO, 0x176D, &mmPIPE3_PG_ENABLE[0], sizeof(mmPIPE3_PG_ENABLE)/sizeof(mmPIPE3_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE3_PG_STATUS", REG_MMIO, 0x176E, &mmPIPE3_PG_STATUS[0], sizeof(mmPIPE3_PG_STATUS)/sizeof(mmPIPE3_PG_STATUS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION", REG_SMC, 0x1770, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0]), 0, 0 },
	{ "mmPIPE4_PG_ENABLE", REG_MMIO, 0x1771, &mmPIPE4_PG_ENABLE[0], sizeof(mmPIPE4_PG_ENABLE)/sizeof(mmPIPE4_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE4_PG_STATUS", REG_MMIO, 0x1772, &mmPIPE4_PG_STATUS[0], sizeof(mmPIPE4_PG_STATUS)/sizeof(mmPIPE4_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE5_PG_CONFIG", REG_MMIO, 0x1774, &mmPIPE5_PG_CONFIG[0], sizeof(mmPIPE5_PG_CONFIG)/sizeof(mmPIPE5_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE5_PG_ENABLE", REG_MMIO, 0x1775, &mmPIPE5_PG_ENABLE[0], sizeof(mmPIPE5_PG_ENABLE)/sizeof(mmPIPE5_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE5_PG_STATUS", REG_MMIO, 0x1776, &mmPIPE5_PG_STATUS[0], sizeof(mmPIPE5_PG_STATUS)/sizeof(mmPIPE5_PG_STATUS[0]), 0, 0 },
	{ "mmDCPG_TEST_DEBUG_INDEX", REG_MMIO, 0x1779, &mmDCPG_TEST_DEBUG_INDEX[0], sizeof(mmDCPG_TEST_DEBUG_INDEX)/sizeof(mmDCPG_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCPG_TEST_DEBUG_DATA", REG_MMIO, 0x177B, &mmDCPG_TEST_DEBUG_DATA[0], sizeof(mmDCPG_TEST_DEBUG_DATA)/sizeof(mmDCPG_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDC_PGFSM_CONFIG_REG", REG_MMIO, 0x177C, &mmDC_PGFSM_CONFIG_REG[0], sizeof(mmDC_PGFSM_CONFIG_REG)/sizeof(mmDC_PGFSM_CONFIG_REG[0]), 0, 0 },
	{ "mmDC_PGFSM_WRITE_REG", REG_MMIO, 0x177D, &mmDC_PGFSM_WRITE_REG[0], sizeof(mmDC_PGFSM_WRITE_REG)/sizeof(mmDC_PGFSM_WRITE_REG[0]), 0, 0 },
	{ "mmDC_PGCNTL_STATUS_REG", REG_MMIO, 0x177E, &mmDC_PGCNTL_STATUS_REG[0], sizeof(mmDC_PGCNTL_STATUS_REG)/sizeof(mmDC_PGCNTL_STATUS_REG[0]), 0, 0 },
	{ "mmCC_DC_PIPE_DIS", REG_MMIO, 0x177F, &mmCC_DC_PIPE_DIS[0], sizeof(mmCC_DC_PIPE_DIS)/sizeof(mmCC_DC_PIPE_DIS[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x1780, &mmAZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x1781, &mmAZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x1786, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x1787, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x178C, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x178D, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x1792, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x1793, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x1798, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x1799, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x179E, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x179F, NULL, 0, 0, 0 },
	{ "mmAZALIA_AUDIO_DTO", REG_MMIO, 0x17BA, &mmAZALIA_AUDIO_DTO[0], sizeof(mmAZALIA_AUDIO_DTO)/sizeof(mmAZALIA_AUDIO_DTO[0]), 0, 0 },
	{ "mmAZALIA_AUDIO_DTO_CONTROL", REG_MMIO, 0x17BB, &mmAZALIA_AUDIO_DTO_CONTROL[0], sizeof(mmAZALIA_AUDIO_DTO_CONTROL)/sizeof(mmAZALIA_AUDIO_DTO_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_SCLK_CONTROL", REG_MMIO, 0x17BC, &mmAZALIA_SCLK_CONTROL[0], sizeof(mmAZALIA_SCLK_CONTROL)/sizeof(mmAZALIA_SCLK_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_UNDERFLOW_FILLER_SAMPLE", REG_MMIO, 0x17BD, &mmAZALIA_UNDERFLOW_FILLER_SAMPLE[0], sizeof(mmAZALIA_UNDERFLOW_FILLER_SAMPLE)/sizeof(mmAZALIA_UNDERFLOW_FILLER_SAMPLE[0]), 0, 0 },
	{ "mmAZALIA_DATA_DMA_CONTROL", REG_MMIO, 0x17BE, &mmAZALIA_DATA_DMA_CONTROL[0], sizeof(mmAZALIA_DATA_DMA_CONTROL)/sizeof(mmAZALIA_DATA_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_BDL_DMA_CONTROL", REG_MMIO, 0x17BF, &mmAZALIA_BDL_DMA_CONTROL[0], sizeof(mmAZALIA_BDL_DMA_CONTROL)/sizeof(mmAZALIA_BDL_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_RIRB_AND_DP_CONTROL", REG_MMIO, 0x17C0, &mmAZALIA_RIRB_AND_DP_CONTROL[0], sizeof(mmAZALIA_RIRB_AND_DP_CONTROL)/sizeof(mmAZALIA_RIRB_AND_DP_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_CORB_DMA_CONTROL", REG_MMIO, 0x17C1, &mmAZALIA_CORB_DMA_CONTROL[0], sizeof(mmAZALIA_CORB_DMA_CONTROL)/sizeof(mmAZALIA_CORB_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER", REG_MMIO, 0x17C9, &mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER[0], sizeof(mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER)/sizeof(mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER[0]), 0, 0 },
	{ "mmAZALIA_CYCLIC_BUFFER_SYNC", REG_MMIO, 0x17CA, &mmAZALIA_CYCLIC_BUFFER_SYNC[0], sizeof(mmAZALIA_CYCLIC_BUFFER_SYNC)/sizeof(mmAZALIA_CYCLIC_BUFFER_SYNC[0]), 0, 0 },
	{ "mmAZALIA_GLOBAL_CAPABILITIES", REG_MMIO, 0x17CB, &mmAZALIA_GLOBAL_CAPABILITIES[0], sizeof(mmAZALIA_GLOBAL_CAPABILITIES)/sizeof(mmAZALIA_GLOBAL_CAPABILITIES[0]), 0, 0 },
	{ "mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY", REG_MMIO, 0x17CC, &mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY[0], sizeof(mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY)/sizeof(mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL", REG_MMIO, 0x17CD, &mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL[0], sizeof(mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL)/sizeof(mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_CONTROLLER_DEBUG", REG_MMIO, 0x17CF, &mmAZALIA_CONTROLLER_DEBUG[0], sizeof(mmAZALIA_CONTROLLER_DEBUG)/sizeof(mmAZALIA_CONTROLLER_DEBUG[0]), 0, 0 },
	{ "mmAZ_TEST_DEBUG_INDEX", REG_MMIO, 0x17D0, &mmAZ_TEST_DEBUG_INDEX[0], sizeof(mmAZ_TEST_DEBUG_INDEX)/sizeof(mmAZ_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmAZ_TEST_DEBUG_DATA", REG_MMIO, 0x17D1, &mmAZ_TEST_DEBUG_DATA[0], sizeof(mmAZ_TEST_DEBUG_DATA)/sizeof(mmAZ_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID", REG_MMIO, 0x17D2, &mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0], sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID)/sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID", REG_MMIO, 0x17D3, &mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID[0], sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID)/sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID[0]), 0, 0 },
	{ "mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY", REG_MMIO, 0x17D4, &mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY[0], sizeof(mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY)/sizeof(mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL", REG_MMIO, 0x17D5, &mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL[0], sizeof(mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL)/sizeof(mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL", REG_MMIO, 0x17D6, &mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL[0], sizeof(mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL)/sizeof(mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE", REG_MMIO, 0x17D7, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES", REG_MMIO, 0x17D8, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS", REG_MMIO, 0x17D9, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES", REG_MMIO, 0x17DA, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE", REG_MMIO, 0x17DB, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET", REG_MMIO, 0x17DC, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID", REG_MMIO, 0x17DD, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION", REG_MMIO, 0x17DE, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_DEBUG", REG_MMIO, 0x17DF, &mmAZALIA_F0_CODEC_DEBUG[0], sizeof(mmAZALIA_F0_CODEC_DEBUG)/sizeof(mmAZALIA_F0_CODEC_DEBUG[0]), 0, 0 },
	{ "mmAZALIA_STREAM_INDEX", REG_MMIO, 0x17E8, &mmAZALIA_STREAM_INDEX[0], sizeof(mmAZALIA_STREAM_INDEX)/sizeof(mmAZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZALIA_STREAM_DATA", REG_MMIO, 0x17E9, &mmAZALIA_STREAM_DATA[0], sizeof(mmAZALIA_STREAM_DATA)/sizeof(mmAZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM1_AZALIA_STREAM_INDEX", REG_MMIO, 0x17EC, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM1_AZALIA_STREAM_DATA", REG_MMIO, 0x17ED, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM2_AZALIA_STREAM_INDEX", REG_MMIO, 0x17F0, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM2_AZALIA_STREAM_DATA", REG_MMIO, 0x17F1, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM3_AZALIA_STREAM_INDEX", REG_MMIO, 0x17F4, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM3_AZALIA_STREAM_DATA", REG_MMIO, 0x17F5, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM4_AZALIA_STREAM_INDEX", REG_MMIO, 0x17F8, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM4_AZALIA_STREAM_DATA", REG_MMIO, 0x17F9, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM5_AZALIA_STREAM_INDEX", REG_MMIO, 0x17FC, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM5_AZALIA_STREAM_DATA", REG_MMIO, 0x17FD, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET", REG_SMC, 0x17FF, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET[0]), 0, 0 },
	{ "mmDC_HPD1_INT_STATUS", REG_MMIO, 0x1807, &mmDC_HPD1_INT_STATUS[0], sizeof(mmDC_HPD1_INT_STATUS)/sizeof(mmDC_HPD1_INT_STATUS[0]), 0, 0 },
	{ "mmDC_HPD1_INT_CONTROL", REG_MMIO, 0x1808, &mmDC_HPD1_INT_CONTROL[0], sizeof(mmDC_HPD1_INT_CONTROL)/sizeof(mmDC_HPD1_INT_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD1_CONTROL", REG_MMIO, 0x1809, &mmDC_HPD1_CONTROL[0], sizeof(mmDC_HPD1_CONTROL)/sizeof(mmDC_HPD1_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD2_INT_STATUS", REG_MMIO, 0x180A, &mmDC_HPD2_INT_STATUS[0], sizeof(mmDC_HPD2_INT_STATUS)/sizeof(mmDC_HPD2_INT_STATUS[0]), 0, 0 },
	{ "mmDC_HPD2_INT_CONTROL", REG_MMIO, 0x180B, &mmDC_HPD2_INT_CONTROL[0], sizeof(mmDC_HPD2_INT_CONTROL)/sizeof(mmDC_HPD2_INT_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD2_CONTROL", REG_MMIO, 0x180C, &mmDC_HPD2_CONTROL[0], sizeof(mmDC_HPD2_CONTROL)/sizeof(mmDC_HPD2_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD3_INT_STATUS", REG_MMIO, 0x180D, &mmDC_HPD3_INT_STATUS[0], sizeof(mmDC_HPD3_INT_STATUS)/sizeof(mmDC_HPD3_INT_STATUS[0]), 0, 0 },
	{ "mmDC_HPD3_INT_CONTROL", REG_MMIO, 0x180E, &mmDC_HPD3_INT_CONTROL[0], sizeof(mmDC_HPD3_INT_CONTROL)/sizeof(mmDC_HPD3_INT_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD3_CONTROL", REG_MMIO, 0x180F, &mmDC_HPD3_CONTROL[0], sizeof(mmDC_HPD3_CONTROL)/sizeof(mmDC_HPD3_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD4_INT_STATUS", REG_MMIO, 0x1810, &mmDC_HPD4_INT_STATUS[0], sizeof(mmDC_HPD4_INT_STATUS)/sizeof(mmDC_HPD4_INT_STATUS[0]), 0, 0 },
	{ "mmDC_HPD4_INT_CONTROL", REG_MMIO, 0x1811, &mmDC_HPD4_INT_CONTROL[0], sizeof(mmDC_HPD4_INT_CONTROL)/sizeof(mmDC_HPD4_INT_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD4_CONTROL", REG_MMIO, 0x1812, &mmDC_HPD4_CONTROL[0], sizeof(mmDC_HPD4_CONTROL)/sizeof(mmDC_HPD4_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD5_INT_STATUS", REG_MMIO, 0x1813, &mmDC_HPD5_INT_STATUS[0], sizeof(mmDC_HPD5_INT_STATUS)/sizeof(mmDC_HPD5_INT_STATUS[0]), 0, 0 },
	{ "mmDC_HPD5_INT_CONTROL", REG_MMIO, 0x1814, &mmDC_HPD5_INT_CONTROL[0], sizeof(mmDC_HPD5_INT_CONTROL)/sizeof(mmDC_HPD5_INT_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD5_CONTROL", REG_MMIO, 0x1815, &mmDC_HPD5_CONTROL[0], sizeof(mmDC_HPD5_CONTROL)/sizeof(mmDC_HPD5_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD6_INT_STATUS", REG_MMIO, 0x1816, &mmDC_HPD6_INT_STATUS[0], sizeof(mmDC_HPD6_INT_STATUS)/sizeof(mmDC_HPD6_INT_STATUS[0]), 0, 0 },
	{ "mmDC_HPD6_INT_CONTROL", REG_MMIO, 0x1817, &mmDC_HPD6_INT_CONTROL[0], sizeof(mmDC_HPD6_INT_CONTROL)/sizeof(mmDC_HPD6_INT_CONTROL[0]), 0, 0 },
	{ "mmDC_HPD6_CONTROL", REG_MMIO, 0x1818, &mmDC_HPD6_CONTROL[0], sizeof(mmDC_HPD6_CONTROL)/sizeof(mmDC_HPD6_CONTROL[0]), 0, 0 },
	{ "mmDC_I2C_CONTROL", REG_MMIO, 0x1819, &mmDC_I2C_CONTROL[0], sizeof(mmDC_I2C_CONTROL)/sizeof(mmDC_I2C_CONTROL[0]), 0, 0 },
	{ "mmDC_I2C_ARBITRATION", REG_MMIO, 0x181A, &mmDC_I2C_ARBITRATION[0], sizeof(mmDC_I2C_ARBITRATION)/sizeof(mmDC_I2C_ARBITRATION[0]), 0, 0 },
	{ "mmDC_I2C_INTERRUPT_CONTROL", REG_MMIO, 0x181B, &mmDC_I2C_INTERRUPT_CONTROL[0], sizeof(mmDC_I2C_INTERRUPT_CONTROL)/sizeof(mmDC_I2C_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDC_I2C_SW_STATUS", REG_MMIO, 0x181C, &mmDC_I2C_SW_STATUS[0], sizeof(mmDC_I2C_SW_STATUS)/sizeof(mmDC_I2C_SW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_HW_STATUS", REG_MMIO, 0x181D, &mmDC_I2C_DDC1_HW_STATUS[0], sizeof(mmDC_I2C_DDC1_HW_STATUS)/sizeof(mmDC_I2C_DDC1_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_HW_STATUS", REG_MMIO, 0x181E, &mmDC_I2C_DDC2_HW_STATUS[0], sizeof(mmDC_I2C_DDC2_HW_STATUS)/sizeof(mmDC_I2C_DDC2_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_HW_STATUS", REG_MMIO, 0x181F, &mmDC_I2C_DDC3_HW_STATUS[0], sizeof(mmDC_I2C_DDC3_HW_STATUS)/sizeof(mmDC_I2C_DDC3_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_HW_STATUS", REG_MMIO, 0x1820, &mmDC_I2C_DDC4_HW_STATUS[0], sizeof(mmDC_I2C_DDC4_HW_STATUS)/sizeof(mmDC_I2C_DDC4_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_HW_STATUS", REG_MMIO, 0x1821, &mmDC_I2C_DDC5_HW_STATUS[0], sizeof(mmDC_I2C_DDC5_HW_STATUS)/sizeof(mmDC_I2C_DDC5_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_HW_STATUS", REG_MMIO, 0x1822, &mmDC_I2C_DDC6_HW_STATUS[0], sizeof(mmDC_I2C_DDC6_HW_STATUS)/sizeof(mmDC_I2C_DDC6_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_SPEED", REG_MMIO, 0x1823, &mmDC_I2C_DDC1_SPEED[0], sizeof(mmDC_I2C_DDC1_SPEED)/sizeof(mmDC_I2C_DDC1_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_SETUP", REG_MMIO, 0x1824, &mmDC_I2C_DDC1_SETUP[0], sizeof(mmDC_I2C_DDC1_SETUP)/sizeof(mmDC_I2C_DDC1_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_SPEED", REG_MMIO, 0x1825, &mmDC_I2C_DDC2_SPEED[0], sizeof(mmDC_I2C_DDC2_SPEED)/sizeof(mmDC_I2C_DDC2_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_SETUP", REG_MMIO, 0x1826, &mmDC_I2C_DDC2_SETUP[0], sizeof(mmDC_I2C_DDC2_SETUP)/sizeof(mmDC_I2C_DDC2_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_SPEED", REG_MMIO, 0x1827, &mmDC_I2C_DDC3_SPEED[0], sizeof(mmDC_I2C_DDC3_SPEED)/sizeof(mmDC_I2C_DDC3_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_SETUP", REG_MMIO, 0x1828, &mmDC_I2C_DDC3_SETUP[0], sizeof(mmDC_I2C_DDC3_SETUP)/sizeof(mmDC_I2C_DDC3_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_SPEED", REG_MMIO, 0x1829, &mmDC_I2C_DDC4_SPEED[0], sizeof(mmDC_I2C_DDC4_SPEED)/sizeof(mmDC_I2C_DDC4_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_SETUP", REG_MMIO, 0x182A, &mmDC_I2C_DDC4_SETUP[0], sizeof(mmDC_I2C_DDC4_SETUP)/sizeof(mmDC_I2C_DDC4_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_SPEED", REG_MMIO, 0x182B, &mmDC_I2C_DDC5_SPEED[0], sizeof(mmDC_I2C_DDC5_SPEED)/sizeof(mmDC_I2C_DDC5_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_SETUP", REG_MMIO, 0x182C, &mmDC_I2C_DDC5_SETUP[0], sizeof(mmDC_I2C_DDC5_SETUP)/sizeof(mmDC_I2C_DDC5_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_SPEED", REG_MMIO, 0x182D, &mmDC_I2C_DDC6_SPEED[0], sizeof(mmDC_I2C_DDC6_SPEED)/sizeof(mmDC_I2C_DDC6_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_SETUP", REG_MMIO, 0x182E, &mmDC_I2C_DDC6_SETUP[0], sizeof(mmDC_I2C_DDC6_SETUP)/sizeof(mmDC_I2C_DDC6_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION0", REG_MMIO, 0x182F, &mmDC_I2C_TRANSACTION0[0], sizeof(mmDC_I2C_TRANSACTION0)/sizeof(mmDC_I2C_TRANSACTION0[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION1", REG_MMIO, 0x1830, &mmDC_I2C_TRANSACTION1[0], sizeof(mmDC_I2C_TRANSACTION1)/sizeof(mmDC_I2C_TRANSACTION1[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION2", REG_MMIO, 0x1831, &mmDC_I2C_TRANSACTION2[0], sizeof(mmDC_I2C_TRANSACTION2)/sizeof(mmDC_I2C_TRANSACTION2[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION3", REG_MMIO, 0x1832, &mmDC_I2C_TRANSACTION3[0], sizeof(mmDC_I2C_TRANSACTION3)/sizeof(mmDC_I2C_TRANSACTION3[0]), 0, 0 },
	{ "mmDC_I2C_DATA", REG_MMIO, 0x1833, &mmDC_I2C_DATA[0], sizeof(mmDC_I2C_DATA)/sizeof(mmDC_I2C_DATA[0]), 0, 0 },
	{ "mmGENERIC_I2C_CONTROL", REG_MMIO, 0x1834, &mmGENERIC_I2C_CONTROL[0], sizeof(mmGENERIC_I2C_CONTROL)/sizeof(mmGENERIC_I2C_CONTROL[0]), 0, 0 },
	{ "mmGENERIC_I2C_INTERRUPT_CONTROL", REG_MMIO, 0x1835, &mmGENERIC_I2C_INTERRUPT_CONTROL[0], sizeof(mmGENERIC_I2C_INTERRUPT_CONTROL)/sizeof(mmGENERIC_I2C_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmGENERIC_I2C_STATUS", REG_MMIO, 0x1836, &mmGENERIC_I2C_STATUS[0], sizeof(mmGENERIC_I2C_STATUS)/sizeof(mmGENERIC_I2C_STATUS[0]), 0, 0 },
	{ "mmGENERIC_I2C_SPEED", REG_MMIO, 0x1837, &mmGENERIC_I2C_SPEED[0], sizeof(mmGENERIC_I2C_SPEED)/sizeof(mmGENERIC_I2C_SPEED[0]), 0, 0 },
	{ "mmGENERIC_I2C_SETUP", REG_MMIO, 0x1838, &mmGENERIC_I2C_SETUP[0], sizeof(mmGENERIC_I2C_SETUP)/sizeof(mmGENERIC_I2C_SETUP[0]), 0, 0 },
	{ "mmGENERIC_I2C_TRANSACTION", REG_MMIO, 0x1839, &mmGENERIC_I2C_TRANSACTION[0], sizeof(mmGENERIC_I2C_TRANSACTION)/sizeof(mmGENERIC_I2C_TRANSACTION[0]), 0, 0 },
	{ "mmGENERIC_I2C_DATA", REG_MMIO, 0x183A, &mmGENERIC_I2C_DATA[0], sizeof(mmGENERIC_I2C_DATA)/sizeof(mmGENERIC_I2C_DATA[0]), 0, 0 },
	{ "mmGENERIC_I2C_PIN_SELECTION", REG_MMIO, 0x183B, &mmGENERIC_I2C_PIN_SELECTION[0], sizeof(mmGENERIC_I2C_PIN_SELECTION)/sizeof(mmGENERIC_I2C_PIN_SELECTION[0]), 0, 0 },
	{ "mmGENERIC_I2C_PIN_DEBUG", REG_MMIO, 0x183C, &mmGENERIC_I2C_PIN_DEBUG[0], sizeof(mmGENERIC_I2C_PIN_DEBUG)/sizeof(mmGENERIC_I2C_PIN_DEBUG[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS", REG_MMIO, 0x183D, &mmDISP_INTERRUPT_STATUS[0], sizeof(mmDISP_INTERRUPT_STATUS)/sizeof(mmDISP_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE", REG_MMIO, 0x183E, &mmDISP_INTERRUPT_STATUS_CONTINUE[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE2", REG_MMIO, 0x183F, &mmDISP_INTERRUPT_STATUS_CONTINUE2[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE2)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE2[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE3", REG_MMIO, 0x1840, &mmDISP_INTERRUPT_STATUS_CONTINUE3[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE3)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE3[0]), 0, 0 },
	{ "mmDOUT_POWER_MANAGEMENT_CNTL", REG_MMIO, 0x1841, &mmDOUT_POWER_MANAGEMENT_CNTL[0], sizeof(mmDOUT_POWER_MANAGEMENT_CNTL)/sizeof(mmDOUT_POWER_MANAGEMENT_CNTL[0]), 0, 0 },
	{ "mmDISP_TIMER_CONTROL", REG_MMIO, 0x1842, &mmDISP_TIMER_CONTROL[0], sizeof(mmDISP_TIMER_CONTROL)/sizeof(mmDISP_TIMER_CONTROL[0]), 0, 0 },
	{ "mmDOUT_SCRATCH0", REG_MMIO, 0x1844, &mmDOUT_SCRATCH0[0], sizeof(mmDOUT_SCRATCH0)/sizeof(mmDOUT_SCRATCH0[0]), 0, 0 },
	{ "mmDOUT_SCRATCH1", REG_MMIO, 0x1845, &mmDOUT_SCRATCH1[0], sizeof(mmDOUT_SCRATCH1)/sizeof(mmDOUT_SCRATCH1[0]), 0, 0 },
	{ "mmDOUT_SCRATCH2", REG_MMIO, 0x1846, &mmDOUT_SCRATCH2[0], sizeof(mmDOUT_SCRATCH2)/sizeof(mmDOUT_SCRATCH2[0]), 0, 0 },
	{ "mmDOUT_SCRATCH3", REG_MMIO, 0x1847, &mmDOUT_SCRATCH3[0], sizeof(mmDOUT_SCRATCH3)/sizeof(mmDOUT_SCRATCH3[0]), 0, 0 },
	{ "mmDOUT_SCRATCH4", REG_MMIO, 0x1848, &mmDOUT_SCRATCH4[0], sizeof(mmDOUT_SCRATCH4)/sizeof(mmDOUT_SCRATCH4[0]), 0, 0 },
	{ "mmDOUT_SCRATCH5", REG_MMIO, 0x1849, &mmDOUT_SCRATCH5[0], sizeof(mmDOUT_SCRATCH5)/sizeof(mmDOUT_SCRATCH5[0]), 0, 0 },
	{ "mmDOUT_SCRATCH6", REG_MMIO, 0x184A, &mmDOUT_SCRATCH6[0], sizeof(mmDOUT_SCRATCH6)/sizeof(mmDOUT_SCRATCH6[0]), 0, 0 },
	{ "mmDOUT_SCRATCH7", REG_MMIO, 0x184B, &mmDOUT_SCRATCH7[0], sizeof(mmDOUT_SCRATCH7)/sizeof(mmDOUT_SCRATCH7[0]), 0, 0 },
	{ "mmDOUT_TEST_DEBUG_INDEX", REG_MMIO, 0x184D, &mmDOUT_TEST_DEBUG_INDEX[0], sizeof(mmDOUT_TEST_DEBUG_INDEX)/sizeof(mmDOUT_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDOUT_TEST_DEBUG_DATA", REG_MMIO, 0x184E, &mmDOUT_TEST_DEBUG_DATA[0], sizeof(mmDOUT_TEST_DEBUG_DATA)/sizeof(mmDOUT_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE4", REG_MMIO, 0x1853, &mmDISP_INTERRUPT_STATUS_CONTINUE4[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE4)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE4[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE5", REG_MMIO, 0x1854, &mmDISP_INTERRUPT_STATUS_CONTINUE5[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE5)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE5[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_HW_STATUS", REG_MMIO, 0x1855, &mmDC_I2C_DDCVGA_HW_STATUS[0], sizeof(mmDC_I2C_DDCVGA_HW_STATUS)/sizeof(mmDC_I2C_DDCVGA_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_SPEED", REG_MMIO, 0x1856, &mmDC_I2C_DDCVGA_SPEED[0], sizeof(mmDC_I2C_DDCVGA_SPEED)/sizeof(mmDC_I2C_DDCVGA_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_SETUP", REG_MMIO, 0x1857, &mmDC_I2C_DDCVGA_SETUP[0], sizeof(mmDC_I2C_DDCVGA_SETUP)/sizeof(mmDC_I2C_DDCVGA_SETUP[0]), 0, 0 },
	{ "mmDVO_ENABLE", REG_MMIO, 0x1858, &mmDVO_ENABLE[0], sizeof(mmDVO_ENABLE)/sizeof(mmDVO_ENABLE[0]), 0, 0 },
	{ "mmDVO_SOURCE_SELECT", REG_MMIO, 0x1859, &mmDVO_SOURCE_SELECT[0], sizeof(mmDVO_SOURCE_SELECT)/sizeof(mmDVO_SOURCE_SELECT[0]), 0, 0 },
	{ "mmDVO_OUTPUT", REG_MMIO, 0x185A, &mmDVO_OUTPUT[0], sizeof(mmDVO_OUTPUT)/sizeof(mmDVO_OUTPUT[0]), 0, 0 },
	{ "mmDVO_CONTROL", REG_MMIO, 0x185B, &mmDVO_CONTROL[0], sizeof(mmDVO_CONTROL)/sizeof(mmDVO_CONTROL[0]), 0, 0 },
	{ "mmDVO_CRC_EN", REG_MMIO, 0x185C, &mmDVO_CRC_EN[0], sizeof(mmDVO_CRC_EN)/sizeof(mmDVO_CRC_EN[0]), 0, 0 },
	{ "mmDVO_CRC2_SIG_MASK", REG_MMIO, 0x185D, &mmDVO_CRC2_SIG_MASK[0], sizeof(mmDVO_CRC2_SIG_MASK)/sizeof(mmDVO_CRC2_SIG_MASK[0]), 0, 0 },
	{ "mmDVO_CRC2_SIG_RESULT", REG_MMIO, 0x185E, &mmDVO_CRC2_SIG_RESULT[0], sizeof(mmDVO_CRC2_SIG_RESULT)/sizeof(mmDVO_CRC2_SIG_RESULT[0]), 0, 0 },
	{ "mmDVO_FIFO_ERROR_STATUS", REG_MMIO, 0x185F, &mmDVO_FIFO_ERROR_STATUS[0], sizeof(mmDVO_FIFO_ERROR_STATUS)/sizeof(mmDVO_FIFO_ERROR_STATUS[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK1_SEL", REG_MMIO, 0x1860, &mmDCDEBUG_BUS_CLK1_SEL[0], sizeof(mmDCDEBUG_BUS_CLK1_SEL)/sizeof(mmDCDEBUG_BUS_CLK1_SEL[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK2_SEL", REG_MMIO, 0x1861, &mmDCDEBUG_BUS_CLK2_SEL[0], sizeof(mmDCDEBUG_BUS_CLK2_SEL)/sizeof(mmDCDEBUG_BUS_CLK2_SEL[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK3_SEL", REG_MMIO, 0x1862, &mmDCDEBUG_BUS_CLK3_SEL[0], sizeof(mmDCDEBUG_BUS_CLK3_SEL)/sizeof(mmDCDEBUG_BUS_CLK3_SEL[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK4_SEL", REG_MMIO, 0x1863, &mmDCDEBUG_BUS_CLK4_SEL[0], sizeof(mmDCDEBUG_BUS_CLK4_SEL)/sizeof(mmDCDEBUG_BUS_CLK4_SEL[0]), 0, 0 },
	{ "mmDC_HPD1_FAST_TRAIN_CNTL", REG_MMIO, 0x1864, &mmDC_HPD1_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD1_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD1_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmDC_HPD2_FAST_TRAIN_CNTL", REG_MMIO, 0x1865, &mmDC_HPD2_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD2_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD2_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmDC_HPD3_FAST_TRAIN_CNTL", REG_MMIO, 0x1866, &mmDC_HPD3_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD3_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD3_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmDC_HPD4_FAST_TRAIN_CNTL", REG_MMIO, 0x1867, &mmDC_HPD4_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD4_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD4_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmDC_HPD5_FAST_TRAIN_CNTL", REG_MMIO, 0x1868, &mmDC_HPD5_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD5_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD5_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmDC_HPD6_FAST_TRAIN_CNTL", REG_MMIO, 0x1869, &mmDC_HPD6_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD6_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD6_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmDCDEBUG_OUT_PIN_OVERRIDE", REG_MMIO, 0x186A, &mmDCDEBUG_OUT_PIN_OVERRIDE[0], sizeof(mmDCDEBUG_OUT_PIN_OVERRIDE)/sizeof(mmDCDEBUG_OUT_PIN_OVERRIDE[0]), 0, 0 },
	{ "mmDCDEBUG_OUT_CNTL", REG_MMIO, 0x186B, &mmDCDEBUG_OUT_CNTL[0], sizeof(mmDCDEBUG_OUT_CNTL)/sizeof(mmDCDEBUG_OUT_CNTL[0]), 0, 0 },
	{ "mmDCDEBUG_OUT_DATA", REG_MMIO, 0x186E, &mmDCDEBUG_OUT_DATA[0], sizeof(mmDCDEBUG_OUT_DATA)/sizeof(mmDCDEBUG_OUT_DATA[0]), 0, 0 },
	{ "mmDC_I2C_EDID_DETECT_CTRL", REG_MMIO, 0x186F, &mmDC_I2C_EDID_DETECT_CTRL[0], sizeof(mmDC_I2C_EDID_DETECT_CTRL)/sizeof(mmDC_I2C_EDID_DETECT_CTRL[0]), 0, 0 },
	{ "mmAUX_CONTROL", REG_MMIO, 0x1880, &mmAUX_CONTROL[0], sizeof(mmAUX_CONTROL)/sizeof(mmAUX_CONTROL[0]), 0, 0 },
	{ "mmAUX_SW_CONTROL", REG_MMIO, 0x1881, &mmAUX_SW_CONTROL[0], sizeof(mmAUX_SW_CONTROL)/sizeof(mmAUX_SW_CONTROL[0]), 0, 0 },
	{ "mmAUX_ARB_CONTROL", REG_MMIO, 0x1882, &mmAUX_ARB_CONTROL[0], sizeof(mmAUX_ARB_CONTROL)/sizeof(mmAUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmAUX_INTERRUPT_CONTROL", REG_MMIO, 0x1883, &mmAUX_INTERRUPT_CONTROL[0], sizeof(mmAUX_INTERRUPT_CONTROL)/sizeof(mmAUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmAUX_SW_STATUS", REG_MMIO, 0x1884, &mmAUX_SW_STATUS[0], sizeof(mmAUX_SW_STATUS)/sizeof(mmAUX_SW_STATUS[0]), 0, 0 },
	{ "mmAUX_LS_STATUS", REG_MMIO, 0x1885, &mmAUX_LS_STATUS[0], sizeof(mmAUX_LS_STATUS)/sizeof(mmAUX_LS_STATUS[0]), 0, 0 },
	{ "mmAUX_SW_DATA", REG_MMIO, 0x1886, &mmAUX_SW_DATA[0], sizeof(mmAUX_SW_DATA)/sizeof(mmAUX_SW_DATA[0]), 0, 0 },
	{ "mmAUX_LS_DATA", REG_MMIO, 0x1887, &mmAUX_LS_DATA[0], sizeof(mmAUX_LS_DATA)/sizeof(mmAUX_LS_DATA[0]), 0, 0 },
	{ "mmAUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x1888, &mmAUX_DPHY_TX_REF_CONTROL[0], sizeof(mmAUX_DPHY_TX_REF_CONTROL)/sizeof(mmAUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmAUX_DPHY_TX_CONTROL", REG_MMIO, 0x1889, &mmAUX_DPHY_TX_CONTROL[0], sizeof(mmAUX_DPHY_TX_CONTROL)/sizeof(mmAUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmAUX_DPHY_RX_CONTROL0", REG_MMIO, 0x188A, &mmAUX_DPHY_RX_CONTROL0[0], sizeof(mmAUX_DPHY_RX_CONTROL0)/sizeof(mmAUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmAUX_DPHY_RX_CONTROL1", REG_MMIO, 0x188B, &mmAUX_DPHY_RX_CONTROL1[0], sizeof(mmAUX_DPHY_RX_CONTROL1)/sizeof(mmAUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmAUX_DPHY_TX_STATUS", REG_MMIO, 0x188C, &mmAUX_DPHY_TX_STATUS[0], sizeof(mmAUX_DPHY_TX_STATUS)/sizeof(mmAUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmAUX_DPHY_RX_STATUS", REG_MMIO, 0x188D, &mmAUX_DPHY_RX_STATUS[0], sizeof(mmAUX_DPHY_RX_STATUS)/sizeof(mmAUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmAUX_GTC_SYNC_CONTROL", REG_MMIO, 0x188E, &mmAUX_GTC_SYNC_CONTROL[0], sizeof(mmAUX_GTC_SYNC_CONTROL)/sizeof(mmAUX_GTC_SYNC_CONTROL[0]), 0, 0 },
	{ "mmAUX_GTC_SYNC_DATA", REG_MMIO, 0x1890, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_CONTROL", REG_MMIO, 0x1894, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_SW_CONTROL", REG_MMIO, 0x1895, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_ARB_CONTROL", REG_MMIO, 0x1896, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x1897, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_SW_STATUS", REG_MMIO, 0x1898, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_LS_STATUS", REG_MMIO, 0x1899, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_SW_DATA", REG_MMIO, 0x189A, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_LS_DATA", REG_MMIO, 0x189B, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x189C, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x189D, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x189E, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x189F, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_STATUS", REG_MMIO, 0x18A0, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_STATUS", REG_MMIO, 0x18A1, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x18A2, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_DATA", REG_MMIO, 0x18A4, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_CONTROL", REG_MMIO, 0x18A8, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_SW_CONTROL", REG_MMIO, 0x18A9, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_ARB_CONTROL", REG_MMIO, 0x18AA, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x18AB, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_SW_STATUS", REG_MMIO, 0x18AC, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_LS_STATUS", REG_MMIO, 0x18AD, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_SW_DATA", REG_MMIO, 0x18AE, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_LS_DATA", REG_MMIO, 0x18AF, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x18B0, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x18B1, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x18B2, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x18B3, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_STATUS", REG_MMIO, 0x18B4, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_STATUS", REG_MMIO, 0x18B5, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x18B6, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_DATA", REG_MMIO, 0x18B8, NULL, 0, 0, 0 },
	{ "mmDC_HPD1_TOGGLE_FILT_CNTL", REG_MMIO, 0x18BC, &mmDC_HPD1_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD1_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD1_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDC_HPD2_TOGGLE_FILT_CNTL", REG_MMIO, 0x18BD, &mmDC_HPD2_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD2_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD2_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDC_HPD3_TOGGLE_FILT_CNTL", REG_MMIO, 0x18BE, &mmDC_HPD3_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD3_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD3_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDISPOUT_STEREOSYNC_SEL", REG_MMIO, 0x18BF, &mmDISPOUT_STEREOSYNC_SEL[0], sizeof(mmDISPOUT_STEREOSYNC_SEL)/sizeof(mmDISPOUT_STEREOSYNC_SEL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_CONTROL", REG_MMIO, 0x18C0, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_SW_CONTROL", REG_MMIO, 0x18C1, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_ARB_CONTROL", REG_MMIO, 0x18C2, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x18C3, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_SW_STATUS", REG_MMIO, 0x18C4, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_LS_STATUS", REG_MMIO, 0x18C5, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_SW_DATA", REG_MMIO, 0x18C6, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_LS_DATA", REG_MMIO, 0x18C7, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x18C8, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x18C9, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x18CA, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x18CB, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_STATUS", REG_MMIO, 0x18CC, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_STATUS", REG_MMIO, 0x18CD, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x18CE, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_DATA", REG_MMIO, 0x18D0, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_CONTROL", REG_MMIO, 0x18D4, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_SW_CONTROL", REG_MMIO, 0x18D5, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_ARB_CONTROL", REG_MMIO, 0x18D6, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x18D7, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_SW_STATUS", REG_MMIO, 0x18D8, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_LS_STATUS", REG_MMIO, 0x18D9, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_SW_DATA", REG_MMIO, 0x18DA, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_LS_DATA", REG_MMIO, 0x18DB, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x18DC, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x18DD, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x18DE, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x18DF, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_STATUS", REG_MMIO, 0x18E0, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_STATUS", REG_MMIO, 0x18E1, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x18E2, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_DATA", REG_MMIO, 0x18E4, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_CONTROL", REG_MMIO, 0x18E8, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_SW_CONTROL", REG_MMIO, 0x18E9, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_ARB_CONTROL", REG_MMIO, 0x18EA, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x18EB, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_SW_STATUS", REG_MMIO, 0x18EC, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_LS_STATUS", REG_MMIO, 0x18ED, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_SW_DATA", REG_MMIO, 0x18EE, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_LS_DATA", REG_MMIO, 0x18EF, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x18F0, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x18F1, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x18F2, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x18F3, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_STATUS", REG_MMIO, 0x18F4, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_STATUS", REG_MMIO, 0x18F5, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x18F6, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_DATA", REG_MMIO, 0x18F8, NULL, 0, 0, 0 },
	{ "mmDC_HPD4_TOGGLE_FILT_CNTL", REG_MMIO, 0x18FC, &mmDC_HPD4_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD4_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD4_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDC_HPD5_TOGGLE_FILT_CNTL", REG_MMIO, 0x18FD, &mmDC_HPD5_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD5_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD5_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDC_HPD6_TOGGLE_FILT_CNTL", REG_MMIO, 0x18FE, &mmDC_HPD6_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD6_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD6_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDOUT_DCE_VCE_CONTROL", REG_MMIO, 0x18FF, &mmDOUT_DCE_VCE_CONTROL[0], sizeof(mmDOUT_DCE_VCE_CONTROL)/sizeof(mmDOUT_DCE_VCE_CONTROL[0]), 0, 0 },
	{ "mmDC_GENERICA", REG_MMIO, 0x1900, &mmDC_GENERICA[0], sizeof(mmDC_GENERICA)/sizeof(mmDC_GENERICA[0]), 0, 0 },
	{ "mmDC_GENERICB", REG_MMIO, 0x1901, &mmDC_GENERICB[0], sizeof(mmDC_GENERICB)/sizeof(mmDC_GENERICB[0]), 0, 0 },
	{ "mmDC_PAD_EXTERN_SIG", REG_MMIO, 0x1902, &mmDC_PAD_EXTERN_SIG[0], sizeof(mmDC_PAD_EXTERN_SIG)/sizeof(mmDC_PAD_EXTERN_SIG[0]), 0, 0 },
	{ "mmDC_REF_CLK_CNTL", REG_MMIO, 0x1903, &mmDC_REF_CLK_CNTL[0], sizeof(mmDC_REF_CLK_CNTL)/sizeof(mmDC_REF_CLK_CNTL[0]), 0, 0 },
	{ "mmDC_GPIO_DEBUG", REG_MMIO, 0x1904, &mmDC_GPIO_DEBUG[0], sizeof(mmDC_GPIO_DEBUG)/sizeof(mmDC_GPIO_DEBUG[0]), 0, 0 },
	{ "mmDC_DVODATA_CONFIG", REG_MMIO, 0x1905, &mmDC_DVODATA_CONFIG[0], sizeof(mmDC_DVODATA_CONFIG)/sizeof(mmDC_DVODATA_CONFIG[0]), 0, 0 },
	{ "mmDCO_MEM_POWER_STATE", REG_MMIO, 0x1906, &mmDCO_MEM_POWER_STATE[0], sizeof(mmDCO_MEM_POWER_STATE)/sizeof(mmDCO_MEM_POWER_STATE[0]), 0, 0 },
	{ "mmDCO_LIGHT_SLEEP_DIS", REG_MMIO, 0x1907, &mmDCO_LIGHT_SLEEP_DIS[0], sizeof(mmDCO_LIGHT_SLEEP_DIS)/sizeof(mmDCO_LIGHT_SLEEP_DIS[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKA", REG_MMIO, 0x1908, &mmUNIPHY_IMPCAL_LINKA[0], sizeof(mmUNIPHY_IMPCAL_LINKA)/sizeof(mmUNIPHY_IMPCAL_LINKA[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKB", REG_MMIO, 0x1909, &mmUNIPHY_IMPCAL_LINKB[0], sizeof(mmUNIPHY_IMPCAL_LINKB)/sizeof(mmUNIPHY_IMPCAL_LINKB[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PERIOD", REG_MMIO, 0x190A, &mmUNIPHY_IMPCAL_PERIOD[0], sizeof(mmUNIPHY_IMPCAL_PERIOD)/sizeof(mmUNIPHY_IMPCAL_PERIOD[0]), 0, 0 },
	{ "mmAUXP_IMPCAL", REG_MMIO, 0x190B, &mmAUXP_IMPCAL[0], sizeof(mmAUXP_IMPCAL)/sizeof(mmAUXP_IMPCAL[0]), 0, 0 },
	{ "mmAUXN_IMPCAL", REG_MMIO, 0x190C, &mmAUXN_IMPCAL[0], sizeof(mmAUXN_IMPCAL)/sizeof(mmAUXN_IMPCAL[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL_AB", REG_MMIO, 0x190D, &mmDCIO_IMPCAL_CNTL_AB[0], sizeof(mmDCIO_IMPCAL_CNTL_AB)/sizeof(mmDCIO_IMPCAL_CNTL_AB[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_AB", REG_MMIO, 0x190E, &mmUNIPHY_IMPCAL_PSW_AB[0], sizeof(mmUNIPHY_IMPCAL_PSW_AB)/sizeof(mmUNIPHY_IMPCAL_PSW_AB[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKC", REG_MMIO, 0x190F, &mmUNIPHY_IMPCAL_LINKC[0], sizeof(mmUNIPHY_IMPCAL_LINKC)/sizeof(mmUNIPHY_IMPCAL_LINKC[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKD", REG_MMIO, 0x1910, &mmUNIPHY_IMPCAL_LINKD[0], sizeof(mmUNIPHY_IMPCAL_LINKD)/sizeof(mmUNIPHY_IMPCAL_LINKD[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL_CD", REG_MMIO, 0x1911, &mmDCIO_IMPCAL_CNTL_CD[0], sizeof(mmDCIO_IMPCAL_CNTL_CD)/sizeof(mmDCIO_IMPCAL_CNTL_CD[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_CD", REG_MMIO, 0x1912, &mmUNIPHY_IMPCAL_PSW_CD[0], sizeof(mmUNIPHY_IMPCAL_PSW_CD)/sizeof(mmUNIPHY_IMPCAL_PSW_CD[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKE", REG_MMIO, 0x1913, &mmUNIPHY_IMPCAL_LINKE[0], sizeof(mmUNIPHY_IMPCAL_LINKE)/sizeof(mmUNIPHY_IMPCAL_LINKE[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKF", REG_MMIO, 0x1914, &mmUNIPHY_IMPCAL_LINKF[0], sizeof(mmUNIPHY_IMPCAL_LINKF)/sizeof(mmUNIPHY_IMPCAL_LINKF[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL_EF", REG_MMIO, 0x1915, &mmDCIO_IMPCAL_CNTL_EF[0], sizeof(mmDCIO_IMPCAL_CNTL_EF)/sizeof(mmDCIO_IMPCAL_CNTL_EF[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_EF", REG_MMIO, 0x1916, &mmUNIPHY_IMPCAL_PSW_EF[0], sizeof(mmUNIPHY_IMPCAL_PSW_EF)/sizeof(mmUNIPHY_IMPCAL_PSW_EF[0]), 0, 0 },
	{ "mmDC_PINSTRAPS", REG_MMIO, 0x1917, &mmDC_PINSTRAPS[0], sizeof(mmDC_PINSTRAPS)/sizeof(mmDC_PINSTRAPS[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_CNTL", REG_MMIO, 0x1919, &mmLVTMA_PWRSEQ_CNTL[0], sizeof(mmLVTMA_PWRSEQ_CNTL)/sizeof(mmLVTMA_PWRSEQ_CNTL[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_STATE", REG_MMIO, 0x191A, &mmLVTMA_PWRSEQ_STATE[0], sizeof(mmLVTMA_PWRSEQ_STATE)/sizeof(mmLVTMA_PWRSEQ_STATE[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_REF_DIV", REG_MMIO, 0x191B, &mmLVTMA_PWRSEQ_REF_DIV[0], sizeof(mmLVTMA_PWRSEQ_REF_DIV)/sizeof(mmLVTMA_PWRSEQ_REF_DIV[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_DELAY1", REG_MMIO, 0x191C, &mmLVTMA_PWRSEQ_DELAY1[0], sizeof(mmLVTMA_PWRSEQ_DELAY1)/sizeof(mmLVTMA_PWRSEQ_DELAY1[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_DELAY2", REG_MMIO, 0x191D, &mmLVTMA_PWRSEQ_DELAY2[0], sizeof(mmLVTMA_PWRSEQ_DELAY2)/sizeof(mmLVTMA_PWRSEQ_DELAY2[0]), 0, 0 },
	{ "mmBL_PWM_CNTL", REG_MMIO, 0x191E, &mmBL_PWM_CNTL[0], sizeof(mmBL_PWM_CNTL)/sizeof(mmBL_PWM_CNTL[0]), 0, 0 },
	{ "mmBL_PWM_CNTL2", REG_MMIO, 0x191F, &mmBL_PWM_CNTL2[0], sizeof(mmBL_PWM_CNTL2)/sizeof(mmBL_PWM_CNTL2[0]), 0, 0 },
	{ "mmBL_PWM_PERIOD_CNTL", REG_MMIO, 0x1920, &mmBL_PWM_PERIOD_CNTL[0], sizeof(mmBL_PWM_PERIOD_CNTL)/sizeof(mmBL_PWM_PERIOD_CNTL[0]), 0, 0 },
	{ "mmBL_PWM_GRP1_REG_LOCK", REG_MMIO, 0x1921, &mmBL_PWM_GRP1_REG_LOCK[0], sizeof(mmBL_PWM_GRP1_REG_LOCK)/sizeof(mmBL_PWM_GRP1_REG_LOCK[0]), 0, 0 },
	{ "mmDCIO_GSL_GENLK_PAD_CNTL", REG_MMIO, 0x1922, &mmDCIO_GSL_GENLK_PAD_CNTL[0], sizeof(mmDCIO_GSL_GENLK_PAD_CNTL)/sizeof(mmDCIO_GSL_GENLK_PAD_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL_SWAPLOCK_PAD_CNTL", REG_MMIO, 0x1923, &mmDCIO_GSL_SWAPLOCK_PAD_CNTL[0], sizeof(mmDCIO_GSL_SWAPLOCK_PAD_CNTL)/sizeof(mmDCIO_GSL_SWAPLOCK_PAD_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL0_CNTL", REG_MMIO, 0x1924, &mmDCIO_GSL0_CNTL[0], sizeof(mmDCIO_GSL0_CNTL)/sizeof(mmDCIO_GSL0_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL1_CNTL", REG_MMIO, 0x1925, &mmDCIO_GSL1_CNTL[0], sizeof(mmDCIO_GSL1_CNTL)/sizeof(mmDCIO_GSL1_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL2_CNTL", REG_MMIO, 0x1926, &mmDCIO_GSL2_CNTL[0], sizeof(mmDCIO_GSL2_CNTL)/sizeof(mmDCIO_GSL2_CNTL[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_V_UPDATE", REG_MMIO, 0x1927, &mmDC_GPU_TIMER_START_POSITION_V_UPDATE[0], sizeof(mmDC_GPU_TIMER_START_POSITION_V_UPDATE)/sizeof(mmDC_GPU_TIMER_START_POSITION_V_UPDATE[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_P_FLIP", REG_MMIO, 0x1928, &mmDC_GPU_TIMER_START_POSITION_P_FLIP[0], sizeof(mmDC_GPU_TIMER_START_POSITION_P_FLIP)/sizeof(mmDC_GPU_TIMER_START_POSITION_P_FLIP[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_READ", REG_MMIO, 0x1929, &mmDC_GPU_TIMER_READ[0], sizeof(mmDC_GPU_TIMER_READ)/sizeof(mmDC_GPU_TIMER_READ[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_READ_CNTL", REG_MMIO, 0x192A, &mmDC_GPU_TIMER_READ_CNTL[0], sizeof(mmDC_GPU_TIMER_READ_CNTL)/sizeof(mmDC_GPU_TIMER_READ_CNTL[0]), 0, 0 },
	{ "mmDCO_CLK_CNTL", REG_MMIO, 0x192B, &mmDCO_CLK_CNTL[0], sizeof(mmDCO_CLK_CNTL)/sizeof(mmDCO_CLK_CNTL[0]), 0, 0 },
	{ "mmDCO_CLK_RAMP_CNTL", REG_MMIO, 0x192C, &mmDCO_CLK_RAMP_CNTL[0], sizeof(mmDCO_CLK_RAMP_CNTL)/sizeof(mmDCO_CLK_RAMP_CNTL[0]), 0, 0 },
	{ "mmDCIO_DEBUG", REG_MMIO, 0x192E, &mmDCIO_DEBUG[0], sizeof(mmDCIO_DEBUG)/sizeof(mmDCIO_DEBUG[0]), 0, 0 },
	{ "mmDCIO_TEST_DEBUG_INDEX", REG_MMIO, 0x192F, &mmDCIO_TEST_DEBUG_INDEX[0], sizeof(mmDCIO_TEST_DEBUG_INDEX)/sizeof(mmDCIO_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCIO_TEST_DEBUG_DATA", REG_MMIO, 0x1930, &mmDCIO_TEST_DEBUG_DATA[0], sizeof(mmDCIO_TEST_DEBUG_DATA)/sizeof(mmDCIO_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmUNIPHYAB_TPG_CONTROL", REG_MMIO, 0x1931, &mmUNIPHYAB_TPG_CONTROL[0], sizeof(mmUNIPHYAB_TPG_CONTROL)/sizeof(mmUNIPHYAB_TPG_CONTROL[0]), 0, 0 },
	{ "mmUNIPHYAB_TPG_SEED", REG_MMIO, 0x1932, &mmUNIPHYAB_TPG_SEED[0], sizeof(mmUNIPHYAB_TPG_SEED)/sizeof(mmUNIPHYAB_TPG_SEED[0]), 0, 0 },
	{ "mmUNIPHYCD_TPG_CONTROL", REG_MMIO, 0x1933, &mmUNIPHYCD_TPG_CONTROL[0], sizeof(mmUNIPHYCD_TPG_CONTROL)/sizeof(mmUNIPHYCD_TPG_CONTROL[0]), 0, 0 },
	{ "mmUNIPHYCD_TPG_SEED", REG_MMIO, 0x1934, &mmUNIPHYCD_TPG_SEED[0], sizeof(mmUNIPHYCD_TPG_SEED)/sizeof(mmUNIPHYCD_TPG_SEED[0]), 0, 0 },
	{ "mmUNIPHYEF_TPG_CONTROL", REG_MMIO, 0x1935, &mmUNIPHYEF_TPG_CONTROL[0], sizeof(mmUNIPHYEF_TPG_CONTROL)/sizeof(mmUNIPHYEF_TPG_CONTROL[0]), 0, 0 },
	{ "mmUNIPHYEF_TPG_SEED", REG_MMIO, 0x1936, &mmUNIPHYEF_TPG_SEED[0], sizeof(mmUNIPHYEF_TPG_SEED)/sizeof(mmUNIPHYEF_TPG_SEED[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_MASK", REG_MMIO, 0x1940, &mmDC_GPIO_PWRSEQ_MASK[0], sizeof(mmDC_GPIO_PWRSEQ_MASK)/sizeof(mmDC_GPIO_PWRSEQ_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_A", REG_MMIO, 0x1941, &mmDC_GPIO_PWRSEQ_A[0], sizeof(mmDC_GPIO_PWRSEQ_A)/sizeof(mmDC_GPIO_PWRSEQ_A[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_EN", REG_MMIO, 0x1942, &mmDC_GPIO_PWRSEQ_EN[0], sizeof(mmDC_GPIO_PWRSEQ_EN)/sizeof(mmDC_GPIO_PWRSEQ_EN[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_Y", REG_MMIO, 0x1943, &mmDC_GPIO_PWRSEQ_Y[0], sizeof(mmDC_GPIO_PWRSEQ_Y)/sizeof(mmDC_GPIO_PWRSEQ_Y[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_MASK", REG_MMIO, 0x1944, &mmDC_GPIO_GENERIC_MASK[0], sizeof(mmDC_GPIO_GENERIC_MASK)/sizeof(mmDC_GPIO_GENERIC_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_A", REG_MMIO, 0x1945, &mmDC_GPIO_GENERIC_A[0], sizeof(mmDC_GPIO_GENERIC_A)/sizeof(mmDC_GPIO_GENERIC_A[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_EN", REG_MMIO, 0x1946, &mmDC_GPIO_GENERIC_EN[0], sizeof(mmDC_GPIO_GENERIC_EN)/sizeof(mmDC_GPIO_GENERIC_EN[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_Y", REG_MMIO, 0x1947, &mmDC_GPIO_GENERIC_Y[0], sizeof(mmDC_GPIO_GENERIC_Y)/sizeof(mmDC_GPIO_GENERIC_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_MASK", REG_MMIO, 0x1948, &mmDC_GPIO_DVODATA_MASK[0], sizeof(mmDC_GPIO_DVODATA_MASK)/sizeof(mmDC_GPIO_DVODATA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_A", REG_MMIO, 0x1949, &mmDC_GPIO_DVODATA_A[0], sizeof(mmDC_GPIO_DVODATA_A)/sizeof(mmDC_GPIO_DVODATA_A[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_EN", REG_MMIO, 0x194A, &mmDC_GPIO_DVODATA_EN[0], sizeof(mmDC_GPIO_DVODATA_EN)/sizeof(mmDC_GPIO_DVODATA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_Y", REG_MMIO, 0x194B, &mmDC_GPIO_DVODATA_Y[0], sizeof(mmDC_GPIO_DVODATA_Y)/sizeof(mmDC_GPIO_DVODATA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_MASK", REG_MMIO, 0x194C, &mmDC_GPIO_DDC1_MASK[0], sizeof(mmDC_GPIO_DDC1_MASK)/sizeof(mmDC_GPIO_DDC1_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_A", REG_MMIO, 0x194D, &mmDC_GPIO_DDC1_A[0], sizeof(mmDC_GPIO_DDC1_A)/sizeof(mmDC_GPIO_DDC1_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_EN", REG_MMIO, 0x194E, &mmDC_GPIO_DDC1_EN[0], sizeof(mmDC_GPIO_DDC1_EN)/sizeof(mmDC_GPIO_DDC1_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_Y", REG_MMIO, 0x194F, &mmDC_GPIO_DDC1_Y[0], sizeof(mmDC_GPIO_DDC1_Y)/sizeof(mmDC_GPIO_DDC1_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_MASK", REG_MMIO, 0x1950, &mmDC_GPIO_DDC2_MASK[0], sizeof(mmDC_GPIO_DDC2_MASK)/sizeof(mmDC_GPIO_DDC2_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_A", REG_MMIO, 0x1951, &mmDC_GPIO_DDC2_A[0], sizeof(mmDC_GPIO_DDC2_A)/sizeof(mmDC_GPIO_DDC2_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_EN", REG_MMIO, 0x1952, &mmDC_GPIO_DDC2_EN[0], sizeof(mmDC_GPIO_DDC2_EN)/sizeof(mmDC_GPIO_DDC2_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_Y", REG_MMIO, 0x1953, &mmDC_GPIO_DDC2_Y[0], sizeof(mmDC_GPIO_DDC2_Y)/sizeof(mmDC_GPIO_DDC2_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_MASK", REG_MMIO, 0x1954, &mmDC_GPIO_DDC3_MASK[0], sizeof(mmDC_GPIO_DDC3_MASK)/sizeof(mmDC_GPIO_DDC3_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_A", REG_MMIO, 0x1955, &mmDC_GPIO_DDC3_A[0], sizeof(mmDC_GPIO_DDC3_A)/sizeof(mmDC_GPIO_DDC3_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_EN", REG_MMIO, 0x1956, &mmDC_GPIO_DDC3_EN[0], sizeof(mmDC_GPIO_DDC3_EN)/sizeof(mmDC_GPIO_DDC3_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_Y", REG_MMIO, 0x1957, &mmDC_GPIO_DDC3_Y[0], sizeof(mmDC_GPIO_DDC3_Y)/sizeof(mmDC_GPIO_DDC3_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_MASK", REG_MMIO, 0x1958, &mmDC_GPIO_DDC4_MASK[0], sizeof(mmDC_GPIO_DDC4_MASK)/sizeof(mmDC_GPIO_DDC4_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_A", REG_MMIO, 0x1959, &mmDC_GPIO_DDC4_A[0], sizeof(mmDC_GPIO_DDC4_A)/sizeof(mmDC_GPIO_DDC4_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_EN", REG_MMIO, 0x195A, &mmDC_GPIO_DDC4_EN[0], sizeof(mmDC_GPIO_DDC4_EN)/sizeof(mmDC_GPIO_DDC4_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_Y", REG_MMIO, 0x195B, &mmDC_GPIO_DDC4_Y[0], sizeof(mmDC_GPIO_DDC4_Y)/sizeof(mmDC_GPIO_DDC4_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_MASK", REG_MMIO, 0x195C, &mmDC_GPIO_DDC5_MASK[0], sizeof(mmDC_GPIO_DDC5_MASK)/sizeof(mmDC_GPIO_DDC5_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_A", REG_MMIO, 0x195D, &mmDC_GPIO_DDC5_A[0], sizeof(mmDC_GPIO_DDC5_A)/sizeof(mmDC_GPIO_DDC5_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_EN", REG_MMIO, 0x195E, &mmDC_GPIO_DDC5_EN[0], sizeof(mmDC_GPIO_DDC5_EN)/sizeof(mmDC_GPIO_DDC5_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_Y", REG_MMIO, 0x195F, &mmDC_GPIO_DDC5_Y[0], sizeof(mmDC_GPIO_DDC5_Y)/sizeof(mmDC_GPIO_DDC5_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_MASK", REG_MMIO, 0x1960, &mmDC_GPIO_DDC6_MASK[0], sizeof(mmDC_GPIO_DDC6_MASK)/sizeof(mmDC_GPIO_DDC6_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_A", REG_MMIO, 0x1961, &mmDC_GPIO_DDC6_A[0], sizeof(mmDC_GPIO_DDC6_A)/sizeof(mmDC_GPIO_DDC6_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_EN", REG_MMIO, 0x1962, &mmDC_GPIO_DDC6_EN[0], sizeof(mmDC_GPIO_DDC6_EN)/sizeof(mmDC_GPIO_DDC6_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_Y", REG_MMIO, 0x1963, &mmDC_GPIO_DDC6_Y[0], sizeof(mmDC_GPIO_DDC6_Y)/sizeof(mmDC_GPIO_DDC6_Y[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_MASK", REG_MMIO, 0x1964, &mmDC_GPIO_SYNCA_MASK[0], sizeof(mmDC_GPIO_SYNCA_MASK)/sizeof(mmDC_GPIO_SYNCA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_A", REG_MMIO, 0x1965, &mmDC_GPIO_SYNCA_A[0], sizeof(mmDC_GPIO_SYNCA_A)/sizeof(mmDC_GPIO_SYNCA_A[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_EN", REG_MMIO, 0x1966, &mmDC_GPIO_SYNCA_EN[0], sizeof(mmDC_GPIO_SYNCA_EN)/sizeof(mmDC_GPIO_SYNCA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_Y", REG_MMIO, 0x1967, &mmDC_GPIO_SYNCA_Y[0], sizeof(mmDC_GPIO_SYNCA_Y)/sizeof(mmDC_GPIO_SYNCA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_MASK", REG_MMIO, 0x1968, &mmDC_GPIO_GENLK_MASK[0], sizeof(mmDC_GPIO_GENLK_MASK)/sizeof(mmDC_GPIO_GENLK_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_A", REG_MMIO, 0x1969, &mmDC_GPIO_GENLK_A[0], sizeof(mmDC_GPIO_GENLK_A)/sizeof(mmDC_GPIO_GENLK_A[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_EN", REG_MMIO, 0x196A, &mmDC_GPIO_GENLK_EN[0], sizeof(mmDC_GPIO_GENLK_EN)/sizeof(mmDC_GPIO_GENLK_EN[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_Y", REG_MMIO, 0x196B, &mmDC_GPIO_GENLK_Y[0], sizeof(mmDC_GPIO_GENLK_Y)/sizeof(mmDC_GPIO_GENLK_Y[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_MASK", REG_MMIO, 0x196C, &mmDC_GPIO_HPD_MASK[0], sizeof(mmDC_GPIO_HPD_MASK)/sizeof(mmDC_GPIO_HPD_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_A", REG_MMIO, 0x196D, &mmDC_GPIO_HPD_A[0], sizeof(mmDC_GPIO_HPD_A)/sizeof(mmDC_GPIO_HPD_A[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_EN", REG_MMIO, 0x196E, &mmDC_GPIO_HPD_EN[0], sizeof(mmDC_GPIO_HPD_EN)/sizeof(mmDC_GPIO_HPD_EN[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_Y", REG_MMIO, 0x196F, &mmDC_GPIO_HPD_Y[0], sizeof(mmDC_GPIO_HPD_Y)/sizeof(mmDC_GPIO_HPD_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_MASK", REG_MMIO, 0x1970, &mmDC_GPIO_DDCVGA_MASK[0], sizeof(mmDC_GPIO_DDCVGA_MASK)/sizeof(mmDC_GPIO_DDCVGA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_A", REG_MMIO, 0x1971, &mmDC_GPIO_DDCVGA_A[0], sizeof(mmDC_GPIO_DDCVGA_A)/sizeof(mmDC_GPIO_DDCVGA_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_EN", REG_MMIO, 0x1972, &mmDC_GPIO_DDCVGA_EN[0], sizeof(mmDC_GPIO_DDCVGA_EN)/sizeof(mmDC_GPIO_DDCVGA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_Y", REG_MMIO, 0x1973, &mmDC_GPIO_DDCVGA_Y[0], sizeof(mmDC_GPIO_DDCVGA_Y)/sizeof(mmDC_GPIO_DDCVGA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_MASK", REG_MMIO, 0x1974, &mmDC_GPIO_I2CPAD_MASK[0], sizeof(mmDC_GPIO_I2CPAD_MASK)/sizeof(mmDC_GPIO_I2CPAD_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_A", REG_MMIO, 0x1975, &mmDC_GPIO_I2CPAD_A[0], sizeof(mmDC_GPIO_I2CPAD_A)/sizeof(mmDC_GPIO_I2CPAD_A[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_EN", REG_MMIO, 0x1976, &mmDC_GPIO_I2CPAD_EN[0], sizeof(mmDC_GPIO_I2CPAD_EN)/sizeof(mmDC_GPIO_I2CPAD_EN[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_Y", REG_MMIO, 0x1977, &mmDC_GPIO_I2CPAD_Y[0], sizeof(mmDC_GPIO_I2CPAD_Y)/sizeof(mmDC_GPIO_I2CPAD_Y[0]), 0, 0 },
	{ "mmDC_GPIO_PAD_STRENGTH_1", REG_MMIO, 0x1978, &mmDC_GPIO_PAD_STRENGTH_1[0], sizeof(mmDC_GPIO_PAD_STRENGTH_1)/sizeof(mmDC_GPIO_PAD_STRENGTH_1[0]), 0, 0 },
	{ "mmDC_GPIO_PAD_STRENGTH_2", REG_MMIO, 0x1979, &mmDC_GPIO_PAD_STRENGTH_2[0], sizeof(mmDC_GPIO_PAD_STRENGTH_2)/sizeof(mmDC_GPIO_PAD_STRENGTH_2[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_STRENGTH", REG_MMIO, 0x197A, &mmDC_GPIO_I2CPAD_STRENGTH[0], sizeof(mmDC_GPIO_I2CPAD_STRENGTH)/sizeof(mmDC_GPIO_I2CPAD_STRENGTH[0]), 0, 0 },
	{ "mmDVO_STRENGTH_CONTROL", REG_MMIO, 0x197B, &mmDVO_STRENGTH_CONTROL[0], sizeof(mmDVO_STRENGTH_CONTROL)/sizeof(mmDVO_STRENGTH_CONTROL[0]), 0, 0 },
	{ "mmDVO_VREF_CONTROL", REG_MMIO, 0x197C, &mmDVO_VREF_CONTROL[0], sizeof(mmDVO_VREF_CONTROL)/sizeof(mmDVO_VREF_CONTROL[0]), 0, 0 },
	{ "mmDVO_SKEW_ADJUST", REG_MMIO, 0x197D, &mmDVO_SKEW_ADJUST[0], sizeof(mmDVO_SKEW_ADJUST)/sizeof(mmDVO_SKEW_ADJUST[0]), 0, 0 },
	{ "mmPHY_AUX_CNTL", REG_MMIO, 0x197F, &mmPHY_AUX_CNTL[0], sizeof(mmPHY_AUX_CNTL)/sizeof(mmPHY_AUX_CNTL[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL1", REG_MMIO, 0x1980, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL2", REG_MMIO, 0x1981, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL3", REG_MMIO, 0x1982, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL4", REG_MMIO, 0x1983, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_POWER_CONTROL", REG_MMIO, 0x1984, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_PLL_FBDIV", REG_MMIO, 0x1985, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x1986, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x1987, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x1988, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x1989, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x198A, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x198B, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x198C, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_LINK_CNTL", REG_MMIO, 0x198D, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x198E, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL1", REG_MMIO, 0x1990, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL2", REG_MMIO, 0x1991, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL3", REG_MMIO, 0x1992, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL4", REG_MMIO, 0x1993, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_POWER_CONTROL", REG_MMIO, 0x1994, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_PLL_FBDIV", REG_MMIO, 0x1995, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x1996, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x1997, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x1998, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x1999, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x199A, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x199B, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x199C, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_LINK_CNTL", REG_MMIO, 0x199D, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x199E, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL1", REG_MMIO, 0x19A0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL2", REG_MMIO, 0x19A1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL3", REG_MMIO, 0x19A2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL4", REG_MMIO, 0x19A3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_POWER_CONTROL", REG_MMIO, 0x19A4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_PLL_FBDIV", REG_MMIO, 0x19A5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x19A6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x19A7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x19A8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x19A9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x19AA, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x19AB, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x19AC, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_LINK_CNTL", REG_MMIO, 0x19AD, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x19AE, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL1", REG_MMIO, 0x19B0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL2", REG_MMIO, 0x19B1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL3", REG_MMIO, 0x19B2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL4", REG_MMIO, 0x19B3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_POWER_CONTROL", REG_MMIO, 0x19B4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_PLL_FBDIV", REG_MMIO, 0x19B5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x19B6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x19B7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x19B8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x19B9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x19BA, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x19BB, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x19BC, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_LINK_CNTL", REG_MMIO, 0x19BD, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x19BE, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL1", REG_MMIO, 0x19C0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL2", REG_MMIO, 0x19C1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL3", REG_MMIO, 0x19C2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL4", REG_MMIO, 0x19C3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_POWER_CONTROL", REG_MMIO, 0x19C4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_PLL_FBDIV", REG_MMIO, 0x19C5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x19C6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x19C7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x19C8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x19C9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x19CA, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x19CB, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x19CC, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_LINK_CNTL", REG_MMIO, 0x19CD, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x19CE, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL1", REG_MMIO, 0x19D0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL2", REG_MMIO, 0x19D1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL3", REG_MMIO, 0x19D2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL4", REG_MMIO, 0x19D3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_POWER_CONTROL", REG_MMIO, 0x19D4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_PLL_FBDIV", REG_MMIO, 0x19D5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x19D6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x19D7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x19D8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x19D9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x19DA, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x19DB, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x19DC, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_LINK_CNTL", REG_MMIO, 0x19DD, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_CHANNEL_XBAR_CNTL", REG_MMIO, 0x19DE, NULL, 0, 0, 0 },
	{ "mmDAC_ENABLE", REG_MMIO, 0x19E4, &mmDAC_ENABLE[0], sizeof(mmDAC_ENABLE)/sizeof(mmDAC_ENABLE[0]), 0, 0 },
	{ "mmDAC_SOURCE_SELECT", REG_MMIO, 0x19E5, &mmDAC_SOURCE_SELECT[0], sizeof(mmDAC_SOURCE_SELECT)/sizeof(mmDAC_SOURCE_SELECT[0]), 0, 0 },
	{ "mmDAC_CRC_EN", REG_MMIO, 0x19E6, &mmDAC_CRC_EN[0], sizeof(mmDAC_CRC_EN)/sizeof(mmDAC_CRC_EN[0]), 0, 0 },
	{ "mmDAC_CRC_CONTROL", REG_MMIO, 0x19E7, &mmDAC_CRC_CONTROL[0], sizeof(mmDAC_CRC_CONTROL)/sizeof(mmDAC_CRC_CONTROL[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_RGB_MASK", REG_MMIO, 0x19E8, &mmDAC_CRC_SIG_RGB_MASK[0], sizeof(mmDAC_CRC_SIG_RGB_MASK)/sizeof(mmDAC_CRC_SIG_RGB_MASK[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_CONTROL_MASK", REG_MMIO, 0x19E9, &mmDAC_CRC_SIG_CONTROL_MASK[0], sizeof(mmDAC_CRC_SIG_CONTROL_MASK)/sizeof(mmDAC_CRC_SIG_CONTROL_MASK[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_RGB", REG_MMIO, 0x19EA, &mmDAC_CRC_SIG_RGB[0], sizeof(mmDAC_CRC_SIG_RGB)/sizeof(mmDAC_CRC_SIG_RGB[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_CONTROL", REG_MMIO, 0x19EB, &mmDAC_CRC_SIG_CONTROL[0], sizeof(mmDAC_CRC_SIG_CONTROL)/sizeof(mmDAC_CRC_SIG_CONTROL[0]), 0, 0 },
	{ "mmDAC_SYNC_TRISTATE_CONTROL", REG_MMIO, 0x19EC, &mmDAC_SYNC_TRISTATE_CONTROL[0], sizeof(mmDAC_SYNC_TRISTATE_CONTROL)/sizeof(mmDAC_SYNC_TRISTATE_CONTROL[0]), 0, 0 },
	{ "mmDAC_STEREOSYNC_SELECT", REG_MMIO, 0x19ED, &mmDAC_STEREOSYNC_SELECT[0], sizeof(mmDAC_STEREOSYNC_SELECT)/sizeof(mmDAC_STEREOSYNC_SELECT[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL", REG_MMIO, 0x19EE, &mmDAC_AUTODETECT_CONTROL[0], sizeof(mmDAC_AUTODETECT_CONTROL)/sizeof(mmDAC_AUTODETECT_CONTROL[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL2", REG_MMIO, 0x19EF, &mmDAC_AUTODETECT_CONTROL2[0], sizeof(mmDAC_AUTODETECT_CONTROL2)/sizeof(mmDAC_AUTODETECT_CONTROL2[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL3", REG_MMIO, 0x19F0, &mmDAC_AUTODETECT_CONTROL3[0], sizeof(mmDAC_AUTODETECT_CONTROL3)/sizeof(mmDAC_AUTODETECT_CONTROL3[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_STATUS", REG_MMIO, 0x19F1, &mmDAC_AUTODETECT_STATUS[0], sizeof(mmDAC_AUTODETECT_STATUS)/sizeof(mmDAC_AUTODETECT_STATUS[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_INT_CONTROL", REG_MMIO, 0x19F2, &mmDAC_AUTODETECT_INT_CONTROL[0], sizeof(mmDAC_AUTODETECT_INT_CONTROL)/sizeof(mmDAC_AUTODETECT_INT_CONTROL[0]), 0, 0 },
	{ "mmDAC_FORCE_OUTPUT_CNTL", REG_MMIO, 0x19F3, &mmDAC_FORCE_OUTPUT_CNTL[0], sizeof(mmDAC_FORCE_OUTPUT_CNTL)/sizeof(mmDAC_FORCE_OUTPUT_CNTL[0]), 0, 0 },
	{ "mmDAC_FORCE_DATA", REG_MMIO, 0x19F4, &mmDAC_FORCE_DATA[0], sizeof(mmDAC_FORCE_DATA)/sizeof(mmDAC_FORCE_DATA[0]), 0, 0 },
	{ "mmDAC_POWERDOWN", REG_MMIO, 0x19F5, &mmDAC_POWERDOWN[0], sizeof(mmDAC_POWERDOWN)/sizeof(mmDAC_POWERDOWN[0]), 0, 0 },
	{ "mmDAC_CONTROL", REG_MMIO, 0x19F6, &mmDAC_CONTROL[0], sizeof(mmDAC_CONTROL)/sizeof(mmDAC_CONTROL[0]), 0, 0 },
	{ "mmDAC_COMPARATOR_ENABLE", REG_MMIO, 0x19F7, &mmDAC_COMPARATOR_ENABLE[0], sizeof(mmDAC_COMPARATOR_ENABLE)/sizeof(mmDAC_COMPARATOR_ENABLE[0]), 0, 0 },
	{ "mmDAC_COMPARATOR_OUTPUT", REG_MMIO, 0x19F8, &mmDAC_COMPARATOR_OUTPUT[0], sizeof(mmDAC_COMPARATOR_OUTPUT)/sizeof(mmDAC_COMPARATOR_OUTPUT[0]), 0, 0 },
	{ "mmDAC_PWR_CNTL", REG_MMIO, 0x19F9, &mmDAC_PWR_CNTL[0], sizeof(mmDAC_PWR_CNTL)/sizeof(mmDAC_PWR_CNTL[0]), 0, 0 },
	{ "mmDAC_DFT_CONFIG", REG_MMIO, 0x19FA, &mmDAC_DFT_CONFIG[0], sizeof(mmDAC_DFT_CONFIG)/sizeof(mmDAC_DFT_CONFIG[0]), 0, 0 },
	{ "mmDAC_FIFO_STATUS", REG_MMIO, 0x19FB, &mmDAC_FIFO_STATUS[0], sizeof(mmDAC_FIFO_STATUS)/sizeof(mmDAC_FIFO_STATUS[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED0", REG_MMIO, 0x19FC, &mmDAC_MACRO_CNTL_RESERVED0[0], sizeof(mmDAC_MACRO_CNTL_RESERVED0)/sizeof(mmDAC_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmBPHYC_DAC_MACRO_CNTL", REG_MMIO, 0x19FD, &mmBPHYC_DAC_MACRO_CNTL[0], sizeof(mmBPHYC_DAC_MACRO_CNTL)/sizeof(mmBPHYC_DAC_MACRO_CNTL[0]), 0, 0 },
	{ "mmBPHYC_DAC_AUTO_CALIB_CONTROL", REG_MMIO, 0x19FE, &mmBPHYC_DAC_AUTO_CALIB_CONTROL[0], sizeof(mmBPHYC_DAC_AUTO_CALIB_CONTROL)/sizeof(mmBPHYC_DAC_AUTO_CALIB_CONTROL[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED3", REG_MMIO, 0x19FF, &mmDAC_MACRO_CNTL_RESERVED3[0], sizeof(mmDAC_MACRO_CNTL_RESERVED3)/sizeof(mmDAC_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCP0_GRPH_ENABLE", REG_MMIO, 0x1A00, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_CONTROL", REG_MMIO, 0x1A01, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x1A02, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_SWAP_CNTL", REG_MMIO, 0x1A03, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x1A04, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1A05, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_PITCH", REG_MMIO, 0x1A06, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1A07, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1A08, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x1A09, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x1A0A, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_X_START", REG_MMIO, 0x1A0B, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_Y_START", REG_MMIO, 0x1A0C, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_X_END", REG_MMIO, 0x1A0D, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_Y_END", REG_MMIO, 0x1A0E, NULL, 0, 0, 0 },
	{ "mmDCP0_INPUT_GAMMA_CONTROL", REG_MMIO, 0x1A10, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_UPDATE", REG_MMIO, 0x1A11, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_FLIP_CONTROL", REG_MMIO, 0x1A12, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1A13, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_DFQ_CONTROL", REG_MMIO, 0x1A14, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_DFQ_STATUS", REG_MMIO, 0x1A15, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x1A16, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x1A17, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1A18, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x1A19, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_COMPRESS_PITCH", REG_MMIO, 0x1A1A, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1A1B, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_ENABLE", REG_MMIO, 0x1A1C, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_CONTROL1", REG_MMIO, 0x1A1D, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_CONTROL2", REG_MMIO, 0x1A1E, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_SWAP_CNTL", REG_MMIO, 0x1A1F, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_SURFACE_ADDRESS", REG_MMIO, 0x1A20, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_PITCH", REG_MMIO, 0x1A21, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1A22, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_SURFACE_OFFSET_X", REG_MMIO, 0x1A23, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_SURFACE_OFFSET_Y", REG_MMIO, 0x1A24, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_START", REG_MMIO, 0x1A25, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_END", REG_MMIO, 0x1A26, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_UPDATE", REG_MMIO, 0x1A27, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1A28, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_DFQ_CONTROL", REG_MMIO, 0x1A29, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_DFQ_STATUS", REG_MMIO, 0x1A2A, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1A2B, NULL, 0, 0, 0 },
	{ "mmDCP0_OVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x1A2C, NULL, 0, 0, 0 },
	{ "mmDCP0_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x1A2D, NULL, 0, 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x1A2E, NULL, 0, 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x1A2F, NULL, 0, 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x1A30, NULL, 0, 0, 0 },
	{ "mmDCP0_PRESCALE_OVL_CONTROL", REG_MMIO, 0x1A31, NULL, 0, 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_OVL_CB", REG_MMIO, 0x1A32, NULL, 0, 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_OVL_Y", REG_MMIO, 0x1A33, NULL, 0, 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_OVL_CR", REG_MMIO, 0x1A34, NULL, 0, 0, 0 },
	{ "mmDCP0_INPUT_CSC_CONTROL", REG_MMIO, 0x1A35, NULL, 0, 0, 0 },
	{ "mmDCP0_INPUT_CSC_C11_C12", REG_MMIO, 0x1A36, NULL, 0, 0, 0 },
	{ "mmDCP0_INPUT_CSC_C13_C14", REG_MMIO, 0x1A37, NULL, 0, 0, 0 },
	{ "mmDCP0_INPUT_CSC_C21_C22", REG_MMIO, 0x1A38, NULL, 0, 0, 0 },
	{ "mmDCP0_INPUT_CSC_C23_C24", REG_MMIO, 0x1A39, NULL, 0, 0, 0 },
	{ "mmDCP0_INPUT_CSC_C31_C32", REG_MMIO, 0x1A3A, NULL, 0, 0, 0 },
	{ "mmDCP0_INPUT_CSC_C33_C34", REG_MMIO, 0x1A3B, NULL, 0, 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_CONTROL", REG_MMIO, 0x1A3C, NULL, 0, 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C11_C12", REG_MMIO, 0x1A3D, NULL, 0, 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C13_C14", REG_MMIO, 0x1A3E, NULL, 0, 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C21_C22", REG_MMIO, 0x1A3F, NULL, 0, 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C23_C24", REG_MMIO, 0x1A40, NULL, 0, 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C31_C32", REG_MMIO, 0x1A41, NULL, 0, 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C33_C34", REG_MMIO, 0x1A42, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x1A43, &mmCOMM_MATRIXA_TRANS_C11_C12[0], sizeof(mmCOMM_MATRIXA_TRANS_C11_C12)/sizeof(mmCOMM_MATRIXA_TRANS_C11_C12[0]), 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x1A44, &mmCOMM_MATRIXA_TRANS_C13_C14[0], sizeof(mmCOMM_MATRIXA_TRANS_C13_C14)/sizeof(mmCOMM_MATRIXA_TRANS_C13_C14[0]), 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x1A45, &mmCOMM_MATRIXA_TRANS_C21_C22[0], sizeof(mmCOMM_MATRIXA_TRANS_C21_C22)/sizeof(mmCOMM_MATRIXA_TRANS_C21_C22[0]), 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x1A46, &mmCOMM_MATRIXA_TRANS_C23_C24[0], sizeof(mmCOMM_MATRIXA_TRANS_C23_C24)/sizeof(mmCOMM_MATRIXA_TRANS_C23_C24[0]), 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x1A47, &mmCOMM_MATRIXA_TRANS_C31_C32[0], sizeof(mmCOMM_MATRIXA_TRANS_C31_C32)/sizeof(mmCOMM_MATRIXA_TRANS_C31_C32[0]), 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x1A48, &mmCOMM_MATRIXA_TRANS_C33_C34[0], sizeof(mmCOMM_MATRIXA_TRANS_C33_C34)/sizeof(mmCOMM_MATRIXA_TRANS_C33_C34[0]), 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x1A49, &mmCOMM_MATRIXB_TRANS_C11_C12[0], sizeof(mmCOMM_MATRIXB_TRANS_C11_C12)/sizeof(mmCOMM_MATRIXB_TRANS_C11_C12[0]), 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x1A4A, &mmCOMM_MATRIXB_TRANS_C13_C14[0], sizeof(mmCOMM_MATRIXB_TRANS_C13_C14)/sizeof(mmCOMM_MATRIXB_TRANS_C13_C14[0]), 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x1A4B, &mmCOMM_MATRIXB_TRANS_C21_C22[0], sizeof(mmCOMM_MATRIXB_TRANS_C21_C22)/sizeof(mmCOMM_MATRIXB_TRANS_C21_C22[0]), 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x1A4C, &mmCOMM_MATRIXB_TRANS_C23_C24[0], sizeof(mmCOMM_MATRIXB_TRANS_C23_C24)/sizeof(mmCOMM_MATRIXB_TRANS_C23_C24[0]), 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x1A4D, &mmCOMM_MATRIXB_TRANS_C31_C32[0], sizeof(mmCOMM_MATRIXB_TRANS_C31_C32)/sizeof(mmCOMM_MATRIXB_TRANS_C31_C32[0]), 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x1A4E, &mmCOMM_MATRIXB_TRANS_C33_C34[0], sizeof(mmCOMM_MATRIXB_TRANS_C33_C34)/sizeof(mmCOMM_MATRIXB_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP0_DENORM_CONTROL", REG_MMIO, 0x1A50, NULL, 0, 0, 0 },
	{ "mmDCP0_OUT_ROUND_CONTROL", REG_MMIO, 0x1A51, NULL, 0, 0, 0 },
	{ "mmDCP0_KEY_CONTROL", REG_MMIO, 0x1A53, NULL, 0, 0, 0 },
	{ "mmDCP0_KEY_RANGE_ALPHA", REG_MMIO, 0x1A54, NULL, 0, 0, 0 },
	{ "mmDCP0_KEY_RANGE_RED", REG_MMIO, 0x1A55, NULL, 0, 0, 0 },
	{ "mmDCP0_KEY_RANGE_GREEN", REG_MMIO, 0x1A56, NULL, 0, 0, 0 },
	{ "mmDCP0_KEY_RANGE_BLUE", REG_MMIO, 0x1A57, NULL, 0, 0, 0 },
	{ "mmDCP0_DEGAMMA_CONTROL", REG_MMIO, 0x1A58, NULL, 0, 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_CONTROL", REG_MMIO, 0x1A59, NULL, 0, 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C11_C12", REG_MMIO, 0x1A5A, NULL, 0, 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C13_C14", REG_MMIO, 0x1A5B, NULL, 0, 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C21_C22", REG_MMIO, 0x1A5C, NULL, 0, 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C23_C24", REG_MMIO, 0x1A5D, NULL, 0, 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C31_C32", REG_MMIO, 0x1A5E, NULL, 0, 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C33_C34", REG_MMIO, 0x1A5F, NULL, 0, 0, 0 },
	{ "mmDCP0_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x1A60, NULL, 0, 0, 0 },
	{ "mmDCP0_DCP_RANDOM_SEEDS", REG_MMIO, 0x1A61, NULL, 0, 0, 0 },
	{ "mmDCP0_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x1A65, NULL, 0, 0, 0 },
	{ "mmCUR_CONTROL", REG_MMIO, 0x1A66, &mmCUR_CONTROL[0], sizeof(mmCUR_CONTROL)/sizeof(mmCUR_CONTROL[0]), 0, 0 },
	{ "mmCUR_SURFACE_ADDRESS", REG_MMIO, 0x1A67, &mmCUR_SURFACE_ADDRESS[0], sizeof(mmCUR_SURFACE_ADDRESS)/sizeof(mmCUR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmCUR_SIZE", REG_MMIO, 0x1A68, &mmCUR_SIZE[0], sizeof(mmCUR_SIZE)/sizeof(mmCUR_SIZE[0]), 0, 0 },
	{ "mmCUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1A69, &mmCUR_SURFACE_ADDRESS_HIGH[0], sizeof(mmCUR_SURFACE_ADDRESS_HIGH)/sizeof(mmCUR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmCUR_POSITION", REG_MMIO, 0x1A6A, &mmCUR_POSITION[0], sizeof(mmCUR_POSITION)/sizeof(mmCUR_POSITION[0]), 0, 0 },
	{ "mmCUR_HOT_SPOT", REG_MMIO, 0x1A6B, &mmCUR_HOT_SPOT[0], sizeof(mmCUR_HOT_SPOT)/sizeof(mmCUR_HOT_SPOT[0]), 0, 0 },
	{ "mmCUR_COLOR1", REG_MMIO, 0x1A6C, &mmCUR_COLOR1[0], sizeof(mmCUR_COLOR1)/sizeof(mmCUR_COLOR1[0]), 0, 0 },
	{ "mmCUR_COLOR2", REG_MMIO, 0x1A6D, &mmCUR_COLOR2[0], sizeof(mmCUR_COLOR2)/sizeof(mmCUR_COLOR2[0]), 0, 0 },
	{ "mmCUR_UPDATE", REG_MMIO, 0x1A6E, &mmCUR_UPDATE[0], sizeof(mmCUR_UPDATE)/sizeof(mmCUR_UPDATE[0]), 0, 0 },
	{ "mmDC_LUT_RW_MODE", REG_MMIO, 0x1A78, &mmDC_LUT_RW_MODE[0], sizeof(mmDC_LUT_RW_MODE)/sizeof(mmDC_LUT_RW_MODE[0]), 0, 0 },
	{ "mmDC_LUT_RW_INDEX", REG_MMIO, 0x1A79, &mmDC_LUT_RW_INDEX[0], sizeof(mmDC_LUT_RW_INDEX)/sizeof(mmDC_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmDC_LUT_SEQ_COLOR", REG_MMIO, 0x1A7A, &mmDC_LUT_SEQ_COLOR[0], sizeof(mmDC_LUT_SEQ_COLOR)/sizeof(mmDC_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmDC_LUT_PWL_DATA", REG_MMIO, 0x1A7B, &mmDC_LUT_PWL_DATA[0], sizeof(mmDC_LUT_PWL_DATA)/sizeof(mmDC_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmDC_LUT_30_COLOR", REG_MMIO, 0x1A7C, &mmDC_LUT_30_COLOR[0], sizeof(mmDC_LUT_30_COLOR)/sizeof(mmDC_LUT_30_COLOR[0]), 0, 0 },
	{ "mmDC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x1A7D, &mmDC_LUT_VGA_ACCESS_ENABLE[0], sizeof(mmDC_LUT_VGA_ACCESS_ENABLE)/sizeof(mmDC_LUT_VGA_ACCESS_ENABLE[0]), 0, 0 },
	{ "mmDC_LUT_WRITE_EN_MASK", REG_MMIO, 0x1A7E, &mmDC_LUT_WRITE_EN_MASK[0], sizeof(mmDC_LUT_WRITE_EN_MASK)/sizeof(mmDC_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDC_LUT_AUTOFILL", REG_MMIO, 0x1A7F, &mmDC_LUT_AUTOFILL[0], sizeof(mmDC_LUT_AUTOFILL)/sizeof(mmDC_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmDC_LUT_CONTROL", REG_MMIO, 0x1A80, &mmDC_LUT_CONTROL[0], sizeof(mmDC_LUT_CONTROL)/sizeof(mmDC_LUT_CONTROL[0]), 0, 0 },
	{ "mmDC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x1A81, &mmDC_LUT_BLACK_OFFSET_BLUE[0], sizeof(mmDC_LUT_BLACK_OFFSET_BLUE)/sizeof(mmDC_LUT_BLACK_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x1A82, &mmDC_LUT_BLACK_OFFSET_GREEN[0], sizeof(mmDC_LUT_BLACK_OFFSET_GREEN)/sizeof(mmDC_LUT_BLACK_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x1A83, &mmDC_LUT_BLACK_OFFSET_RED[0], sizeof(mmDC_LUT_BLACK_OFFSET_RED)/sizeof(mmDC_LUT_BLACK_OFFSET_RED[0]), 0, 0 },
	{ "mmDC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x1A84, &mmDC_LUT_WHITE_OFFSET_BLUE[0], sizeof(mmDC_LUT_WHITE_OFFSET_BLUE)/sizeof(mmDC_LUT_WHITE_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x1A85, &mmDC_LUT_WHITE_OFFSET_GREEN[0], sizeof(mmDC_LUT_WHITE_OFFSET_GREEN)/sizeof(mmDC_LUT_WHITE_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x1A86, &mmDC_LUT_WHITE_OFFSET_RED[0], sizeof(mmDC_LUT_WHITE_OFFSET_RED)/sizeof(mmDC_LUT_WHITE_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_CONTROL", REG_MMIO, 0x1A87, NULL, 0, 0, 0 },
	{ "mmDCP0_DCP_CRC_MASK", REG_MMIO, 0x1A88, NULL, 0, 0, 0 },
	{ "mmDCP0_DCP_CRC_CURRENT", REG_MMIO, 0x1A89, NULL, 0, 0, 0 },
	{ "mmDCP0_DCP_CRC_LAST", REG_MMIO, 0x1A8B, NULL, 0, 0, 0 },
	{ "mmDCP0_DCP_DEBUG", REG_MMIO, 0x1A8D, NULL, 0, 0, 0 },
	{ "mmDCP0_DCP_GSL_CONTROL", REG_MMIO, 0x1A90, NULL, 0, 0, 0 },
	{ "mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x1A91, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1A92, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_STEREOSYNC_FLIP", REG_MMIO, 0x1A93, NULL, 0, 0, 0 },
	{ "mmDCP0_OVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1A94, NULL, 0, 0, 0 },
	{ "mmDCP0_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x1A95, NULL, 0, 0, 0 },
	{ "mmDCP0_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x1A96, NULL, 0, 0, 0 },
	{ "mmDCP0_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x1A97, NULL, 0, 0, 0 },
	{ "mmDCP0_DCP_DEBUG2", REG_MMIO, 0x1A98, NULL, 0, 0, 0 },
	{ "mmCUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x1A99, &mmCUR_REQUEST_FILTER_CNTL[0], sizeof(mmCUR_REQUEST_FILTER_CNTL)/sizeof(mmCUR_REQUEST_FILTER_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CONTROL", REG_MMIO, 0x1AA0, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_LUT_INDEX", REG_MMIO, 0x1AA1, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_LUT_DATA", REG_MMIO, 0x1AA2, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x1AA3, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x1AA4, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x1AA5, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x1AA6, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x1AA7, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x1AA8, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x1AA9, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x1AAA, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x1AAB, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x1AAC, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x1AAD, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x1AAE, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x1AAF, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x1AB0, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x1AB1, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x1AB2, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x1AB3, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x1AB4, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x1AB5, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x1AB6, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x1AB7, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x1AB8, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x1AB9, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x1ABA, NULL, 0, 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x1ABB, NULL, 0, 0, 0 },
	{ "mmDATA_FORMAT", REG_MMIO, 0x1AC0, NULL, 0, 0, 0 },
	{ "mmDESKTOP_HEIGHT", REG_MMIO, 0x1AC1, NULL, 0, 0, 0 },
	{ "mmDC_LB_MEMORY_SPLIT", REG_MMIO, 0x1AC3, NULL, 0, 0, 0 },
	{ "mmPRIORITY_A_CNT", REG_MMIO, 0x1AC6, NULL, 0, 0, 0 },
	{ "mmPRIORITY_B_CNT", REG_MMIO, 0x1AC7, NULL, 0, 0, 0 },
	{ "mmLB0_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x1AC8, NULL, 0, 0, 0 },
	{ "mmLB0_LB_DEBUG2", REG_MMIO, 0x1AC9, NULL, 0, 0, 0 },
	{ "mmLB0_LB_SYNC_RESET_SEL", REG_MMIO, 0x1ACA, NULL, 0, 0, 0 },
	{ "mmINT_MASK", REG_MMIO, 0x1AD0, NULL, 0, 0, 0 },
	{ "mmLB0_MVP_AFR_FLIP_MODE", REG_MMIO, 0x1AD8, NULL, 0, 0, 0 },
	{ "mmLB0_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x1AD9, NULL, 0, 0, 0 },
	{ "mmLB0_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x1ADA, NULL, 0, 0, 0 },
	{ "mmDC_MVP_LB_CONTROL", REG_MMIO, 0x1ADB, &mmDC_MVP_LB_CONTROL[0], sizeof(mmDC_MVP_LB_CONTROL)/sizeof(mmDC_MVP_LB_CONTROL[0]), 0, 0 },
	{ "mmVLINE_STATUS", REG_MMIO, 0x1AEE, NULL, 0, 0, 0 },
	{ "mmVBLANK_STATUS", REG_MMIO, 0x1AEF, NULL, 0, 0, 0 },
	{ "mmLB0_LB_DEBUG", REG_MMIO, 0x1AFC, NULL, 0, 0, 0 },
	{ "mmLB0_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x1AFE, NULL, 0, 0, 0 },
	{ "mmLB0_LB_TEST_DEBUG_DATA", REG_MMIO, 0x1AFF, NULL, 0, 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x1B30, NULL, 0, 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x1B31, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_ARBITRATION_CONTROL3", REG_MMIO, 0x1B32, NULL, 0, 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x1B33, NULL, 0, 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x1B34, NULL, 0, 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x1B35, NULL, 0, 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x1B36, NULL, 0, 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x1B37, NULL, 0, 0, 0 },
	{ "mmDMIF_PG0_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x1B38, NULL, 0, 0, 0 },
	{ "mmDMIF_PG0_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x1B39, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_COEF_RAM_SELECT", REG_MMIO, 0x1B40, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x1B41, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_TAP_CONTROL", REG_MMIO, 0x1B43, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_CONTROL", REG_MMIO, 0x1B44, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_BYPASS_CONTROL", REG_MMIO, 0x1B45, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x1B46, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x1B47, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x1B4A, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x1B4B, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x1B4E, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x1B4F, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_INIT", REG_MMIO, 0x1B50, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_UPDATE", REG_MMIO, 0x1B51, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_F_SHARP_CONTROL", REG_MMIO, 0x1B53, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_ALU_CONTROL", REG_MMIO, 0x1B54, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x1B55, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x1B57, NULL, 0, 0, 0 },
	{ "mmSCL0_VIEWPORT_START", REG_MMIO, 0x1B5C, NULL, 0, 0, 0 },
	{ "mmSCL0_VIEWPORT_SIZE", REG_MMIO, 0x1B5D, NULL, 0, 0, 0 },
	{ "mmEXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x1B5E, &mmEXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmEXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmEXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmEXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x1B5F, &mmEXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmEXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmEXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x1B60, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x1B61, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x1B62, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x1B63, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_DEBUG2", REG_MMIO, 0x1B69, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_DEBUG", REG_MMIO, 0x1B6A, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x1B6B, NULL, 0, 0, 0 },
	{ "mmSCL0_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x1B6C, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1B78, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x1B79, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_GSL_WINDOW", REG_MMIO, 0x1B7A, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_GSL_CONTROL", REG_MMIO, 0x1B7B, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x1B7C, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x1B7D, NULL, 0, 0, 0 },
	{ "mmCRTC0_DCFE_DBG_SEL", REG_MMIO, 0x1B7E, NULL, 0, 0, 0 },
	{ "mmCRTC0_DCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x1B7F, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_H_TOTAL", REG_MMIO, 0x1B80, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_H_BLANK_START_END", REG_MMIO, 0x1B81, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_A", REG_MMIO, 0x1B82, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x1B83, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_B", REG_MMIO, 0x1B84, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x1B85, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_VBI_END", REG_MMIO, 0x1B86, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL", REG_MMIO, 0x1B87, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_MIN", REG_MMIO, 0x1B88, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_MAX", REG_MMIO, 0x1B89, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x1B8A, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x1B8B, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1B8C, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_V_BLANK_START_END", REG_MMIO, 0x1B8D, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_A", REG_MMIO, 0x1B8E, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x1B8F, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_B", REG_MMIO, 0x1B90, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x1B91, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_DTMTEST_CNTL", REG_MMIO, 0x1B92, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x1B93, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_TRIGA_CNTL", REG_MMIO, 0x1B94, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1B95, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_TRIGB_CNTL", REG_MMIO, 0x1B96, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1B97, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1B98, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_FLOW_CONTROL", REG_MMIO, 0x1B99, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1B9B, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_CONTROL", REG_MMIO, 0x1B9C, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_BLANK_CONTROL", REG_MMIO, 0x1B9D, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x1B9E, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_INTERLACE_STATUS", REG_MMIO, 0x1B9F, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x1BA0, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x1BA1, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_BLACK_COLOR", REG_MMIO, 0x1BA2, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_STATUS", REG_MMIO, 0x1BA3, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_POSITION", REG_MMIO, 0x1BA4, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x1BA5, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x1BA6, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x1BA7, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x1BA8, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_COUNT_CONTROL", REG_MMIO, 0x1BA9, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_COUNT_RESET", REG_MMIO, 0x1BAA, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1BAB, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x1BAC, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_STEREO_STATUS", REG_MMIO, 0x1BAD, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_STEREO_CONTROL", REG_MMIO, 0x1BAE, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x1BAF, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x1BB0, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x1BB1, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x1BB2, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_START_LINE_CONTROL", REG_MMIO, 0x1BB3, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x1BB4, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_UPDATE_LOCK", REG_MMIO, 0x1BB5, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1BB6, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x1BB7, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x1BBA, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1BBB, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x1BBC, NULL, 0, 0, 0 },
	{ "mmCRTC0_MASTER_UPDATE_LOCK", REG_MMIO, 0x1BBD, NULL, 0, 0, 0 },
	{ "mmCRTC0_MASTER_UPDATE_MODE", REG_MMIO, 0x1BBE, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x1BBF, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x1BC0, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_MVP_STATUS", REG_MMIO, 0x1BC1, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_MASTER_EN", REG_MMIO, 0x1BC2, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x1BC3, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x1BC4, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x1BC6, NULL, 0, 0, 0 },
	{ "mmCRTC0_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x1BC7, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x1BEB, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x1BEC, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x1BED, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_CONTROL", REG_MMIO, 0x1BEE, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x1BEF, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_FORCE_DATA_0_1", REG_MMIO, 0x1BF0, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_FORCE_DATA_2_3", REG_MMIO, 0x1BF1, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x1BF2, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1BF3, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1BF4, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x1BF5, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x1BF6, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x1BF7, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x1BF8, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_CLAMP_CNTL", REG_MMIO, 0x1BF9, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_CRC_CNTL", REG_MMIO, 0x1BFA, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1BFB, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1BFC, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x1BFD, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x1BFE, NULL, 0, 0, 0 },
	{ "mmFMT0_FMT_DEBUG_CNTL", REG_MMIO, 0x1BFF, NULL, 0, 0, 0 },
	{ "mmDIG0_DIG_FE_CNTL", REG_MMIO, 0x1C00, NULL, 0, 0, 0 },
	{ "mmDIG0_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x1C01, NULL, 0, 0, 0 },
	{ "mmDIG0_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x1C02, NULL, 0, 0, 0 },
	{ "mmDIG0_DIG_CLOCK_PATTERN", REG_MMIO, 0x1C03, NULL, 0, 0, 0 },
	{ "mmDIG0_DIG_TEST_PATTERN", REG_MMIO, 0x1C04, NULL, 0, 0, 0 },
	{ "mmDIG0_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x1C05, NULL, 0, 0, 0 },
	{ "mmDIG0_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x1C08, NULL, 0, 0, 0 },
	{ "mmDIG0_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x1C09, NULL, 0, 0, 0 },
	{ "mmDIG0_DIG_FIFO_STATUS", REG_MMIO, 0x1C0A, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_CONTROL", REG_MMIO, 0x1C0C, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_STATUS", REG_MMIO, 0x1C0D, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1C0E, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x1C0F, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x1C10, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x1C11, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x1C12, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x1C13, NULL, 0, 0, 0 },
	{ "mmAFMT_INTERRUPT_STATUS", REG_MMIO, 0x1C14, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_GC", REG_MMIO, 0x1C16, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x1C17, &mmAFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmAFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmAFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmAFMT_ISRC1_0", REG_MMIO, 0x1C18, &mmAFMT_ISRC1_0[0], sizeof(mmAFMT_ISRC1_0)/sizeof(mmAFMT_ISRC1_0[0]), 0, 0 },
	{ "mmAFMT_ISRC1_1", REG_MMIO, 0x1C19, &mmAFMT_ISRC1_1[0], sizeof(mmAFMT_ISRC1_1)/sizeof(mmAFMT_ISRC1_1[0]), 0, 0 },
	{ "mmAFMT_ISRC1_2", REG_MMIO, 0x1C1A, &mmAFMT_ISRC1_2[0], sizeof(mmAFMT_ISRC1_2)/sizeof(mmAFMT_ISRC1_2[0]), 0, 0 },
	{ "mmAFMT_ISRC1_3", REG_MMIO, 0x1C1B, &mmAFMT_ISRC1_3[0], sizeof(mmAFMT_ISRC1_3)/sizeof(mmAFMT_ISRC1_3[0]), 0, 0 },
	{ "mmAFMT_ISRC1_4", REG_MMIO, 0x1C1C, &mmAFMT_ISRC1_4[0], sizeof(mmAFMT_ISRC1_4)/sizeof(mmAFMT_ISRC1_4[0]), 0, 0 },
	{ "mmAFMT_ISRC2_0", REG_MMIO, 0x1C1D, &mmAFMT_ISRC2_0[0], sizeof(mmAFMT_ISRC2_0)/sizeof(mmAFMT_ISRC2_0[0]), 0, 0 },
	{ "mmAFMT_ISRC2_1", REG_MMIO, 0x1C1E, &mmAFMT_ISRC2_1[0], sizeof(mmAFMT_ISRC2_1)/sizeof(mmAFMT_ISRC2_1[0]), 0, 0 },
	{ "mmAFMT_ISRC2_2", REG_MMIO, 0x1C1F, &mmAFMT_ISRC2_2[0], sizeof(mmAFMT_ISRC2_2)/sizeof(mmAFMT_ISRC2_2[0]), 0, 0 },
	{ "mmAFMT_ISRC2_3", REG_MMIO, 0x1C20, &mmAFMT_ISRC2_3[0], sizeof(mmAFMT_ISRC2_3)/sizeof(mmAFMT_ISRC2_3[0]), 0, 0 },
	{ "mmAFMT_AVI_INFO0", REG_MMIO, 0x1C21, &mmAFMT_AVI_INFO0[0], sizeof(mmAFMT_AVI_INFO0)/sizeof(mmAFMT_AVI_INFO0[0]), 0, 0 },
	{ "mmAFMT_AVI_INFO1", REG_MMIO, 0x1C22, &mmAFMT_AVI_INFO1[0], sizeof(mmAFMT_AVI_INFO1)/sizeof(mmAFMT_AVI_INFO1[0]), 0, 0 },
	{ "mmAFMT_AVI_INFO2", REG_MMIO, 0x1C23, &mmAFMT_AVI_INFO2[0], sizeof(mmAFMT_AVI_INFO2)/sizeof(mmAFMT_AVI_INFO2[0]), 0, 0 },
	{ "mmAFMT_AVI_INFO3", REG_MMIO, 0x1C24, &mmAFMT_AVI_INFO3[0], sizeof(mmAFMT_AVI_INFO3)/sizeof(mmAFMT_AVI_INFO3[0]), 0, 0 },
	{ "mmAFMT_MPEG_INFO0", REG_MMIO, 0x1C25, &mmAFMT_MPEG_INFO0[0], sizeof(mmAFMT_MPEG_INFO0)/sizeof(mmAFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmAFMT_MPEG_INFO1", REG_MMIO, 0x1C26, &mmAFMT_MPEG_INFO1[0], sizeof(mmAFMT_MPEG_INFO1)/sizeof(mmAFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmAFMT_GENERIC_HDR", REG_MMIO, 0x1C27, &mmAFMT_GENERIC_HDR[0], sizeof(mmAFMT_GENERIC_HDR)/sizeof(mmAFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmAFMT_GENERIC_0", REG_MMIO, 0x1C28, &mmAFMT_GENERIC_0[0], sizeof(mmAFMT_GENERIC_0)/sizeof(mmAFMT_GENERIC_0[0]), 0, 0 },
	{ "mmAFMT_GENERIC_1", REG_MMIO, 0x1C29, &mmAFMT_GENERIC_1[0], sizeof(mmAFMT_GENERIC_1)/sizeof(mmAFMT_GENERIC_1[0]), 0, 0 },
	{ "mmAFMT_GENERIC_2", REG_MMIO, 0x1C2A, &mmAFMT_GENERIC_2[0], sizeof(mmAFMT_GENERIC_2)/sizeof(mmAFMT_GENERIC_2[0]), 0, 0 },
	{ "mmAFMT_GENERIC_3", REG_MMIO, 0x1C2B, &mmAFMT_GENERIC_3[0], sizeof(mmAFMT_GENERIC_3)/sizeof(mmAFMT_GENERIC_3[0]), 0, 0 },
	{ "mmAFMT_GENERIC_4", REG_MMIO, 0x1C2C, &mmAFMT_GENERIC_4[0], sizeof(mmAFMT_GENERIC_4)/sizeof(mmAFMT_GENERIC_4[0]), 0, 0 },
	{ "mmAFMT_GENERIC_5", REG_MMIO, 0x1C2D, &mmAFMT_GENERIC_5[0], sizeof(mmAFMT_GENERIC_5)/sizeof(mmAFMT_GENERIC_5[0]), 0, 0 },
	{ "mmAFMT_GENERIC_6", REG_MMIO, 0x1C2E, &mmAFMT_GENERIC_6[0], sizeof(mmAFMT_GENERIC_6)/sizeof(mmAFMT_GENERIC_6[0]), 0, 0 },
	{ "mmAFMT_GENERIC_7", REG_MMIO, 0x1C2F, &mmAFMT_GENERIC_7[0], sizeof(mmAFMT_GENERIC_7)/sizeof(mmAFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG0_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x1C30, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_ACR_32_0", REG_MMIO, 0x1C37, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_ACR_32_1", REG_MMIO, 0x1C38, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_ACR_44_0", REG_MMIO, 0x1C39, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_ACR_44_1", REG_MMIO, 0x1C3A, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_ACR_48_0", REG_MMIO, 0x1C3B, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_ACR_48_1", REG_MMIO, 0x1C3C, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_ACR_STATUS_0", REG_MMIO, 0x1C3D, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_ACR_STATUS_1", REG_MMIO, 0x1C3E, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_INFO0", REG_MMIO, 0x1C3F, &mmAFMT_AUDIO_INFO0[0], sizeof(mmAFMT_AUDIO_INFO0)/sizeof(mmAFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmAFMT_AUDIO_INFO1", REG_MMIO, 0x1C40, &mmAFMT_AUDIO_INFO1[0], sizeof(mmAFMT_AUDIO_INFO1)/sizeof(mmAFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmAFMT_60958_0", REG_MMIO, 0x1C41, &mmAFMT_60958_0[0], sizeof(mmAFMT_60958_0)/sizeof(mmAFMT_60958_0[0]), 0, 0 },
	{ "mmAFMT_60958_1", REG_MMIO, 0x1C42, &mmAFMT_60958_1[0], sizeof(mmAFMT_60958_1)/sizeof(mmAFMT_60958_1[0]), 0, 0 },
	{ "mmAFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x1C43, &mmAFMT_AUDIO_CRC_CONTROL[0], sizeof(mmAFMT_AUDIO_CRC_CONTROL)/sizeof(mmAFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmAFMT_RAMP_CONTROL0", REG_MMIO, 0x1C44, &mmAFMT_RAMP_CONTROL0[0], sizeof(mmAFMT_RAMP_CONTROL0)/sizeof(mmAFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmAFMT_RAMP_CONTROL1", REG_MMIO, 0x1C45, &mmAFMT_RAMP_CONTROL1[0], sizeof(mmAFMT_RAMP_CONTROL1)/sizeof(mmAFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmAFMT_RAMP_CONTROL2", REG_MMIO, 0x1C46, &mmAFMT_RAMP_CONTROL2[0], sizeof(mmAFMT_RAMP_CONTROL2)/sizeof(mmAFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmAFMT_RAMP_CONTROL3", REG_MMIO, 0x1C47, &mmAFMT_RAMP_CONTROL3[0], sizeof(mmAFMT_RAMP_CONTROL3)/sizeof(mmAFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmAFMT_60958_2", REG_MMIO, 0x1C48, &mmAFMT_60958_2[0], sizeof(mmAFMT_60958_2)/sizeof(mmAFMT_60958_2[0]), 0, 0 },
	{ "mmAFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x1C49, &mmAFMT_AUDIO_CRC_RESULT[0], sizeof(mmAFMT_AUDIO_CRC_RESULT)/sizeof(mmAFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmAFMT_STATUS", REG_MMIO, 0x1C4A, &mmAFMT_STATUS[0], sizeof(mmAFMT_STATUS)/sizeof(mmAFMT_STATUS[0]), 0, 0 },
	{ "mmAFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1C4B, &mmAFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmAFMT_AUDIO_PACKET_CONTROL)/sizeof(mmAFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmAFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x1C4C, &mmAFMT_VBI_PACKET_CONTROL[0], sizeof(mmAFMT_VBI_PACKET_CONTROL)/sizeof(mmAFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmAFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x1C4D, &mmAFMT_INFOFRAME_CONTROL0[0], sizeof(mmAFMT_INFOFRAME_CONTROL0)/sizeof(mmAFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmAFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x1C4F, &mmAFMT_AUDIO_SRC_CONTROL[0], sizeof(mmAFMT_AUDIO_SRC_CONTROL)/sizeof(mmAFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG0_DIG_BE_CNTL", REG_MMIO, 0x1C50, NULL, 0, 0, 0 },
	{ "mmDIG0_DIG_BE_EN_CNTL", REG_MMIO, 0x1C51, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x1C52, &mmAFMT_AUDIO_DBG_DTO_CNTL[0], sizeof(mmAFMT_AUDIO_DBG_DTO_CNTL)/sizeof(mmAFMT_AUDIO_DBG_DTO_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CNTL", REG_MMIO, 0x1C7C, NULL, 0, 0, 0 },
	{ "mmDIG0_TMDS_CONTROL_CHAR", REG_MMIO, 0x1C7D, NULL, 0, 0, 0 },
	{ "mmDIG0_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x1C7E, NULL, 0, 0, 0 },
	{ "mmDIG0_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x1C7F, NULL, 0, 0, 0 },
	{ "mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x1C80, NULL, 0, 0, 0 },
	{ "mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x1C81, NULL, 0, 0, 0 },
	{ "mmDIG0_TMDS_DEBUG", REG_MMIO, 0x1C82, NULL, 0, 0, 0 },
	{ "mmDIG0_TMDS_CTL_BITS", REG_MMIO, 0x1C83, NULL, 0, 0, 0 },
	{ "mmDIG0_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x1C84, NULL, 0, 0, 0 },
	{ "mmDIG0_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x1C86, NULL, 0, 0, 0 },
	{ "mmDIG0_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x1C87, NULL, 0, 0, 0 },
	{ "mmDIG0_LVDS_DATA_CNTL", REG_MMIO, 0x1C8C, NULL, 0, 0, 0 },
	{ "mmDIG0_DIG_LANE_ENABLE", REG_MMIO, 0x1C8D, NULL, 0, 0, 0 },
	{ "mmDP0_DP_SEC_CNTL", REG_MMIO, 0x1CA0, NULL, 0, 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING1", REG_MMIO, 0x1CA1, NULL, 0, 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING2", REG_MMIO, 0x1CA2, NULL, 0, 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING3", REG_MMIO, 0x1CA3, NULL, 0, 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING4", REG_MMIO, 0x1CA4, NULL, 0, 0, 0 },
	{ "mmDP0_DP_SEC_AUD_N", REG_MMIO, 0x1CA5, NULL, 0, 0, 0 },
	{ "mmDP0_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x1CA6, NULL, 0, 0, 0 },
	{ "mmDP0_DP_SEC_AUD_M", REG_MMIO, 0x1CA7, NULL, 0, 0, 0 },
	{ "mmDP0_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x1CA8, NULL, 0, 0, 0 },
	{ "mmDP0_DP_SEC_TIMESTAMP", REG_MMIO, 0x1CA9, NULL, 0, 0, 0 },
	{ "mmDP0_DP_SEC_PACKET_CNTL", REG_MMIO, 0x1CAA, NULL, 0, 0, 0 },
	{ "mmDP0_DP_SEC_CNTL1", REG_MMIO, 0x1CAB, NULL, 0, 0, 0 },
	{ "mmDP0_DP_LINK_CNTL", REG_MMIO, 0x1CC0, NULL, 0, 0, 0 },
	{ "mmDP0_DP_PIXEL_FORMAT", REG_MMIO, 0x1CC1, NULL, 0, 0, 0 },
	{ "mmDP0_DP_CONFIG", REG_MMIO, 0x1CC2, NULL, 0, 0, 0 },
	{ "mmDP0_DP_VID_STREAM_CNTL", REG_MMIO, 0x1CC3, NULL, 0, 0, 0 },
	{ "mmDP0_DP_STEER_FIFO", REG_MMIO, 0x1CC4, NULL, 0, 0, 0 },
	{ "mmDP0_DP_MSA_MISC", REG_MMIO, 0x1CC5, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x1CC6, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x1CC7, NULL, 0, 0, 0 },
	{ "mmDP0_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x1CC8, NULL, 0, 0, 0 },
	{ "mmDP0_DP_VID_TIMING", REG_MMIO, 0x1CC9, NULL, 0, 0, 0 },
	{ "mmDP0_DP_VID_N", REG_MMIO, 0x1CCA, NULL, 0, 0, 0 },
	{ "mmDP0_DP_VID_M", REG_MMIO, 0x1CCB, NULL, 0, 0, 0 },
	{ "mmDP0_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x1CCC, NULL, 0, 0, 0 },
	{ "mmDP0_DP_VID_MSA_VBID", REG_MMIO, 0x1CCD, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x1CCE, NULL, 0, 0, 0 },
	{ "mmDP0_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x1CCF, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_CNTL", REG_MMIO, 0x1CD0, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x1CD1, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_SYM0", REG_MMIO, 0x1CD2, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x1CD3, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x1CD4, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_EN", REG_MMIO, 0x1CD6, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_CNTL", REG_MMIO, 0x1CD7, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_RESULT", REG_MMIO, 0x1CD8, NULL, 0, 0, 0 },
	{ "mmDP0_DP_MSA_COLORIMETRY", REG_MMIO, 0x1CDA, NULL, 0, 0, 0 },
	{ "mmDP0_DP_MSE_MISC_CNTL", REG_MMIO, 0x1CDB, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_SYM2", REG_MMIO, 0x1CDF, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_SYM1", REG_MMIO, 0x1CE0, NULL, 0, 0, 0 },
	{ "mmDP0_DP_MSE_RATE_CNTL", REG_MMIO, 0x1CE1, NULL, 0, 0, 0 },
	{ "mmDP0_DP_MSE_RATE_UPDATE", REG_MMIO, 0x1CE3, NULL, 0, 0, 0 },
	{ "mmDP0_DP_MSE_SAT0", REG_MMIO, 0x1CE4, NULL, 0, 0, 0 },
	{ "mmDP0_DP_MSE_SAT1", REG_MMIO, 0x1CE5, NULL, 0, 0, 0 },
	{ "mmDP0_DP_MSE_SAT2", REG_MMIO, 0x1CE6, NULL, 0, 0, 0 },
	{ "mmDP0_DP_MSE_SAT_UPDATE", REG_MMIO, 0x1CE7, NULL, 0, 0, 0 },
	{ "mmDP0_DP_MSE_LINK_TIMING", REG_MMIO, 0x1CE8, NULL, 0, 0, 0 },
	{ "mmDP0_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x1CE9, NULL, 0, 0, 0 },
	{ "mmDP0_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x1CEA, NULL, 0, 0, 0 },
	{ "mmDP0_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x1CEB, NULL, 0, 0, 0 },
	{ "mmDP0_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x1CFC, NULL, 0, 0, 0 },
	{ "mmDP0_DP_TEST_DEBUG_DATA", REG_MMIO, 0x1CFD, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_ENABLE", REG_MMIO, 0x1D00, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_CONTROL", REG_MMIO, 0x1D01, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x1D02, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SWAP_CNTL", REG_MMIO, 0x1D03, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x1D04, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1D05, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_PITCH", REG_MMIO, 0x1D06, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1D07, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1D08, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x1D09, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x1D0A, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_X_START", REG_MMIO, 0x1D0B, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_Y_START", REG_MMIO, 0x1D0C, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_X_END", REG_MMIO, 0x1D0D, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_Y_END", REG_MMIO, 0x1D0E, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_GAMMA_CONTROL", REG_MMIO, 0x1D10, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_UPDATE", REG_MMIO, 0x1D11, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_FLIP_CONTROL", REG_MMIO, 0x1D12, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1D13, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_DFQ_CONTROL", REG_MMIO, 0x1D14, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_DFQ_STATUS", REG_MMIO, 0x1D15, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x1D16, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x1D17, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1D18, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x1D19, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_COMPRESS_PITCH", REG_MMIO, 0x1D1A, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1D1B, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_ENABLE", REG_MMIO, 0x1D1C, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_CONTROL1", REG_MMIO, 0x1D1D, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_CONTROL2", REG_MMIO, 0x1D1E, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SWAP_CNTL", REG_MMIO, 0x1D1F, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SURFACE_ADDRESS", REG_MMIO, 0x1D20, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_PITCH", REG_MMIO, 0x1D21, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1D22, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SURFACE_OFFSET_X", REG_MMIO, 0x1D23, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SURFACE_OFFSET_Y", REG_MMIO, 0x1D24, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_START", REG_MMIO, 0x1D25, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_END", REG_MMIO, 0x1D26, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_UPDATE", REG_MMIO, 0x1D27, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1D28, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_DFQ_CONTROL", REG_MMIO, 0x1D29, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_DFQ_STATUS", REG_MMIO, 0x1D2A, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1D2B, NULL, 0, 0, 0 },
	{ "mmDCP1_OVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x1D2C, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x1D2D, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x1D2E, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x1D2F, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x1D30, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_OVL_CONTROL", REG_MMIO, 0x1D31, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_OVL_CB", REG_MMIO, 0x1D32, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_OVL_Y", REG_MMIO, 0x1D33, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_OVL_CR", REG_MMIO, 0x1D34, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_CONTROL", REG_MMIO, 0x1D35, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C11_C12", REG_MMIO, 0x1D36, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C13_C14", REG_MMIO, 0x1D37, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C21_C22", REG_MMIO, 0x1D38, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C23_C24", REG_MMIO, 0x1D39, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C31_C32", REG_MMIO, 0x1D3A, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C33_C34", REG_MMIO, 0x1D3B, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_CONTROL", REG_MMIO, 0x1D3C, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C11_C12", REG_MMIO, 0x1D3D, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C13_C14", REG_MMIO, 0x1D3E, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C21_C22", REG_MMIO, 0x1D3F, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C23_C24", REG_MMIO, 0x1D40, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C31_C32", REG_MMIO, 0x1D41, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C33_C34", REG_MMIO, 0x1D42, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x1D43, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x1D44, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x1D45, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x1D46, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x1D47, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x1D48, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x1D49, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x1D4A, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x1D4B, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x1D4C, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x1D4D, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x1D4E, NULL, 0, 0, 0 },
	{ "mmDCP1_DENORM_CONTROL", REG_MMIO, 0x1D50, NULL, 0, 0, 0 },
	{ "mmDCP1_OUT_ROUND_CONTROL", REG_MMIO, 0x1D51, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_CONTROL", REG_MMIO, 0x1D53, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_RANGE_ALPHA", REG_MMIO, 0x1D54, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_RANGE_RED", REG_MMIO, 0x1D55, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_RANGE_GREEN", REG_MMIO, 0x1D56, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_RANGE_BLUE", REG_MMIO, 0x1D57, NULL, 0, 0, 0 },
	{ "mmDCP1_DEGAMMA_CONTROL", REG_MMIO, 0x1D58, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_CONTROL", REG_MMIO, 0x1D59, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C11_C12", REG_MMIO, 0x1D5A, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C13_C14", REG_MMIO, 0x1D5B, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C21_C22", REG_MMIO, 0x1D5C, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C23_C24", REG_MMIO, 0x1D5D, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C31_C32", REG_MMIO, 0x1D5E, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C33_C34", REG_MMIO, 0x1D5F, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x1D60, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_RANDOM_SEEDS", REG_MMIO, 0x1D61, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x1D65, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_CONTROL", REG_MMIO, 0x1D66, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_SURFACE_ADDRESS", REG_MMIO, 0x1D67, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_SIZE", REG_MMIO, 0x1D68, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1D69, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_POSITION", REG_MMIO, 0x1D6A, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_HOT_SPOT", REG_MMIO, 0x1D6B, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_COLOR1", REG_MMIO, 0x1D6C, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_COLOR2", REG_MMIO, 0x1D6D, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_UPDATE", REG_MMIO, 0x1D6E, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_RW_MODE", REG_MMIO, 0x1D78, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_RW_INDEX", REG_MMIO, 0x1D79, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_SEQ_COLOR", REG_MMIO, 0x1D7A, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_PWL_DATA", REG_MMIO, 0x1D7B, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_30_COLOR", REG_MMIO, 0x1D7C, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x1D7D, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x1D7E, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_AUTOFILL", REG_MMIO, 0x1D7F, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_CONTROL", REG_MMIO, 0x1D80, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x1D81, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x1D82, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x1D83, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x1D84, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x1D85, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x1D86, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_CRC_CONTROL", REG_MMIO, 0x1D87, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_CRC_MASK", REG_MMIO, 0x1D88, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_CRC_CURRENT", REG_MMIO, 0x1D89, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_CRC_LAST", REG_MMIO, 0x1D8B, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_DEBUG", REG_MMIO, 0x1D8D, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_GSL_CONTROL", REG_MMIO, 0x1D90, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x1D91, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1D92, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_STEREOSYNC_FLIP", REG_MMIO, 0x1D93, NULL, 0, 0, 0 },
	{ "mmDCP1_OVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1D94, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x1D95, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x1D96, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x1D97, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_DEBUG2", REG_MMIO, 0x1D98, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x1D99, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CONTROL", REG_MMIO, 0x1DA0, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_LUT_INDEX", REG_MMIO, 0x1DA1, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_LUT_DATA", REG_MMIO, 0x1DA2, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x1DA3, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x1DA4, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x1DA5, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x1DA6, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x1DA7, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x1DA8, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x1DA9, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x1DAA, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x1DAB, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x1DAC, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x1DAD, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x1DAE, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x1DAF, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x1DB0, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x1DB1, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x1DB2, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x1DB3, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x1DB4, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x1DB5, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x1DB6, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x1DB7, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x1DB8, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x1DB9, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x1DBA, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x1DBB, NULL, 0, 0, 0 },
	{ "mmLB1_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x1DC8, NULL, 0, 0, 0 },
	{ "mmLB1_LB_DEBUG2", REG_MMIO, 0x1DC9, NULL, 0, 0, 0 },
	{ "mmLB1_LB_SYNC_RESET_SEL", REG_MMIO, 0x1DCA, NULL, 0, 0, 0 },
	{ "mmLB1_MVP_AFR_FLIP_MODE", REG_MMIO, 0x1DD8, NULL, 0, 0, 0 },
	{ "mmLB1_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x1DD9, NULL, 0, 0, 0 },
	{ "mmLB1_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x1DDA, NULL, 0, 0, 0 },
	{ "mmLB1_DC_MVP_LB_CONTROL", REG_MMIO, 0x1DDB, NULL, 0, 0, 0 },
	{ "mmLB1_LB_DEBUG", REG_MMIO, 0x1DFC, NULL, 0, 0, 0 },
	{ "mmLB1_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x1DFE, NULL, 0, 0, 0 },
	{ "mmLB1_LB_TEST_DEBUG_DATA", REG_MMIO, 0x1DFF, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x1E30, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x1E31, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x1E33, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x1E34, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x1E35, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x1E36, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x1E37, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x1E38, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x1E39, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_COEF_RAM_SELECT", REG_MMIO, 0x1E40, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x1E41, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_TAP_CONTROL", REG_MMIO, 0x1E43, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_CONTROL", REG_MMIO, 0x1E44, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_BYPASS_CONTROL", REG_MMIO, 0x1E45, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x1E46, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x1E47, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x1E4A, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x1E4B, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x1E4E, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x1E4F, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_INIT", REG_MMIO, 0x1E50, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_UPDATE", REG_MMIO, 0x1E51, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_F_SHARP_CONTROL", REG_MMIO, 0x1E53, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_ALU_CONTROL", REG_MMIO, 0x1E54, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x1E55, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x1E57, NULL, 0, 0, 0 },
	{ "mmSCL1_VIEWPORT_START", REG_MMIO, 0x1E5C, NULL, 0, 0, 0 },
	{ "mmSCL1_VIEWPORT_SIZE", REG_MMIO, 0x1E5D, NULL, 0, 0, 0 },
	{ "mmSCL1_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x1E5E, NULL, 0, 0, 0 },
	{ "mmSCL1_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x1E5F, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x1E60, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x1E61, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x1E62, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x1E63, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_DEBUG2", REG_MMIO, 0x1E69, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_DEBUG", REG_MMIO, 0x1E6A, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x1E6B, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x1E6C, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1E78, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x1E79, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_GSL_WINDOW", REG_MMIO, 0x1E7A, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_GSL_CONTROL", REG_MMIO, 0x1E7B, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x1E7C, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x1E7D, NULL, 0, 0, 0 },
	{ "mmCRTC1_DCFE_DBG_SEL", REG_MMIO, 0x1E7E, NULL, 0, 0, 0 },
	{ "mmCRTC1_DCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x1E7F, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_TOTAL", REG_MMIO, 0x1E80, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_BLANK_START_END", REG_MMIO, 0x1E81, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_A", REG_MMIO, 0x1E82, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x1E83, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_B", REG_MMIO, 0x1E84, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x1E85, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VBI_END", REG_MMIO, 0x1E86, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL", REG_MMIO, 0x1E87, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_MIN", REG_MMIO, 0x1E88, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_MAX", REG_MMIO, 0x1E89, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x1E8A, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x1E8B, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1E8C, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_BLANK_START_END", REG_MMIO, 0x1E8D, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_A", REG_MMIO, 0x1E8E, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x1E8F, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_B", REG_MMIO, 0x1E90, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x1E91, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_DTMTEST_CNTL", REG_MMIO, 0x1E92, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x1E93, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TRIGA_CNTL", REG_MMIO, 0x1E94, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1E95, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TRIGB_CNTL", REG_MMIO, 0x1E96, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1E97, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1E98, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_FLOW_CONTROL", REG_MMIO, 0x1E99, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1E9B, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CONTROL", REG_MMIO, 0x1E9C, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLANK_CONTROL", REG_MMIO, 0x1E9D, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x1E9E, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_INTERLACE_STATUS", REG_MMIO, 0x1E9F, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x1EA0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x1EA1, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLACK_COLOR", REG_MMIO, 0x1EA2, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS", REG_MMIO, 0x1EA3, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_POSITION", REG_MMIO, 0x1EA4, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x1EA5, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x1EA6, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x1EA7, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x1EA8, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_COUNT_CONTROL", REG_MMIO, 0x1EA9, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_COUNT_RESET", REG_MMIO, 0x1EAA, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1EAB, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x1EAC, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STEREO_STATUS", REG_MMIO, 0x1EAD, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STEREO_CONTROL", REG_MMIO, 0x1EAE, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x1EAF, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x1EB0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x1EB1, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x1EB2, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_START_LINE_CONTROL", REG_MMIO, 0x1EB3, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x1EB4, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_UPDATE_LOCK", REG_MMIO, 0x1EB5, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1EB6, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x1EB7, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x1EBA, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1EBB, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x1EBC, NULL, 0, 0, 0 },
	{ "mmCRTC1_MASTER_UPDATE_LOCK", REG_MMIO, 0x1EBD, NULL, 0, 0, 0 },
	{ "mmCRTC1_MASTER_UPDATE_MODE", REG_MMIO, 0x1EBE, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x1EBF, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x1EC0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MVP_STATUS", REG_MMIO, 0x1EC1, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MASTER_EN", REG_MMIO, 0x1EC2, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x1EC3, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x1EC4, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x1EC6, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x1EC7, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x1EEB, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x1EEC, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x1EED, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CONTROL", REG_MMIO, 0x1EEE, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x1EEF, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_FORCE_DATA_0_1", REG_MMIO, 0x1EF0, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_FORCE_DATA_2_3", REG_MMIO, 0x1EF1, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x1EF2, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1EF3, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1EF4, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x1EF5, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x1EF6, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x1EF7, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x1EF8, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CLAMP_CNTL", REG_MMIO, 0x1EF9, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_CNTL", REG_MMIO, 0x1EFA, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1EFB, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1EFC, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x1EFD, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x1EFE, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DEBUG_CNTL", REG_MMIO, 0x1EFF, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_FE_CNTL", REG_MMIO, 0x1F00, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x1F01, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x1F02, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_CLOCK_PATTERN", REG_MMIO, 0x1F03, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT", REG_SMC, 0x1F04, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE", REG_SMC, 0x1F05, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0]), 0, 0 },
	{ "mmDIG1_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x1F08, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x1F09, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x1F0A, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS", REG_SMC, 0x1F0B, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "mmDIG1_HDMI_CONTROL", REG_MMIO, 0x1F0C, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_STATUS", REG_MMIO, 0x1F0D, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1F0E, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES", REG_SMC, 0x1F0F, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES[0]), 0, 0 },
	{ "mmDIG1_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x1F10, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x1F11, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x1F12, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x1F13, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x1F14, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_GC", REG_MMIO, 0x1F16, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x1F17, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_0", REG_MMIO, 0x1F18, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_1", REG_MMIO, 0x1F19, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_2", REG_MMIO, 0x1F1A, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_3", REG_MMIO, 0x1F1B, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_4", REG_MMIO, 0x1F1C, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_0", REG_MMIO, 0x1F1D, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_1", REG_MMIO, 0x1F1E, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_2", REG_MMIO, 0x1F1F, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_3", REG_MMIO, 0x1F20, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO0", REG_MMIO, 0x1F21, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO1", REG_MMIO, 0x1F22, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO2", REG_MMIO, 0x1F23, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO3", REG_MMIO, 0x1F24, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_MPEG_INFO0", REG_MMIO, 0x1F25, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_MPEG_INFO1", REG_MMIO, 0x1F26, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_HDR", REG_MMIO, 0x1F27, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_0", REG_MMIO, 0x1F28, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_1", REG_MMIO, 0x1F29, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_2", REG_MMIO, 0x1F2A, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_3", REG_MMIO, 0x1F2B, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_4", REG_MMIO, 0x1F2C, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_5", REG_MMIO, 0x1F2D, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_6", REG_MMIO, 0x1F2E, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_7", REG_MMIO, 0x1F2F, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x1F30, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_32_0", REG_MMIO, 0x1F37, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_32_1", REG_MMIO, 0x1F38, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_44_0", REG_MMIO, 0x1F39, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_44_1", REG_MMIO, 0x1F3A, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_48_0", REG_MMIO, 0x1F3B, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_48_1", REG_MMIO, 0x1F3C, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_STATUS_0", REG_MMIO, 0x1F3D, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_STATUS_1", REG_MMIO, 0x1F3E, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_INFO0", REG_MMIO, 0x1F3F, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_INFO1", REG_MMIO, 0x1F40, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_60958_0", REG_MMIO, 0x1F41, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_60958_1", REG_MMIO, 0x1F42, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x1F43, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL0", REG_MMIO, 0x1F44, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL1", REG_MMIO, 0x1F45, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL2", REG_MMIO, 0x1F46, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL3", REG_MMIO, 0x1F47, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_60958_2", REG_MMIO, 0x1F48, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x1F49, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_STATUS", REG_MMIO, 0x1F4A, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x1F4B, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x1F4C, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x1F4D, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x1F4F, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_BE_CNTL", REG_MMIO, 0x1F50, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_BE_EN_CNTL", REG_MMIO, 0x1F51, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x1F52, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CNTL", REG_MMIO, 0x1F7C, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CONTROL_CHAR", REG_MMIO, 0x1F7D, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x1F7E, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x1F7F, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x1F80, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x1F81, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_DEBUG", REG_MMIO, 0x1F82, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CTL_BITS", REG_MMIO, 0x1F83, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x1F84, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x1F86, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x1F87, NULL, 0, 0, 0 },
	{ "mmDIG1_LVDS_DATA_CNTL", REG_MMIO, 0x1F8C, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_LANE_ENABLE", REG_MMIO, 0x1F8D, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_CNTL", REG_MMIO, 0x1FA0, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING1", REG_MMIO, 0x1FA1, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING2", REG_MMIO, 0x1FA2, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING3", REG_MMIO, 0x1FA3, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING4", REG_MMIO, 0x1FA4, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_AUD_N", REG_MMIO, 0x1FA5, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x1FA6, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_AUD_M", REG_MMIO, 0x1FA7, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x1FA8, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_TIMESTAMP", REG_MMIO, 0x1FA9, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_PACKET_CNTL", REG_MMIO, 0x1FAA, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_CNTL1", REG_MMIO, 0x1FAB, NULL, 0, 0, 0 },
	{ "mmDP1_DP_LINK_CNTL", REG_MMIO, 0x1FC0, NULL, 0, 0, 0 },
	{ "mmDP1_DP_PIXEL_FORMAT", REG_MMIO, 0x1FC1, NULL, 0, 0, 0 },
	{ "mmDP1_DP_CONFIG", REG_MMIO, 0x1FC2, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_STREAM_CNTL", REG_MMIO, 0x1FC3, NULL, 0, 0, 0 },
	{ "mmDP1_DP_STEER_FIFO", REG_MMIO, 0x1FC4, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSA_MISC", REG_MMIO, 0x1FC5, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x1FC6, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x1FC7, NULL, 0, 0, 0 },
	{ "mmDP1_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x1FC8, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_TIMING", REG_MMIO, 0x1FC9, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_N", REG_MMIO, 0x1FCA, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_M", REG_MMIO, 0x1FCB, NULL, 0, 0, 0 },
	{ "mmDP1_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x1FCC, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_MSA_VBID", REG_MMIO, 0x1FCD, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x1FCE, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x1FCF, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CNTL", REG_MMIO, 0x1FD0, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x1FD1, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_SYM0", REG_MMIO, 0x1FD2, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x1FD3, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x1FD4, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_EN", REG_MMIO, 0x1FD6, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_CNTL", REG_MMIO, 0x1FD7, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_RESULT", REG_MMIO, 0x1FD8, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSA_COLORIMETRY", REG_MMIO, 0x1FDA, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_MISC_CNTL", REG_MMIO, 0x1FDB, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_SYM2", REG_MMIO, 0x1FDF, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_SYM1", REG_MMIO, 0x1FE0, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_RATE_CNTL", REG_MMIO, 0x1FE1, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_RATE_UPDATE", REG_MMIO, 0x1FE3, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_SAT0", REG_MMIO, 0x1FE4, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_SAT1", REG_MMIO, 0x1FE5, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_SAT2", REG_MMIO, 0x1FE6, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_SAT_UPDATE", REG_MMIO, 0x1FE7, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_LINK_TIMING", REG_MMIO, 0x1FE8, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x1FE9, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x1FEA, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x1FEB, NULL, 0, 0, 0 },
	{ "mmDP1_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x1FFC, NULL, 0, 0, 0 },
	{ "mmDP1_DP_TEST_DEBUG_DATA", REG_MMIO, 0x1FFD, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x2200, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x2706, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x270D, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2", REG_SMC, 0x270E, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x2724, &ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3", REG_SMC, 0x273E, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x2770, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x2F09, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x2F0A, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x2F0B, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY", REG_SMC, 0x3702, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x3707, &ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x3708, &ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x3709, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x371C, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2", REG_SMC, 0x371D, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3", REG_SMC, 0x371E, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4", REG_SMC, 0x371F, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION", REG_SMC, 0x3770, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x3771, &ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO", REG_SMC, 0x3772, &ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR", REG_SMC, 0x3776, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE", REG_SMC, 0x3777, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE", REG_SMC, 0x3778, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE", REG_SMC, 0x3779, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE", REG_SMC, 0x377A, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC", REG_SMC, 0x377B, &ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_HBR", REG_SMC, 0x377C, &ixAZALIA_F2_CODEC_PIN_CONTROL_HBR[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_HBR)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_HBR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX", REG_SMC, 0x3780, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA", REG_SMC, 0x3781, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE", REG_SMC, 0x3785, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE", REG_SMC, 0x3786, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE", REG_SMC, 0x3787, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE", REG_SMC, 0x3788, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x3789, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x378A, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x378B, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x378C, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x378D, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x378E, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x378F, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x3790, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x3791, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x3792, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x3793, &ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x3F09, &ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x3F0C, &ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH", REG_SMC, 0x3F0E, &ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH[0]), 0, 0 },
	{ "mmDCP2_GRPH_ENABLE", REG_MMIO, 0x4000, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_CONTROL", REG_MMIO, 0x4001, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x4002, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SWAP_CNTL", REG_MMIO, 0x4003, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x4004, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4005, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_PITCH", REG_MMIO, 0x4006, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4007, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4008, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x4009, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x400A, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_X_START", REG_MMIO, 0x400B, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_Y_START", REG_MMIO, 0x400C, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_X_END", REG_MMIO, 0x400D, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_Y_END", REG_MMIO, 0x400E, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_GAMMA_CONTROL", REG_MMIO, 0x4010, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_UPDATE", REG_MMIO, 0x4011, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_FLIP_CONTROL", REG_MMIO, 0x4012, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4013, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_DFQ_CONTROL", REG_MMIO, 0x4014, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_DFQ_STATUS", REG_MMIO, 0x4015, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x4016, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x4017, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x4018, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x4019, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_COMPRESS_PITCH", REG_MMIO, 0x401A, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x401B, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_ENABLE", REG_MMIO, 0x401C, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_CONTROL1", REG_MMIO, 0x401D, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_CONTROL2", REG_MMIO, 0x401E, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SWAP_CNTL", REG_MMIO, 0x401F, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SURFACE_ADDRESS", REG_MMIO, 0x4020, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_PITCH", REG_MMIO, 0x4021, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4022, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SURFACE_OFFSET_X", REG_MMIO, 0x4023, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SURFACE_OFFSET_Y", REG_MMIO, 0x4024, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_START", REG_MMIO, 0x4025, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_END", REG_MMIO, 0x4026, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_UPDATE", REG_MMIO, 0x4027, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4028, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_DFQ_CONTROL", REG_MMIO, 0x4029, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_DFQ_STATUS", REG_MMIO, 0x402A, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x402B, NULL, 0, 0, 0 },
	{ "mmDCP2_OVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x402C, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x402D, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x402E, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x402F, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x4030, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_OVL_CONTROL", REG_MMIO, 0x4031, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_OVL_CB", REG_MMIO, 0x4032, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_OVL_Y", REG_MMIO, 0x4033, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_OVL_CR", REG_MMIO, 0x4034, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_CONTROL", REG_MMIO, 0x4035, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C11_C12", REG_MMIO, 0x4036, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C13_C14", REG_MMIO, 0x4037, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C21_C22", REG_MMIO, 0x4038, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C23_C24", REG_MMIO, 0x4039, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C31_C32", REG_MMIO, 0x403A, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C33_C34", REG_MMIO, 0x403B, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_CONTROL", REG_MMIO, 0x403C, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C11_C12", REG_MMIO, 0x403D, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C13_C14", REG_MMIO, 0x403E, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C21_C22", REG_MMIO, 0x403F, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C23_C24", REG_MMIO, 0x4040, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C31_C32", REG_MMIO, 0x4041, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C33_C34", REG_MMIO, 0x4042, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x4043, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x4044, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x4045, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x4046, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x4047, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x4048, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x4049, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x404A, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x404B, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x404C, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x404D, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x404E, NULL, 0, 0, 0 },
	{ "mmDCP2_DENORM_CONTROL", REG_MMIO, 0x4050, NULL, 0, 0, 0 },
	{ "mmDCP2_OUT_ROUND_CONTROL", REG_MMIO, 0x4051, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_CONTROL", REG_MMIO, 0x4053, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_RANGE_ALPHA", REG_MMIO, 0x4054, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_RANGE_RED", REG_MMIO, 0x4055, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_RANGE_GREEN", REG_MMIO, 0x4056, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_RANGE_BLUE", REG_MMIO, 0x4057, NULL, 0, 0, 0 },
	{ "mmDCP2_DEGAMMA_CONTROL", REG_MMIO, 0x4058, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_CONTROL", REG_MMIO, 0x4059, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C11_C12", REG_MMIO, 0x405A, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C13_C14", REG_MMIO, 0x405B, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C21_C22", REG_MMIO, 0x405C, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C23_C24", REG_MMIO, 0x405D, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C31_C32", REG_MMIO, 0x405E, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C33_C34", REG_MMIO, 0x405F, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x4060, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_RANDOM_SEEDS", REG_MMIO, 0x4061, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x4065, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_CONTROL", REG_MMIO, 0x4066, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_SURFACE_ADDRESS", REG_MMIO, 0x4067, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_SIZE", REG_MMIO, 0x4068, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4069, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_POSITION", REG_MMIO, 0x406A, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_HOT_SPOT", REG_MMIO, 0x406B, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_COLOR1", REG_MMIO, 0x406C, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_COLOR2", REG_MMIO, 0x406D, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_UPDATE", REG_MMIO, 0x406E, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_RW_MODE", REG_MMIO, 0x4078, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_RW_INDEX", REG_MMIO, 0x4079, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_SEQ_COLOR", REG_MMIO, 0x407A, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_PWL_DATA", REG_MMIO, 0x407B, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_30_COLOR", REG_MMIO, 0x407C, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x407D, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x407E, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_AUTOFILL", REG_MMIO, 0x407F, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_CONTROL", REG_MMIO, 0x4080, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x4081, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x4082, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x4083, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x4084, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x4085, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x4086, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_CRC_CONTROL", REG_MMIO, 0x4087, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_CRC_MASK", REG_MMIO, 0x4088, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_CRC_CURRENT", REG_MMIO, 0x4089, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_CRC_LAST", REG_MMIO, 0x408B, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_DEBUG", REG_MMIO, 0x408D, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_GSL_CONTROL", REG_MMIO, 0x4090, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x4091, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4092, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_STEREOSYNC_FLIP", REG_MMIO, 0x4093, NULL, 0, 0, 0 },
	{ "mmDCP2_OVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4094, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x4095, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x4096, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x4097, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_DEBUG2", REG_MMIO, 0x4098, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x4099, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CONTROL", REG_MMIO, 0x40A0, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_LUT_INDEX", REG_MMIO, 0x40A1, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_LUT_DATA", REG_MMIO, 0x40A2, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x40A3, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x40A4, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x40A5, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x40A6, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x40A7, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x40A8, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x40A9, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x40AA, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x40AB, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x40AC, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x40AD, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x40AE, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x40AF, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x40B0, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x40B1, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x40B2, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x40B3, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x40B4, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x40B5, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x40B6, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x40B7, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x40B8, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x40B9, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x40BA, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x40BB, NULL, 0, 0, 0 },
	{ "mmLB2_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x40C8, NULL, 0, 0, 0 },
	{ "mmLB2_LB_DEBUG2", REG_MMIO, 0x40C9, NULL, 0, 0, 0 },
	{ "mmLB2_LB_SYNC_RESET_SEL", REG_MMIO, 0x40CA, NULL, 0, 0, 0 },
	{ "mmLB2_MVP_AFR_FLIP_MODE", REG_MMIO, 0x40D8, NULL, 0, 0, 0 },
	{ "mmLB2_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x40D9, NULL, 0, 0, 0 },
	{ "mmLB2_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x40DA, NULL, 0, 0, 0 },
	{ "mmLB2_DC_MVP_LB_CONTROL", REG_MMIO, 0x40DB, NULL, 0, 0, 0 },
	{ "mmLB2_LB_DEBUG", REG_MMIO, 0x40FC, NULL, 0, 0, 0 },
	{ "mmLB2_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x40FE, NULL, 0, 0, 0 },
	{ "mmLB2_LB_TEST_DEBUG_DATA", REG_MMIO, 0x40FF, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x4130, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x4131, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4133, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x4134, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4135, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4136, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4137, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x4138, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x4139, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_COEF_RAM_SELECT", REG_MMIO, 0x4140, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x4141, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_TAP_CONTROL", REG_MMIO, 0x4143, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_CONTROL", REG_MMIO, 0x4144, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_BYPASS_CONTROL", REG_MMIO, 0x4145, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x4146, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x4147, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x414A, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x414B, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x414E, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x414F, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_INIT", REG_MMIO, 0x4150, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_UPDATE", REG_MMIO, 0x4151, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_F_SHARP_CONTROL", REG_MMIO, 0x4153, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_ALU_CONTROL", REG_MMIO, 0x4154, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x4155, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x4157, NULL, 0, 0, 0 },
	{ "mmSCL2_VIEWPORT_START", REG_MMIO, 0x415C, NULL, 0, 0, 0 },
	{ "mmSCL2_VIEWPORT_SIZE", REG_MMIO, 0x415D, NULL, 0, 0, 0 },
	{ "mmSCL2_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x415E, NULL, 0, 0, 0 },
	{ "mmSCL2_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x415F, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x4160, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x4161, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x4162, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x4163, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_DEBUG2", REG_MMIO, 0x4169, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_DEBUG", REG_MMIO, 0x416A, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x416B, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x416C, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x4178, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x4179, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_GSL_WINDOW", REG_MMIO, 0x417A, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_GSL_CONTROL", REG_MMIO, 0x417B, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x417C, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x417D, NULL, 0, 0, 0 },
	{ "mmCRTC2_DCFE_DBG_SEL", REG_MMIO, 0x417E, NULL, 0, 0, 0 },
	{ "mmCRTC2_DCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x417F, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_TOTAL", REG_MMIO, 0x4180, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_BLANK_START_END", REG_MMIO, 0x4181, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_A", REG_MMIO, 0x4182, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x4183, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_B", REG_MMIO, 0x4184, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x4185, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VBI_END", REG_MMIO, 0x4186, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL", REG_MMIO, 0x4187, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_MIN", REG_MMIO, 0x4188, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_MAX", REG_MMIO, 0x4189, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x418A, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x418B, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x418C, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_BLANK_START_END", REG_MMIO, 0x418D, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_A", REG_MMIO, 0x418E, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x418F, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_B", REG_MMIO, 0x4190, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x4191, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_DTMTEST_CNTL", REG_MMIO, 0x4192, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x4193, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TRIGA_CNTL", REG_MMIO, 0x4194, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x4195, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TRIGB_CNTL", REG_MMIO, 0x4196, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x4197, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x4198, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_FLOW_CONTROL", REG_MMIO, 0x4199, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x419B, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CONTROL", REG_MMIO, 0x419C, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLANK_CONTROL", REG_MMIO, 0x419D, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x419E, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_INTERLACE_STATUS", REG_MMIO, 0x419F, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x41A0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x41A1, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLACK_COLOR", REG_MMIO, 0x41A2, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS", REG_MMIO, 0x41A3, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_POSITION", REG_MMIO, 0x41A4, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x41A5, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x41A6, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x41A7, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x41A8, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_COUNT_CONTROL", REG_MMIO, 0x41A9, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_COUNT_RESET", REG_MMIO, 0x41AA, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x41AB, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x41AC, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STEREO_STATUS", REG_MMIO, 0x41AD, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STEREO_CONTROL", REG_MMIO, 0x41AE, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x41AF, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x41B0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x41B1, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x41B2, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_START_LINE_CONTROL", REG_MMIO, 0x41B3, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x41B4, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_UPDATE_LOCK", REG_MMIO, 0x41B5, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x41B6, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x41B7, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x41BA, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x41BB, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x41BC, NULL, 0, 0, 0 },
	{ "mmCRTC2_MASTER_UPDATE_LOCK", REG_MMIO, 0x41BD, NULL, 0, 0, 0 },
	{ "mmCRTC2_MASTER_UPDATE_MODE", REG_MMIO, 0x41BE, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x41BF, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x41C0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MVP_STATUS", REG_MMIO, 0x41C1, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MASTER_EN", REG_MMIO, 0x41C2, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x41C3, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x41C4, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x41C6, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x41C7, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x41EB, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x41EC, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x41ED, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CONTROL", REG_MMIO, 0x41EE, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x41EF, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_FORCE_DATA_0_1", REG_MMIO, 0x41F0, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_FORCE_DATA_2_3", REG_MMIO, 0x41F1, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x41F2, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x41F3, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x41F4, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x41F5, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x41F6, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x41F7, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x41F8, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CLAMP_CNTL", REG_MMIO, 0x41F9, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_CNTL", REG_MMIO, 0x41FA, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x41FB, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x41FC, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x41FD, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x41FE, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DEBUG_CNTL", REG_MMIO, 0x41FF, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_FE_CNTL", REG_MMIO, 0x4200, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4201, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4202, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_CLOCK_PATTERN", REG_MMIO, 0x4203, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_TEST_PATTERN", REG_MMIO, 0x4204, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4205, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4208, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4209, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_FIFO_STATUS", REG_MMIO, 0x420A, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_CONTROL", REG_MMIO, 0x420C, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_STATUS", REG_MMIO, 0x420D, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x420E, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x420F, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4210, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4211, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4212, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4213, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4214, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_GC", REG_MMIO, 0x4216, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4217, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_0", REG_MMIO, 0x4218, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_1", REG_MMIO, 0x4219, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_2", REG_MMIO, 0x421A, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_3", REG_MMIO, 0x421B, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_4", REG_MMIO, 0x421C, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_0", REG_MMIO, 0x421D, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_1", REG_MMIO, 0x421E, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_2", REG_MMIO, 0x421F, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_3", REG_MMIO, 0x4220, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO0", REG_MMIO, 0x4221, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO1", REG_MMIO, 0x4222, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO2", REG_MMIO, 0x4223, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO3", REG_MMIO, 0x4224, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_MPEG_INFO0", REG_MMIO, 0x4225, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_MPEG_INFO1", REG_MMIO, 0x4226, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_HDR", REG_MMIO, 0x4227, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_0", REG_MMIO, 0x4228, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_1", REG_MMIO, 0x4229, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_2", REG_MMIO, 0x422A, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_3", REG_MMIO, 0x422B, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_4", REG_MMIO, 0x422C, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_5", REG_MMIO, 0x422D, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_6", REG_MMIO, 0x422E, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_7", REG_MMIO, 0x422F, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4230, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_32_0", REG_MMIO, 0x4237, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_32_1", REG_MMIO, 0x4238, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_44_0", REG_MMIO, 0x4239, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_44_1", REG_MMIO, 0x423A, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_48_0", REG_MMIO, 0x423B, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_48_1", REG_MMIO, 0x423C, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_STATUS_0", REG_MMIO, 0x423D, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_STATUS_1", REG_MMIO, 0x423E, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_INFO0", REG_MMIO, 0x423F, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_INFO1", REG_MMIO, 0x4240, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_60958_0", REG_MMIO, 0x4241, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_60958_1", REG_MMIO, 0x4242, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4243, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4244, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4245, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4246, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4247, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_60958_2", REG_MMIO, 0x4248, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4249, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_STATUS", REG_MMIO, 0x424A, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x424B, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x424C, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x424D, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x424F, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_BE_CNTL", REG_MMIO, 0x4250, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_BE_EN_CNTL", REG_MMIO, 0x4251, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4252, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CNTL", REG_MMIO, 0x427C, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CONTROL_CHAR", REG_MMIO, 0x427D, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x427E, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x427F, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4280, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4281, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_DEBUG", REG_MMIO, 0x4282, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CTL_BITS", REG_MMIO, 0x4283, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4284, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4286, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4287, NULL, 0, 0, 0 },
	{ "mmDIG2_LVDS_DATA_CNTL", REG_MMIO, 0x428C, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_LANE_ENABLE", REG_MMIO, 0x428D, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_CNTL", REG_MMIO, 0x42A0, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING1", REG_MMIO, 0x42A1, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING2", REG_MMIO, 0x42A2, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING3", REG_MMIO, 0x42A3, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING4", REG_MMIO, 0x42A4, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_AUD_N", REG_MMIO, 0x42A5, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x42A6, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_AUD_M", REG_MMIO, 0x42A7, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x42A8, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_TIMESTAMP", REG_MMIO, 0x42A9, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_PACKET_CNTL", REG_MMIO, 0x42AA, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_CNTL1", REG_MMIO, 0x42AB, NULL, 0, 0, 0 },
	{ "mmDP2_DP_LINK_CNTL", REG_MMIO, 0x42C0, NULL, 0, 0, 0 },
	{ "mmDP2_DP_PIXEL_FORMAT", REG_MMIO, 0x42C1, NULL, 0, 0, 0 },
	{ "mmDP2_DP_CONFIG", REG_MMIO, 0x42C2, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_STREAM_CNTL", REG_MMIO, 0x42C3, NULL, 0, 0, 0 },
	{ "mmDP2_DP_STEER_FIFO", REG_MMIO, 0x42C4, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSA_MISC", REG_MMIO, 0x42C5, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x42C6, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x42C7, NULL, 0, 0, 0 },
	{ "mmDP2_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x42C8, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_TIMING", REG_MMIO, 0x42C9, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_N", REG_MMIO, 0x42CA, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_M", REG_MMIO, 0x42CB, NULL, 0, 0, 0 },
	{ "mmDP2_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x42CC, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_MSA_VBID", REG_MMIO, 0x42CD, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x42CE, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x42CF, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CNTL", REG_MMIO, 0x42D0, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x42D1, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_SYM0", REG_MMIO, 0x42D2, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x42D3, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x42D4, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_EN", REG_MMIO, 0x42D6, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_CNTL", REG_MMIO, 0x42D7, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_RESULT", REG_MMIO, 0x42D8, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSA_COLORIMETRY", REG_MMIO, 0x42DA, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_MISC_CNTL", REG_MMIO, 0x42DB, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_SYM2", REG_MMIO, 0x42DF, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_SYM1", REG_MMIO, 0x42E0, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_RATE_CNTL", REG_MMIO, 0x42E1, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_RATE_UPDATE", REG_MMIO, 0x42E3, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_SAT0", REG_MMIO, 0x42E4, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_SAT1", REG_MMIO, 0x42E5, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_SAT2", REG_MMIO, 0x42E6, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_SAT_UPDATE", REG_MMIO, 0x42E7, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_LINK_TIMING", REG_MMIO, 0x42E8, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x42E9, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x42EA, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x42EB, NULL, 0, 0, 0 },
	{ "mmDP2_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x42FC, NULL, 0, 0, 0 },
	{ "mmDP2_DP_TEST_DEBUG_DATA", REG_MMIO, 0x42FD, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_ENABLE", REG_MMIO, 0x4300, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_CONTROL", REG_MMIO, 0x4301, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x4302, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SWAP_CNTL", REG_MMIO, 0x4303, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x4304, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4305, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_PITCH", REG_MMIO, 0x4306, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4307, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4308, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x4309, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x430A, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_X_START", REG_MMIO, 0x430B, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_Y_START", REG_MMIO, 0x430C, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_X_END", REG_MMIO, 0x430D, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_Y_END", REG_MMIO, 0x430E, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_GAMMA_CONTROL", REG_MMIO, 0x4310, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_UPDATE", REG_MMIO, 0x4311, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_FLIP_CONTROL", REG_MMIO, 0x4312, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4313, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_DFQ_CONTROL", REG_MMIO, 0x4314, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_DFQ_STATUS", REG_MMIO, 0x4315, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x4316, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x4317, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x4318, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x4319, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_COMPRESS_PITCH", REG_MMIO, 0x431A, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x431B, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_ENABLE", REG_MMIO, 0x431C, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_CONTROL1", REG_MMIO, 0x431D, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_CONTROL2", REG_MMIO, 0x431E, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SWAP_CNTL", REG_MMIO, 0x431F, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SURFACE_ADDRESS", REG_MMIO, 0x4320, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_PITCH", REG_MMIO, 0x4321, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4322, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SURFACE_OFFSET_X", REG_MMIO, 0x4323, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SURFACE_OFFSET_Y", REG_MMIO, 0x4324, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_START", REG_MMIO, 0x4325, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_END", REG_MMIO, 0x4326, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_UPDATE", REG_MMIO, 0x4327, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4328, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_DFQ_CONTROL", REG_MMIO, 0x4329, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_DFQ_STATUS", REG_MMIO, 0x432A, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x432B, NULL, 0, 0, 0 },
	{ "mmDCP3_OVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x432C, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x432D, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x432E, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x432F, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x4330, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_OVL_CONTROL", REG_MMIO, 0x4331, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_OVL_CB", REG_MMIO, 0x4332, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_OVL_Y", REG_MMIO, 0x4333, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_OVL_CR", REG_MMIO, 0x4334, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_CONTROL", REG_MMIO, 0x4335, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C11_C12", REG_MMIO, 0x4336, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C13_C14", REG_MMIO, 0x4337, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C21_C22", REG_MMIO, 0x4338, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C23_C24", REG_MMIO, 0x4339, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C31_C32", REG_MMIO, 0x433A, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C33_C34", REG_MMIO, 0x433B, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_CONTROL", REG_MMIO, 0x433C, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C11_C12", REG_MMIO, 0x433D, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C13_C14", REG_MMIO, 0x433E, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C21_C22", REG_MMIO, 0x433F, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C23_C24", REG_MMIO, 0x4340, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C31_C32", REG_MMIO, 0x4341, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C33_C34", REG_MMIO, 0x4342, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x4343, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x4344, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x4345, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x4346, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x4347, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x4348, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x4349, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x434A, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x434B, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x434C, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x434D, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x434E, NULL, 0, 0, 0 },
	{ "mmDCP3_DENORM_CONTROL", REG_MMIO, 0x4350, NULL, 0, 0, 0 },
	{ "mmDCP3_OUT_ROUND_CONTROL", REG_MMIO, 0x4351, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_CONTROL", REG_MMIO, 0x4353, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_RANGE_ALPHA", REG_MMIO, 0x4354, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_RANGE_RED", REG_MMIO, 0x4355, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_RANGE_GREEN", REG_MMIO, 0x4356, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_RANGE_BLUE", REG_MMIO, 0x4357, NULL, 0, 0, 0 },
	{ "mmDCP3_DEGAMMA_CONTROL", REG_MMIO, 0x4358, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_CONTROL", REG_MMIO, 0x4359, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C11_C12", REG_MMIO, 0x435A, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C13_C14", REG_MMIO, 0x435B, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C21_C22", REG_MMIO, 0x435C, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C23_C24", REG_MMIO, 0x435D, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C31_C32", REG_MMIO, 0x435E, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C33_C34", REG_MMIO, 0x435F, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x4360, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_RANDOM_SEEDS", REG_MMIO, 0x4361, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x4365, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_CONTROL", REG_MMIO, 0x4366, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_SURFACE_ADDRESS", REG_MMIO, 0x4367, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_SIZE", REG_MMIO, 0x4368, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4369, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_POSITION", REG_MMIO, 0x436A, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_HOT_SPOT", REG_MMIO, 0x436B, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_COLOR1", REG_MMIO, 0x436C, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_COLOR2", REG_MMIO, 0x436D, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_UPDATE", REG_MMIO, 0x436E, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_RW_MODE", REG_MMIO, 0x4378, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_RW_INDEX", REG_MMIO, 0x4379, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_SEQ_COLOR", REG_MMIO, 0x437A, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_PWL_DATA", REG_MMIO, 0x437B, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_30_COLOR", REG_MMIO, 0x437C, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x437D, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x437E, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_AUTOFILL", REG_MMIO, 0x437F, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_CONTROL", REG_MMIO, 0x4380, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x4381, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x4382, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x4383, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x4384, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x4385, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x4386, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_CRC_CONTROL", REG_MMIO, 0x4387, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_CRC_MASK", REG_MMIO, 0x4388, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_CRC_CURRENT", REG_MMIO, 0x4389, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_CRC_LAST", REG_MMIO, 0x438B, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_DEBUG", REG_MMIO, 0x438D, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_GSL_CONTROL", REG_MMIO, 0x4390, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x4391, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4392, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_STEREOSYNC_FLIP", REG_MMIO, 0x4393, NULL, 0, 0, 0 },
	{ "mmDCP3_OVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4394, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x4395, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x4396, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x4397, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_DEBUG2", REG_MMIO, 0x4398, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x4399, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CONTROL", REG_MMIO, 0x43A0, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_LUT_INDEX", REG_MMIO, 0x43A1, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_LUT_DATA", REG_MMIO, 0x43A2, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x43A3, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x43A4, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x43A5, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x43A6, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x43A7, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x43A8, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x43A9, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x43AA, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x43AB, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x43AC, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x43AD, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x43AE, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x43AF, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x43B0, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x43B1, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x43B2, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x43B3, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x43B4, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x43B5, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x43B6, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x43B7, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x43B8, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x43B9, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x43BA, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x43BB, NULL, 0, 0, 0 },
	{ "mmLB3_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x43C8, NULL, 0, 0, 0 },
	{ "mmLB3_LB_DEBUG2", REG_MMIO, 0x43C9, NULL, 0, 0, 0 },
	{ "mmLB3_LB_SYNC_RESET_SEL", REG_MMIO, 0x43CA, NULL, 0, 0, 0 },
	{ "mmLB3_MVP_AFR_FLIP_MODE", REG_MMIO, 0x43D8, NULL, 0, 0, 0 },
	{ "mmLB3_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x43D9, NULL, 0, 0, 0 },
	{ "mmLB3_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x43DA, NULL, 0, 0, 0 },
	{ "mmLB3_DC_MVP_LB_CONTROL", REG_MMIO, 0x43DB, NULL, 0, 0, 0 },
	{ "mmLB3_LB_DEBUG", REG_MMIO, 0x43FC, NULL, 0, 0, 0 },
	{ "mmLB3_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x43FE, NULL, 0, 0, 0 },
	{ "mmLB3_LB_TEST_DEBUG_DATA", REG_MMIO, 0x43FF, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x4430, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x4431, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4433, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x4434, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4435, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4436, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4437, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x4438, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x4439, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_COEF_RAM_SELECT", REG_MMIO, 0x4440, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x4441, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_TAP_CONTROL", REG_MMIO, 0x4443, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_CONTROL", REG_MMIO, 0x4444, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_BYPASS_CONTROL", REG_MMIO, 0x4445, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x4446, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x4447, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x444A, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x444B, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x444E, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x444F, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_INIT", REG_MMIO, 0x4450, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_UPDATE", REG_MMIO, 0x4451, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_F_SHARP_CONTROL", REG_MMIO, 0x4453, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_ALU_CONTROL", REG_MMIO, 0x4454, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x4455, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x4457, NULL, 0, 0, 0 },
	{ "mmSCL3_VIEWPORT_START", REG_MMIO, 0x445C, NULL, 0, 0, 0 },
	{ "mmSCL3_VIEWPORT_SIZE", REG_MMIO, 0x445D, NULL, 0, 0, 0 },
	{ "mmSCL3_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x445E, NULL, 0, 0, 0 },
	{ "mmSCL3_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x445F, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x4460, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x4461, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x4462, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x4463, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_DEBUG2", REG_MMIO, 0x4469, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_DEBUG", REG_MMIO, 0x446A, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x446B, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x446C, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x4478, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x4479, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_GSL_WINDOW", REG_MMIO, 0x447A, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_GSL_CONTROL", REG_MMIO, 0x447B, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x447C, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x447D, NULL, 0, 0, 0 },
	{ "mmCRTC3_DCFE_DBG_SEL", REG_MMIO, 0x447E, NULL, 0, 0, 0 },
	{ "mmCRTC3_DCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x447F, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_TOTAL", REG_MMIO, 0x4480, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_BLANK_START_END", REG_MMIO, 0x4481, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_A", REG_MMIO, 0x4482, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x4483, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_B", REG_MMIO, 0x4484, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x4485, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VBI_END", REG_MMIO, 0x4486, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL", REG_MMIO, 0x4487, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_MIN", REG_MMIO, 0x4488, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_MAX", REG_MMIO, 0x4489, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x448A, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x448B, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x448C, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_BLANK_START_END", REG_MMIO, 0x448D, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_A", REG_MMIO, 0x448E, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x448F, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_B", REG_MMIO, 0x4490, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x4491, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_DTMTEST_CNTL", REG_MMIO, 0x4492, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x4493, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TRIGA_CNTL", REG_MMIO, 0x4494, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x4495, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TRIGB_CNTL", REG_MMIO, 0x4496, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x4497, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x4498, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_FLOW_CONTROL", REG_MMIO, 0x4499, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x449B, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CONTROL", REG_MMIO, 0x449C, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLANK_CONTROL", REG_MMIO, 0x449D, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x449E, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_INTERLACE_STATUS", REG_MMIO, 0x449F, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x44A0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x44A1, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLACK_COLOR", REG_MMIO, 0x44A2, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS", REG_MMIO, 0x44A3, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_POSITION", REG_MMIO, 0x44A4, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x44A5, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x44A6, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x44A7, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x44A8, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_COUNT_CONTROL", REG_MMIO, 0x44A9, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_COUNT_RESET", REG_MMIO, 0x44AA, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x44AB, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x44AC, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STEREO_STATUS", REG_MMIO, 0x44AD, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STEREO_CONTROL", REG_MMIO, 0x44AE, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x44AF, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x44B0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x44B1, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x44B2, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_START_LINE_CONTROL", REG_MMIO, 0x44B3, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x44B4, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_UPDATE_LOCK", REG_MMIO, 0x44B5, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x44B6, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x44B7, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x44BA, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x44BB, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x44BC, NULL, 0, 0, 0 },
	{ "mmCRTC3_MASTER_UPDATE_LOCK", REG_MMIO, 0x44BD, NULL, 0, 0, 0 },
	{ "mmCRTC3_MASTER_UPDATE_MODE", REG_MMIO, 0x44BE, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x44BF, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x44C0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MVP_STATUS", REG_MMIO, 0x44C1, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MASTER_EN", REG_MMIO, 0x44C2, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x44C3, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x44C4, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x44C6, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x44C7, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x44EB, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x44EC, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x44ED, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CONTROL", REG_MMIO, 0x44EE, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x44EF, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_FORCE_DATA_0_1", REG_MMIO, 0x44F0, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_FORCE_DATA_2_3", REG_MMIO, 0x44F1, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x44F2, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x44F3, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x44F4, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x44F5, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x44F6, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x44F7, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x44F8, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CLAMP_CNTL", REG_MMIO, 0x44F9, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_CNTL", REG_MMIO, 0x44FA, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x44FB, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x44FC, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x44FD, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x44FE, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DEBUG_CNTL", REG_MMIO, 0x44FF, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_FE_CNTL", REG_MMIO, 0x4500, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4501, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4502, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_CLOCK_PATTERN", REG_MMIO, 0x4503, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_TEST_PATTERN", REG_MMIO, 0x4504, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4505, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4508, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4509, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_FIFO_STATUS", REG_MMIO, 0x450A, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_CONTROL", REG_MMIO, 0x450C, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_STATUS", REG_MMIO, 0x450D, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x450E, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x450F, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4510, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4511, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4512, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4513, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4514, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_GC", REG_MMIO, 0x4516, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4517, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_0", REG_MMIO, 0x4518, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_1", REG_MMIO, 0x4519, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_2", REG_MMIO, 0x451A, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_3", REG_MMIO, 0x451B, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_4", REG_MMIO, 0x451C, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_0", REG_MMIO, 0x451D, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_1", REG_MMIO, 0x451E, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_2", REG_MMIO, 0x451F, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_3", REG_MMIO, 0x4520, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO0", REG_MMIO, 0x4521, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO1", REG_MMIO, 0x4522, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO2", REG_MMIO, 0x4523, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO3", REG_MMIO, 0x4524, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_MPEG_INFO0", REG_MMIO, 0x4525, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_MPEG_INFO1", REG_MMIO, 0x4526, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_HDR", REG_MMIO, 0x4527, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_0", REG_MMIO, 0x4528, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_1", REG_MMIO, 0x4529, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_2", REG_MMIO, 0x452A, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_3", REG_MMIO, 0x452B, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_4", REG_MMIO, 0x452C, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_5", REG_MMIO, 0x452D, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_6", REG_MMIO, 0x452E, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_7", REG_MMIO, 0x452F, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4530, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_32_0", REG_MMIO, 0x4537, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_32_1", REG_MMIO, 0x4538, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_44_0", REG_MMIO, 0x4539, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_44_1", REG_MMIO, 0x453A, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_48_0", REG_MMIO, 0x453B, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_48_1", REG_MMIO, 0x453C, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_STATUS_0", REG_MMIO, 0x453D, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_STATUS_1", REG_MMIO, 0x453E, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_INFO0", REG_MMIO, 0x453F, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_INFO1", REG_MMIO, 0x4540, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_60958_0", REG_MMIO, 0x4541, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_60958_1", REG_MMIO, 0x4542, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4543, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4544, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4545, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4546, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4547, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_60958_2", REG_MMIO, 0x4548, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4549, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_STATUS", REG_MMIO, 0x454A, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x454B, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x454C, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x454D, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x454F, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_BE_CNTL", REG_MMIO, 0x4550, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_BE_EN_CNTL", REG_MMIO, 0x4551, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4552, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CNTL", REG_MMIO, 0x457C, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CONTROL_CHAR", REG_MMIO, 0x457D, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x457E, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x457F, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4580, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4581, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_DEBUG", REG_MMIO, 0x4582, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CTL_BITS", REG_MMIO, 0x4583, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4584, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4586, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4587, NULL, 0, 0, 0 },
	{ "mmDIG3_LVDS_DATA_CNTL", REG_MMIO, 0x458C, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_LANE_ENABLE", REG_MMIO, 0x458D, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_CNTL", REG_MMIO, 0x45A0, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING1", REG_MMIO, 0x45A1, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING2", REG_MMIO, 0x45A2, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING3", REG_MMIO, 0x45A3, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING4", REG_MMIO, 0x45A4, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_AUD_N", REG_MMIO, 0x45A5, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x45A6, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_AUD_M", REG_MMIO, 0x45A7, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x45A8, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_TIMESTAMP", REG_MMIO, 0x45A9, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_PACKET_CNTL", REG_MMIO, 0x45AA, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_CNTL1", REG_MMIO, 0x45AB, NULL, 0, 0, 0 },
	{ "mmDP3_DP_LINK_CNTL", REG_MMIO, 0x45C0, NULL, 0, 0, 0 },
	{ "mmDP3_DP_PIXEL_FORMAT", REG_MMIO, 0x45C1, NULL, 0, 0, 0 },
	{ "mmDP3_DP_CONFIG", REG_MMIO, 0x45C2, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_STREAM_CNTL", REG_MMIO, 0x45C3, NULL, 0, 0, 0 },
	{ "mmDP3_DP_STEER_FIFO", REG_MMIO, 0x45C4, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSA_MISC", REG_MMIO, 0x45C5, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x45C6, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x45C7, NULL, 0, 0, 0 },
	{ "mmDP3_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x45C8, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_TIMING", REG_MMIO, 0x45C9, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_N", REG_MMIO, 0x45CA, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_M", REG_MMIO, 0x45CB, NULL, 0, 0, 0 },
	{ "mmDP3_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x45CC, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_MSA_VBID", REG_MMIO, 0x45CD, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x45CE, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x45CF, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CNTL", REG_MMIO, 0x45D0, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x45D1, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_SYM0", REG_MMIO, 0x45D2, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x45D3, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x45D4, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_EN", REG_MMIO, 0x45D6, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_CNTL", REG_MMIO, 0x45D7, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_RESULT", REG_MMIO, 0x45D8, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSA_COLORIMETRY", REG_MMIO, 0x45DA, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_MISC_CNTL", REG_MMIO, 0x45DB, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_SYM2", REG_MMIO, 0x45DF, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_SYM1", REG_MMIO, 0x45E0, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_RATE_CNTL", REG_MMIO, 0x45E1, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_RATE_UPDATE", REG_MMIO, 0x45E3, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_SAT0", REG_MMIO, 0x45E4, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_SAT1", REG_MMIO, 0x45E5, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_SAT2", REG_MMIO, 0x45E6, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_SAT_UPDATE", REG_MMIO, 0x45E7, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_LINK_TIMING", REG_MMIO, 0x45E8, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x45E9, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x45EA, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x45EB, NULL, 0, 0, 0 },
	{ "mmDP3_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x45FC, NULL, 0, 0, 0 },
	{ "mmDP3_DP_TEST_DEBUG_DATA", REG_MMIO, 0x45FD, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_ENABLE", REG_MMIO, 0x4600, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_CONTROL", REG_MMIO, 0x4601, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x4602, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SWAP_CNTL", REG_MMIO, 0x4603, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x4604, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4605, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_PITCH", REG_MMIO, 0x4606, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4607, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4608, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x4609, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x460A, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_X_START", REG_MMIO, 0x460B, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_Y_START", REG_MMIO, 0x460C, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_X_END", REG_MMIO, 0x460D, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_Y_END", REG_MMIO, 0x460E, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_GAMMA_CONTROL", REG_MMIO, 0x4610, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_UPDATE", REG_MMIO, 0x4611, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_FLIP_CONTROL", REG_MMIO, 0x4612, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4613, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_DFQ_CONTROL", REG_MMIO, 0x4614, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_DFQ_STATUS", REG_MMIO, 0x4615, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x4616, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x4617, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x4618, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x4619, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_COMPRESS_PITCH", REG_MMIO, 0x461A, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x461B, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_ENABLE", REG_MMIO, 0x461C, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_CONTROL1", REG_MMIO, 0x461D, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_CONTROL2", REG_MMIO, 0x461E, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SWAP_CNTL", REG_MMIO, 0x461F, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SURFACE_ADDRESS", REG_MMIO, 0x4620, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_PITCH", REG_MMIO, 0x4621, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4622, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SURFACE_OFFSET_X", REG_MMIO, 0x4623, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SURFACE_OFFSET_Y", REG_MMIO, 0x4624, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_START", REG_MMIO, 0x4625, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_END", REG_MMIO, 0x4626, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_UPDATE", REG_MMIO, 0x4627, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4628, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_DFQ_CONTROL", REG_MMIO, 0x4629, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_DFQ_STATUS", REG_MMIO, 0x462A, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x462B, NULL, 0, 0, 0 },
	{ "mmDCP4_OVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x462C, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x462D, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x462E, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x462F, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x4630, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_OVL_CONTROL", REG_MMIO, 0x4631, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_OVL_CB", REG_MMIO, 0x4632, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_OVL_Y", REG_MMIO, 0x4633, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_OVL_CR", REG_MMIO, 0x4634, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_CONTROL", REG_MMIO, 0x4635, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C11_C12", REG_MMIO, 0x4636, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C13_C14", REG_MMIO, 0x4637, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C21_C22", REG_MMIO, 0x4638, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C23_C24", REG_MMIO, 0x4639, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C31_C32", REG_MMIO, 0x463A, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C33_C34", REG_MMIO, 0x463B, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_CONTROL", REG_MMIO, 0x463C, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C11_C12", REG_MMIO, 0x463D, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C13_C14", REG_MMIO, 0x463E, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C21_C22", REG_MMIO, 0x463F, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C23_C24", REG_MMIO, 0x4640, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C31_C32", REG_MMIO, 0x4641, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C33_C34", REG_MMIO, 0x4642, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x4643, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x4644, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x4645, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x4646, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x4647, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x4648, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x4649, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x464A, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x464B, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x464C, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x464D, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x464E, NULL, 0, 0, 0 },
	{ "mmDCP4_DENORM_CONTROL", REG_MMIO, 0x4650, NULL, 0, 0, 0 },
	{ "mmDCP4_OUT_ROUND_CONTROL", REG_MMIO, 0x4651, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_CONTROL", REG_MMIO, 0x4653, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_RANGE_ALPHA", REG_MMIO, 0x4654, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_RANGE_RED", REG_MMIO, 0x4655, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_RANGE_GREEN", REG_MMIO, 0x4656, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_RANGE_BLUE", REG_MMIO, 0x4657, NULL, 0, 0, 0 },
	{ "mmDCP4_DEGAMMA_CONTROL", REG_MMIO, 0x4658, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_CONTROL", REG_MMIO, 0x4659, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C11_C12", REG_MMIO, 0x465A, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C13_C14", REG_MMIO, 0x465B, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C21_C22", REG_MMIO, 0x465C, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C23_C24", REG_MMIO, 0x465D, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C31_C32", REG_MMIO, 0x465E, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C33_C34", REG_MMIO, 0x465F, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x4660, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_RANDOM_SEEDS", REG_MMIO, 0x4661, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x4665, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_CONTROL", REG_MMIO, 0x4666, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_SURFACE_ADDRESS", REG_MMIO, 0x4667, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_SIZE", REG_MMIO, 0x4668, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4669, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_POSITION", REG_MMIO, 0x466A, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_HOT_SPOT", REG_MMIO, 0x466B, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_COLOR1", REG_MMIO, 0x466C, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_COLOR2", REG_MMIO, 0x466D, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_UPDATE", REG_MMIO, 0x466E, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_RW_MODE", REG_MMIO, 0x4678, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_RW_INDEX", REG_MMIO, 0x4679, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_SEQ_COLOR", REG_MMIO, 0x467A, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_PWL_DATA", REG_MMIO, 0x467B, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_30_COLOR", REG_MMIO, 0x467C, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x467D, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x467E, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_AUTOFILL", REG_MMIO, 0x467F, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_CONTROL", REG_MMIO, 0x4680, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x4681, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x4682, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x4683, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x4684, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x4685, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x4686, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_CRC_CONTROL", REG_MMIO, 0x4687, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_CRC_MASK", REG_MMIO, 0x4688, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_CRC_CURRENT", REG_MMIO, 0x4689, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_CRC_LAST", REG_MMIO, 0x468B, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_DEBUG", REG_MMIO, 0x468D, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_GSL_CONTROL", REG_MMIO, 0x4690, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x4691, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4692, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_STEREOSYNC_FLIP", REG_MMIO, 0x4693, NULL, 0, 0, 0 },
	{ "mmDCP4_OVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4694, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x4695, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x4696, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x4697, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_DEBUG2", REG_MMIO, 0x4698, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x4699, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CONTROL", REG_MMIO, 0x46A0, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_LUT_INDEX", REG_MMIO, 0x46A1, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_LUT_DATA", REG_MMIO, 0x46A2, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x46A3, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x46A4, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x46A5, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x46A6, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x46A7, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x46A8, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x46A9, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x46AA, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x46AB, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x46AC, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x46AD, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x46AE, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x46AF, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x46B0, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x46B1, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x46B2, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x46B3, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x46B4, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x46B5, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x46B6, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x46B7, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x46B8, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x46B9, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x46BA, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x46BB, NULL, 0, 0, 0 },
	{ "mmLB4_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x46C8, NULL, 0, 0, 0 },
	{ "mmLB4_LB_DEBUG2", REG_MMIO, 0x46C9, NULL, 0, 0, 0 },
	{ "mmLB4_LB_SYNC_RESET_SEL", REG_MMIO, 0x46CA, NULL, 0, 0, 0 },
	{ "mmLB4_MVP_AFR_FLIP_MODE", REG_MMIO, 0x46D8, NULL, 0, 0, 0 },
	{ "mmLB4_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x46D9, NULL, 0, 0, 0 },
	{ "mmLB4_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x46DA, NULL, 0, 0, 0 },
	{ "mmLB4_DC_MVP_LB_CONTROL", REG_MMIO, 0x46DB, NULL, 0, 0, 0 },
	{ "mmLB4_LB_DEBUG", REG_MMIO, 0x46FC, NULL, 0, 0, 0 },
	{ "mmLB4_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x46FE, NULL, 0, 0, 0 },
	{ "mmLB4_LB_TEST_DEBUG_DATA", REG_MMIO, 0x46FF, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x4730, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x4731, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4733, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x4734, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4735, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4736, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4737, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x4738, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x4739, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_COEF_RAM_SELECT", REG_MMIO, 0x4740, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x4741, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_TAP_CONTROL", REG_MMIO, 0x4743, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_CONTROL", REG_MMIO, 0x4744, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_BYPASS_CONTROL", REG_MMIO, 0x4745, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x4746, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x4747, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x474A, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x474B, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x474E, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x474F, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_INIT", REG_MMIO, 0x4750, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_UPDATE", REG_MMIO, 0x4751, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_F_SHARP_CONTROL", REG_MMIO, 0x4753, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_ALU_CONTROL", REG_MMIO, 0x4754, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x4755, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x4757, NULL, 0, 0, 0 },
	{ "mmSCL4_VIEWPORT_START", REG_MMIO, 0x475C, NULL, 0, 0, 0 },
	{ "mmSCL4_VIEWPORT_SIZE", REG_MMIO, 0x475D, NULL, 0, 0, 0 },
	{ "mmSCL4_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x475E, NULL, 0, 0, 0 },
	{ "mmSCL4_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x475F, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x4760, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x4761, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x4762, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x4763, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_DEBUG2", REG_MMIO, 0x4769, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_DEBUG", REG_MMIO, 0x476A, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x476B, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x476C, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x4778, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x4779, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_GSL_WINDOW", REG_MMIO, 0x477A, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_GSL_CONTROL", REG_MMIO, 0x477B, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x477C, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x477D, NULL, 0, 0, 0 },
	{ "mmCRTC4_DCFE_DBG_SEL", REG_MMIO, 0x477E, NULL, 0, 0, 0 },
	{ "mmCRTC4_DCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x477F, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_TOTAL", REG_MMIO, 0x4780, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_BLANK_START_END", REG_MMIO, 0x4781, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_A", REG_MMIO, 0x4782, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x4783, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_B", REG_MMIO, 0x4784, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x4785, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VBI_END", REG_MMIO, 0x4786, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL", REG_MMIO, 0x4787, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_MIN", REG_MMIO, 0x4788, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_MAX", REG_MMIO, 0x4789, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x478A, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x478B, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x478C, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_BLANK_START_END", REG_MMIO, 0x478D, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_A", REG_MMIO, 0x478E, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x478F, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_B", REG_MMIO, 0x4790, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x4791, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_DTMTEST_CNTL", REG_MMIO, 0x4792, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x4793, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TRIGA_CNTL", REG_MMIO, 0x4794, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x4795, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TRIGB_CNTL", REG_MMIO, 0x4796, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x4797, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x4798, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_FLOW_CONTROL", REG_MMIO, 0x4799, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x479B, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CONTROL", REG_MMIO, 0x479C, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLANK_CONTROL", REG_MMIO, 0x479D, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x479E, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_INTERLACE_STATUS", REG_MMIO, 0x479F, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x47A0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x47A1, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLACK_COLOR", REG_MMIO, 0x47A2, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS", REG_MMIO, 0x47A3, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_POSITION", REG_MMIO, 0x47A4, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x47A5, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x47A6, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x47A7, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x47A8, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_COUNT_CONTROL", REG_MMIO, 0x47A9, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_COUNT_RESET", REG_MMIO, 0x47AA, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x47AB, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x47AC, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STEREO_STATUS", REG_MMIO, 0x47AD, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STEREO_CONTROL", REG_MMIO, 0x47AE, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x47AF, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x47B0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x47B1, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x47B2, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_START_LINE_CONTROL", REG_MMIO, 0x47B3, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x47B4, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_UPDATE_LOCK", REG_MMIO, 0x47B5, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x47B6, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x47B7, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x47BA, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x47BB, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x47BC, NULL, 0, 0, 0 },
	{ "mmCRTC4_MASTER_UPDATE_LOCK", REG_MMIO, 0x47BD, NULL, 0, 0, 0 },
	{ "mmCRTC4_MASTER_UPDATE_MODE", REG_MMIO, 0x47BE, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x47BF, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x47C0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MVP_STATUS", REG_MMIO, 0x47C1, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MASTER_EN", REG_MMIO, 0x47C2, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x47C3, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x47C4, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x47C6, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x47C7, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x47EB, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x47EC, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x47ED, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CONTROL", REG_MMIO, 0x47EE, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x47EF, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_FORCE_DATA_0_1", REG_MMIO, 0x47F0, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_FORCE_DATA_2_3", REG_MMIO, 0x47F1, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x47F2, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x47F3, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x47F4, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x47F5, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x47F6, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x47F7, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x47F8, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CLAMP_CNTL", REG_MMIO, 0x47F9, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_CNTL", REG_MMIO, 0x47FA, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x47FB, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x47FC, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x47FD, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x47FE, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DEBUG_CNTL", REG_MMIO, 0x47FF, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_FE_CNTL", REG_MMIO, 0x4800, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4801, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4802, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_CLOCK_PATTERN", REG_MMIO, 0x4803, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_TEST_PATTERN", REG_MMIO, 0x4804, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4805, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4808, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4809, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_FIFO_STATUS", REG_MMIO, 0x480A, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_CONTROL", REG_MMIO, 0x480C, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_STATUS", REG_MMIO, 0x480D, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x480E, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x480F, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4810, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4811, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4812, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4813, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4814, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_GC", REG_MMIO, 0x4816, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4817, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_0", REG_MMIO, 0x4818, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_1", REG_MMIO, 0x4819, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_2", REG_MMIO, 0x481A, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_3", REG_MMIO, 0x481B, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_4", REG_MMIO, 0x481C, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_0", REG_MMIO, 0x481D, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_1", REG_MMIO, 0x481E, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_2", REG_MMIO, 0x481F, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_3", REG_MMIO, 0x4820, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO0", REG_MMIO, 0x4821, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO1", REG_MMIO, 0x4822, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO2", REG_MMIO, 0x4823, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO3", REG_MMIO, 0x4824, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_MPEG_INFO0", REG_MMIO, 0x4825, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_MPEG_INFO1", REG_MMIO, 0x4826, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_HDR", REG_MMIO, 0x4827, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_0", REG_MMIO, 0x4828, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_1", REG_MMIO, 0x4829, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_2", REG_MMIO, 0x482A, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_3", REG_MMIO, 0x482B, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_4", REG_MMIO, 0x482C, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_5", REG_MMIO, 0x482D, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_6", REG_MMIO, 0x482E, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_7", REG_MMIO, 0x482F, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4830, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_32_0", REG_MMIO, 0x4837, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_32_1", REG_MMIO, 0x4838, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_44_0", REG_MMIO, 0x4839, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_44_1", REG_MMIO, 0x483A, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_48_0", REG_MMIO, 0x483B, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_48_1", REG_MMIO, 0x483C, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_STATUS_0", REG_MMIO, 0x483D, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_STATUS_1", REG_MMIO, 0x483E, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_INFO0", REG_MMIO, 0x483F, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_INFO1", REG_MMIO, 0x4840, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_60958_0", REG_MMIO, 0x4841, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_60958_1", REG_MMIO, 0x4842, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4843, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4844, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4845, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4846, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4847, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_60958_2", REG_MMIO, 0x4848, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4849, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_STATUS", REG_MMIO, 0x484A, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x484B, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x484C, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x484D, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x484F, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_BE_CNTL", REG_MMIO, 0x4850, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_BE_EN_CNTL", REG_MMIO, 0x4851, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4852, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CNTL", REG_MMIO, 0x487C, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CONTROL_CHAR", REG_MMIO, 0x487D, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x487E, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x487F, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4880, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4881, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_DEBUG", REG_MMIO, 0x4882, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CTL_BITS", REG_MMIO, 0x4883, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4884, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4886, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4887, NULL, 0, 0, 0 },
	{ "mmDIG4_LVDS_DATA_CNTL", REG_MMIO, 0x488C, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_LANE_ENABLE", REG_MMIO, 0x488D, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_CNTL", REG_MMIO, 0x48A0, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING1", REG_MMIO, 0x48A1, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING2", REG_MMIO, 0x48A2, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING3", REG_MMIO, 0x48A3, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING4", REG_MMIO, 0x48A4, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_AUD_N", REG_MMIO, 0x48A5, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x48A6, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_AUD_M", REG_MMIO, 0x48A7, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x48A8, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_TIMESTAMP", REG_MMIO, 0x48A9, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_PACKET_CNTL", REG_MMIO, 0x48AA, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_CNTL1", REG_MMIO, 0x48AB, NULL, 0, 0, 0 },
	{ "mmDP4_DP_LINK_CNTL", REG_MMIO, 0x48C0, NULL, 0, 0, 0 },
	{ "mmDP4_DP_PIXEL_FORMAT", REG_MMIO, 0x48C1, NULL, 0, 0, 0 },
	{ "mmDP4_DP_CONFIG", REG_MMIO, 0x48C2, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_STREAM_CNTL", REG_MMIO, 0x48C3, NULL, 0, 0, 0 },
	{ "mmDP4_DP_STEER_FIFO", REG_MMIO, 0x48C4, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSA_MISC", REG_MMIO, 0x48C5, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x48C6, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x48C7, NULL, 0, 0, 0 },
	{ "mmDP4_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x48C8, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_TIMING", REG_MMIO, 0x48C9, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_N", REG_MMIO, 0x48CA, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_M", REG_MMIO, 0x48CB, NULL, 0, 0, 0 },
	{ "mmDP4_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x48CC, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_MSA_VBID", REG_MMIO, 0x48CD, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x48CE, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x48CF, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CNTL", REG_MMIO, 0x48D0, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x48D1, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_SYM0", REG_MMIO, 0x48D2, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x48D3, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x48D4, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_EN", REG_MMIO, 0x48D6, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_CNTL", REG_MMIO, 0x48D7, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_RESULT", REG_MMIO, 0x48D8, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSA_COLORIMETRY", REG_MMIO, 0x48DA, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_MISC_CNTL", REG_MMIO, 0x48DB, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_SYM2", REG_MMIO, 0x48DF, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_SYM1", REG_MMIO, 0x48E0, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_RATE_CNTL", REG_MMIO, 0x48E1, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_RATE_UPDATE", REG_MMIO, 0x48E3, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_SAT0", REG_MMIO, 0x48E4, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_SAT1", REG_MMIO, 0x48E5, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_SAT2", REG_MMIO, 0x48E6, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_SAT_UPDATE", REG_MMIO, 0x48E7, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_LINK_TIMING", REG_MMIO, 0x48E8, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x48E9, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x48EA, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x48EB, NULL, 0, 0, 0 },
	{ "mmDP4_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x48FC, NULL, 0, 0, 0 },
	{ "mmDP4_DP_TEST_DEBUG_DATA", REG_MMIO, 0x48FD, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_ENABLE", REG_MMIO, 0x4900, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_CONTROL", REG_MMIO, 0x4901, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x4902, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SWAP_CNTL", REG_MMIO, 0x4903, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x4904, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4905, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_PITCH", REG_MMIO, 0x4906, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4907, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4908, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x4909, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x490A, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_X_START", REG_MMIO, 0x490B, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_Y_START", REG_MMIO, 0x490C, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_X_END", REG_MMIO, 0x490D, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_Y_END", REG_MMIO, 0x490E, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_GAMMA_CONTROL", REG_MMIO, 0x4910, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_UPDATE", REG_MMIO, 0x4911, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_FLIP_CONTROL", REG_MMIO, 0x4912, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4913, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_DFQ_CONTROL", REG_MMIO, 0x4914, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_DFQ_STATUS", REG_MMIO, 0x4915, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x4916, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x4917, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x4918, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x4919, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_COMPRESS_PITCH", REG_MMIO, 0x491A, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x491B, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_ENABLE", REG_MMIO, 0x491C, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_CONTROL1", REG_MMIO, 0x491D, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_CONTROL2", REG_MMIO, 0x491E, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SWAP_CNTL", REG_MMIO, 0x491F, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SURFACE_ADDRESS", REG_MMIO, 0x4920, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_PITCH", REG_MMIO, 0x4921, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4922, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SURFACE_OFFSET_X", REG_MMIO, 0x4923, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SURFACE_OFFSET_Y", REG_MMIO, 0x4924, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_START", REG_MMIO, 0x4925, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_END", REG_MMIO, 0x4926, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_UPDATE", REG_MMIO, 0x4927, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4928, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_DFQ_CONTROL", REG_MMIO, 0x4929, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_DFQ_STATUS", REG_MMIO, 0x492A, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x492B, NULL, 0, 0, 0 },
	{ "mmDCP5_OVLSCL_EDGE_PIXEL_CNTL", REG_MMIO, 0x492C, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x492D, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x492E, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x492F, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x4930, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_OVL_CONTROL", REG_MMIO, 0x4931, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_OVL_CB", REG_MMIO, 0x4932, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_OVL_Y", REG_MMIO, 0x4933, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_OVL_CR", REG_MMIO, 0x4934, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_CONTROL", REG_MMIO, 0x4935, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C11_C12", REG_MMIO, 0x4936, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C13_C14", REG_MMIO, 0x4937, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C21_C22", REG_MMIO, 0x4938, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C23_C24", REG_MMIO, 0x4939, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C31_C32", REG_MMIO, 0x493A, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C33_C34", REG_MMIO, 0x493B, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_CONTROL", REG_MMIO, 0x493C, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C11_C12", REG_MMIO, 0x493D, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C13_C14", REG_MMIO, 0x493E, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C21_C22", REG_MMIO, 0x493F, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C23_C24", REG_MMIO, 0x4940, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C31_C32", REG_MMIO, 0x4941, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C33_C34", REG_MMIO, 0x4942, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x4943, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x4944, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x4945, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x4946, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x4947, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x4948, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x4949, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x494A, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x494B, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x494C, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x494D, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x494E, NULL, 0, 0, 0 },
	{ "mmDCP5_DENORM_CONTROL", REG_MMIO, 0x4950, NULL, 0, 0, 0 },
	{ "mmDCP5_OUT_ROUND_CONTROL", REG_MMIO, 0x4951, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_CONTROL", REG_MMIO, 0x4953, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_RANGE_ALPHA", REG_MMIO, 0x4954, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_RANGE_RED", REG_MMIO, 0x4955, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_RANGE_GREEN", REG_MMIO, 0x4956, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_RANGE_BLUE", REG_MMIO, 0x4957, NULL, 0, 0, 0 },
	{ "mmDCP5_DEGAMMA_CONTROL", REG_MMIO, 0x4958, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_CONTROL", REG_MMIO, 0x4959, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C11_C12", REG_MMIO, 0x495A, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C13_C14", REG_MMIO, 0x495B, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C21_C22", REG_MMIO, 0x495C, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C23_C24", REG_MMIO, 0x495D, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C31_C32", REG_MMIO, 0x495E, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C33_C34", REG_MMIO, 0x495F, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x4960, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_RANDOM_SEEDS", REG_MMIO, 0x4961, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x4965, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_CONTROL", REG_MMIO, 0x4966, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_SURFACE_ADDRESS", REG_MMIO, 0x4967, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_SIZE", REG_MMIO, 0x4968, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4969, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_POSITION", REG_MMIO, 0x496A, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_HOT_SPOT", REG_MMIO, 0x496B, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_COLOR1", REG_MMIO, 0x496C, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_COLOR2", REG_MMIO, 0x496D, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_UPDATE", REG_MMIO, 0x496E, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_RW_MODE", REG_MMIO, 0x4978, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_RW_INDEX", REG_MMIO, 0x4979, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_SEQ_COLOR", REG_MMIO, 0x497A, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_PWL_DATA", REG_MMIO, 0x497B, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_30_COLOR", REG_MMIO, 0x497C, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x497D, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x497E, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_AUTOFILL", REG_MMIO, 0x497F, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_CONTROL", REG_MMIO, 0x4980, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x4981, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x4982, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x4983, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x4984, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x4985, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x4986, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_CRC_CONTROL", REG_MMIO, 0x4987, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_CRC_MASK", REG_MMIO, 0x4988, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_CRC_CURRENT", REG_MMIO, 0x4989, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_CRC_LAST", REG_MMIO, 0x498B, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_DEBUG", REG_MMIO, 0x498D, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_GSL_CONTROL", REG_MMIO, 0x4990, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x4991, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4992, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_STEREOSYNC_FLIP", REG_MMIO, 0x4993, NULL, 0, 0, 0 },
	{ "mmDCP5_OVL_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4994, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x4995, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x4996, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x4997, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_DEBUG2", REG_MMIO, 0x4998, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x4999, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CONTROL", REG_MMIO, 0x49A0, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_LUT_INDEX", REG_MMIO, 0x49A1, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_LUT_DATA", REG_MMIO, 0x49A2, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x49A3, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x49A4, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x49A5, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x49A6, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x49A7, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x49A8, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x49A9, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x49AA, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x49AB, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x49AC, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x49AD, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x49AE, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x49AF, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x49B0, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x49B1, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x49B2, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x49B3, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x49B4, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x49B5, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x49B6, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x49B7, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x49B8, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x49B9, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x49BA, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x49BB, NULL, 0, 0, 0 },
	{ "mmLB5_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x49C8, NULL, 0, 0, 0 },
	{ "mmLB5_LB_DEBUG2", REG_MMIO, 0x49C9, NULL, 0, 0, 0 },
	{ "mmLB5_LB_SYNC_RESET_SEL", REG_MMIO, 0x49CA, NULL, 0, 0, 0 },
	{ "mmLB5_MVP_AFR_FLIP_MODE", REG_MMIO, 0x49D8, NULL, 0, 0, 0 },
	{ "mmLB5_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x49D9, NULL, 0, 0, 0 },
	{ "mmLB5_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x49DA, NULL, 0, 0, 0 },
	{ "mmLB5_DC_MVP_LB_CONTROL", REG_MMIO, 0x49DB, NULL, 0, 0, 0 },
	{ "mmLB5_LB_DEBUG", REG_MMIO, 0x49FC, NULL, 0, 0, 0 },
	{ "mmLB5_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x49FE, NULL, 0, 0, 0 },
	{ "mmLB5_LB_TEST_DEBUG_DATA", REG_MMIO, 0x49FF, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x4A30, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x4A31, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4A33, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x4A34, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4A35, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4A36, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4A37, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x4A38, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x4A39, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_COEF_RAM_SELECT", REG_MMIO, 0x4A40, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x4A41, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_TAP_CONTROL", REG_MMIO, 0x4A43, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_CONTROL", REG_MMIO, 0x4A44, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_BYPASS_CONTROL", REG_MMIO, 0x4A45, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x4A46, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x4A47, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x4A4A, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x4A4B, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x4A4E, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x4A4F, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_INIT", REG_MMIO, 0x4A50, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_UPDATE", REG_MMIO, 0x4A51, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_F_SHARP_CONTROL", REG_MMIO, 0x4A53, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_ALU_CONTROL", REG_MMIO, 0x4A54, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x4A55, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x4A57, NULL, 0, 0, 0 },
	{ "mmSCL5_VIEWPORT_START", REG_MMIO, 0x4A5C, NULL, 0, 0, 0 },
	{ "mmSCL5_VIEWPORT_SIZE", REG_MMIO, 0x4A5D, NULL, 0, 0, 0 },
	{ "mmSCL5_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x4A5E, NULL, 0, 0, 0 },
	{ "mmSCL5_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x4A5F, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x4A60, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x4A61, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x4A62, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x4A63, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_DEBUG2", REG_MMIO, 0x4A69, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_DEBUG", REG_MMIO, 0x4A6A, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x4A6B, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x4A6C, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x4A78, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x4A79, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_GSL_WINDOW", REG_MMIO, 0x4A7A, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_GSL_CONTROL", REG_MMIO, 0x4A7B, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_DCFE_CLOCK_CONTROL", REG_MMIO, 0x4A7C, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x4A7D, NULL, 0, 0, 0 },
	{ "mmCRTC5_DCFE_DBG_SEL", REG_MMIO, 0x4A7E, NULL, 0, 0, 0 },
	{ "mmCRTC5_DCFE_MEM_LIGHT_SLEEP_CNTL", REG_MMIO, 0x4A7F, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_TOTAL", REG_MMIO, 0x4A80, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_BLANK_START_END", REG_MMIO, 0x4A81, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_A", REG_MMIO, 0x4A82, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x4A83, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_B", REG_MMIO, 0x4A84, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x4A85, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VBI_END", REG_MMIO, 0x4A86, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL", REG_MMIO, 0x4A87, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_MIN", REG_MMIO, 0x4A88, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_MAX", REG_MMIO, 0x4A89, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x4A8A, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x4A8B, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x4A8C, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_BLANK_START_END", REG_MMIO, 0x4A8D, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_A", REG_MMIO, 0x4A8E, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x4A8F, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_B", REG_MMIO, 0x4A90, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x4A91, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_DTMTEST_CNTL", REG_MMIO, 0x4A92, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x4A93, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TRIGA_CNTL", REG_MMIO, 0x4A94, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x4A95, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TRIGB_CNTL", REG_MMIO, 0x4A96, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x4A97, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x4A98, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_FLOW_CONTROL", REG_MMIO, 0x4A99, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x4A9B, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CONTROL", REG_MMIO, 0x4A9C, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLANK_CONTROL", REG_MMIO, 0x4A9D, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x4A9E, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_INTERLACE_STATUS", REG_MMIO, 0x4A9F, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x4AA0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x4AA1, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLACK_COLOR", REG_MMIO, 0x4AA2, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS", REG_MMIO, 0x4AA3, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_POSITION", REG_MMIO, 0x4AA4, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x4AA5, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x4AA6, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x4AA7, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x4AA8, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_COUNT_CONTROL", REG_MMIO, 0x4AA9, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_COUNT_RESET", REG_MMIO, 0x4AAA, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x4AAB, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x4AAC, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STEREO_STATUS", REG_MMIO, 0x4AAD, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STEREO_CONTROL", REG_MMIO, 0x4AAE, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x4AAF, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x4AB0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x4AB1, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x4AB2, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_START_LINE_CONTROL", REG_MMIO, 0x4AB3, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x4AB4, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_UPDATE_LOCK", REG_MMIO, 0x4AB5, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x4AB6, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x4AB7, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x4ABA, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x4ABB, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x4ABC, NULL, 0, 0, 0 },
	{ "mmCRTC5_MASTER_UPDATE_LOCK", REG_MMIO, 0x4ABD, NULL, 0, 0, 0 },
	{ "mmCRTC5_MASTER_UPDATE_MODE", REG_MMIO, 0x4ABE, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x4ABF, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x4AC0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MVP_STATUS", REG_MMIO, 0x4AC1, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MASTER_EN", REG_MMIO, 0x4AC2, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x4AC3, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x4AC4, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x4AC6, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x4AC7, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x4AEB, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x4AEC, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x4AED, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CONTROL", REG_MMIO, 0x4AEE, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_FORCE_OUTPUT_CNTL", REG_MMIO, 0x4AEF, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_FORCE_DATA_0_1", REG_MMIO, 0x4AF0, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_FORCE_DATA_2_3", REG_MMIO, 0x4AF1, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x4AF2, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x4AF3, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x4AF4, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x4AF5, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x4AF6, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x4AF7, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x4AF8, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CLAMP_CNTL", REG_MMIO, 0x4AF9, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_CNTL", REG_MMIO, 0x4AFA, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x4AFB, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x4AFC, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x4AFD, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x4AFE, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DEBUG_CNTL", REG_MMIO, 0x4AFF, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_FE_CNTL", REG_MMIO, 0x4B00, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4B01, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4B02, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_CLOCK_PATTERN", REG_MMIO, 0x4B03, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_TEST_PATTERN", REG_MMIO, 0x4B04, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4B05, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4B08, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4B09, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_FIFO_STATUS", REG_MMIO, 0x4B0A, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_CONTROL", REG_MMIO, 0x4B0C, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_STATUS", REG_MMIO, 0x4B0D, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4B0E, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x4B0F, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4B10, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4B11, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4B12, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4B13, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4B14, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_GC", REG_MMIO, 0x4B16, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4B17, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_0", REG_MMIO, 0x4B18, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_1", REG_MMIO, 0x4B19, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_2", REG_MMIO, 0x4B1A, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_3", REG_MMIO, 0x4B1B, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_4", REG_MMIO, 0x4B1C, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_0", REG_MMIO, 0x4B1D, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_1", REG_MMIO, 0x4B1E, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_2", REG_MMIO, 0x4B1F, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_3", REG_MMIO, 0x4B20, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO0", REG_MMIO, 0x4B21, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO1", REG_MMIO, 0x4B22, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO2", REG_MMIO, 0x4B23, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO3", REG_MMIO, 0x4B24, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_MPEG_INFO0", REG_MMIO, 0x4B25, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_MPEG_INFO1", REG_MMIO, 0x4B26, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_HDR", REG_MMIO, 0x4B27, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_0", REG_MMIO, 0x4B28, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_1", REG_MMIO, 0x4B29, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_2", REG_MMIO, 0x4B2A, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_3", REG_MMIO, 0x4B2B, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_4", REG_MMIO, 0x4B2C, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_5", REG_MMIO, 0x4B2D, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_6", REG_MMIO, 0x4B2E, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_7", REG_MMIO, 0x4B2F, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4B30, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_32_0", REG_MMIO, 0x4B37, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_32_1", REG_MMIO, 0x4B38, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_44_0", REG_MMIO, 0x4B39, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_44_1", REG_MMIO, 0x4B3A, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_48_0", REG_MMIO, 0x4B3B, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_48_1", REG_MMIO, 0x4B3C, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_STATUS_0", REG_MMIO, 0x4B3D, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_STATUS_1", REG_MMIO, 0x4B3E, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_INFO0", REG_MMIO, 0x4B3F, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_INFO1", REG_MMIO, 0x4B40, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_60958_0", REG_MMIO, 0x4B41, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_60958_1", REG_MMIO, 0x4B42, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4B43, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4B44, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4B45, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4B46, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4B47, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_60958_2", REG_MMIO, 0x4B48, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4B49, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_STATUS", REG_MMIO, 0x4B4A, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4B4B, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x4B4C, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x4B4D, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x4B4F, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_BE_CNTL", REG_MMIO, 0x4B50, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_BE_EN_CNTL", REG_MMIO, 0x4B51, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4B52, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CNTL", REG_MMIO, 0x4B7C, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CONTROL_CHAR", REG_MMIO, 0x4B7D, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x4B7E, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x4B7F, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4B80, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4B81, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_DEBUG", REG_MMIO, 0x4B82, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CTL_BITS", REG_MMIO, 0x4B83, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4B84, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4B86, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4B87, NULL, 0, 0, 0 },
	{ "mmDIG5_LVDS_DATA_CNTL", REG_MMIO, 0x4B8C, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_LANE_ENABLE", REG_MMIO, 0x4B8D, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_CNTL", REG_MMIO, 0x4BA0, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING1", REG_MMIO, 0x4BA1, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING2", REG_MMIO, 0x4BA2, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING3", REG_MMIO, 0x4BA3, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING4", REG_MMIO, 0x4BA4, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_AUD_N", REG_MMIO, 0x4BA5, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x4BA6, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_AUD_M", REG_MMIO, 0x4BA7, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x4BA8, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_TIMESTAMP", REG_MMIO, 0x4BA9, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_PACKET_CNTL", REG_MMIO, 0x4BAA, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_CNTL1", REG_MMIO, 0x4BAB, NULL, 0, 0, 0 },
	{ "mmDP5_DP_LINK_CNTL", REG_MMIO, 0x4BC0, NULL, 0, 0, 0 },
	{ "mmDP5_DP_PIXEL_FORMAT", REG_MMIO, 0x4BC1, NULL, 0, 0, 0 },
	{ "mmDP5_DP_CONFIG", REG_MMIO, 0x4BC2, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_STREAM_CNTL", REG_MMIO, 0x4BC3, NULL, 0, 0, 0 },
	{ "mmDP5_DP_STEER_FIFO", REG_MMIO, 0x4BC4, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSA_MISC", REG_MMIO, 0x4BC5, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x4BC6, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x4BC7, NULL, 0, 0, 0 },
	{ "mmDP5_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x4BC8, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_TIMING", REG_MMIO, 0x4BC9, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_N", REG_MMIO, 0x4BCA, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_M", REG_MMIO, 0x4BCB, NULL, 0, 0, 0 },
	{ "mmDP5_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x4BCC, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_MSA_VBID", REG_MMIO, 0x4BCD, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x4BCE, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x4BCF, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CNTL", REG_MMIO, 0x4BD0, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x4BD1, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_SYM0", REG_MMIO, 0x4BD2, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x4BD3, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x4BD4, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_EN", REG_MMIO, 0x4BD6, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_CNTL", REG_MMIO, 0x4BD7, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_RESULT", REG_MMIO, 0x4BD8, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSA_COLORIMETRY", REG_MMIO, 0x4BDA, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_MISC_CNTL", REG_MMIO, 0x4BDB, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_SYM2", REG_MMIO, 0x4BDF, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_SYM1", REG_MMIO, 0x4BE0, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_RATE_CNTL", REG_MMIO, 0x4BE1, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_RATE_UPDATE", REG_MMIO, 0x4BE3, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_SAT0", REG_MMIO, 0x4BE4, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_SAT1", REG_MMIO, 0x4BE5, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_SAT2", REG_MMIO, 0x4BE6, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_SAT_UPDATE", REG_MMIO, 0x4BE7, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_LINK_TIMING", REG_MMIO, 0x4BE8, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x4BE9, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x4BEA, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x4BEB, NULL, 0, 0, 0 },
	{ "mmDP5_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x4BFC, NULL, 0, 0, 0 },
	{ "mmDP5_DP_TEST_DEBUG_DATA", REG_MMIO, 0x4BFD, NULL, 0, 0, 0 },
