// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_V_address0,
        input_V_ce0,
        input_V_q0,
        conv_out_V_address0,
        conv_out_V_ce0,
        conv_out_V_we0,
        conv_out_V_d0
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_V_address0;
output   input_V_ce0;
input  [31:0] input_V_q0;
output  [11:0] conv_out_V_address0;
output   conv_out_V_ce0;
output   conv_out_V_we0;
output  [31:0] conv_out_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_V_ce0;
reg conv_out_V_ce0;
reg conv_out_V_we0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] conv_1_weights_V_address0;
reg    conv_1_weights_V_ce0;
wire   [16:0] conv_1_weights_V_q0;
wire   [2:0] conv_1_bias_V_address0;
reg    conv_1_bias_V_ce0;
wire   [14:0] conv_1_bias_V_q0;
wire   [9:0] add_ln8_fu_300_p2;
reg   [9:0] add_ln8_reg_909;
wire    ap_CS_fsm_state2;
wire   [4:0] r_fu_312_p2;
reg   [4:0] r_reg_917;
wire   [4:0] c_fu_324_p2;
reg   [4:0] c_reg_925;
wire    ap_CS_fsm_state3;
wire   [12:0] sub_ln203_fu_360_p2;
reg   [12:0] sub_ln203_reg_930;
wire   [0:0] icmp_ln11_fu_318_p2;
wire   [2:0] f_fu_372_p2;
reg   [2:0] f_reg_938;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln23_fu_378_p1;
reg   [63:0] zext_ln23_reg_943;
wire   [0:0] icmp_ln14_fu_366_p2;
wire   [6:0] zext_ln203_14_fu_382_p1;
reg   [6:0] zext_ln203_14_reg_948;
reg   [11:0] conv_out_V_addr_reg_953;
wire   [1:0] wr_fu_410_p2;
reg   [1:0] wr_reg_961;
wire    ap_CS_fsm_state5;
wire  signed [5:0] sext_ln1116_2_fu_434_p1;
reg  signed [5:0] sext_ln1116_2_reg_966;
wire   [0:0] icmp_ln18_fu_404_p2;
wire   [10:0] sub_ln1117_fu_468_p2;
reg   [10:0] sub_ln1117_reg_971;
wire   [1:0] wc_fu_484_p2;
reg   [1:0] wc_reg_984;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln21_fu_478_p2;
wire    ap_CS_fsm_state7;
wire   [31:0] tmp_V_8_fu_597_p2;
reg   [31:0] tmp_V_8_reg_1004;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln885_fu_603_p2;
reg   [0:0] icmp_ln885_reg_1012;
wire   [0:0] p_Result_39_fu_609_p3;
reg   [0:0] p_Result_39_reg_1016;
wire    ap_CS_fsm_state9;
wire   [31:0] tmp_V_9_fu_621_p3;
reg   [31:0] tmp_V_9_reg_1021;
wire   [31:0] sub_ln894_fu_646_p2;
reg   [31:0] sub_ln894_reg_1027;
wire   [31:0] or_ln_fu_746_p3;
reg   [31:0] or_ln_reg_1033;
wire   [0:0] icmp_ln908_fu_754_p2;
reg   [0:0] icmp_ln908_reg_1038;
wire   [10:0] trunc_ln893_fu_760_p1;
reg   [10:0] trunc_ln893_reg_1043;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln924_fu_887_p2;
reg   [0:0] icmp_ln924_reg_1053;
wire   [0:0] icmp_ln924_2_fu_893_p2;
reg   [0:0] icmp_ln924_2_reg_1058;
reg   [4:0] r_0_reg_191;
reg   [9:0] phi_mul_reg_203;
reg   [4:0] c_0_reg_215;
wire   [0:0] icmp_ln8_fu_306_p2;
reg   [2:0] f_0_reg_227;
wire    ap_CS_fsm_state11;
reg   [31:0] p_Val2_s_reg_238;
reg   [1:0] wr_0_reg_250;
reg   [31:0] p_Val2_30_reg_261;
reg   [1:0] wc_0_reg_273;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_287_p4;
wire   [0:0] and_ln924_fu_903_p2;
wire   [63:0] zext_ln203_16_fu_395_p1;
wire   [63:0] zext_ln1116_8_fu_530_p1;
wire  signed [63:0] sext_ln1117_fu_550_p1;
wire   [63:0] grp_fu_295_p0;
wire   [9:0] zext_ln203_fu_330_p1;
wire   [9:0] add_ln203_fu_334_p2;
wire   [10:0] tmp_15_fu_348_p3;
wire   [12:0] p_shl_cast_fu_340_p3;
wire   [12:0] zext_ln203_13_fu_356_p1;
wire   [12:0] zext_ln203_15_fu_386_p1;
wire   [12:0] add_ln203_7_fu_390_p2;
wire   [3:0] tmp_6_fu_416_p3;
wire   [4:0] zext_ln1116_fu_424_p1;
wire   [4:0] zext_ln18_fu_400_p1;
wire   [4:0] sub_ln1116_fu_428_p2;
wire   [4:0] add_ln23_fu_438_p2;
wire   [9:0] tmp_8_fu_444_p3;
wire   [6:0] tmp_9_fu_456_p3;
wire   [10:0] zext_ln1117_fu_452_p1;
wire   [10:0] zext_ln1117_4_fu_464_p1;
wire   [5:0] zext_ln1116_7_fu_490_p1;
wire   [5:0] add_ln1116_fu_494_p2;
wire   [3:0] trunc_ln1116_fu_499_p1;
wire   [6:0] p_shl5_cast_fu_503_p3;
wire   [6:0] p_shl6_cast_fu_511_p3;
wire   [6:0] sub_ln1116_2_fu_519_p2;
wire   [6:0] add_ln1116_3_fu_525_p2;
wire   [4:0] zext_ln21_fu_474_p1;
wire   [4:0] add_ln23_1_fu_535_p2;
wire   [10:0] zext_ln1117_5_fu_541_p1;
wire   [10:0] add_ln1117_fu_545_p2;
wire  signed [31:0] r_V_fu_563_p0;
wire  signed [16:0] r_V_fu_563_p1;
wire   [47:0] lhs_V_fu_569_p3;
wire   [47:0] r_V_fu_563_p2;
wire   [47:0] add_ln1192_fu_577_p2;
wire  signed [31:0] sext_ln1265_fu_593_p1;
wire   [31:0] tmp_V_fu_616_p2;
reg   [31:0] p_Result_40_fu_628_p4;
reg   [31:0] l_fu_638_p3;
wire   [31:0] lsb_index_fu_652_p2;
wire   [30:0] tmp_17_fu_658_p4;
wire   [5:0] trunc_ln897_fu_674_p1;
wire   [5:0] sub_ln897_fu_678_p2;
wire   [31:0] zext_ln897_fu_684_p1;
wire   [31:0] lshr_ln897_fu_688_p2;
wire   [31:0] p_Result_s_fu_694_p2;
wire   [0:0] icmp_ln897_fu_668_p2;
wire   [0:0] icmp_ln897_2_fu_700_p2;
wire   [0:0] tmp_18_fu_712_p3;
wire   [0:0] p_Result_37_fu_726_p3;
wire   [0:0] xor_ln899_fu_720_p2;
wire   [0:0] and_ln899_fu_734_p2;
wire   [0:0] a_fu_706_p2;
wire   [0:0] or_ln899_fu_740_p2;
wire   [31:0] add_ln908_fu_767_p2;
wire   [31:0] lshr_ln908_fu_772_p2;
wire   [31:0] sub_ln908_fu_781_p2;
wire   [63:0] m_fu_764_p1;
wire   [63:0] zext_ln908_2_fu_786_p1;
wire   [63:0] zext_ln908_fu_777_p1;
wire   [63:0] shl_ln908_fu_790_p2;
wire   [63:0] zext_ln911_fu_803_p1;
wire   [63:0] m_7_fu_796_p3;
wire   [63:0] m_8_fu_806_p2;
wire   [62:0] m_s_fu_812_p4;
wire   [0:0] tmp_19_fu_826_p3;
wire   [10:0] sub_ln915_fu_842_p2;
wire   [10:0] select_ln915_fu_834_p3;
wire   [10:0] add_ln915_fu_847_p2;
wire   [63:0] m_11_fu_822_p1;
wire   [11:0] tmp_7_fu_853_p3;
wire   [63:0] p_Result_41_fu_860_p5;
wire   [51:0] trunc_ln5_fu_877_p4;
wire   [0:0] or_ln924_fu_899_p2;
wire   [0:0] grp_fu_295_p2;
reg   [10:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
end

conv_1_conv_1_weibkb #(
    .DataWidth( 17 ),
    .AddressRange( 54 ),
    .AddressWidth( 6 ))
conv_1_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_V_address0),
    .ce0(conv_1_weights_V_ce0),
    .q0(conv_1_weights_V_q0)
);

conv_1_conv_1_biacud #(
    .DataWidth( 15 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_bias_V_address0),
    .ce0(conv_1_bias_V_ce0),
    .q0(conv_1_bias_V_q0)
);

cnn_dcmp_64ns_64ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
cnn_dcmp_64ns_64ndEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_295_p0),
    .din1(64'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_295_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14_fu_366_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c_0_reg_215 <= c_reg_925;
    end else if (((icmp_ln8_fu_306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_0_reg_215 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        f_0_reg_227 <= f_reg_938;
    end else if (((icmp_ln11_fu_318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        f_0_reg_227 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_30_reg_261 <= {{add_ln1192_fu_577_p2[47:16]}};
    end else if (((icmp_ln18_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        p_Val2_30_reg_261 <= p_Val2_s_reg_238;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_478_p2 == 1'd1))) begin
        p_Val2_s_reg_238 <= p_Val2_30_reg_261;
    end else if (((icmp_ln14_fu_366_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        p_Val2_s_reg_238 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_318_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul_reg_203 <= add_ln8_reg_909;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_reg_203 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_318_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        r_0_reg_191 <= r_reg_917;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_191 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        wc_0_reg_273 <= wc_reg_984;
    end else if (((icmp_ln18_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        wc_0_reg_273 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_478_p2 == 1'd1))) begin
        wr_0_reg_250 <= wr_reg_961;
    end else if (((icmp_ln14_fu_366_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        wr_0_reg_250 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln8_reg_909 <= add_ln8_fu_300_p2;
        r_reg_917 <= r_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c_reg_925 <= c_fu_324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14_fu_366_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_out_V_addr_reg_953 <= zext_ln203_16_fu_395_p1;
        zext_ln203_14_reg_948[2 : 0] <= zext_ln203_14_fu_382_p1[2 : 0];
        zext_ln23_reg_943[2 : 0] <= zext_ln23_fu_378_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        f_reg_938 <= f_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln885_reg_1012 <= icmp_ln885_fu_603_p2;
        tmp_V_8_reg_1004 <= tmp_V_8_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln908_reg_1038 <= icmp_ln908_fu_754_p2;
        or_ln_reg_1033[0] <= or_ln_fu_746_p3[0];
        p_Result_39_reg_1016 <= tmp_V_8_reg_1004[32'd31];
        sub_ln894_reg_1027 <= sub_ln894_fu_646_p2;
        tmp_V_9_reg_1021 <= tmp_V_9_fu_621_p3;
        trunc_ln893_reg_1043 <= trunc_ln893_fu_760_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        icmp_ln924_2_reg_1058 <= icmp_ln924_2_fu_893_p2;
        icmp_ln924_reg_1053 <= icmp_ln924_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        sext_ln1116_2_reg_966 <= sext_ln1116_2_fu_434_p1;
        sub_ln1117_reg_971[10 : 2] <= sub_ln1117_fu_468_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        sub_ln203_reg_930[12 : 1] <= sub_ln203_fu_360_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        wc_reg_984 <= wc_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        wr_reg_961 <= wr_fu_410_p2;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_306_p2 == 1'd1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if (((icmp_ln885_reg_1012 == 1'd0) & (1'd1 == and_ln924_fu_903_p2))) begin
            ap_phi_mux_storemerge_phi_fu_287_p4 = tmp_V_8_reg_1004;
        end else if (((1'd0 == and_ln924_fu_903_p2) | (icmp_ln885_reg_1012 == 1'd1))) begin
            ap_phi_mux_storemerge_phi_fu_287_p4 = 32'd0;
        end else begin
            ap_phi_mux_storemerge_phi_fu_287_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_phi_fu_287_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_306_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_bias_V_ce0 = 1'b1;
    end else begin
        conv_1_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_weights_V_ce0 = 1'b1;
    end else begin
        conv_1_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_out_V_ce0 = 1'b1;
    end else begin
        conv_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_out_V_we0 = 1'b1;
    end else begin
        conv_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_V_ce0 = 1'b1;
    end else begin
        input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_306_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln11_fu_318_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln14_fu_366_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln18_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_478_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln885_fu_603_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_706_p2 = (icmp_ln897_fu_668_p2 & icmp_ln897_2_fu_700_p2);

assign add_ln1116_3_fu_525_p2 = (sub_ln1116_2_fu_519_p2 + zext_ln203_14_reg_948);

assign add_ln1116_fu_494_p2 = ($signed(sext_ln1116_2_reg_966) + $signed(zext_ln1116_7_fu_490_p1));

assign add_ln1117_fu_545_p2 = (sub_ln1117_reg_971 + zext_ln1117_5_fu_541_p1);

assign add_ln1192_fu_577_p2 = (lhs_V_fu_569_p3 + r_V_fu_563_p2);

assign add_ln203_7_fu_390_p2 = (sub_ln203_reg_930 + zext_ln203_15_fu_386_p1);

assign add_ln203_fu_334_p2 = (zext_ln203_fu_330_p1 + phi_mul_reg_203);

assign add_ln23_1_fu_535_p2 = (zext_ln21_fu_474_p1 + c_0_reg_215);

assign add_ln23_fu_438_p2 = (zext_ln18_fu_400_p1 + r_0_reg_191);

assign add_ln8_fu_300_p2 = (phi_mul_reg_203 + 10'd26);

assign add_ln908_fu_767_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_reg_1027));

assign add_ln915_fu_847_p2 = (sub_ln915_fu_842_p2 + select_ln915_fu_834_p3);

assign and_ln899_fu_734_p2 = (xor_ln899_fu_720_p2 & p_Result_37_fu_726_p3);

assign and_ln924_fu_903_p2 = (or_ln924_fu_899_p2 & grp_fu_295_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign c_fu_324_p2 = (c_0_reg_215 + 5'd1);

assign conv_1_bias_V_address0 = zext_ln23_reg_943;

assign conv_1_weights_V_address0 = zext_ln1116_8_fu_530_p1;

assign conv_out_V_address0 = conv_out_V_addr_reg_953;

assign conv_out_V_d0 = ap_phi_mux_storemerge_phi_fu_287_p4;

assign f_fu_372_p2 = (f_0_reg_227 + 3'd1);

assign grp_fu_295_p0 = p_Result_41_fu_860_p5;

assign icmp_ln11_fu_318_p2 = ((c_0_reg_215 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_366_p2 = ((f_0_reg_227 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_404_p2 = ((wr_0_reg_250 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_478_p2 = ((wc_0_reg_273 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln885_fu_603_p2 = ((tmp_V_8_fu_597_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_2_fu_700_p2 = ((p_Result_s_fu_694_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_fu_668_p2 = (($signed(tmp_17_fu_658_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_306_p2 = ((r_0_reg_191 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln908_fu_754_p2 = (($signed(lsb_index_fu_652_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln924_2_fu_893_p2 = ((trunc_ln5_fu_877_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_fu_887_p2 = ((add_ln915_fu_847_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign input_V_address0 = sext_ln1117_fu_550_p1;


always @ (p_Result_40_fu_628_p4) begin
    if (p_Result_40_fu_628_p4[0] == 1'b1) begin
        l_fu_638_p3 = 32'd0;
    end else if (p_Result_40_fu_628_p4[1] == 1'b1) begin
        l_fu_638_p3 = 32'd1;
    end else if (p_Result_40_fu_628_p4[2] == 1'b1) begin
        l_fu_638_p3 = 32'd2;
    end else if (p_Result_40_fu_628_p4[3] == 1'b1) begin
        l_fu_638_p3 = 32'd3;
    end else if (p_Result_40_fu_628_p4[4] == 1'b1) begin
        l_fu_638_p3 = 32'd4;
    end else if (p_Result_40_fu_628_p4[5] == 1'b1) begin
        l_fu_638_p3 = 32'd5;
    end else if (p_Result_40_fu_628_p4[6] == 1'b1) begin
        l_fu_638_p3 = 32'd6;
    end else if (p_Result_40_fu_628_p4[7] == 1'b1) begin
        l_fu_638_p3 = 32'd7;
    end else if (p_Result_40_fu_628_p4[8] == 1'b1) begin
        l_fu_638_p3 = 32'd8;
    end else if (p_Result_40_fu_628_p4[9] == 1'b1) begin
        l_fu_638_p3 = 32'd9;
    end else if (p_Result_40_fu_628_p4[10] == 1'b1) begin
        l_fu_638_p3 = 32'd10;
    end else if (p_Result_40_fu_628_p4[11] == 1'b1) begin
        l_fu_638_p3 = 32'd11;
    end else if (p_Result_40_fu_628_p4[12] == 1'b1) begin
        l_fu_638_p3 = 32'd12;
    end else if (p_Result_40_fu_628_p4[13] == 1'b1) begin
        l_fu_638_p3 = 32'd13;
    end else if (p_Result_40_fu_628_p4[14] == 1'b1) begin
        l_fu_638_p3 = 32'd14;
    end else if (p_Result_40_fu_628_p4[15] == 1'b1) begin
        l_fu_638_p3 = 32'd15;
    end else if (p_Result_40_fu_628_p4[16] == 1'b1) begin
        l_fu_638_p3 = 32'd16;
    end else if (p_Result_40_fu_628_p4[17] == 1'b1) begin
        l_fu_638_p3 = 32'd17;
    end else if (p_Result_40_fu_628_p4[18] == 1'b1) begin
        l_fu_638_p3 = 32'd18;
    end else if (p_Result_40_fu_628_p4[19] == 1'b1) begin
        l_fu_638_p3 = 32'd19;
    end else if (p_Result_40_fu_628_p4[20] == 1'b1) begin
        l_fu_638_p3 = 32'd20;
    end else if (p_Result_40_fu_628_p4[21] == 1'b1) begin
        l_fu_638_p3 = 32'd21;
    end else if (p_Result_40_fu_628_p4[22] == 1'b1) begin
        l_fu_638_p3 = 32'd22;
    end else if (p_Result_40_fu_628_p4[23] == 1'b1) begin
        l_fu_638_p3 = 32'd23;
    end else if (p_Result_40_fu_628_p4[24] == 1'b1) begin
        l_fu_638_p3 = 32'd24;
    end else if (p_Result_40_fu_628_p4[25] == 1'b1) begin
        l_fu_638_p3 = 32'd25;
    end else if (p_Result_40_fu_628_p4[26] == 1'b1) begin
        l_fu_638_p3 = 32'd26;
    end else if (p_Result_40_fu_628_p4[27] == 1'b1) begin
        l_fu_638_p3 = 32'd27;
    end else if (p_Result_40_fu_628_p4[28] == 1'b1) begin
        l_fu_638_p3 = 32'd28;
    end else if (p_Result_40_fu_628_p4[29] == 1'b1) begin
        l_fu_638_p3 = 32'd29;
    end else if (p_Result_40_fu_628_p4[30] == 1'b1) begin
        l_fu_638_p3 = 32'd30;
    end else if (p_Result_40_fu_628_p4[31] == 1'b1) begin
        l_fu_638_p3 = 32'd31;
    end else begin
        l_fu_638_p3 = 32'd32;
    end
end

assign lhs_V_fu_569_p3 = {{p_Val2_30_reg_261}, {16'd0}};

assign lsb_index_fu_652_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_fu_646_p2));

assign lshr_ln897_fu_688_p2 = 32'd4294967295 >> zext_ln897_fu_684_p1;

assign lshr_ln908_fu_772_p2 = tmp_V_9_reg_1021 >> add_ln908_fu_767_p2;

assign m_11_fu_822_p1 = m_s_fu_812_p4;

assign m_7_fu_796_p3 = ((icmp_ln908_reg_1038[0:0] === 1'b1) ? zext_ln908_fu_777_p1 : shl_ln908_fu_790_p2);

assign m_8_fu_806_p2 = (zext_ln911_fu_803_p1 + m_7_fu_796_p3);

assign m_fu_764_p1 = tmp_V_9_reg_1021;

assign m_s_fu_812_p4 = {{m_8_fu_806_p2[63:1]}};

assign or_ln899_fu_740_p2 = (and_ln899_fu_734_p2 | a_fu_706_p2);

assign or_ln924_fu_899_p2 = (icmp_ln924_reg_1053 | icmp_ln924_2_reg_1058);

assign or_ln_fu_746_p3 = {{31'd0}, {or_ln899_fu_740_p2}};

assign p_Result_37_fu_726_p3 = tmp_V_9_fu_621_p3[lsb_index_fu_652_p2];

assign p_Result_39_fu_609_p3 = tmp_V_8_reg_1004[32'd31];

integer ap_tvar_int_0;

always @ (tmp_V_9_fu_621_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_40_fu_628_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_40_fu_628_p4[ap_tvar_int_0] = tmp_V_9_fu_621_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_41_fu_860_p5 = {{tmp_7_fu_853_p3}, {m_11_fu_822_p1[51:0]}};

assign p_Result_s_fu_694_p2 = (tmp_V_9_fu_621_p3 & lshr_ln897_fu_688_p2);

assign p_shl5_cast_fu_503_p3 = {{trunc_ln1116_fu_499_p1}, {3'd0}};

assign p_shl6_cast_fu_511_p3 = {{add_ln1116_fu_494_p2}, {1'd0}};

assign p_shl_cast_fu_340_p3 = {{add_ln203_fu_334_p2}, {3'd0}};

assign r_V_fu_563_p0 = input_V_q0;

assign r_V_fu_563_p1 = conv_1_weights_V_q0;

assign r_V_fu_563_p2 = ($signed(r_V_fu_563_p0) * $signed(r_V_fu_563_p1));

assign r_fu_312_p2 = (r_0_reg_191 + 5'd1);

assign select_ln915_fu_834_p3 = ((tmp_19_fu_826_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign sext_ln1116_2_fu_434_p1 = $signed(sub_ln1116_fu_428_p2);

assign sext_ln1117_fu_550_p1 = $signed(add_ln1117_fu_545_p2);

assign sext_ln1265_fu_593_p1 = $signed(conv_1_bias_V_q0);

assign shl_ln908_fu_790_p2 = m_fu_764_p1 << zext_ln908_2_fu_786_p1;

assign sub_ln1116_2_fu_519_p2 = (p_shl5_cast_fu_503_p3 - p_shl6_cast_fu_511_p3);

assign sub_ln1116_fu_428_p2 = (zext_ln1116_fu_424_p1 - zext_ln18_fu_400_p1);

assign sub_ln1117_fu_468_p2 = (zext_ln1117_fu_452_p1 - zext_ln1117_4_fu_464_p1);

assign sub_ln203_fu_360_p2 = (p_shl_cast_fu_340_p3 - zext_ln203_13_fu_356_p1);

assign sub_ln894_fu_646_p2 = (32'd32 - l_fu_638_p3);

assign sub_ln897_fu_678_p2 = (6'd22 - trunc_ln897_fu_674_p1);

assign sub_ln908_fu_781_p2 = (32'd54 - sub_ln894_reg_1027);

assign sub_ln915_fu_842_p2 = (11'd16 - trunc_ln893_reg_1043);

assign tmp_15_fu_348_p3 = {{add_ln203_fu_334_p2}, {1'd0}};

assign tmp_17_fu_658_p4 = {{lsb_index_fu_652_p2[31:1]}};

assign tmp_18_fu_712_p3 = lsb_index_fu_652_p2[32'd31];

assign tmp_19_fu_826_p3 = m_8_fu_806_p2[32'd54];

assign tmp_6_fu_416_p3 = {{wr_0_reg_250}, {2'd0}};

assign tmp_7_fu_853_p3 = {{p_Result_39_reg_1016}, {add_ln915_fu_847_p2}};

assign tmp_8_fu_444_p3 = {{add_ln23_fu_438_p2}, {5'd0}};

assign tmp_9_fu_456_p3 = {{add_ln23_fu_438_p2}, {2'd0}};

assign tmp_V_8_fu_597_p2 = ($signed(sext_ln1265_fu_593_p1) + $signed(p_Val2_s_reg_238));

assign tmp_V_9_fu_621_p3 = ((p_Result_39_fu_609_p3[0:0] === 1'b1) ? tmp_V_fu_616_p2 : tmp_V_8_reg_1004);

assign tmp_V_fu_616_p2 = (32'd0 - tmp_V_8_reg_1004);

assign trunc_ln1116_fu_499_p1 = add_ln1116_fu_494_p2[3:0];

assign trunc_ln5_fu_877_p4 = {{m_8_fu_806_p2[52:1]}};

assign trunc_ln893_fu_760_p1 = l_fu_638_p3[10:0];

assign trunc_ln897_fu_674_p1 = sub_ln894_fu_646_p2[5:0];

assign wc_fu_484_p2 = (wc_0_reg_273 + 2'd1);

assign wr_fu_410_p2 = (wr_0_reg_250 + 2'd1);

assign xor_ln899_fu_720_p2 = (tmp_18_fu_712_p3 ^ 1'd1);

assign zext_ln1116_7_fu_490_p1 = wc_0_reg_273;

assign zext_ln1116_8_fu_530_p1 = add_ln1116_3_fu_525_p2;

assign zext_ln1116_fu_424_p1 = tmp_6_fu_416_p3;

assign zext_ln1117_4_fu_464_p1 = tmp_9_fu_456_p3;

assign zext_ln1117_5_fu_541_p1 = add_ln23_1_fu_535_p2;

assign zext_ln1117_fu_452_p1 = tmp_8_fu_444_p3;

assign zext_ln18_fu_400_p1 = wr_0_reg_250;

assign zext_ln203_13_fu_356_p1 = tmp_15_fu_348_p3;

assign zext_ln203_14_fu_382_p1 = f_0_reg_227;

assign zext_ln203_15_fu_386_p1 = f_0_reg_227;

assign zext_ln203_16_fu_395_p1 = add_ln203_7_fu_390_p2;

assign zext_ln203_fu_330_p1 = c_0_reg_215;

assign zext_ln21_fu_474_p1 = wc_0_reg_273;

assign zext_ln23_fu_378_p1 = f_0_reg_227;

assign zext_ln897_fu_684_p1 = sub_ln897_fu_678_p2;

assign zext_ln908_2_fu_786_p1 = sub_ln908_fu_781_p2;

assign zext_ln908_fu_777_p1 = lshr_ln908_fu_772_p2;

assign zext_ln911_fu_803_p1 = or_ln_reg_1033;

always @ (posedge ap_clk) begin
    sub_ln203_reg_930[0] <= 1'b0;
    zext_ln23_reg_943[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln203_14_reg_948[6:3] <= 4'b0000;
    sub_ln1117_reg_971[1:0] <= 2'b00;
    or_ln_reg_1033[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //conv_1
