<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<unit xmlns="http://www.srcML.org/srcML/src" xmlns:pos="http://www.srcML.org/srcML/position" revision="1.0.0" language="C" filename="dataset/ropgen/aug/0/100.c" pos:tabs="8"><function pos:start="1:1" pos:end="49:1"><type pos:start="1:1" pos:end="1:11"><specifier pos:start="1:1" pos:end="1:6">static</specifier> <name pos:start="1:8" pos:end="1:11">void</name></type> <name pos:start="1:13" pos:end="1:32">read_vec_element_i32</name><parameter_list pos:start="1:33" pos:end="3:61">(<parameter pos:start="1:34" pos:end="1:48"><decl pos:start="1:34" pos:end="1:48"><type pos:start="1:34" pos:end="1:48"><name pos:start="1:34" pos:end="1:45">DisasContext</name> <modifier pos:start="1:47" pos:end="1:47">*</modifier></type><name pos:start="1:48" pos:end="1:48">s</name></decl></parameter>, <parameter pos:start="1:51" pos:end="1:67"><decl pos:start="1:51" pos:end="1:67"><type pos:start="1:51" pos:end="1:67"><name pos:start="1:51" pos:end="1:58">TCGv_i32</name></type> <name pos:start="1:60" pos:end="1:67">tcg_dest</name></decl></parameter>, <parameter pos:start="1:70" pos:end="1:79"><decl pos:start="1:70" pos:end="1:79"><type pos:start="1:70" pos:end="1:79"><name pos:start="1:70" pos:end="1:72">int</name></type> <name pos:start="1:74" pos:end="1:79">srcidx</name></decl></parameter>,

                                 <parameter pos:start="3:34" pos:end="3:44"><decl pos:start="3:34" pos:end="3:44"><type pos:start="3:34" pos:end="3:44"><name pos:start="3:34" pos:end="3:36">int</name></type> <name pos:start="3:38" pos:end="3:44">element</name></decl></parameter>, <parameter pos:start="3:47" pos:end="3:60"><decl pos:start="3:47" pos:end="3:60"><type pos:start="3:47" pos:end="3:60"><name pos:start="3:47" pos:end="3:54">TCGMemOp</name></type> <name pos:start="3:56" pos:end="3:60">memop</name></decl></parameter>)</parameter_list>

<block pos:start="5:1" pos:end="49:1">{<block_content pos:start="7:5" pos:end="47:5">

    <decl_stmt pos:start="7:5" pos:end="7:68"><decl pos:start="7:5" pos:end="7:67"><type pos:start="7:5" pos:end="7:7"><name pos:start="7:5" pos:end="7:7">int</name></type> <name pos:start="7:9" pos:end="7:16">vect_off</name> <init pos:start="7:18" pos:end="7:67">= <expr pos:start="7:20" pos:end="7:67"><call pos:start="7:20" pos:end="7:67"><name pos:start="7:20" pos:end="7:33">vec_reg_offset</name><argument_list pos:start="7:34" pos:end="7:67">(<argument pos:start="7:35" pos:end="7:40"><expr pos:start="7:35" pos:end="7:40"><name pos:start="7:35" pos:end="7:40">srcidx</name></expr></argument>, <argument pos:start="7:43" pos:end="7:49"><expr pos:start="7:43" pos:end="7:49"><name pos:start="7:43" pos:end="7:49">element</name></expr></argument>, <argument pos:start="7:52" pos:end="7:66"><expr pos:start="7:52" pos:end="7:66"><name pos:start="7:52" pos:end="7:56">memop</name> <operator pos:start="7:58" pos:end="7:58">&amp;</operator> <name pos:start="7:60" pos:end="7:66">MO_SIZE</name></expr></argument>)</argument_list></call></expr></init></decl>;</decl_stmt>

    <switch pos:start="9:5" pos:end="47:5">switch <condition pos:start="9:12" pos:end="9:18">(<expr pos:start="9:13" pos:end="9:17"><name pos:start="9:13" pos:end="9:17">memop</name></expr>)</condition> <block pos:start="9:20" pos:end="47:5">{<block_content pos:start="11:5" pos:end="45:31">

    <case pos:start="11:5" pos:end="11:14">case <expr pos:start="11:10" pos:end="11:13"><name pos:start="11:10" pos:end="11:13">MO_8</name></expr>:</case>

        <expr_stmt pos:start="13:9" pos:end="13:54"><expr pos:start="13:9" pos:end="13:53"><call pos:start="13:9" pos:end="13:53"><name pos:start="13:9" pos:end="13:24">tcg_gen_ld8u_i32</name><argument_list pos:start="13:25" pos:end="13:53">(<argument pos:start="13:26" pos:end="13:33"><expr pos:start="13:26" pos:end="13:33"><name pos:start="13:26" pos:end="13:33">tcg_dest</name></expr></argument>, <argument pos:start="13:36" pos:end="13:42"><expr pos:start="13:36" pos:end="13:42"><name pos:start="13:36" pos:end="13:42">cpu_env</name></expr></argument>, <argument pos:start="13:45" pos:end="13:52"><expr pos:start="13:45" pos:end="13:52"><name pos:start="13:45" pos:end="13:52">vect_off</name></expr></argument>)</argument_list></call></expr>;</expr_stmt>

        <break pos:start="15:9" pos:end="15:14">break;</break>

    <case pos:start="17:5" pos:end="17:15">case <expr pos:start="17:10" pos:end="17:14"><name pos:start="17:10" pos:end="17:14">MO_16</name></expr>:</case>

        <expr_stmt pos:start="19:9" pos:end="19:55"><expr pos:start="19:9" pos:end="19:54"><call pos:start="19:9" pos:end="19:54"><name pos:start="19:9" pos:end="19:25">tcg_gen_ld16u_i32</name><argument_list pos:start="19:26" pos:end="19:54">(<argument pos:start="19:27" pos:end="19:34"><expr pos:start="19:27" pos:end="19:34"><name pos:start="19:27" pos:end="19:34">tcg_dest</name></expr></argument>, <argument pos:start="19:37" pos:end="19:43"><expr pos:start="19:37" pos:end="19:43"><name pos:start="19:37" pos:end="19:43">cpu_env</name></expr></argument>, <argument pos:start="19:46" pos:end="19:53"><expr pos:start="19:46" pos:end="19:53"><name pos:start="19:46" pos:end="19:53">vect_off</name></expr></argument>)</argument_list></call></expr>;</expr_stmt>

        <break pos:start="21:9" pos:end="21:14">break;</break>

    <case pos:start="23:5" pos:end="23:22">case <expr pos:start="23:10" pos:end="23:21"><name pos:start="23:10" pos:end="23:13">MO_8</name><operator pos:start="23:14" pos:end="23:14">|</operator><name pos:start="23:15" pos:end="23:21">MO_SIGN</name></expr>:</case>

        <expr_stmt pos:start="25:9" pos:end="25:54"><expr pos:start="25:9" pos:end="25:53"><call pos:start="25:9" pos:end="25:53"><name pos:start="25:9" pos:end="25:24">tcg_gen_ld8s_i32</name><argument_list pos:start="25:25" pos:end="25:53">(<argument pos:start="25:26" pos:end="25:33"><expr pos:start="25:26" pos:end="25:33"><name pos:start="25:26" pos:end="25:33">tcg_dest</name></expr></argument>, <argument pos:start="25:36" pos:end="25:42"><expr pos:start="25:36" pos:end="25:42"><name pos:start="25:36" pos:end="25:42">cpu_env</name></expr></argument>, <argument pos:start="25:45" pos:end="25:52"><expr pos:start="25:45" pos:end="25:52"><name pos:start="25:45" pos:end="25:52">vect_off</name></expr></argument>)</argument_list></call></expr>;</expr_stmt>

        <break pos:start="27:9" pos:end="27:14">break;</break>

    <case pos:start="29:5" pos:end="29:23">case <expr pos:start="29:10" pos:end="29:22"><name pos:start="29:10" pos:end="29:14">MO_16</name><operator pos:start="29:15" pos:end="29:15">|</operator><name pos:start="29:16" pos:end="29:22">MO_SIGN</name></expr>:</case>

        <expr_stmt pos:start="31:9" pos:end="31:55"><expr pos:start="31:9" pos:end="31:54"><call pos:start="31:9" pos:end="31:54"><name pos:start="31:9" pos:end="31:25">tcg_gen_ld16s_i32</name><argument_list pos:start="31:26" pos:end="31:54">(<argument pos:start="31:27" pos:end="31:34"><expr pos:start="31:27" pos:end="31:34"><name pos:start="31:27" pos:end="31:34">tcg_dest</name></expr></argument>, <argument pos:start="31:37" pos:end="31:43"><expr pos:start="31:37" pos:end="31:43"><name pos:start="31:37" pos:end="31:43">cpu_env</name></expr></argument>, <argument pos:start="31:46" pos:end="31:53"><expr pos:start="31:46" pos:end="31:53"><name pos:start="31:46" pos:end="31:53">vect_off</name></expr></argument>)</argument_list></call></expr>;</expr_stmt>

        <break pos:start="33:9" pos:end="33:14">break;</break>

    <case pos:start="35:5" pos:end="35:15">case <expr pos:start="35:10" pos:end="35:14"><name pos:start="35:10" pos:end="35:14">MO_32</name></expr>:</case>

    <case pos:start="37:5" pos:end="37:23">case <expr pos:start="37:10" pos:end="37:22"><name pos:start="37:10" pos:end="37:14">MO_32</name><operator pos:start="37:15" pos:end="37:15">|</operator><name pos:start="37:16" pos:end="37:22">MO_SIGN</name></expr>:</case>

        <expr_stmt pos:start="39:9" pos:end="39:52"><expr pos:start="39:9" pos:end="39:51"><call pos:start="39:9" pos:end="39:51"><name pos:start="39:9" pos:end="39:22">tcg_gen_ld_i32</name><argument_list pos:start="39:23" pos:end="39:51">(<argument pos:start="39:24" pos:end="39:31"><expr pos:start="39:24" pos:end="39:31"><name pos:start="39:24" pos:end="39:31">tcg_dest</name></expr></argument>, <argument pos:start="39:34" pos:end="39:40"><expr pos:start="39:34" pos:end="39:40"><name pos:start="39:34" pos:end="39:40">cpu_env</name></expr></argument>, <argument pos:start="39:43" pos:end="39:50"><expr pos:start="39:43" pos:end="39:50"><name pos:start="39:43" pos:end="39:50">vect_off</name></expr></argument>)</argument_list></call></expr>;</expr_stmt>

        <break pos:start="41:9" pos:end="41:14">break;</break>

    <default pos:start="43:5" pos:end="43:12">default:</default>

        <expr_stmt pos:start="45:9" pos:end="45:31"><expr pos:start="45:9" pos:end="45:30"><call pos:start="45:9" pos:end="45:30"><name pos:start="45:9" pos:end="45:28">g_assert_not_reached</name><argument_list pos:start="45:29" pos:end="45:30">()</argument_list></call></expr>;</expr_stmt>

    </block_content>}</block></switch>

</block_content>}</block></function>
</unit>
