# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL Example 4_26 PRIORITY CIRCUIT.srcs/sources_1/imports/HDL Example 4.26 PRIORITY CIRCUIT/priority.vhd" \
"../../../../HDL Example 4_26 PRIORITY CIRCUIT.srcs/sources_1/imports/HDL Example 4.26 PRIORITY CIRCUIT/priority_top.vhd" \

# Do not sort compile order
nosort
