#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027967fa5280 .scope package, "$unit" "$unit" 2 1;
 .timescale -6 -6;
S_0000027967fdb700 .scope module, "data_path_v" "data_path_v" 3 19;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "inp_alu_carry";
    .port_info 2 /INPUT 4 "task_select";
v000002796804a530_0 .net "SYNTHESIZED_WIRE_0", 1 0, v0000027968046bb0_0;  1 drivers
v0000027968049630_0 .net "SYNTHESIZED_WIRE_10", 7 0, v0000027968046930_0;  1 drivers
v000002796804a210_0 .net "SYNTHESIZED_WIRE_11", 0 0, v0000027968046d90_0;  1 drivers
v0000027968049590_0 .net "SYNTHESIZED_WIRE_12", 7 0, v0000027968046ed0_0;  1 drivers
v0000027968049310_0 .net "SYNTHESIZED_WIRE_13", 7 0, v0000027968049b30_0;  1 drivers
v000002796804a350_0 .net "SYNTHESIZED_WIRE_14", 3 0, v0000027968046070_0;  1 drivers
v000002796804ad50_0 .net "SYNTHESIZED_WIRE_15", 7 0, v0000027968046a70_0;  1 drivers
v0000027968049c70_0 .net "SYNTHESIZED_WIRE_16", 7 0, v0000027968046110_0;  1 drivers
v000002796804ab70_0 .net "SYNTHESIZED_WIRE_17", 0 0, v00000279680461b0_0;  1 drivers
v000002796804a670_0 .net "SYNTHESIZED_WIRE_18", 7 0, v00000279680469d0_0;  1 drivers
v000002796804adf0_0 .net "SYNTHESIZED_WIRE_2", 4 0, v0000027968046e30_0;  1 drivers
v0000027968049810_0 .net "SYNTHESIZED_WIRE_3", 0 0, v0000027968046b10_0;  1 drivers
v000002796804ae90_0 .net "SYNTHESIZED_WIRE_4", 0 0, v0000027968046390_0;  1 drivers
v0000027968049090_0 .net "SYNTHESIZED_WIRE_5", 7 0, v0000027968049a90_0;  1 drivers
v0000027968049d10_0 .net "SYNTHESIZED_WIRE_6", 7 0, v0000027968046890_0;  1 drivers
v000002796804a5d0_0 .net "SYNTHESIZED_WIRE_7", 7 0, v0000027967fd20d0_0;  1 drivers
v000002796804a7b0_0 .net "SYNTHESIZED_WIRE_8", 0 0, v00000279680466b0_0;  1 drivers
o0000027967fee2c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027968049950_0 .net "inp_alu_carry", 0 0, o0000027967fee2c8;  0 drivers
o0000027967feda58 .functor BUFZ 1, C4<z>; HiZ drive
v000002796804a710_0 .net "input_clk", 0 0, o0000027967feda58;  0 drivers
o0000027967fede78 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000027968049770_0 .net "task_select", 3 0, o0000027967fede78;  0 drivers
S_0000027967fdb890 .scope module, "b2v_inst" "combinational_shifter" 3 52, 4 1 0, S_0000027967fdb700;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "inp_shifter";
    .port_info 1 /INPUT 5 "shamt";
    .port_info 2 /INPUT 2 "control";
    .port_info 3 /OUTPUT 8 "out_shifter";
P_0000027967fea5d0 .param/l "W" 0 4 1, +C4<00000000000000000000000000001000>;
v0000027967fdba20_0 .net "control", 1 0, v0000027968046bb0_0;  alias, 1 drivers
v0000027967fdbac0_0 .net/s "inp_shifter", 7 0, v00000279680469d0_0;  alias, 1 drivers
v0000027967fd20d0_0 .var "out_shifter", 7 0;
v0000027967fd2170_0 .net "shamt", 4 0, v0000027968046e30_0;  alias, 1 drivers
v0000027967fd2210_0 .var "temp_L_shift", 7 0;
v0000027967fd22b0_0 .var "temp_R_shift", 7 0;
v0000027967fd2350_0 .var "temp_shift", 7 0;
E_0000027967fea0d0/0 .event anyedge, v0000027967fdba20_0, v0000027967fdbac0_0, v0000027967fd2170_0, v0000027967fd22b0_0;
E_0000027967fea0d0/1 .event anyedge, v0000027967fd2210_0;
E_0000027967fea0d0 .event/or E_0000027967fea0d0/0, E_0000027967fea0d0/1;
S_0000027967fc0400 .scope module, "b2v_inst1" "register_synchronous_reset_write_en" 3 60, 5 1 0, S_0000027967fdb700;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset_synchronous";
    .port_info 3 /INPUT 8 "inp_reg";
    .port_info 4 /OUTPUT 8 "out_reg";
P_0000027967fead10 .param/l "W" 0 5 1, +C4<00000000000000000000000000001000>;
v0000027967fd23f0_0 .net "clk", 0 0, o0000027967feda58;  alias, 0 drivers
v0000027967fd2490_0 .net "inp_reg", 7 0, v0000027968049a90_0;  alias, 1 drivers
v00000279680469d0_0 .var "out_reg", 7 0;
v0000027968046430_0 .net "reset_synchronous", 0 0, v0000027968046390_0;  alias, 1 drivers
v00000279680464d0_0 .net "write_enable", 0 0, v0000027968046b10_0;  alias, 1 drivers
E_0000027967fea510 .event posedge, v0000027967fd23f0_0;
S_0000027967fc0590 .scope module, "b2v_inst13" "multiplexer2to1" 3 69, 6 1 0, S_0000027967fdb700;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "inp_mux0";
    .port_info 1 /INPUT 8 "inp_mux1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out_mux";
P_0000027967fea9d0 .param/l "W" 0 6 1, +C4<00000000000000000000000000001000>;
v0000027968046570_0 .net "inp_mux0", 7 0, v0000027968046890_0;  alias, 1 drivers
v0000027968046610_0 .net "inp_mux1", 7 0, v0000027967fd20d0_0;  alias, 1 drivers
v0000027968046a70_0 .var "out_mux", 7 0;
v0000027968046f70_0 .net "select", 0 0, v00000279680466b0_0;  alias, 1 drivers
E_0000027967feaa50 .event anyedge, v0000027968046f70_0, v0000027968046570_0, v0000027967fd20d0_0;
S_0000027967fba330 .scope module, "b2v_inst16" "controller" 3 77, 7 1 0, S_0000027967fdb700;
 .timescale -6 -6;
    .port_info 0 /INPUT 4 "task_select";
    .port_info 1 /OUTPUT 1 "MUX0_SELECT";
    .port_info 2 /OUTPUT 1 "MUX1_SELECT";
    .port_info 3 /OUTPUT 8 "MUX0_INP1";
    .port_info 4 /OUTPUT 4 "ALU_OPERATION_SELECT";
    .port_info 5 /OUTPUT 8 "MUX1_INP1";
    .port_info 6 /OUTPUT 5 "shamt";
    .port_info 7 /OUTPUT 1 "write_enable";
    .port_info 8 /OUTPUT 1 "reset_synchronous";
    .port_info 9 /OUTPUT 2 "combinational_shifter_control";
    .port_info 10 /OUTPUT 8 "comp2_mux2_inp_1";
    .port_info 11 /OUTPUT 1 "op2_mux2_select";
P_0000027967feab10 .param/l "W" 0 7 1, +C4<00000000000000000000000000001000>;
v0000027968046070_0 .var "ALU_OPERATION_SELECT", 3 0;
v0000027968046930_0 .var "MUX0_INP1", 7 0;
v0000027968046d90_0 .var "MUX0_SELECT", 0 0;
v0000027968046110_0 .var "MUX1_INP1", 7 0;
v00000279680461b0_0 .var "MUX1_SELECT", 0 0;
v0000027968046bb0_0 .var "combinational_shifter_control", 1 0;
v0000027968046890_0 .var "comp2_mux2_inp_1", 7 0;
v00000279680466b0_0 .var "op2_mux2_select", 0 0;
v0000027968046390_0 .var "reset_synchronous", 0 0;
v0000027968046e30_0 .var "shamt", 4 0;
v0000027968046750_0 .var "state_number", 2 0;
v0000027968046cf0_0 .net "task_select", 3 0, o0000027967fede78;  alias, 0 drivers
v0000027968046b10_0 .var "write_enable", 0 0;
E_0000027967feaad0 .event anyedge, v0000027968046cf0_0;
S_0000027967fba4c0 .scope module, "b2v_inst2" "multiplexer2to1" 3 93, 6 1 0, S_0000027967fdb700;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "inp_mux0";
    .port_info 1 /INPUT 8 "inp_mux1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out_mux";
P_0000027967fea910 .param/l "W" 0 6 1, +C4<00000000000000000000000000001000>;
v0000027968046c50_0 .net "inp_mux0", 7 0, v00000279680469d0_0;  alias, 1 drivers
v00000279680467f0_0 .net "inp_mux1", 7 0, v0000027968046930_0;  alias, 1 drivers
v0000027968046ed0_0 .var "out_mux", 7 0;
v0000027968046250_0 .net "select", 0 0, v0000027968046d90_0;  alias, 1 drivers
E_0000027967fea250 .event anyedge, v0000027968046d90_0, v0000027967fdbac0_0, v0000027968046930_0;
S_0000027967f56400 .scope module, "b2v_inst3" "ALU" 3 101, 8 1 0, S_0000027967fdb700;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "inp_src0";
    .port_info 1 /INPUT 8 "inp_src1";
    .port_info 2 /INPUT 4 "operation_select";
    .port_info 3 /INPUT 1 "inp_carry";
    .port_info 4 /OUTPUT 8 "out_alu";
    .port_info 5 /OUTPUT 1 "carry_out_flag";
    .port_info 6 /OUTPUT 1 "overflow_flag";
    .port_info 7 /OUTPUT 1 "negative_flag";
    .port_info 8 /OUTPUT 1 "zero_flag";
P_0000027967feac90 .param/l "W" 0 8 1, +C4<00000000000000000000000000001000>;
v00000279680494f0_0 .var "carry_out_flag", 0 0;
v00000279680498b0_0 .net "inp_carry", 0 0, o0000027967fee2c8;  alias, 0 drivers
v000002796804a170_0 .net "inp_src0", 7 0, v0000027968046ed0_0;  alias, 1 drivers
v000002796804a8f0_0 .var "inp_src0_1complement", 7 0;
v000002796804aa30_0 .var "inp_src0_2complement", 7 0;
v000002796804ac10_0 .net "inp_src1", 7 0, v0000027968049b30_0;  alias, 1 drivers
v000002796804a490_0 .var "inp_src1_1complement", 7 0;
v0000027968049f90_0 .var "inp_src1_2complement", 7 0;
v0000027968049ef0_0 .var "negative_flag", 0 0;
v000002796804a990_0 .net "operation_select", 3 0, v0000027968046070_0;  alias, 1 drivers
v0000027968049a90_0 .var "out_alu", 7 0;
v000002796804acb0_0 .var "overflow_flag", 0 0;
v000002796804a030_0 .var "zero_flag", 0 0;
E_0000027967feabd0/0 .event anyedge, v0000027968046ed0_0, v000002796804ac10_0, v0000027968046070_0, v0000027967fd2490_0;
E_0000027967feabd0/1 .event anyedge, v0000027968049f90_0, v000002796804aa30_0, v00000279680498b0_0;
E_0000027967feabd0 .event/or E_0000027967feabd0/0, E_0000027967feabd0/1;
S_0000027967f56590 .scope function.vec4.s1, "out_alu_is_negative" "out_alu_is_negative" 8 26, 8 26 0, S_0000027967f56400;
 .timescale -6 -6;
v0000027968049450_0 .var "alu_result", 7 0;
; Variable out_alu_is_negative is vec4 return value of scope S_0000027967f56590
TD_data_path_v.b2v_inst3.out_alu_is_negative ;
    %load/vec4 v0000027968049450_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to out_alu_is_negative (store_vec4_to_lval)
    %end;
S_000002796804b050 .scope function.vec4.s1, "out_alu_is_zero" "out_alu_is_zero" 8 21, 8 21 0, S_0000027967f56400;
 .timescale -6 -6;
v0000027968049270_0 .var "alu_result", 7 0;
; Variable out_alu_is_zero is vec4 return value of scope S_000002796804b050
TD_data_path_v.b2v_inst3.out_alu_is_zero ;
    %load/vec4 v0000027968049270_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to out_alu_is_zero (store_vec4_to_lval)
    %end;
S_000002796804c1f0 .scope module, "b2v_inst4" "multiplexer2to1" 3 114, 6 1 0, S_0000027967fdb700;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "inp_mux0";
    .port_info 1 /INPUT 8 "inp_mux1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out_mux";
P_0000027967feb010 .param/l "W" 0 6 1, +C4<00000000000000000000000000001000>;
v0000027968049db0_0 .net "inp_mux0", 7 0, v0000027968046a70_0;  alias, 1 drivers
v000002796804aad0_0 .net "inp_mux1", 7 0, v0000027968046110_0;  alias, 1 drivers
v0000027968049b30_0 .var "out_mux", 7 0;
v0000027968049bd0_0 .net "select", 0 0, v00000279680461b0_0;  alias, 1 drivers
E_0000027967feaa90 .event anyedge, v00000279680461b0_0, v0000027968046a70_0, v0000027968046110_0;
    .scope S_0000027967fdb890;
T_2 ;
    %wait E_0000027967fea0d0;
    %load/vec4 v0000027967fdba20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0000027967fdbac0_0;
    %ix/getv 4, v0000027967fd2170_0;
    %shiftl 4;
    %store/vec4 v0000027967fd20d0_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0000027967fdbac0_0;
    %ix/getv 4, v0000027967fd2170_0;
    %shiftr 4;
    %store/vec4 v0000027967fd20d0_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000027967fdbac0_0;
    %ix/getv 4, v0000027967fd2170_0;
    %shiftr/s 4;
    %store/vec4 v0000027967fd20d0_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027967fd2350_0, 0, 8;
    %load/vec4 v0000027967fdbac0_0;
    %ix/getv 4, v0000027967fd2170_0;
    %shiftr 4;
    %store/vec4 v0000027967fd22b0_0, 0, 8;
    %load/vec4 v0000027967fdbac0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0000027967fd2170_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000027967fd2210_0, 0, 8;
    %load/vec4 v0000027967fd22b0_0;
    %load/vec4 v0000027967fd2210_0;
    %add;
    %store/vec4 v0000027967fd2350_0, 0, 8;
    %load/vec4 v0000027967fdbac0_0;
    %ix/getv 4, v0000027967fd2170_0;
    %shiftr 4;
    %load/vec4 v0000027967fdbac0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0000027967fd2170_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0000027967fd20d0_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027967fc0400;
T_3 ;
    %wait E_0000027967fea510;
    %load/vec4 v0000027968046430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000279680469d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027968046430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v00000279680464d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000027967fd2490_0;
    %assign/vec4 v00000279680469d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027967fc0590;
T_4 ;
    %wait E_0000027967feaa50;
    %load/vec4 v0000027968046f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0000027968046570_0;
    %store/vec4 v0000027968046a70_0, 0, 8;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0000027968046610_0;
    %store/vec4 v0000027968046a70_0, 0, 8;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027967fba330;
T_5 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000027968046890_0, 0, 8;
    %end;
    .thread T_5, $init;
    .scope S_0000027967fba330;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027968046750_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027968046930_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0000027967fba330;
T_7 ;
    %wait E_0000027967feaad0;
    %load/vec4 v0000027968046cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027968046d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279680461b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027968046930_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000027968046070_0, 0;
    %pushi/vec4 163, 0, 8;
    %assign/vec4 v0000027968046110_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027968046e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027968046b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027968046390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027968046bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279680466b0_0, 0, 1;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027968046d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279680461b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027968046930_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027968046070_0, 0;
    %pushi/vec4 163, 0, 8;
    %assign/vec4 v0000027968046110_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027968046e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027968046b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027968046390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027968046bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279680466b0_0, 0;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027968046d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279680461b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027968046930_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0000027968046070_0, 0;
    %pushi/vec4 163, 0, 8;
    %assign/vec4 v0000027968046110_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027968046e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027968046b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027968046390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027968046bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279680466b0_0, 0;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027968046d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279680461b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027968046930_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027968046070_0, 0;
    %pushi/vec4 163, 0, 8;
    %assign/vec4 v0000027968046110_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0000027968046e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027968046b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027968046390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027968046bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279680466b0_0, 0;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027968046d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279680461b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027968046930_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027968046070_0, 0;
    %pushi/vec4 163, 0, 8;
    %assign/vec4 v0000027968046110_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027968046e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027968046b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027968046390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027968046bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279680466b0_0, 0;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027968046d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279680461b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027968046930_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0000027968046070_0, 0;
    %pushi/vec4 163, 0, 8;
    %assign/vec4 v0000027968046110_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027968046e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027968046b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027968046390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027968046bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279680466b0_0, 0;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027968046d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279680461b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027968046930_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0000027968046070_0, 0;
    %pushi/vec4 163, 0, 8;
    %assign/vec4 v0000027968046110_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0000027968046e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027968046b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027968046390_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027968046bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279680466b0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027968046d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279680461b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027968046930_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027968046070_0, 0;
    %pushi/vec4 163, 0, 8;
    %assign/vec4 v0000027968046110_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0000027968046e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027968046b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027968046390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027968046bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279680466b0_0, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027967fba4c0;
T_8 ;
    %wait E_0000027967fea250;
    %load/vec4 v0000027968046250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0000027968046c50_0;
    %store/vec4 v0000027968046ed0_0, 0, 8;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v00000279680467f0_0;
    %store/vec4 v0000027968046ed0_0, 0, 8;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000027967f56400;
T_9 ;
    %wait E_0000027967feabd0;
    %load/vec4 v000002796804a170_0;
    %inv;
    %store/vec4 v000002796804a8f0_0, 0, 8;
    %load/vec4 v000002796804ac10_0;
    %inv;
    %store/vec4 v000002796804a490_0, 0, 8;
    %load/vec4 v000002796804a170_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000002796804aa30_0, 0, 8;
    %load/vec4 v000002796804ac10_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0000027968049f90_0, 0, 8;
    %load/vec4 v000002796804a990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v000002796804a170_0;
    %load/vec4 v000002796804ac10_0;
    %and;
    %store/vec4 v0000027968049a90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279680494f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002796804acb0_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049270_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_zero, S_000002796804b050;
    %store/vec4 v000002796804a030_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049450_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_negative, S_0000027967f56590;
    %store/vec4 v0000027968049ef0_0, 0, 1;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v000002796804a170_0;
    %load/vec4 v000002796804ac10_0;
    %xor;
    %store/vec4 v0000027968049a90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279680494f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002796804acb0_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049270_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_zero, S_000002796804b050;
    %store/vec4 v000002796804a030_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049450_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_negative, S_0000027967f56590;
    %store/vec4 v0000027968049ef0_0, 0, 1;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v000002796804a170_0;
    %pad/u 9;
    %load/vec4 v0000027968049f90_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0000027968049a90_0, 0, 8;
    %store/vec4 v00000279680494f0_0, 0, 1;
    %load/vec4 v000002796804ac10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000002796804a170_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_9.13, 4;
    %load/vec4 v000002796804a170_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000027968049a90_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.13;
    %store/vec4 v000002796804acb0_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049270_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_zero, S_000002796804b050;
    %store/vec4 v000002796804a030_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049450_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_negative, S_0000027967f56590;
    %store/vec4 v0000027968049ef0_0, 0, 1;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v000002796804aa30_0;
    %pad/u 9;
    %load/vec4 v000002796804ac10_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0000027968049a90_0, 0, 8;
    %store/vec4 v00000279680494f0_0, 0, 1;
    %load/vec4 v000002796804ac10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000002796804a170_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_9.14, 4;
    %load/vec4 v000002796804ac10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000027968049a90_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.14;
    %store/vec4 v000002796804acb0_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049270_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_zero, S_000002796804b050;
    %store/vec4 v000002796804a030_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049450_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_negative, S_0000027967f56590;
    %store/vec4 v0000027968049ef0_0, 0, 1;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v000002796804a170_0;
    %pad/u 9;
    %load/vec4 v000002796804ac10_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0000027968049a90_0, 0, 8;
    %store/vec4 v00000279680494f0_0, 0, 1;
    %load/vec4 v000002796804ac10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000002796804a170_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_9.15, 4;
    %load/vec4 v000002796804a170_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000027968049a90_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.15;
    %store/vec4 v000002796804acb0_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049270_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_zero, S_000002796804b050;
    %store/vec4 v000002796804a030_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049450_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_negative, S_0000027967f56590;
    %store/vec4 v0000027968049ef0_0, 0, 1;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v000002796804a170_0;
    %pad/u 9;
    %load/vec4 v000002796804ac10_0;
    %pad/u 9;
    %add;
    %load/vec4 v00000279680498b0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0000027968049a90_0, 0, 8;
    %store/vec4 v00000279680494f0_0, 0, 1;
    %load/vec4 v000002796804ac10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000002796804a170_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_9.16, 4;
    %load/vec4 v000002796804a170_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000027968049a90_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.16;
    %store/vec4 v000002796804acb0_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049270_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_zero, S_000002796804b050;
    %store/vec4 v000002796804a030_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049450_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_negative, S_0000027967f56590;
    %store/vec4 v0000027968049ef0_0, 0, 1;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v000002796804a170_0;
    %pad/u 9;
    %load/vec4 v0000027968049f90_0;
    %pad/u 9;
    %add;
    %load/vec4 v00000279680498b0_0;
    %pad/u 9;
    %add;
    %subi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v0000027968049a90_0, 0, 8;
    %store/vec4 v00000279680494f0_0, 0, 1;
    %load/vec4 v000002796804ac10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000002796804a170_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_9.17, 4;
    %load/vec4 v000002796804a170_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000027968049a90_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.17;
    %store/vec4 v000002796804acb0_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049270_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_zero, S_000002796804b050;
    %store/vec4 v000002796804a030_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049450_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_negative, S_0000027967f56590;
    %store/vec4 v0000027968049ef0_0, 0, 1;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v000002796804aa30_0;
    %pad/u 9;
    %load/vec4 v000002796804ac10_0;
    %pad/u 9;
    %add;
    %load/vec4 v00000279680498b0_0;
    %pad/u 9;
    %add;
    %subi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v0000027968049a90_0, 0, 8;
    %store/vec4 v00000279680494f0_0, 0, 1;
    %load/vec4 v000002796804ac10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000002796804a170_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_9.18, 4;
    %load/vec4 v000002796804ac10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000027968049a90_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.18;
    %store/vec4 v000002796804acb0_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049270_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_zero, S_000002796804b050;
    %store/vec4 v000002796804a030_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049450_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_negative, S_0000027967f56590;
    %store/vec4 v0000027968049ef0_0, 0, 1;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v000002796804a170_0;
    %load/vec4 v000002796804ac10_0;
    %or;
    %store/vec4 v0000027968049a90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279680494f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002796804acb0_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049270_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_zero, S_000002796804b050;
    %store/vec4 v000002796804a030_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049450_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_negative, S_0000027967f56590;
    %store/vec4 v0000027968049ef0_0, 0, 1;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v000002796804ac10_0;
    %store/vec4 v0000027968049a90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279680494f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002796804acb0_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049270_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_zero, S_000002796804b050;
    %store/vec4 v000002796804a030_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049450_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_negative, S_0000027967f56590;
    %store/vec4 v0000027968049ef0_0, 0, 1;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v000002796804a170_0;
    %load/vec4 v000002796804ac10_0;
    %inv;
    %and;
    %store/vec4 v0000027968049a90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279680494f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002796804acb0_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049270_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_zero, S_000002796804b050;
    %store/vec4 v000002796804a030_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049450_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_negative, S_0000027967f56590;
    %store/vec4 v0000027968049ef0_0, 0, 1;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v000002796804ac10_0;
    %inv;
    %store/vec4 v0000027968049a90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279680494f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002796804acb0_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049270_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_zero, S_000002796804b050;
    %store/vec4 v000002796804a030_0, 0, 1;
    %load/vec4 v0000027968049a90_0;
    %store/vec4 v0000027968049450_0, 0, 8;
    %callf/vec4 TD_data_path_v.b2v_inst3.out_alu_is_negative, S_0000027967f56590;
    %store/vec4 v0000027968049ef0_0, 0, 1;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002796804c1f0;
T_10 ;
    %wait E_0000027967feaa90;
    %load/vec4 v0000027968049bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0000027968049db0_0;
    %store/vec4 v0000027968049b30_0, 0, 8;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v000002796804aad0_0;
    %store/vec4 v0000027968049b30_0, 0, 8;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_1_Warming_Up_for_Computer_Design/DataPathTest/tests/../hdl/data_path_v.v";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_1_Warming_Up_for_Computer_Design/DataPathTest/tests/../hdl/combinational_shifter.v";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_1_Warming_Up_for_Computer_Design/DataPathTest/tests/../hdl/register_synchronous_reset_write_en.v";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_1_Warming_Up_for_Computer_Design/DataPathTest/tests/../hdl/multiplexer2to1.v";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_1_Warming_Up_for_Computer_Design/DataPathTest/tests/../hdl/controller.v";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_1_Warming_Up_for_Computer_Design/DataPathTest/tests/../hdl/ALU.v";
