# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# -- Compiling module PC_testbench
# 
# Top level modules:
# 	PC_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# vsim -lib work -voptargs=\"+acc\" -t 1ps PC_testbench 
# Loading sv_std.std
# Loading work.PC_testbench
# Loading work.PC
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftczc4k4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftczc4k4
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module PC_testbench at ./PC.sv line 43
# Simulation Breakpoint: Break in Module PC_testbench at ./PC.sv line 43
# MACRO ./runlab.do PAUSED at line 26
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftsri720".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftsri720
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# -- Compiling module PC_testbench
# 
# Top level modules:
# 	PC_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# vsim -lib work -voptargs=\"+acc\" -t 1ps PC_testbench 
# Loading sv_std.std
# Loading work.PC_testbench
# Loading work.PC
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlfteyre75".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfteyre75
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module PC_testbench at ./PC.sv line 43
# Simulation Breakpoint: Break in Module PC_testbench at ./PC.sv line 43
# MACRO ./runlab.do PAUSED at line 26
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft9xce5j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft9xce5j
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.mux2_1Bit
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftj6x25h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftj6x25h
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft0zgbnj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft0zgbnj
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftq4jhfe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftq4jhfe
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftbgyrye".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftbgyrye
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftbq026d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftbq026d
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft5vn85i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft5vn85i
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# -- Compiling module PC_testbench
# 
# Top level modules:
# 	PC_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# vsim -lib work -voptargs=\"+acc\" -t 1ps PC_testbench 
# Loading sv_std.std
# Loading work.PC_testbench
# Loading work.PC
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft22s9c1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft22s9c1
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module PC_testbench at ./PC.sv line 43
# Simulation Breakpoint: Break in Module PC_testbench at ./PC.sv line 43
# MACRO ./runlab.do PAUSED at line 26
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft4g28q7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft4g28q7
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(21): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(41): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(22): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(20): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(21): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftjrkb5f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftjrkb5f
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(22): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(22): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(43): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(43): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(25): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(25): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft72nwdj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft72nwdj
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(22): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(22): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(43): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(43): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(25): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(25): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftds8615".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftds8615
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(22): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(22): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(43): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(43): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(25): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(25): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft1m92xh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft1m92xh
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(22): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(22): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(43): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(43): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(25): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(25): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlft1di22t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft1di22t
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(22): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(22): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(43): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(43): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(25): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(25): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftmz9zwq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftmz9zwq
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
do CPU_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controls
# -- Compiling module controls_testbench
# 
# Top level modules:
# 	controls_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_5Bit
# -- Compiling module mux2_1_5Bit_testbench
# 
# Top level modules:
# 	mux2_1_5Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instrFU
# -- Compiling module instrFU_testbench
# 
# Top level modules:
# 	instrFU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructionFetch
# -- Compiling module instructionFetch_testbench
# 
# Top level modules:
# 	instructionFetch_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_30Bit
# -- Compiling module mux2_1_30Bit_testbench
# 
# Top level modules:
# 	mux2_1_30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder30Bit
# -- Compiling module adder30Bit_testbench
# 
# Top level modules:
# 	adder30Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module InstructionMem
# -- Compiling module instrmemstimulus
# 
# Top level modules:
# 	instrmemstimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux32_32
# -- Compiling module mux32_32_testbench
# 
# Top level modules:
# 	mux32_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder4x16
# 
# Top level modules:
# 	decoder4x16
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder2x4
# 
# Top level modules:
# 	decoder2x4
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFF_32
# -- Compiling module DFF_32_testbench
# 
# Top level modules:
# 	DFF_32_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1Bit
# -- Compiling module mux2_1Bit_testbench
# 
# Top level modules:
# 	mux2_1Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1_32Bit
# -- Compiling module mux2_1_32Bit_testbench
# 
# Top level modules:
# 	mux2_1_32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1_32Bit
# 
# Top level modules:
# 	mux4_1_32Bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zeroFlag
# -- Compiling module zeroFlag_testbench
# 
# Top level modules:
# 	zeroFlag_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder32Bit
# -- Compiling module adder32Bit_testbench
# 
# Top level modules:
# 	adder32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module calcSltu
# -- Compiling module calcSltu_testbench
# 
# Top level modules:
# 	calcSltu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module nor32Bit
# -- Compiling module nor32Bit_testbench
# 
# Top level modules:
# 	nor32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# -- Compiling module ALUStimulus
# 
# Top level modules:
# 	ALUStimulus
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineExecute
# 
# Top level modules:
# 	PipelineExecute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineDecode
# 
# Top level modules:
# 	PipelineDecode
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DecodeReg
# 
# Top level modules:
# 	DecodeReg
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PipelineControls
# 
# Top level modules:
# 	PipelineControls
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register32Bit
# -- Compiling module register32Bit_testbench
# 
# Top level modules:
# 	register32Bit
# 	register32Bit_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.register32Bit
# Loading work.controls
# Loading work.instrFU
# Loading work.PC
# Loading work.mux2_1_30Bit
# Loading work.signExtnd
# Loading work.mux2_1Bit
# Loading work.adder30Bit
# Loading work.InstructionMem
# Loading work.dataPath
# Loading work.DecodeReg
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder4x16
# Loading work.decoder2x4
# Loading work.DFF_32
# Loading work.mux32_32
# Loading work.mux2_1_32Bit
# Loading work.mux4_1_32Bit
# Loading work.forwarding
# Loading work.PipelineDecode
# Loading work.Execute
# Loading work.alu
# Loading work.adder32Bit
# Loading work.nor32Bit
# Loading work.calcSltu
# Loading work.zeroFlag
# Loading work.PipelineExecute
# Loading work.Memory
# Loading work.dataMem
# Loading work.PipelineMem
# Loading work.mux2_1_5Bit
# Loading work.D_FF
# Loading work.adder
# Loading work.mux2_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./CPU.sv(34): [TFMPC] - Too few port connections. Expected 18, found 17.
# 
#         Region: /CPU_testbench/dut/data
# ** Warning: (vsim-3722) ./CPU.sv(34): [TFMPC] - Missing connection for port 'reset'.
# 
# ** Warning: (vsim-3017) ./DecodeReg.sv(22): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /CPU_testbench/dut/data/decStage/rf
# ** Warning: (vsim-3722) ./DecodeReg.sv(22): [TFMPC] - Missing connection for port 'regValues'.
# 
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(42): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RT
# ** Warning: (vsim-3015) ./DecodeReg.sv(43): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./DecodeReg.sv(43): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/decStage/RD
# ** Warning: (vsim-3015) ./Execute.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RT1
# ** Warning: (vsim-3015) ./Execute.sv(25): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Execute.sv(25): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/exStage/RD1
# ** Warning: (vsim-3015) ./Memory.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(23): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RT2
# ** Warning: (vsim-3015) ./Memory.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'q'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-3015) ./Memory.sv(24): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'd'. The port definition is at: ./register32Bit.sv(5).
# 
#         Region: /CPU_testbench/dut/data/memStage/RD2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bartzm  Hostname: EE-361PC14  ProcessID: 4448
# 
#           Attempting to use alternate WLF file "./wlftc665h2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftc665h2
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module CPU_testbench at ./CPU.sv line 59
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 59
# MACRO ./CPU_runlab.do PAUSED at line 77
