#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023417a38930 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023417a38ac0 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v0000023417b97a80_0 .var "clk", 0 0;
v0000023417b978a0_0 .net "dataadr", 31 0, v0000023417b7df20_0;  1 drivers
v0000023417b98160_0 .net "memwrite", 0 0, L_0000023417b95960;  1 drivers
v0000023417b97760_0 .var "reset", 0 0;
v0000023417b979e0_0 .net "writedata", 31 0, v0000023417b7d840_0;  1 drivers
S_0000023417a38c50 .scope module, "dut" "top" 3 8, 4 7 0, S_0000023417a38ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "MemWrite";
L_0000023417b036a0 .functor NOT 1, L_0000023417b95960, C4<0>, C4<0>, C4<0>;
L_0000023417b03160 .functor NOT 1, L_0000023417b969a0, C4<0>, C4<0>, C4<0>;
L_0000023417b01f70 .functor AND 1, L_0000023417b036a0, L_0000023417b03160, C4<1>, C4<1>;
v0000023417b92030_0 .net "ALUOut", 31 0, v0000023417b7df20_0;  alias, 1 drivers
v0000023417b918b0_0 .net "ALUop", 0 0, L_0000023417b01f70;  1 drivers
v0000023417b920d0_0 .net "LoadM", 0 0, L_0000023417b969a0;  1 drivers
v0000023417b931b0_0 .net "MemWrite", 0 0, L_0000023417b95960;  alias, 1 drivers
v0000023417b93250_0 .net "ReadData", 31 0, v0000023417b18520_0;  1 drivers
v0000023417b93390_0 .net "WriteData", 31 0, v0000023417b7d840_0;  alias, 1 drivers
v0000023417b90eb0_0 .net *"_ivl_0", 0 0, L_0000023417b036a0;  1 drivers
v0000023417b91950_0 .net *"_ivl_2", 0 0, L_0000023417b03160;  1 drivers
v0000023417b91bd0_0 .net "clk", 0 0, v0000023417b97a80_0;  1 drivers
v0000023417b98b60_0 .net "dcache_address", 31 0, L_0000023417bf3900;  1 drivers
v0000023417b983e0_0 .net "dcache_data", 31 0, L_0000023417bf3e00;  1 drivers
v0000023417b98c00_0 .net "dhit", 0 0, v0000023417b17c60_0;  1 drivers
v0000023417b97940_0 .net "ihit", 0 0, v0000023417b18e80_0;  1 drivers
v0000023417b97c60_0 .net "instr", 31 0, v0000023417ae41a0_0;  1 drivers
v0000023417b97b20_0 .net "pc", 31 0, v0000023417b8c9f0_0;  1 drivers
v0000023417b97da0_0 .net "reset", 0 0, v0000023417b97760_0;  1 drivers
v0000023417b98520_0 .net "sb_address", 31 0, v0000023417b91d10_0;  1 drivers
v0000023417b988e0_0 .net "sb_data", 31 0, v0000023417b91f90_0;  1 drivers
v0000023417b987a0_0 .net "sb_hit", 0 0, v0000023417b914f0_0;  1 drivers
v0000023417b97d00_0 .net "sb_write_cache", 0 0, v0000023417b92f30_0;  1 drivers
L_0000023417bf35e0 .concat [ 32 32 0 0], v0000023417b7d840_0, v0000023417b7df20_0;
L_0000023417bf44e0 .concat [ 32 32 0 0], v0000023417b91f90_0, v0000023417b91d10_0;
S_00000234179f1280 .scope module, "dcache" "dcache" 4 23, 5 9 0, S_0000023417a38c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sb_write";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "sb_hit";
    .port_info 4 /INPUT 32 "a";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 1 "hit";
    .port_info 7 /OUTPUT 32 "rd";
v0000023417b18340_0 .net "a", 31 0, L_0000023417bf3900;  alias, 1 drivers
v0000023417b192e0_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b17da0_0 .net "data", 127 0, v0000023417b18fc0_0;  1 drivers
v0000023417b18840_0 .var "data0", 127 0;
v0000023417b19380_0 .var "data1", 127 0;
v0000023417b180c0_0 .var "data2", 127 0;
v0000023417b19060_0 .var "data3", 127 0;
v0000023417b17bc0 .array "dcache", 0 3, 154 0;
v0000023417b17c60_0 .var "hit", 0 0;
v0000023417b18200_0 .net "load", 0 0, L_0000023417b969a0;  alias, 1 drivers
v0000023417b18520_0 .var "rd", 31 0;
v0000023417b18a20_0 .net "sb_hit", 0 0, v0000023417b914f0_0;  alias, 1 drivers
v0000023417b17d00_0 .net "sb_write", 0 0, v0000023417b92f30_0;  alias, 1 drivers
v0000023417b17f80_0 .var "set", 1 0;
v0000023417b179e0_0 .var "tag0", 25 0;
v0000023417b18f20_0 .var "tag1", 25 0;
v0000023417b19240_0 .var "tag2", 25 0;
v0000023417b17e40_0 .var "tag3", 25 0;
v0000023417b18ac0_0 .var "valid0", 0 0;
v0000023417b187a0_0 .var "valid1", 0 0;
v0000023417b18020_0 .var "valid2", 0 0;
v0000023417b19420_0 .var "valid3", 0 0;
v0000023417b183e0_0 .net "wd", 31 0, L_0000023417bf3e00;  alias, 1 drivers
v0000023417b17bc0_0 .array/port v0000023417b17bc0, 0;
v0000023417b17bc0_1 .array/port v0000023417b17bc0, 1;
E_0000023417ad4e50/0 .event anyedge, v0000023417b17f80_0, v0000023417b191a0_0, v0000023417b17bc0_0, v0000023417b17bc0_1;
v0000023417b17bc0_2 .array/port v0000023417b17bc0, 2;
v0000023417b17bc0_3 .array/port v0000023417b17bc0, 3;
E_0000023417ad4e50/1 .event anyedge, v0000023417b17bc0_2, v0000023417b17bc0_3;
E_0000023417ad4e50 .event/or E_0000023417ad4e50/0, E_0000023417ad4e50/1;
E_0000023417ad4ed0/0 .event anyedge, v0000023417b17bc0_0, v0000023417b17bc0_1, v0000023417b17bc0_2, v0000023417b17bc0_3;
E_0000023417ad4ed0/1 .event anyedge, v0000023417b191a0_0, v0000023417b182a0_0, v0000023417b18200_0, v0000023417b18a20_0;
E_0000023417ad4ed0/2 .event anyedge, v0000023417b17f80_0, v0000023417b18fc0_0, v0000023417b18ca0_0;
E_0000023417ad4ed0 .event/or E_0000023417ad4ed0/0, E_0000023417ad4ed0/1, E_0000023417ad4ed0/2;
S_00000234179f1410 .scope module, "dmem" "dmem" 5 21, 6 1 0, S_00000234179f1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 128 "rd";
v0000023417b188e0 .array "RAM", 0 63, 31 0;
v0000023417b191a0_0 .net "a", 31 0, L_0000023417bf3900;  alias, 1 drivers
v0000023417b17a80_0 .var "add0", 31 0;
v0000023417b19100_0 .var "add1", 31 0;
v0000023417b19560_0 .var "add2", 31 0;
v0000023417b17ee0_0 .var "add3", 31 0;
v0000023417b18d40_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b18fc0_0 .var "rd", 127 0;
v0000023417b18ca0_0 .net "wd", 31 0, L_0000023417bf3e00;  alias, 1 drivers
v0000023417b182a0_0 .net "we", 0 0, v0000023417b92f30_0;  alias, 1 drivers
E_0000023417ad5510 .event negedge, v0000023417b18d40_0;
E_0000023417ad5050 .event posedge, v0000023417b18d40_0;
v0000023417b188e0_0 .array/port v0000023417b188e0, 0;
E_0000023417ad4a90/0 .event anyedge, v0000023417b191a0_0, v0000023417b17a80_0, v0000023417b17ee0_0, v0000023417b188e0_0;
v0000023417b188e0_1 .array/port v0000023417b188e0, 1;
v0000023417b188e0_2 .array/port v0000023417b188e0, 2;
v0000023417b188e0_3 .array/port v0000023417b188e0, 3;
v0000023417b188e0_4 .array/port v0000023417b188e0, 4;
E_0000023417ad4a90/1 .event anyedge, v0000023417b188e0_1, v0000023417b188e0_2, v0000023417b188e0_3, v0000023417b188e0_4;
v0000023417b188e0_5 .array/port v0000023417b188e0, 5;
v0000023417b188e0_6 .array/port v0000023417b188e0, 6;
v0000023417b188e0_7 .array/port v0000023417b188e0, 7;
v0000023417b188e0_8 .array/port v0000023417b188e0, 8;
E_0000023417ad4a90/2 .event anyedge, v0000023417b188e0_5, v0000023417b188e0_6, v0000023417b188e0_7, v0000023417b188e0_8;
v0000023417b188e0_9 .array/port v0000023417b188e0, 9;
v0000023417b188e0_10 .array/port v0000023417b188e0, 10;
v0000023417b188e0_11 .array/port v0000023417b188e0, 11;
v0000023417b188e0_12 .array/port v0000023417b188e0, 12;
E_0000023417ad4a90/3 .event anyedge, v0000023417b188e0_9, v0000023417b188e0_10, v0000023417b188e0_11, v0000023417b188e0_12;
v0000023417b188e0_13 .array/port v0000023417b188e0, 13;
v0000023417b188e0_14 .array/port v0000023417b188e0, 14;
v0000023417b188e0_15 .array/port v0000023417b188e0, 15;
v0000023417b188e0_16 .array/port v0000023417b188e0, 16;
E_0000023417ad4a90/4 .event anyedge, v0000023417b188e0_13, v0000023417b188e0_14, v0000023417b188e0_15, v0000023417b188e0_16;
v0000023417b188e0_17 .array/port v0000023417b188e0, 17;
v0000023417b188e0_18 .array/port v0000023417b188e0, 18;
v0000023417b188e0_19 .array/port v0000023417b188e0, 19;
v0000023417b188e0_20 .array/port v0000023417b188e0, 20;
E_0000023417ad4a90/5 .event anyedge, v0000023417b188e0_17, v0000023417b188e0_18, v0000023417b188e0_19, v0000023417b188e0_20;
v0000023417b188e0_21 .array/port v0000023417b188e0, 21;
v0000023417b188e0_22 .array/port v0000023417b188e0, 22;
v0000023417b188e0_23 .array/port v0000023417b188e0, 23;
v0000023417b188e0_24 .array/port v0000023417b188e0, 24;
E_0000023417ad4a90/6 .event anyedge, v0000023417b188e0_21, v0000023417b188e0_22, v0000023417b188e0_23, v0000023417b188e0_24;
v0000023417b188e0_25 .array/port v0000023417b188e0, 25;
v0000023417b188e0_26 .array/port v0000023417b188e0, 26;
v0000023417b188e0_27 .array/port v0000023417b188e0, 27;
v0000023417b188e0_28 .array/port v0000023417b188e0, 28;
E_0000023417ad4a90/7 .event anyedge, v0000023417b188e0_25, v0000023417b188e0_26, v0000023417b188e0_27, v0000023417b188e0_28;
v0000023417b188e0_29 .array/port v0000023417b188e0, 29;
v0000023417b188e0_30 .array/port v0000023417b188e0, 30;
v0000023417b188e0_31 .array/port v0000023417b188e0, 31;
v0000023417b188e0_32 .array/port v0000023417b188e0, 32;
E_0000023417ad4a90/8 .event anyedge, v0000023417b188e0_29, v0000023417b188e0_30, v0000023417b188e0_31, v0000023417b188e0_32;
v0000023417b188e0_33 .array/port v0000023417b188e0, 33;
v0000023417b188e0_34 .array/port v0000023417b188e0, 34;
v0000023417b188e0_35 .array/port v0000023417b188e0, 35;
v0000023417b188e0_36 .array/port v0000023417b188e0, 36;
E_0000023417ad4a90/9 .event anyedge, v0000023417b188e0_33, v0000023417b188e0_34, v0000023417b188e0_35, v0000023417b188e0_36;
v0000023417b188e0_37 .array/port v0000023417b188e0, 37;
v0000023417b188e0_38 .array/port v0000023417b188e0, 38;
v0000023417b188e0_39 .array/port v0000023417b188e0, 39;
v0000023417b188e0_40 .array/port v0000023417b188e0, 40;
E_0000023417ad4a90/10 .event anyedge, v0000023417b188e0_37, v0000023417b188e0_38, v0000023417b188e0_39, v0000023417b188e0_40;
v0000023417b188e0_41 .array/port v0000023417b188e0, 41;
v0000023417b188e0_42 .array/port v0000023417b188e0, 42;
v0000023417b188e0_43 .array/port v0000023417b188e0, 43;
v0000023417b188e0_44 .array/port v0000023417b188e0, 44;
E_0000023417ad4a90/11 .event anyedge, v0000023417b188e0_41, v0000023417b188e0_42, v0000023417b188e0_43, v0000023417b188e0_44;
v0000023417b188e0_45 .array/port v0000023417b188e0, 45;
v0000023417b188e0_46 .array/port v0000023417b188e0, 46;
v0000023417b188e0_47 .array/port v0000023417b188e0, 47;
v0000023417b188e0_48 .array/port v0000023417b188e0, 48;
E_0000023417ad4a90/12 .event anyedge, v0000023417b188e0_45, v0000023417b188e0_46, v0000023417b188e0_47, v0000023417b188e0_48;
v0000023417b188e0_49 .array/port v0000023417b188e0, 49;
v0000023417b188e0_50 .array/port v0000023417b188e0, 50;
v0000023417b188e0_51 .array/port v0000023417b188e0, 51;
v0000023417b188e0_52 .array/port v0000023417b188e0, 52;
E_0000023417ad4a90/13 .event anyedge, v0000023417b188e0_49, v0000023417b188e0_50, v0000023417b188e0_51, v0000023417b188e0_52;
v0000023417b188e0_53 .array/port v0000023417b188e0, 53;
v0000023417b188e0_54 .array/port v0000023417b188e0, 54;
v0000023417b188e0_55 .array/port v0000023417b188e0, 55;
v0000023417b188e0_56 .array/port v0000023417b188e0, 56;
E_0000023417ad4a90/14 .event anyedge, v0000023417b188e0_53, v0000023417b188e0_54, v0000023417b188e0_55, v0000023417b188e0_56;
v0000023417b188e0_57 .array/port v0000023417b188e0, 57;
v0000023417b188e0_58 .array/port v0000023417b188e0, 58;
v0000023417b188e0_59 .array/port v0000023417b188e0, 59;
v0000023417b188e0_60 .array/port v0000023417b188e0, 60;
E_0000023417ad4a90/15 .event anyedge, v0000023417b188e0_57, v0000023417b188e0_58, v0000023417b188e0_59, v0000023417b188e0_60;
v0000023417b188e0_61 .array/port v0000023417b188e0, 61;
v0000023417b188e0_62 .array/port v0000023417b188e0, 62;
v0000023417b188e0_63 .array/port v0000023417b188e0, 63;
E_0000023417ad4a90/16 .event anyedge, v0000023417b188e0_61, v0000023417b188e0_62, v0000023417b188e0_63, v0000023417b19560_0;
E_0000023417ad4a90/17 .event anyedge, v0000023417b19100_0;
E_0000023417ad4a90 .event/or E_0000023417ad4a90/0, E_0000023417ad4a90/1, E_0000023417ad4a90/2, E_0000023417ad4a90/3, E_0000023417ad4a90/4, E_0000023417ad4a90/5, E_0000023417ad4a90/6, E_0000023417ad4a90/7, E_0000023417ad4a90/8, E_0000023417ad4a90/9, E_0000023417ad4a90/10, E_0000023417ad4a90/11, E_0000023417ad4a90/12, E_0000023417ad4a90/13, E_0000023417ad4a90/14, E_0000023417ad4a90/15, E_0000023417ad4a90/16, E_0000023417ad4a90/17;
S_00000234179f15a0 .scope module, "icache" "icache" 4 30, 7 9 0, S_0000023417a38c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /OUTPUT 1 "hit";
    .port_info 3 /OUTPUT 32 "rd";
v0000023417b18700_0 .net "a", 31 0, v0000023417b8c9f0_0;  alias, 1 drivers
v0000023417b196a0_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b18980_0 .var "data0", 127 0;
v0000023417b19740_0 .var "data1", 127 0;
v0000023417b18b60_0 .var "data2", 127 0;
v0000023417b18de0_0 .var "data3", 127 0;
v0000023417b18e80_0 .var "hit", 0 0;
v0000023417b178a0 .array "icache", 0 3, 154 0;
v0000023417b17940_0 .net "instr", 127 0, v0000023417b18660_0;  1 drivers
v0000023417ae41a0_0 .var "rd", 31 0;
v0000023417ae4240_0 .var "set", 1 0;
v0000023417ae3e80_0 .var "tag0", 25 0;
v0000023417ae42e0_0 .var "tag1", 25 0;
v0000023417ae3c00_0 .var "tag2", 25 0;
v0000023417ae4b00_0 .var "tag3", 25 0;
v0000023417ae3ca0_0 .var "valid0", 0 0;
v0000023417ae4600_0 .var "valid1", 0 0;
v0000023417ae5320_0 .var "valid2", 0 0;
v0000023417ae4560_0 .var "valid3", 0 0;
v0000023417b178a0_0 .array/port v0000023417b178a0, 0;
v0000023417b178a0_1 .array/port v0000023417b178a0, 1;
v0000023417b178a0_2 .array/port v0000023417b178a0, 2;
v0000023417b178a0_3 .array/port v0000023417b178a0, 3;
E_0000023417ad5390/0 .event anyedge, v0000023417b178a0_0, v0000023417b178a0_1, v0000023417b178a0_2, v0000023417b178a0_3;
E_0000023417ad5390/1 .event anyedge, v0000023417b18480_0, v0000023417b18660_0;
E_0000023417ad5390 .event/or E_0000023417ad5390/0, E_0000023417ad5390/1;
S_0000023417a211e0 .scope module, "imem" "imem" 7 21, 8 1 0, S_00000234179f15a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 128 "rd";
v0000023417b18160 .array "RAM", 0 63, 31 0;
v0000023417b18480_0 .net "a", 31 0, v0000023417b8c9f0_0;  alias, 1 drivers
v0000023417b194c0_0 .var "add0", 31 0;
v0000023417b185c0_0 .var "add1", 31 0;
v0000023417b19600_0 .var "add2", 31 0;
v0000023417b18c00_0 .var "add3", 31 0;
v0000023417b18660_0 .var "rd", 127 0;
v0000023417b18160_0 .array/port v0000023417b18160, 0;
E_0000023417ad5590/0 .event anyedge, v0000023417b18480_0, v0000023417b194c0_0, v0000023417b18c00_0, v0000023417b18160_0;
v0000023417b18160_1 .array/port v0000023417b18160, 1;
v0000023417b18160_2 .array/port v0000023417b18160, 2;
v0000023417b18160_3 .array/port v0000023417b18160, 3;
v0000023417b18160_4 .array/port v0000023417b18160, 4;
E_0000023417ad5590/1 .event anyedge, v0000023417b18160_1, v0000023417b18160_2, v0000023417b18160_3, v0000023417b18160_4;
v0000023417b18160_5 .array/port v0000023417b18160, 5;
v0000023417b18160_6 .array/port v0000023417b18160, 6;
v0000023417b18160_7 .array/port v0000023417b18160, 7;
v0000023417b18160_8 .array/port v0000023417b18160, 8;
E_0000023417ad5590/2 .event anyedge, v0000023417b18160_5, v0000023417b18160_6, v0000023417b18160_7, v0000023417b18160_8;
v0000023417b18160_9 .array/port v0000023417b18160, 9;
v0000023417b18160_10 .array/port v0000023417b18160, 10;
v0000023417b18160_11 .array/port v0000023417b18160, 11;
v0000023417b18160_12 .array/port v0000023417b18160, 12;
E_0000023417ad5590/3 .event anyedge, v0000023417b18160_9, v0000023417b18160_10, v0000023417b18160_11, v0000023417b18160_12;
v0000023417b18160_13 .array/port v0000023417b18160, 13;
v0000023417b18160_14 .array/port v0000023417b18160, 14;
v0000023417b18160_15 .array/port v0000023417b18160, 15;
v0000023417b18160_16 .array/port v0000023417b18160, 16;
E_0000023417ad5590/4 .event anyedge, v0000023417b18160_13, v0000023417b18160_14, v0000023417b18160_15, v0000023417b18160_16;
v0000023417b18160_17 .array/port v0000023417b18160, 17;
v0000023417b18160_18 .array/port v0000023417b18160, 18;
v0000023417b18160_19 .array/port v0000023417b18160, 19;
v0000023417b18160_20 .array/port v0000023417b18160, 20;
E_0000023417ad5590/5 .event anyedge, v0000023417b18160_17, v0000023417b18160_18, v0000023417b18160_19, v0000023417b18160_20;
v0000023417b18160_21 .array/port v0000023417b18160, 21;
v0000023417b18160_22 .array/port v0000023417b18160, 22;
v0000023417b18160_23 .array/port v0000023417b18160, 23;
v0000023417b18160_24 .array/port v0000023417b18160, 24;
E_0000023417ad5590/6 .event anyedge, v0000023417b18160_21, v0000023417b18160_22, v0000023417b18160_23, v0000023417b18160_24;
v0000023417b18160_25 .array/port v0000023417b18160, 25;
v0000023417b18160_26 .array/port v0000023417b18160, 26;
v0000023417b18160_27 .array/port v0000023417b18160, 27;
v0000023417b18160_28 .array/port v0000023417b18160, 28;
E_0000023417ad5590/7 .event anyedge, v0000023417b18160_25, v0000023417b18160_26, v0000023417b18160_27, v0000023417b18160_28;
v0000023417b18160_29 .array/port v0000023417b18160, 29;
v0000023417b18160_30 .array/port v0000023417b18160, 30;
v0000023417b18160_31 .array/port v0000023417b18160, 31;
v0000023417b18160_32 .array/port v0000023417b18160, 32;
E_0000023417ad5590/8 .event anyedge, v0000023417b18160_29, v0000023417b18160_30, v0000023417b18160_31, v0000023417b18160_32;
v0000023417b18160_33 .array/port v0000023417b18160, 33;
v0000023417b18160_34 .array/port v0000023417b18160, 34;
v0000023417b18160_35 .array/port v0000023417b18160, 35;
v0000023417b18160_36 .array/port v0000023417b18160, 36;
E_0000023417ad5590/9 .event anyedge, v0000023417b18160_33, v0000023417b18160_34, v0000023417b18160_35, v0000023417b18160_36;
v0000023417b18160_37 .array/port v0000023417b18160, 37;
v0000023417b18160_38 .array/port v0000023417b18160, 38;
v0000023417b18160_39 .array/port v0000023417b18160, 39;
v0000023417b18160_40 .array/port v0000023417b18160, 40;
E_0000023417ad5590/10 .event anyedge, v0000023417b18160_37, v0000023417b18160_38, v0000023417b18160_39, v0000023417b18160_40;
v0000023417b18160_41 .array/port v0000023417b18160, 41;
v0000023417b18160_42 .array/port v0000023417b18160, 42;
v0000023417b18160_43 .array/port v0000023417b18160, 43;
v0000023417b18160_44 .array/port v0000023417b18160, 44;
E_0000023417ad5590/11 .event anyedge, v0000023417b18160_41, v0000023417b18160_42, v0000023417b18160_43, v0000023417b18160_44;
v0000023417b18160_45 .array/port v0000023417b18160, 45;
v0000023417b18160_46 .array/port v0000023417b18160, 46;
v0000023417b18160_47 .array/port v0000023417b18160, 47;
v0000023417b18160_48 .array/port v0000023417b18160, 48;
E_0000023417ad5590/12 .event anyedge, v0000023417b18160_45, v0000023417b18160_46, v0000023417b18160_47, v0000023417b18160_48;
v0000023417b18160_49 .array/port v0000023417b18160, 49;
v0000023417b18160_50 .array/port v0000023417b18160, 50;
v0000023417b18160_51 .array/port v0000023417b18160, 51;
v0000023417b18160_52 .array/port v0000023417b18160, 52;
E_0000023417ad5590/13 .event anyedge, v0000023417b18160_49, v0000023417b18160_50, v0000023417b18160_51, v0000023417b18160_52;
v0000023417b18160_53 .array/port v0000023417b18160, 53;
v0000023417b18160_54 .array/port v0000023417b18160, 54;
v0000023417b18160_55 .array/port v0000023417b18160, 55;
v0000023417b18160_56 .array/port v0000023417b18160, 56;
E_0000023417ad5590/14 .event anyedge, v0000023417b18160_53, v0000023417b18160_54, v0000023417b18160_55, v0000023417b18160_56;
v0000023417b18160_57 .array/port v0000023417b18160, 57;
v0000023417b18160_58 .array/port v0000023417b18160, 58;
v0000023417b18160_59 .array/port v0000023417b18160, 59;
v0000023417b18160_60 .array/port v0000023417b18160, 60;
E_0000023417ad5590/15 .event anyedge, v0000023417b18160_57, v0000023417b18160_58, v0000023417b18160_59, v0000023417b18160_60;
v0000023417b18160_61 .array/port v0000023417b18160, 61;
v0000023417b18160_62 .array/port v0000023417b18160, 62;
v0000023417b18160_63 .array/port v0000023417b18160, 63;
E_0000023417ad5590/16 .event anyedge, v0000023417b18160_61, v0000023417b18160_62, v0000023417b18160_63, v0000023417b19600_0;
E_0000023417ad5590/17 .event anyedge, v0000023417b185c0_0;
E_0000023417ad5590 .event/or E_0000023417ad5590/0, E_0000023417ad5590/1, E_0000023417ad5590/2, E_0000023417ad5590/3, E_0000023417ad5590/4, E_0000023417ad5590/5, E_0000023417ad5590/6, E_0000023417ad5590/7, E_0000023417ad5590/8, E_0000023417ad5590/9, E_0000023417ad5590/10, E_0000023417ad5590/11, E_0000023417ad5590/12, E_0000023417ad5590/13, E_0000023417ad5590/14, E_0000023417ad5590/15, E_0000023417ad5590/16, E_0000023417ad5590/17;
S_0000023417a1bf00 .scope module, "muxToCache" "muxCache" 4 20, 9 6 0, S_0000023417a38c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 64 "d0";
    .port_info 2 /INPUT 64 "d1";
    .port_info 3 /OUTPUT 32 "a";
    .port_info 4 /OUTPUT 32 "data";
P_0000023417ad4990 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000001000000>;
v0000023417ae4740_0 .net *"_ivl_1", 31 0, L_0000023417bf3360;  1 drivers
v0000023417ae4a60_0 .net *"_ivl_3", 31 0, L_0000023417bf4800;  1 drivers
v0000023417ae4c40_0 .net *"_ivl_7", 31 0, L_0000023417bf3f40;  1 drivers
v0000023417ae4d80_0 .net *"_ivl_9", 31 0, L_0000023417bf39a0;  1 drivers
v0000023417ae4ec0_0 .net "a", 31 0, L_0000023417bf3900;  alias, 1 drivers
v0000023417ae4f60_0 .net "d0", 63 0, L_0000023417bf35e0;  1 drivers
v0000023417aa7560_0 .net "d1", 63 0, L_0000023417bf44e0;  1 drivers
v0000023417aa72e0_0 .net "data", 31 0, L_0000023417bf3e00;  alias, 1 drivers
v0000023417aa7d80_0 .net "s", 0 0, v0000023417b92f30_0;  alias, 1 drivers
L_0000023417bf3360 .part L_0000023417bf44e0, 32, 32;
L_0000023417bf4800 .part L_0000023417bf35e0, 32, 32;
L_0000023417bf3900 .functor MUXZ 32, L_0000023417bf4800, L_0000023417bf3360, v0000023417b92f30_0, C4<>;
L_0000023417bf3f40 .part L_0000023417bf44e0, 0, 32;
L_0000023417bf39a0 .part L_0000023417bf35e0, 0, 32;
L_0000023417bf3e00 .functor MUXZ 32, L_0000023417bf39a0, L_0000023417bf3f40, v0000023417b92f30_0, C4<>;
S_00000234179f0860 .scope module, "riscv" "riscv" 4 16, 10 4 0, S_0000023417a38c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "ReadData";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 1 "LoadM";
    .port_info 8 /OUTPUT 32 "ALUOut";
    .port_info 9 /OUTPUT 32 "WriteData";
    .port_info 10 /OUTPUT 1 "MemWrite";
v0000023417b92530_0 .net "ALUControl", 2 0, v0000023417aadae0_0;  1 drivers
v0000023417b925d0_0 .net "ALUOut", 31 0, v0000023417b7df20_0;  alias, 1 drivers
v0000023417b923f0_0 .net "ALUSrcE", 0 0, L_0000023417b96680;  1 drivers
v0000023417b92b70_0 .net "BranchD", 0 0, L_0000023417b98200;  1 drivers
v0000023417b92a30_0 .net "BranchM", 0 0, L_0000023417b95be0;  1 drivers
v0000023417b913b0_0 .net "ByteD", 0 0, L_0000023417b982a0;  1 drivers
v0000023417b911d0_0 .net "ByteW", 0 0, L_0000023417b95280;  1 drivers
v0000023417b91310_0 .net "JumpD", 0 0, L_0000023417b976c0;  1 drivers
v0000023417b92170_0 .net "LoadD", 0 0, L_0000023417b98480;  1 drivers
v0000023417b91e50_0 .net "LoadM", 0 0, L_0000023417b969a0;  alias, 1 drivers
v0000023417b92670_0 .net "MemWrite", 0 0, L_0000023417b95960;  alias, 1 drivers
v0000023417b91450_0 .net "MemWriteD", 0 0, L_0000023417b980c0;  1 drivers
v0000023417b934d0_0 .net "MemtoRegW", 0 0, L_0000023417b971c0;  1 drivers
v0000023417b92c10_0 .net "ReadData", 31 0, v0000023417b18520_0;  alias, 1 drivers
v0000023417b90e10_0 .net "RegWrite", 0 0, L_0000023417b95c80;  1 drivers
v0000023417b91090_0 .net "WriteData", 31 0, v0000023417b7d840_0;  alias, 1 drivers
v0000023417b919f0_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b91ef0_0 .net "dhit", 0 0, v0000023417b17c60_0;  alias, 1 drivers
v0000023417b91db0_0 .net "instr", 31 0, v0000023417ae41a0_0;  alias, 1 drivers
v0000023417b92ad0_0 .net "pc", 31 0, v0000023417b8c9f0_0;  alias, 1 drivers
v0000023417b92cb0_0 .net "pc_en", 0 0, v0000023417b18e80_0;  alias, 1 drivers
v0000023417b92210_0 .net "reset", 0 0, v0000023417b97760_0;  alias, 1 drivers
L_0000023417b95780 .part v0000023417ae41a0_0, 0, 7;
L_0000023417b95dc0 .part v0000023417ae41a0_0, 12, 3;
L_0000023417b958c0 .part v0000023417ae41a0_0, 25, 7;
S_00000234179f09f0 .scope module, "c" "controller" 10 16, 11 4 0, S_00000234179f0860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "MemWriteD";
    .port_info 10 /OUTPUT 1 "LoadD";
    .port_info 11 /OUTPUT 1 "BranchD";
    .port_info 12 /OUTPUT 1 "JumpD";
    .port_info 13 /OUTPUT 1 "ByteD";
    .port_info 14 /OUTPUT 1 "ALUSrcE";
    .port_info 15 /OUTPUT 1 "BranchM";
    .port_info 16 /OUTPUT 1 "LoadM";
    .port_info 17 /OUTPUT 1 "ByteW";
    .port_info 18 /OUTPUT 1 "MemtoRegW";
    .port_info 19 /OUTPUT 3 "ALUControl";
v0000023417b7bc90_0 .net "ALUControl", 2 0, v0000023417aadae0_0;  alias, 1 drivers
v0000023417b7c870_0 .net "ALUSrcE", 0 0, L_0000023417b96680;  alias, 1 drivers
v0000023417b7c690_0 .net "BranchD", 0 0, L_0000023417b98200;  alias, 1 drivers
v0000023417b7c370_0 .net "BranchM", 0 0, L_0000023417b95be0;  alias, 1 drivers
v0000023417b7c7d0_0 .net "ByteD", 0 0, L_0000023417b982a0;  alias, 1 drivers
v0000023417b7c910_0 .net "ByteW", 0 0, L_0000023417b95280;  alias, 1 drivers
v0000023417b7bab0_0 .net "JumpD", 0 0, L_0000023417b976c0;  alias, 1 drivers
v0000023417b7b3d0_0 .net "LoadD", 0 0, L_0000023417b98480;  alias, 1 drivers
v0000023417b7b650_0 .net "LoadM", 0 0, L_0000023417b969a0;  alias, 1 drivers
v0000023417b7c410_0 .net "MemWrite", 0 0, L_0000023417b95960;  alias, 1 drivers
v0000023417b7b6f0_0 .net "MemWriteD", 0 0, L_0000023417b980c0;  alias, 1 drivers
v0000023417b7c9b0_0 .net "MemtoRegW", 0 0, L_0000023417b971c0;  alias, 1 drivers
v0000023417b7bb50_0 .net "RegWrite", 0 0, L_0000023417b95c80;  alias, 1 drivers
v0000023417b7b0b0_0 .net "aluop", 1 0, L_0000023417b97f80;  1 drivers
v0000023417b7b790_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b7b1f0_0 .net "dhit", 0 0, v0000023417b17c60_0;  alias, 1 drivers
v0000023417b7c550_0 .net "funct3", 2 0, L_0000023417b95dc0;  1 drivers
v0000023417b7b150_0 .net "funct7", 6 0, L_0000023417b958c0;  1 drivers
v0000023417b7ba10_0 .net "ihit", 0 0, v0000023417b18e80_0;  alias, 1 drivers
v0000023417b7b830_0 .net "opcode", 6 0, L_0000023417b95780;  1 drivers
v0000023417b7bd30_0 .net "reset", 0 0, v0000023417b97760_0;  alias, 1 drivers
S_00000234179f0b80 .scope module, "aludec" "aludec" 11 15, 12 1 0, S_00000234179f09f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 2 "aluop";
    .port_info 4 /OUTPUT 3 "alucontrolE";
v0000023417b78090_0 .net "alucontrolD", 2 0, v0000023417a74430_0;  1 drivers
v0000023417b78810_0 .net "alucontrolE", 2 0, v0000023417aadae0_0;  alias, 1 drivers
v0000023417b79850_0 .var "alucontrolF", 2 0;
v0000023417b78c70_0 .net "aluop", 1 0, L_0000023417b97f80;  alias, 1 drivers
v0000023417b78ef0_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b788b0_0 .net "funct7", 6 0, L_0000023417b958c0;  alias, 1 drivers
v0000023417b792b0_0 .net "reset", 0 0, v0000023417b97760_0;  alias, 1 drivers
E_0000023417ad4a10 .event anyedge, v0000023417b792b0_0, v0000023417b78c70_0, v0000023417b788b0_0;
S_0000023417a318d0 .scope module, "cregD" "creg" 12 22, 13 1 0, S_00000234179f0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_0000023417ad5110 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000011>;
v0000023417aa6fc0_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417a74430_0 .var "controls", 2 0;
v0000023417a74570_0 .net "controls_", 2 0, v0000023417b79850_0;  1 drivers
L_0000023417b98dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023417a74750_0 .net "en", 0 0, L_0000023417b98dd8;  1 drivers
S_0000023417a31a60 .scope module, "cregE" "creg" 12 23, 13 1 0, S_00000234179f0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_0000023417ad5250 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000011>;
v0000023417aad680_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417aadae0_0 .var "controls", 2 0;
v0000023417b798f0_0 .net "controls_", 2 0, v0000023417a74430_0;  alias, 1 drivers
L_0000023417b98e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023417b793f0_0 .net "en", 0 0, L_0000023417b98e20;  1 drivers
S_0000023417a31bf0 .scope module, "maindec" "maindec" 11 13, 14 3 0, S_00000234179f09f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct";
    .port_info 6 /OUTPUT 1 "RegWriteW";
    .port_info 7 /OUTPUT 1 "MemWriteM";
    .port_info 8 /OUTPUT 1 "MemWriteD";
    .port_info 9 /OUTPUT 1 "LoadD";
    .port_info 10 /OUTPUT 1 "BranchD";
    .port_info 11 /OUTPUT 1 "JumpD";
    .port_info 12 /OUTPUT 1 "ByteD";
    .port_info 13 /OUTPUT 1 "ALUSrcE";
    .port_info 14 /OUTPUT 1 "BranchM";
    .port_info 15 /OUTPUT 1 "LoadM";
    .port_info 16 /OUTPUT 1 "ByteW";
    .port_info 17 /OUTPUT 1 "MemtoRegW";
    .port_info 18 /OUTPUT 2 "aluop";
L_0000023417b026e0 .functor AND 1, v0000023417b18e80_0, v0000023417b17c60_0, C4<1>, C4<1>;
v0000023417b77eb0_0 .net "ALUSrcD", 0 0, L_0000023417b98700;  1 drivers
v0000023417b79350_0 .net "ALUSrcE", 0 0, L_0000023417b96680;  alias, 1 drivers
v0000023417b79170_0 .net "ALUSrcF", 0 0, L_0000023417b98660;  1 drivers
v0000023417b79490_0 .net "BranchD", 0 0, L_0000023417b98200;  alias, 1 drivers
v0000023417b79c10_0 .net "BranchE", 0 0, L_0000023417b96cc0;  1 drivers
v0000023417b79030_0 .net "BranchF", 0 0, L_0000023417b97e40;  1 drivers
v0000023417b78e50_0 .net "BranchM", 0 0, L_0000023417b95be0;  alias, 1 drivers
v0000023417b79990_0 .net "ByteD", 0 0, L_0000023417b982a0;  alias, 1 drivers
v0000023417b78590_0 .net "ByteE", 0 0, L_0000023417b96c20;  1 drivers
v0000023417b78270_0 .net "ByteF", 0 0, L_0000023417b97ee0;  1 drivers
v0000023417b78630_0 .net "ByteM", 0 0, L_0000023417b95aa0;  1 drivers
v0000023417b77f50_0 .net "ByteW", 0 0, L_0000023417b95280;  alias, 1 drivers
v0000023417b790d0_0 .net "JumpD", 0 0, L_0000023417b976c0;  alias, 1 drivers
v0000023417b79ad0_0 .net "JumpE", 0 0, L_0000023417b96180;  1 drivers
v0000023417b79530_0 .net "JumpF", 0 0, L_0000023417b98ca0;  1 drivers
v0000023417b79b70_0 .net "LoadD", 0 0, L_0000023417b98480;  alias, 1 drivers
v0000023417b79670_0 .net "LoadE", 0 0, L_0000023417b95460;  1 drivers
v0000023417b797b0_0 .net "LoadF", 0 0, L_0000023417b97bc0;  1 drivers
v0000023417b77d70_0 .net "LoadM", 0 0, L_0000023417b969a0;  alias, 1 drivers
v0000023417b77e10_0 .net "MemWriteD", 0 0, L_0000023417b980c0;  alias, 1 drivers
v0000023417b78450_0 .net "MemWriteE", 0 0, L_0000023417b98ac0;  1 drivers
v0000023417b77ff0_0 .net "MemWriteF", 0 0, L_0000023417b97800;  1 drivers
v0000023417b786d0_0 .net "MemWriteM", 0 0, L_0000023417b95960;  alias, 1 drivers
v0000023417b78770_0 .net "MemtoRegD", 0 0, L_0000023417b98340;  1 drivers
v0000023417b7b510_0 .net "MemtoRegE", 0 0, L_0000023417b951e0;  1 drivers
v0000023417b7ae30_0 .net "MemtoRegF", 0 0, L_0000023417b98840;  1 drivers
v0000023417b7c0f0_0 .net "MemtoRegM", 0 0, L_0000023417b95f00;  1 drivers
v0000023417b7bfb0_0 .net "MemtoRegW", 0 0, L_0000023417b971c0;  alias, 1 drivers
v0000023417b7c4b0_0 .net "RegWriteD", 0 0, L_0000023417b98020;  1 drivers
v0000023417b7cb90_0 .net "RegWriteE", 0 0, L_0000023417b98980;  1 drivers
v0000023417b7c230_0 .net "RegWriteF", 0 0, L_0000023417b985c0;  1 drivers
v0000023417b7af70_0 .net "RegWriteM", 0 0, L_0000023417b973a0;  1 drivers
v0000023417b7cc30_0 .net "RegWriteW", 0 0, L_0000023417b95c80;  alias, 1 drivers
v0000023417b7aed0_0 .net *"_ivl_11", 9 0, v0000023417b7c190_0;  1 drivers
v0000023417b7c050_0 .net "aluop", 1 0, L_0000023417b97f80;  alias, 1 drivers
v0000023417b7ad90_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b7c190_0 .var "controls", 9 0;
v0000023417b7c2d0_0 .net "dhit", 0 0, v0000023417b17c60_0;  alias, 1 drivers
v0000023417b7b5b0_0 .net "funct", 2 0, L_0000023417b95dc0;  alias, 1 drivers
v0000023417b7c730_0 .net "ihit", 0 0, v0000023417b18e80_0;  alias, 1 drivers
v0000023417b7b8d0_0 .net "opcode", 6 0, L_0000023417b95780;  alias, 1 drivers
v0000023417b7b330_0 .net "reset", 0 0, v0000023417b97760_0;  alias, 1 drivers
E_0000023417adbd10 .event anyedge, v0000023417b792b0_0, v0000023417b18e80_0, v0000023417b7b8d0_0, v0000023417b7b5b0_0;
L_0000023417b985c0 .part v0000023417b7c190_0, 9, 1;
L_0000023417b97800 .part v0000023417b7c190_0, 8, 1;
L_0000023417b97bc0 .part v0000023417b7c190_0, 7, 1;
L_0000023417b97e40 .part v0000023417b7c190_0, 6, 1;
L_0000023417b98ca0 .part v0000023417b7c190_0, 5, 1;
L_0000023417b97ee0 .part v0000023417b7c190_0, 4, 1;
L_0000023417b98660 .part v0000023417b7c190_0, 3, 1;
L_0000023417b98840 .part v0000023417b7c190_0, 2, 1;
L_0000023417b97f80 .part v0000023417b7c190_0, 0, 2;
LS_0000023417b97620_0_0 .concat [ 1 1 1 1], L_0000023417b98840, L_0000023417b98660, L_0000023417b97ee0, L_0000023417b98ca0;
LS_0000023417b97620_0_4 .concat [ 1 1 1 1], L_0000023417b97e40, L_0000023417b97bc0, L_0000023417b97800, L_0000023417b985c0;
L_0000023417b97620 .concat [ 4 4 0 0], LS_0000023417b97620_0_0, LS_0000023417b97620_0_4;
L_0000023417b98020 .part v0000023417b78d10_0, 7, 1;
L_0000023417b980c0 .part v0000023417b78d10_0, 6, 1;
L_0000023417b98480 .part v0000023417b78d10_0, 5, 1;
L_0000023417b98200 .part v0000023417b78d10_0, 4, 1;
L_0000023417b976c0 .part v0000023417b78d10_0, 3, 1;
L_0000023417b982a0 .part v0000023417b78d10_0, 2, 1;
L_0000023417b98700 .part v0000023417b78d10_0, 1, 1;
L_0000023417b98340 .part v0000023417b78d10_0, 0, 1;
LS_0000023417b98a20_0_0 .concat [ 1 1 1 1], L_0000023417b98340, L_0000023417b98700, L_0000023417b982a0, L_0000023417b976c0;
LS_0000023417b98a20_0_4 .concat [ 1 1 1 1], L_0000023417b98200, L_0000023417b98480, L_0000023417b980c0, L_0000023417b98020;
L_0000023417b98a20 .concat [ 4 4 0 0], LS_0000023417b98a20_0_0, LS_0000023417b98a20_0_4;
L_0000023417b98980 .part v0000023417b79210_0, 7, 1;
L_0000023417b98ac0 .part v0000023417b79210_0, 6, 1;
L_0000023417b95460 .part v0000023417b79210_0, 5, 1;
L_0000023417b96cc0 .part v0000023417b79210_0, 4, 1;
L_0000023417b96180 .part v0000023417b79210_0, 3, 1;
L_0000023417b96c20 .part v0000023417b79210_0, 2, 1;
L_0000023417b96680 .part v0000023417b79210_0, 1, 1;
L_0000023417b951e0 .part v0000023417b79210_0, 0, 1;
LS_0000023417b97440_0_0 .concat [ 1 1 1 1], L_0000023417b951e0, L_0000023417b96c20, L_0000023417b96cc0, L_0000023417b95460;
LS_0000023417b97440_0_4 .concat [ 1 1 0 0], L_0000023417b98ac0, L_0000023417b98980;
L_0000023417b97440 .concat [ 4 2 0 0], LS_0000023417b97440_0_0, LS_0000023417b97440_0_4;
L_0000023417b973a0 .part v0000023417b783b0_0, 5, 1;
L_0000023417b95960 .part v0000023417b783b0_0, 4, 1;
L_0000023417b969a0 .part v0000023417b783b0_0, 3, 1;
L_0000023417b95be0 .part v0000023417b783b0_0, 2, 1;
L_0000023417b95aa0 .part v0000023417b783b0_0, 1, 1;
L_0000023417b95f00 .part v0000023417b783b0_0, 0, 1;
L_0000023417b95fa0 .concat [ 1 1 1 0], L_0000023417b95f00, L_0000023417b95aa0, L_0000023417b973a0;
L_0000023417b95c80 .part v0000023417b781d0_0, 2, 1;
L_0000023417b95280 .part v0000023417b781d0_0, 1, 1;
L_0000023417b971c0 .part v0000023417b781d0_0, 0, 1;
S_0000023417a314a0 .scope module, "cregD" "creg" 14 49, 13 1 0, S_0000023417a31bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "controls_";
    .port_info 3 /OUTPUT 8 "controls";
P_0000023417ae0690 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000001000>;
v0000023417b79a30_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b79210_0 .var "controls", 7 0;
v0000023417b789f0_0 .net "controls_", 7 0, L_0000023417b98a20;  1 drivers
v0000023417b78a90_0 .net "en", 0 0, v0000023417b17c60_0;  alias, 1 drivers
S_0000023417a31630 .scope module, "cregE" "creg" 14 50, 13 1 0, S_0000023417a31bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 6 "controls_";
    .port_info 3 /OUTPUT 6 "controls";
P_0000023417ae0e10 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000110>;
v0000023417b78310_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b783b0_0 .var "controls", 5 0;
v0000023417b78b30_0 .net "controls_", 5 0, L_0000023417b97440;  1 drivers
v0000023417b78bd0_0 .net "en", 0 0, v0000023417b17c60_0;  alias, 1 drivers
S_0000023417a226c0 .scope module, "cregF" "creg" 14 48, 13 1 0, S_0000023417a31bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "controls_";
    .port_info 3 /OUTPUT 8 "controls";
P_0000023417ae1410 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000001000>;
v0000023417b79710_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b78d10_0 .var "controls", 7 0;
v0000023417b795d0_0 .net "controls_", 7 0, L_0000023417b97620;  1 drivers
v0000023417b78130_0 .net "en", 0 0, L_0000023417b026e0;  1 drivers
S_0000023417b7a870 .scope module, "cregM" "creg" 14 51, 13 1 0, S_0000023417a31bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_0000023417ae0d10 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000011>;
v0000023417b78f90_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b781d0_0 .var "controls", 2 0;
v0000023417b784f0_0 .net "controls_", 2 0, L_0000023417b95fa0;  1 drivers
v0000023417b78db0_0 .net "en", 0 0, v0000023417b17c60_0;  alias, 1 drivers
S_0000023417b7a550 .scope module, "dp" "datapath" 10 19, 15 20 0, S_00000234179f0860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "ri";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /INPUT 1 "MemWriteD";
    .port_info 7 /INPUT 1 "LoadD";
    .port_info 8 /INPUT 1 "BranchD";
    .port_info 9 /INPUT 1 "JumpD";
    .port_info 10 /INPUT 3 "AluControlE";
    .port_info 11 /INPUT 32 "ReadData";
    .port_info 12 /INPUT 1 "ByteD";
    .port_info 13 /INPUT 1 "ALUSrcE";
    .port_info 14 /INPUT 1 "BranchM";
    .port_info 15 /INPUT 1 "ByteW";
    .port_info 16 /INPUT 1 "MemtoRegW";
    .port_info 17 /OUTPUT 32 "pcf";
    .port_info 18 /OUTPUT 32 "ALUOutM";
    .port_info 19 /OUTPUT 32 "WriteDataM";
L_0000023417b02980 .functor AND 1, v0000023417b18e80_0, v0000023417b17c60_0, C4<1>, C4<1>;
L_0000023417b03780 .functor AND 1, L_0000023417b95be0, v0000023417b7dac0_0, C4<1>, C4<1>;
v0000023417b939d0_0 .net "ALUOutM", 31 0, v0000023417b7df20_0;  alias, 1 drivers
v0000023417b93e30_0 .net "ALUOutW", 31 0, v0000023417b8f570_0;  1 drivers
v0000023417b94330_0 .net "ALUSrcE", 0 0, L_0000023417b96680;  alias, 1 drivers
v0000023417b93930_0 .net "AluControlE", 2 0, v0000023417aadae0_0;  alias, 1 drivers
v0000023417b94bf0_0 .net "BranchD", 0 0, L_0000023417b98200;  alias, 1 drivers
v0000023417b93cf0_0 .net "BranchM", 0 0, L_0000023417b95be0;  alias, 1 drivers
v0000023417b936b0_0 .net "ByteD", 0 0, L_0000023417b982a0;  alias, 1 drivers
v0000023417b94b50_0 .net "ByteResultW", 7 0, L_0000023417bf32c0;  1 drivers
v0000023417b94510_0 .net "ByteStoreExt", 31 0, L_0000023417b96900;  1 drivers
v0000023417b94650_0 .net "ByteW", 0 0, L_0000023417b95280;  alias, 1 drivers
v0000023417b93c50_0 .net "ExtByteResultW", 31 0, L_0000023417bf34a0;  1 drivers
v0000023417b93ed0_0 .net "JumpD", 0 0, L_0000023417b976c0;  alias, 1 drivers
v0000023417b93a70_0 .net "LoadD", 0 0, L_0000023417b98480;  alias, 1 drivers
v0000023417b93b10_0 .net "MemWriteD", 0 0, L_0000023417b980c0;  alias, 1 drivers
v0000023417b93d90_0 .net "MemtoRegW", 0 0, L_0000023417b971c0;  alias, 1 drivers
v0000023417b93f70_0 .net "ReadData", 31 0, v0000023417b18520_0;  alias, 1 drivers
v0000023417b94010_0 .net "ReadDataW", 31 0, v0000023417b8ee90_0;  1 drivers
v0000023417b940b0_0 .net "RegWriteW", 0 0, L_0000023417b95c80;  alias, 1 drivers
v0000023417b93bb0_0 .net "ResultW", 31 0, L_0000023417bf41c0;  1 drivers
v0000023417b93610_0 .net "SignImmD", 31 0, v0000023417b93890_0;  1 drivers
v0000023417b94c90_0 .net "SignImmE", 31 0, v0000023417b7e880_0;  1 drivers
v0000023417b946f0_0 .net "SrcAE", 31 0, v0000023417b7dde0_0;  1 drivers
v0000023417b94150_0 .net "SrcBE", 31 0, L_0000023417b95640;  1 drivers
v0000023417b941f0_0 .net "StoreDataD", 31 0, L_0000023417b96720;  1 drivers
v0000023417b94290_0 .net "WriteDataE", 31 0, v0000023417b7d340_0;  1 drivers
v0000023417b943d0_0 .net "WriteDataM", 31 0, v0000023417b7d840_0;  alias, 1 drivers
v0000023417b94470_0 .net "WriteDataRFW", 31 0, L_0000023417bf4f80;  1 drivers
v0000023417b94790_0 .net "WriteRegE", 4 0, v0000023417b7e2e0_0;  1 drivers
v0000023417b94830_0 .net "WriteRegM", 4 0, v0000023417b7d7a0_0;  1 drivers
v0000023417b948d0_0 .net "WriteRegW", 4 0, v0000023417b8f390_0;  1 drivers
v0000023417b94a10_0 .net "aluresult", 31 0, v0000023417b7bbf0_0;  1 drivers
v0000023417b94ab0_0 .net "bjMux_PC_output", 31 0, L_0000023417b960e0;  1 drivers
v0000023417b93750_0 .net "bj_alu_result", 31 0, v0000023417b7de80_0;  1 drivers
v0000023417b93430_0 .net "bj_alu_result_", 31 0, v0000023417b7d980_0;  1 drivers
v0000023417b92710_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b92350_0 .net "dhit", 0 0, v0000023417b17c60_0;  alias, 1 drivers
v0000023417b916d0_0 .net "instr", 31 0, v0000023417b7d200_0;  1 drivers
v0000023417b928f0_0 .net "pcDE", 31 0, v0000023417b7e600_0;  1 drivers
v0000023417b91b30_0 .net "pcEM", 31 0, v0000023417b7da20_0;  1 drivers
v0000023417b922b0_0 .net "pcFD", 31 0, v0000023417b8b230_0;  1 drivers
v0000023417b92490_0 .net "pc_", 31 0, v0000023417b8c590_0;  1 drivers
v0000023417b93110_0 .net "pc_en", 0 0, v0000023417b18e80_0;  alias, 1 drivers
v0000023417b92990_0 .net "pcf", 31 0, v0000023417b8c9f0_0;  alias, 1 drivers
v0000023417b91810_0 .net "ra1", 4 0, L_0000023417b96f40;  1 drivers
v0000023417b91590_0 .net "ra2", 4 0, L_0000023417b950a0;  1 drivers
v0000023417b91630_0 .net "rd1", 31 0, L_0000023417b96fe0;  1 drivers
v0000023417b91130_0 .net "rd2", 31 0, L_0000023417b96e00;  1 drivers
v0000023417b91270_0 .net "rd2E", 31 0, v0000023417b7e1a0_0;  1 drivers
v0000023417b93070_0 .net "reset", 0 0, v0000023417b97760_0;  alias, 1 drivers
v0000023417b927b0_0 .net "ri", 31 0, v0000023417ae41a0_0;  alias, 1 drivers
v0000023417b92850_0 .net "zero_", 0 0, v0000023417b7dac0_0;  1 drivers
v0000023417b93570_0 .net "zero_flag", 0 0, v0000023417b7e4c0_0;  1 drivers
L_0000023417b96f40 .part v0000023417b7d200_0, 15, 5;
L_0000023417b950a0 .part v0000023417b7d200_0, 20, 5;
L_0000023417b94f60 .part L_0000023417b96e00, 0, 8;
L_0000023417b96a40 .part v0000023417b7d200_0, 7, 5;
L_0000023417bf4da0 .part v0000023417b8f570_0, 0, 2;
L_0000023417bf48a0 .part v0000023417b8ee90_0, 24, 8;
L_0000023417bf53e0 .part v0000023417b8ee90_0, 16, 8;
L_0000023417bf4e40 .part v0000023417b8ee90_0, 8, 8;
L_0000023417bf3400 .part v0000023417b8ee90_0, 0, 8;
S_0000023417b7aa00 .scope module, "alu" "alu" 15 71, 16 6 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "F";
    .port_info 3 /OUTPUT 32 "Y";
    .port_info 4 /OUTPUT 1 "zero_flag";
L_0000023417b02440 .functor NOT 32, L_0000023417b95640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023417b7c5f0_0 .net "A", 31 0, v0000023417b7dde0_0;  alias, 1 drivers
v0000023417b7ca50_0 .net "B", 31 0, L_0000023417b95640;  alias, 1 drivers
v0000023417b7caf0_0 .net "Bout", 31 0, L_0000023417b96540;  1 drivers
v0000023417b7b290_0 .net "F", 2 0, v0000023417aadae0_0;  alias, 1 drivers
v0000023417b7b970_0 .net "M", 0 0, L_0000023417b97260;  1 drivers
v0000023417b7b470_0 .net "S", 31 0, L_0000023417b955a0;  1 drivers
v0000023417b7bbf0_0 .var "Y", 31 0;
v0000023417b7bdd0_0 .net *"_ivl_1", 0 0, L_0000023417b96ae0;  1 drivers
v0000023417b7be70_0 .net *"_ivl_10", 31 0, L_0000023417b94ec0;  1 drivers
L_0000023417b991c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023417b7bf10_0 .net *"_ivl_13", 30 0, L_0000023417b991c8;  1 drivers
v0000023417b78950_0 .net *"_ivl_17", 31 0, L_0000023417b965e0;  1 drivers
v0000023417b7eba0_0 .net *"_ivl_2", 31 0, L_0000023417b02440;  1 drivers
v0000023417b7e060_0 .net *"_ivl_6", 31 0, L_0000023417b96040;  1 drivers
v0000023417b7ec40_0 .net *"_ivl_9", 0 0, L_0000023417b964a0;  1 drivers
v0000023417b7e4c0_0 .var "zero_flag", 0 0;
E_0000023417ae0a90/0 .event anyedge, v0000023417aadae0_0, v0000023417b7c5f0_0, v0000023417b7caf0_0, v0000023417b7b470_0;
E_0000023417ae0a90/1 .event anyedge, v0000023417b7ca50_0, v0000023417b7bbf0_0;
E_0000023417ae0a90 .event/or E_0000023417ae0a90/0, E_0000023417ae0a90/1;
L_0000023417b96ae0 .part v0000023417aadae0_0, 2, 1;
L_0000023417b96540 .functor MUXZ 32, L_0000023417b95640, L_0000023417b02440, L_0000023417b96ae0, C4<>;
L_0000023417b96040 .arith/sum 32, v0000023417b7dde0_0, L_0000023417b96540;
L_0000023417b964a0 .part v0000023417aadae0_0, 2, 1;
L_0000023417b94ec0 .concat [ 1 31 0 0], L_0000023417b964a0, L_0000023417b991c8;
L_0000023417b955a0 .arith/sum 32, L_0000023417b96040, L_0000023417b94ec0;
L_0000023417b965e0 .arith/mult 32, v0000023417b7dde0_0, L_0000023417b95640;
L_0000023417b97260 .part L_0000023417b965e0, 0, 1;
S_0000023417b7a6e0 .scope module, "aluPC" "aluPC" 15 72, 17 1 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "bj_alu_result";
v0000023417b7cf80_0 .net "PC", 31 0, v0000023417b7e600_0;  alias, 1 drivers
v0000023417b7de80_0 .var "bj_alu_result", 31 0;
v0000023417b7e740_0 .net "imm", 31 0, v0000023417b7e880_0;  alias, 1 drivers
E_0000023417ae1190 .event anyedge, v0000023417b7cf80_0, v0000023417b7e740_0;
S_0000023417b7ab90 .scope module, "alureg" "alureg" 15 73, 18 1 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcDE";
    .port_info 3 /INPUT 32 "aluresult";
    .port_info 4 /INPUT 1 "zero_flag";
    .port_info 5 /INPUT 32 "bj_alu_result";
    .port_info 6 /INPUT 32 "WriteDataE";
    .port_info 7 /INPUT 5 "writereg_";
    .port_info 8 /OUTPUT 32 "aluout";
    .port_info 9 /OUTPUT 1 "zero_flagM";
    .port_info 10 /OUTPUT 32 "bj_alu_result_";
    .port_info 11 /OUTPUT 32 "WriteDataM";
    .port_info 12 /OUTPUT 5 "writereg";
    .port_info 13 /OUTPUT 32 "pcEM";
v0000023417b7d2a0_0 .net "WriteDataE", 31 0, v0000023417b7d340_0;  alias, 1 drivers
v0000023417b7d840_0 .var "WriteDataM", 31 0;
v0000023417b7df20_0 .var "aluout", 31 0;
v0000023417b7d8e0_0 .net "aluresult", 31 0, v0000023417b7bbf0_0;  alias, 1 drivers
v0000023417b7dfc0_0 .net "bj_alu_result", 31 0, v0000023417b7de80_0;  alias, 1 drivers
v0000023417b7d980_0 .var "bj_alu_result_", 31 0;
v0000023417b7ea60_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b7ce40_0 .net "en", 0 0, v0000023417b17c60_0;  alias, 1 drivers
v0000023417b7e240_0 .net "pcDE", 31 0, v0000023417b7e600_0;  alias, 1 drivers
v0000023417b7da20_0 .var "pcEM", 31 0;
v0000023417b7d7a0_0 .var "writereg", 4 0;
v0000023417b7dd40_0 .net "writereg_", 4 0, v0000023417b7e2e0_0;  alias, 1 drivers
v0000023417b7d660_0 .net "zero_flag", 0 0, v0000023417b7e4c0_0;  alias, 1 drivers
v0000023417b7dac0_0 .var "zero_flagM", 0 0;
S_0000023417b7a230 .scope module, "areg" "areg" 15 67, 19 1 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcFD";
    .port_info 3 /INPUT 32 "rd1";
    .port_info 4 /INPUT 32 "rd2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "SignImm_";
    .port_info 7 /OUTPUT 32 "SrcAE";
    .port_info 8 /OUTPUT 32 "SrcBE";
    .port_info 9 /OUTPUT 5 "WriteRegE";
    .port_info 10 /OUTPUT 32 "WriteDataE";
    .port_info 11 /OUTPUT 32 "SignImm";
    .port_info 12 /OUTPUT 32 "pcDE";
v0000023417b7e880_0 .var "SignImm", 31 0;
v0000023417b7e100_0 .net "SignImm_", 31 0, v0000023417b93890_0;  alias, 1 drivers
v0000023417b7dde0_0 .var "SrcAE", 31 0;
v0000023417b7e1a0_0 .var "SrcBE", 31 0;
v0000023417b7d340_0 .var "WriteDataE", 31 0;
v0000023417b7e2e0_0 .var "WriteRegE", 4 0;
v0000023417b7d0c0_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b7d3e0_0 .net "en", 0 0, v0000023417b17c60_0;  alias, 1 drivers
v0000023417b7e600_0 .var "pcDE", 31 0;
v0000023417b7e920_0 .net "pcFD", 31 0, v0000023417b8b230_0;  alias, 1 drivers
v0000023417b7db60_0 .net "rd", 4 0, L_0000023417b96a40;  1 drivers
v0000023417b7e560_0 .net "rd1", 31 0, L_0000023417b96fe0;  alias, 1 drivers
v0000023417b7e380_0 .net "rd2", 31 0, L_0000023417b96720;  alias, 1 drivers
S_0000023417b79d80 .scope module, "extbytewrite" "signext" 15 80, 20 6 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_0000023417ae1610 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000001000>;
v0000023417b7d5c0_0 .net *"_ivl_1", 0 0, L_0000023417bf4760;  1 drivers
v0000023417b7e6a0_0 .net *"_ivl_2", 7 0, L_0000023417bf30e0;  1 drivers
v0000023417b7e9c0_0 .net *"_ivl_4", 15 0, L_0000023417bf4300;  1 drivers
L_0000023417b99210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023417b7e420_0 .net *"_ivl_9", 15 0, L_0000023417b99210;  1 drivers
v0000023417b7e7e0_0 .net "a", 7 0, L_0000023417bf32c0;  alias, 1 drivers
v0000023417b7d160_0 .net "y", 31 0, L_0000023417bf34a0;  alias, 1 drivers
L_0000023417bf4760 .part L_0000023417bf32c0, 7, 1;
LS_0000023417bf30e0_0_0 .concat [ 1 1 1 1], L_0000023417bf4760, L_0000023417bf4760, L_0000023417bf4760, L_0000023417bf4760;
LS_0000023417bf30e0_0_4 .concat [ 1 1 1 1], L_0000023417bf4760, L_0000023417bf4760, L_0000023417bf4760, L_0000023417bf4760;
L_0000023417bf30e0 .concat [ 4 4 0 0], LS_0000023417bf30e0_0_0, LS_0000023417bf30e0_0_4;
L_0000023417bf4300 .concat [ 8 8 0 0], L_0000023417bf32c0, L_0000023417bf30e0;
L_0000023417bf34a0 .concat [ 16 16 0 0], L_0000023417bf4300, L_0000023417b99210;
S_0000023417b79f10 .scope module, "extrd2" "signext" 15 64, 20 6 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_0000023417ae1650 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000001000>;
v0000023417b7eb00_0 .net *"_ivl_1", 0 0, L_0000023417b96b80;  1 drivers
v0000023417b7d520_0 .net *"_ivl_2", 7 0, L_0000023417b95b40;  1 drivers
v0000023417b7cda0_0 .net *"_ivl_4", 15 0, L_0000023417b95d20;  1 drivers
L_0000023417b99180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023417b7dc00_0 .net *"_ivl_9", 15 0, L_0000023417b99180;  1 drivers
v0000023417b7cee0_0 .net "a", 7 0, L_0000023417b94f60;  1 drivers
v0000023417b7d700_0 .net "y", 31 0, L_0000023417b96900;  alias, 1 drivers
L_0000023417b96b80 .part L_0000023417b94f60, 7, 1;
LS_0000023417b95b40_0_0 .concat [ 1 1 1 1], L_0000023417b96b80, L_0000023417b96b80, L_0000023417b96b80, L_0000023417b96b80;
LS_0000023417b95b40_0_4 .concat [ 1 1 1 1], L_0000023417b96b80, L_0000023417b96b80, L_0000023417b96b80, L_0000023417b96b80;
L_0000023417b95b40 .concat [ 4 4 0 0], LS_0000023417b95b40_0_0, LS_0000023417b95b40_0_4;
L_0000023417b95d20 .concat [ 8 8 0 0], L_0000023417b94f60, L_0000023417b95b40;
L_0000023417b96900 .concat [ 16 16 0 0], L_0000023417b95d20, L_0000023417b99180;
S_0000023417b7a0a0 .scope module, "instreg" "instreg" 15 58, 21 1 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dhit";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "rd";
    .port_info 4 /OUTPUT 32 "instr";
    .port_info 5 /OUTPUT 32 "pcFD";
v0000023417b7dca0_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b7d020_0 .net "dhit", 0 0, v0000023417b17c60_0;  alias, 1 drivers
v0000023417b7d200_0 .var "instr", 31 0;
v0000023417b7d480_0 .net "pc", 31 0, v0000023417b8c9f0_0;  alias, 1 drivers
v0000023417b8b230_0 .var "pcFD", 31 0;
v0000023417b8b9b0_0 .net "rd", 31 0, v0000023417ae41a0_0;  alias, 1 drivers
S_0000023417b7a3c0 .scope module, "muxALUSrcBE" "mux2" 15 70, 22 6 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000023417ae1210 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v0000023417b8b2d0_0 .net "d0", 31 0, v0000023417b7e1a0_0;  alias, 1 drivers
v0000023417b8b910_0 .net "d1", 31 0, v0000023417b7e880_0;  alias, 1 drivers
v0000023417b8c630_0 .net "s", 0 0, L_0000023417b96680;  alias, 1 drivers
v0000023417b8c6d0_0 .net "y", 31 0, L_0000023417b95640;  alias, 1 drivers
L_0000023417b95640 .functor MUXZ 32, v0000023417b7e1a0_0, v0000023417b7e880_0, L_0000023417b96680, C4<>;
S_0000023417b8e230 .scope module, "muxMemToReg" "mux2" 15 83, 22 6 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000023417ae0cd0 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v0000023417b8b730_0 .net "d0", 31 0, v0000023417b8f570_0;  alias, 1 drivers
v0000023417b8c810_0 .net "d1", 31 0, v0000023417b8ee90_0;  alias, 1 drivers
v0000023417b8b370_0 .net "s", 0 0, L_0000023417b971c0;  alias, 1 drivers
v0000023417b8b410_0 .net "y", 31 0, L_0000023417bf41c0;  alias, 1 drivers
L_0000023417bf41c0 .functor MUXZ 32, v0000023417b8f570_0, v0000023417b8ee90_0, L_0000023417b971c0, C4<>;
S_0000023417b8e870 .scope module, "muxPCJumpBranch" "mux2" 15 56, 22 6 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000023417ae1250 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v0000023417b8b4b0_0 .net "d0", 31 0, v0000023417b8c590_0;  alias, 1 drivers
v0000023417b8baf0_0 .net "d1", 31 0, v0000023417b7d980_0;  alias, 1 drivers
v0000023417b8b5f0_0 .net "s", 0 0, L_0000023417b03780;  1 drivers
v0000023417b8b0f0_0 .net "y", 31 0, L_0000023417b960e0;  alias, 1 drivers
L_0000023417b960e0 .functor MUXZ 32, v0000023417b8c590_0, v0000023417b7d980_0, L_0000023417b03780, C4<>;
S_0000023417b8ea00 .scope module, "muxStoreData" "mux2" 15 65, 22 6 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000023417ae11d0 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v0000023417b8be10_0 .net "d0", 31 0, L_0000023417b96e00;  alias, 1 drivers
v0000023417b8c770_0 .net "d1", 31 0, L_0000023417b96900;  alias, 1 drivers
v0000023417b8afb0_0 .net "s", 0 0, L_0000023417b982a0;  alias, 1 drivers
v0000023417b8cbd0_0 .net "y", 31 0, L_0000023417b96720;  alias, 1 drivers
L_0000023417b96720 .functor MUXZ 32, L_0000023417b96e00, L_0000023417b96900, L_0000023417b982a0, C4<>;
S_0000023417b8d420 .scope module, "muxbyte" "mux4" 15 79, 23 8 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "d3";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d1";
    .port_info 4 /INPUT 8 "d0";
    .port_info 5 /OUTPUT 8 "y";
P_0000023417ae1390 .param/l "WIDTH" 0 23 8, +C4<00000000000000000000000000001000>;
v0000023417b8bff0_0 .net "d0", 7 0, L_0000023417bf3400;  1 drivers
v0000023417b8c450_0 .net "d1", 7 0, L_0000023417bf4e40;  1 drivers
v0000023417b8bb90_0 .net "d2", 7 0, L_0000023417bf53e0;  1 drivers
v0000023417b8cc70_0 .net "d3", 7 0, L_0000023417bf48a0;  1 drivers
v0000023417b8bcd0_0 .net "i0", 7 0, L_0000023417b956e0;  1 drivers
v0000023417b8af10_0 .net "i1", 7 0, L_0000023417b97300;  1 drivers
v0000023417b8c3b0_0 .net "s", 1 0, L_0000023417bf4da0;  1 drivers
v0000023417b8c4f0_0 .net "y", 7 0, L_0000023417bf32c0;  alias, 1 drivers
E_0000023417ae1290/0 .event anyedge, v0000023417b8b870_0, v0000023417b8ae70_0, v0000023417b8c8b0_0, v0000023417b8b690_0;
E_0000023417ae1290/1 .event anyedge, v0000023417b7e7e0_0, v0000023417b8c3b0_0;
E_0000023417ae1290 .event/or E_0000023417ae1290/0, E_0000023417ae1290/1;
L_0000023417b95820 .part L_0000023417bf4da0, 1, 1;
L_0000023417b95000 .part L_0000023417bf4da0, 1, 1;
L_0000023417bf3540 .part L_0000023417bf4da0, 0, 1;
S_0000023417b8cf70 .scope module, "mux0" "mux2" 23 15, 22 6 0, S_0000023417b8d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0000023417ae1510 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000001000>;
v0000023417b8b870_0 .net "d0", 7 0, L_0000023417bf3400;  alias, 1 drivers
v0000023417b8c8b0_0 .net "d1", 7 0, L_0000023417bf53e0;  alias, 1 drivers
v0000023417b8bc30_0 .net "s", 0 0, L_0000023417b95820;  1 drivers
v0000023417b8bd70_0 .net "y", 7 0, L_0000023417b956e0;  alias, 1 drivers
L_0000023417b956e0 .functor MUXZ 8, L_0000023417bf3400, L_0000023417bf53e0, L_0000023417b95820, C4<>;
S_0000023417b8d100 .scope module, "mux1" "mux2" 23 16, 22 6 0, S_0000023417b8d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0000023417ae0a10 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000001000>;
v0000023417b8ae70_0 .net "d0", 7 0, L_0000023417bf4e40;  alias, 1 drivers
v0000023417b8b690_0 .net "d1", 7 0, L_0000023417bf48a0;  alias, 1 drivers
v0000023417b8ba50_0 .net "s", 0 0, L_0000023417b95000;  1 drivers
v0000023417b8b190_0 .net "y", 7 0, L_0000023417b97300;  alias, 1 drivers
L_0000023417b97300 .functor MUXZ 8, L_0000023417bf4e40, L_0000023417bf48a0, L_0000023417b95000, C4<>;
S_0000023417b8d5b0 .scope module, "mux2" "mux2" 23 17, 22 6 0, S_0000023417b8d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0000023417ae0910 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000001000>;
v0000023417b8c1d0_0 .net "d0", 7 0, L_0000023417b956e0;  alias, 1 drivers
v0000023417b8b550_0 .net "d1", 7 0, L_0000023417b97300;  alias, 1 drivers
v0000023417b8b050_0 .net "s", 0 0, L_0000023417bf3540;  1 drivers
v0000023417b8b7d0_0 .net "y", 7 0, L_0000023417bf32c0;  alias, 1 drivers
L_0000023417bf32c0 .functor MUXZ 8, L_0000023417b956e0, L_0000023417b97300, L_0000023417bf3540, C4<>;
S_0000023417b8cde0 .scope module, "muxbytewrite" "mux2" 15 81, 22 6 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000023417ae1750 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v0000023417b8ca90_0 .net "d0", 31 0, L_0000023417bf41c0;  alias, 1 drivers
v0000023417b8beb0_0 .net "d1", 31 0, L_0000023417bf34a0;  alias, 1 drivers
v0000023417b8bf50_0 .net "s", 0 0, L_0000023417b95280;  alias, 1 drivers
v0000023417b8c950_0 .net "y", 31 0, L_0000023417bf4f80;  alias, 1 drivers
L_0000023417bf4f80 .functor MUXZ 32, L_0000023417bf41c0, L_0000023417bf34a0, L_0000023417b95280, C4<>;
S_0000023417b8d740 .scope module, "pc" "pc" 15 55, 24 1 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_";
    .port_info 4 /OUTPUT 32 "pc";
v0000023417b8add0_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b8c270_0 .net "en", 0 0, L_0000023417b02980;  1 drivers
v0000023417b8c9f0_0 .var "pc", 31 0;
v0000023417b8c090_0 .net "pc_", 31 0, L_0000023417b960e0;  alias, 1 drivers
v0000023417b8c130_0 .net "reset", 0 0, v0000023417b97760_0;  alias, 1 drivers
E_0000023417ae1690 .event posedge, v0000023417b792b0_0, v0000023417b18d40_0;
S_0000023417b8d8d0 .scope module, "pc_plus4" "pc_plus4" 15 57, 25 1 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "pc_";
v0000023417b8c310_0 .net "pc", 31 0, v0000023417b8c9f0_0;  alias, 1 drivers
v0000023417b8c590_0 .var "pc_", 31 0;
E_0000023417ae13d0 .event anyedge, v0000023417b18480_0;
S_0000023417b8d290 .scope module, "rdreg" "rdreg" 15 76, 26 1 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /INPUT 5 "wrE";
    .port_info 4 /INPUT 32 "ALUOutM";
    .port_info 5 /OUTPUT 32 "result";
    .port_info 6 /OUTPUT 5 "wrW";
    .port_info 7 /OUTPUT 32 "ALUOutW";
v0000023417b8cb30_0 .net "ALUOutM", 31 0, v0000023417b7df20_0;  alias, 1 drivers
v0000023417b8f570_0 .var "ALUOutW", 31 0;
v0000023417b8ff70_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b90ab0_0 .net "en", 0 0, v0000023417b17c60_0;  alias, 1 drivers
v0000023417b8f930_0 .net "rd", 31 0, v0000023417b18520_0;  alias, 1 drivers
v0000023417b8ee90_0 .var "result", 31 0;
v0000023417b8f430_0 .net "wrE", 4 0, v0000023417b7d7a0_0;  alias, 1 drivers
v0000023417b8f390_0 .var "wrW", 4 0;
S_0000023417b8e550 .scope module, "regfile" "regfile" 15 63, 27 7 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we3";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra2";
    .port_info 5 /INPUT 5 "wa3";
    .port_info 6 /INPUT 32 "wd3";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0000023417b8f250_0 .net *"_ivl_0", 31 0, L_0000023417b974e0;  1 drivers
v0000023417b8f9d0_0 .net *"_ivl_10", 6 0, L_0000023417b96d60;  1 drivers
L_0000023417b98ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023417b8fa70_0 .net *"_ivl_13", 1 0, L_0000023417b98ef8;  1 drivers
L_0000023417b98f40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023417b908d0_0 .net/2u *"_ivl_14", 31 0, L_0000023417b98f40;  1 drivers
v0000023417b8fbb0_0 .net *"_ivl_18", 31 0, L_0000023417b96220;  1 drivers
L_0000023417b98f88 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023417b8f070_0 .net *"_ivl_21", 26 0, L_0000023417b98f88;  1 drivers
L_0000023417b98fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023417b8f2f0_0 .net/2u *"_ivl_22", 31 0, L_0000023417b98fd0;  1 drivers
v0000023417b8f7f0_0 .net *"_ivl_24", 0 0, L_0000023417b97080;  1 drivers
v0000023417b8f4d0_0 .net *"_ivl_26", 31 0, L_0000023417b95a00;  1 drivers
L_0000023417b99018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023417b90330_0 .net *"_ivl_29", 26 0, L_0000023417b99018;  1 drivers
L_0000023417b98e68 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023417b90bf0_0 .net *"_ivl_3", 26 0, L_0000023417b98e68;  1 drivers
L_0000023417b99060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023417b90150_0 .net/2u *"_ivl_30", 31 0, L_0000023417b99060;  1 drivers
v0000023417b8efd0_0 .net *"_ivl_32", 0 0, L_0000023417b96860;  1 drivers
v0000023417b90290_0 .net *"_ivl_34", 31 0, L_0000023417b95e60;  1 drivers
v0000023417b8f610_0 .net *"_ivl_36", 6 0, L_0000023417b96ea0;  1 drivers
L_0000023417b990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023417b8edf0_0 .net *"_ivl_39", 1 0, L_0000023417b990a8;  1 drivers
L_0000023417b98eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023417b8f890_0 .net/2u *"_ivl_4", 31 0, L_0000023417b98eb0;  1 drivers
L_0000023417b990f0 .functor BUFT 1, C4<00000000000000000000000100000010>, C4<0>, C4<0>, C4<0>;
v0000023417b90a10_0 .net/2u *"_ivl_40", 31 0, L_0000023417b990f0;  1 drivers
v0000023417b90b50_0 .net *"_ivl_42", 31 0, L_0000023417b97580;  1 drivers
L_0000023417b99138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023417b8f6b0_0 .net/2u *"_ivl_44", 31 0, L_0000023417b99138;  1 drivers
v0000023417b8fe30_0 .net *"_ivl_6", 0 0, L_0000023417b95140;  1 drivers
v0000023417b8f110_0 .net *"_ivl_8", 31 0, L_0000023417b95500;  1 drivers
v0000023417b901f0_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b90650_0 .net "ra1", 4 0, L_0000023417b96f40;  alias, 1 drivers
v0000023417b8fc50_0 .net "ra2", 4 0, L_0000023417b950a0;  alias, 1 drivers
v0000023417b8f750_0 .net "rd1", 31 0, L_0000023417b96fe0;  alias, 1 drivers
v0000023417b8fb10_0 .net "rd2", 31 0, L_0000023417b96e00;  alias, 1 drivers
v0000023417b903d0_0 .net "reset", 0 0, v0000023417b97760_0;  alias, 1 drivers
v0000023417b906f0 .array "rf", 0 31, 31 0;
v0000023417b8ef30_0 .net "wa3", 4 0, v0000023417b8f390_0;  alias, 1 drivers
v0000023417b8fcf0_0 .net "wd3", 31 0, L_0000023417bf41c0;  alias, 1 drivers
v0000023417b8f1b0_0 .net "we3", 0 0, L_0000023417b95c80;  alias, 1 drivers
E_0000023417ae0ed0/0 .event anyedge, v0000023417b792b0_0;
E_0000023417ae0ed0/1 .event posedge, v0000023417b18d40_0;
E_0000023417ae0ed0 .event/or E_0000023417ae0ed0/0, E_0000023417ae0ed0/1;
L_0000023417b974e0 .concat [ 5 27 0 0], L_0000023417b96f40, L_0000023417b98e68;
L_0000023417b95140 .cmp/ne 32, L_0000023417b974e0, L_0000023417b98eb0;
L_0000023417b95500 .array/port v0000023417b906f0, L_0000023417b96d60;
L_0000023417b96d60 .concat [ 5 2 0 0], L_0000023417b96f40, L_0000023417b98ef8;
L_0000023417b96fe0 .functor MUXZ 32, L_0000023417b98f40, L_0000023417b95500, L_0000023417b95140, C4<>;
L_0000023417b96220 .concat [ 5 27 0 0], L_0000023417b950a0, L_0000023417b98f88;
L_0000023417b97080 .cmp/ne 32, L_0000023417b96220, L_0000023417b98fd0;
L_0000023417b95a00 .concat [ 5 27 0 0], L_0000023417b950a0, L_0000023417b99018;
L_0000023417b96860 .cmp/ne 32, L_0000023417b95a00, L_0000023417b99060;
L_0000023417b95e60 .array/port v0000023417b906f0, L_0000023417b96ea0;
L_0000023417b96ea0 .concat [ 5 2 0 0], L_0000023417b950a0, L_0000023417b990a8;
L_0000023417b97580 .functor MUXZ 32, L_0000023417b990f0, L_0000023417b95e60, L_0000023417b96860, C4<>;
L_0000023417b96e00 .functor MUXZ 32, L_0000023417b99138, L_0000023417b97580, L_0000023417b97080, C4<>;
S_0000023417b8da60 .scope module, "signImm" "signextD" 15 66, 28 6 0, S_0000023417b7a550;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 1 "isLoad";
    .port_info 2 /INPUT 1 "isStore";
    .port_info 3 /INPUT 1 "isBranch";
    .port_info 4 /INPUT 1 "isJump";
    .port_info 5 /OUTPUT 32 "y";
v0000023417b90790_0 .net *"_ivl_1", 0 0, L_0000023417b96360;  1 drivers
v0000023417b8fd90_0 .net *"_ivl_11", 6 0, L_0000023417b953c0;  1 drivers
v0000023417b90c90_0 .net *"_ivl_13", 4 0, L_0000023417b97120;  1 drivers
v0000023417b8fed0_0 .net *"_ivl_3", 0 0, L_0000023417b967c0;  1 drivers
v0000023417b90010_0 .net *"_ivl_5", 5 0, L_0000023417b962c0;  1 drivers
v0000023417b90470_0 .net *"_ivl_7", 3 0, L_0000023417b96400;  1 drivers
v0000023417b900b0_0 .net "instr", 31 0, v0000023417b7d200_0;  alias, 1 drivers
v0000023417b90510_0 .net "isBranch", 0 0, L_0000023417b98200;  alias, 1 drivers
v0000023417b905b0_0 .net "isJump", 0 0, L_0000023417b976c0;  alias, 1 drivers
v0000023417b90830_0 .net "isLoad", 0 0, L_0000023417b98480;  alias, 1 drivers
v0000023417b937f0_0 .net "isStore", 0 0, L_0000023417b980c0;  alias, 1 drivers
v0000023417b94970_0 .net "tempBranch", 11 0, L_0000023417b95320;  1 drivers
v0000023417b945b0_0 .net "tempStore", 11 0, L_0000023417b94e20;  1 drivers
v0000023417b93890_0 .var "y", 31 0;
E_0000023417ae08d0/0 .event anyedge, v0000023417b79b70_0, v0000023417b7d200_0, v0000023417b77e10_0, v0000023417b945b0_0;
E_0000023417ae08d0/1 .event anyedge, v0000023417b79490_0, v0000023417b94970_0, v0000023417b790d0_0;
E_0000023417ae08d0 .event/or E_0000023417ae08d0/0, E_0000023417ae08d0/1;
L_0000023417b96360 .part v0000023417b7d200_0, 31, 1;
L_0000023417b967c0 .part v0000023417b7d200_0, 7, 1;
L_0000023417b962c0 .part v0000023417b7d200_0, 25, 6;
L_0000023417b96400 .part v0000023417b7d200_0, 8, 4;
L_0000023417b95320 .concat [ 4 6 1 1], L_0000023417b96400, L_0000023417b962c0, L_0000023417b967c0, L_0000023417b96360;
L_0000023417b953c0 .part v0000023417b7d200_0, 25, 7;
L_0000023417b97120 .part v0000023417b7d200_0, 7, 5;
L_0000023417b94e20 .concat [ 5 7 0 0], L_0000023417b97120, L_0000023417b953c0;
S_0000023417b8df10 .scope module, "sb" "sb" 4 26, 29 1 0, S_0000023417a38c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dhit";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "Load";
    .port_info 4 /INPUT 32 "a";
    .port_info 5 /INPUT 32 "data";
    .port_info 6 /OUTPUT 1 "hit";
    .port_info 7 /OUTPUT 1 "sb_write_cache";
    .port_info 8 /OUTPUT 32 "sb_address";
    .port_info 9 /OUTPUT 32 "sb_data";
v0000023417b92fd0_0 .net "Load", 0 0, L_0000023417b969a0;  alias, 1 drivers
v0000023417b932f0_0 .net "MemWrite", 0 0, L_0000023417b95960;  alias, 1 drivers
v0000023417b92d50 .array "SB", 0 3, 64 0;
v0000023417b92df0_0 .net "a", 31 0, v0000023417b7df20_0;  alias, 1 drivers
v0000023417b91c70_0 .net "clk", 0 0, v0000023417b97a80_0;  alias, 1 drivers
v0000023417b90f50_0 .net "data", 31 0, v0000023417b7d840_0;  alias, 1 drivers
v0000023417b90ff0_0 .net "dhit", 0 0, v0000023417b17c60_0;  alias, 1 drivers
v0000023417b92e90_0 .var "full", 0 0;
v0000023417b91770_0 .var "head", 1 0;
v0000023417b914f0_0 .var "hit", 0 0;
v0000023417b91d10_0 .var "sb_address", 31 0;
v0000023417b91f90_0 .var "sb_data", 31 0;
v0000023417b92f30_0 .var "sb_write_cache", 0 0;
v0000023417b91a90_0 .var "tail", 1 0;
E_0000023417ae0f10/0 .event anyedge, v0000023417b786d0_0, v0000023417b18200_0, v0000023417b91770_0, v0000023417b91a90_0;
v0000023417b92d50_0 .array/port v0000023417b92d50, 0;
v0000023417b92d50_1 .array/port v0000023417b92d50, 1;
v0000023417b92d50_2 .array/port v0000023417b92d50, 2;
v0000023417b92d50_3 .array/port v0000023417b92d50, 3;
E_0000023417ae0f10/1 .event anyedge, v0000023417b92d50_0, v0000023417b92d50_1, v0000023417b92d50_2, v0000023417b92d50_3;
E_0000023417ae0f10 .event/or E_0000023417ae0f10/0, E_0000023417ae0f10/1;
E_0000023417ae0f90 .event posedge, v0000023417b17c60_0;
    .scope S_0000023417a226c0;
T_0 ;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b78130_0;
    %load/vec4 v0000023417b78130_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000023417b795d0_0;
    %assign/vec4 v0000023417b78d10_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023417a314a0;
T_1 ;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b78a90_0;
    %load/vec4 v0000023417b78a90_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000023417b789f0_0;
    %assign/vec4 v0000023417b79210_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023417a31630;
T_2 ;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b78bd0_0;
    %load/vec4 v0000023417b78bd0_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000023417b78b30_0;
    %assign/vec4 v0000023417b783b0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023417b7a870;
T_3 ;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b78db0_0;
    %load/vec4 v0000023417b78db0_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000023417b784f0_0;
    %assign/vec4 v0000023417b781d0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023417a31bf0;
T_4 ;
    %wait E_0000023417adbd10;
    %load/vec4 v0000023417b7b330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000023417b7c730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000023417b7b8d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 927, 927, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0000023417b7b5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.14;
T_4.11 ;
    %pushi/vec4 668, 0, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.14;
T_4.12 ;
    %pushi/vec4 652, 0, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0000023417b7b5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 284, 4, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 268, 4, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0000023417b7b5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 64, 0, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0000023417b7b5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 32, 0, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0000023417b7b5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 642, 128, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000023417b7c190_0, 0;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023417a318d0;
T_5 ;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417a74750_0;
    %load/vec4 v0000023417a74750_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000023417a74570_0;
    %assign/vec4 v0000023417a74430_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023417a31a60;
T_6 ;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b793f0_0;
    %load/vec4 v0000023417b793f0_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000023417b798f0_0;
    %assign/vec4 v0000023417aadae0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000234179f0b80;
T_7 ;
    %wait E_0000023417ad4a10;
    %load/vec4 v0000023417b792b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023417b78c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v0000023417b788b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0000023417b79850_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023417b79850_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000023417b79850_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000023417b79850_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023417b79850_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000023417b79850_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000234179f09f0;
T_8 ;
    %wait E_0000023417ad5510;
    %vpi_call/w 11 19 "$display", "At %d:", $time {0 0 0};
    %vpi_call/w 11 20 "$display", "CONTROLLER: funct3=%b, funct7=%b, opcode=%b, RegWrite=%b, MemWrite=%b, LoadD=%b, ByteD=%b, ALUSrcE=%b, ByteW=%b, MemtoRegW=%b, aluop=%b, ALUControl=%b", v0000023417b7c550_0, v0000023417b7b150_0, v0000023417b7b830_0, v0000023417b7bb50_0, v0000023417b7c410_0, v0000023417b7b3d0_0, v0000023417b7c7d0_0, v0000023417b7c870_0, v0000023417b7c910_0, v0000023417b7c9b0_0, v0000023417b7b0b0_0, v0000023417b7bc90_0 {0 0 0};
    %vpi_call/w 11 22 "$display", "------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0000023417b8d740;
T_9 ;
    %wait E_0000023417ae1690;
    %load/vec4 v0000023417b8c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023417b8c9f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000023417b8c270_0;
    %load/vec4 v0000023417b8c270_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000023417b8c090_0;
    %assign/vec4 v0000023417b8c9f0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023417b8d8d0;
T_10 ;
    %wait E_0000023417ae13d0;
    %load/vec4 v0000023417b8c310_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000023417b8c590_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023417b7a0a0;
T_11 ;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b7d020_0;
    %load/vec4 v0000023417b7d020_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000023417b8b9b0_0;
    %assign/vec4 v0000023417b7d200_0, 0;
    %load/vec4 v0000023417b7d480_0;
    %assign/vec4 v0000023417b8b230_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023417b8e550;
T_12 ;
    %wait E_0000023417ae0ed0;
    %load/vec4 v0000023417b903d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
T_12.0 ;
    %load/vec4 v0000023417b903d0_0;
    %nor/r;
    %load/vec4 v0000023417b8f1b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000023417b8fcf0_0;
    %load/vec4 v0000023417b8ef30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b906f0, 0, 4;
    %vpi_call/w 27 42 "$display", "+In regfile at %d output: in rf[%d]=%d", $time, v0000023417b8ef30_0, v0000023417b8fcf0_0 {0 0 0};
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023417b8da60;
T_13 ;
    %wait E_0000023417ae08d0;
    %load/vec4 v0000023417b90830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000023417b900b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023417b900b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023417b93890_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000023417b937f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000023417b900b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023417b945b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023417b93890_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000023417b90510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0000023417b900b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023417b94970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023417b93890_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0000023417b905b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0000023417b900b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023417b900b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023417b93890_0, 0;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000023417b7a230;
T_14 ;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b7d3e0_0;
    %load/vec4 v0000023417b7d3e0_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000023417b7e560_0;
    %assign/vec4 v0000023417b7dde0_0, 0;
    %load/vec4 v0000023417b7e380_0;
    %assign/vec4 v0000023417b7e1a0_0, 0;
    %load/vec4 v0000023417b7db60_0;
    %assign/vec4 v0000023417b7e2e0_0, 0;
    %load/vec4 v0000023417b7e380_0;
    %assign/vec4 v0000023417b7d340_0, 0;
    %load/vec4 v0000023417b7e100_0;
    %assign/vec4 v0000023417b7e880_0, 0;
    %load/vec4 v0000023417b7e920_0;
    %assign/vec4 v0000023417b7e600_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000023417b7aa00;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b7e4c0_0, 0;
    %end;
    .thread T_15;
    .scope S_0000023417b7aa00;
T_16 ;
    %wait E_0000023417ae0a90;
    %load/vec4 v0000023417b7b290_0;
    %dup/vec4;
    %pushi/vec4 0, 4, 3;
    %cmp/z;
    %jmp/1 T_16.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 4, 3;
    %cmp/z;
    %jmp/1 T_16.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 4, 3;
    %cmp/z;
    %jmp/1 T_16.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_16.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_16.4, 4;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v0000023417b7c5f0_0;
    %load/vec4 v0000023417b7caf0_0;
    %and;
    %assign/vec4 v0000023417b7bbf0_0, 0;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v0000023417b7c5f0_0;
    %load/vec4 v0000023417b7caf0_0;
    %or;
    %assign/vec4 v0000023417b7bbf0_0, 0;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0000023417b7b470_0;
    %assign/vec4 v0000023417b7bbf0_0, 0;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0000023417b7c5f0_0;
    %load/vec4 v0000023417b7ca50_0;
    %mul;
    %assign/vec4 v0000023417b7bbf0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0000023417b7b470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %assign/vec4 v0000023417b7bbf0_0, 0;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %load/vec4 v0000023417b7bbf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b7e4c0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b7e4c0_0, 0;
T_16.7 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000023417b7a6e0;
T_17 ;
    %wait E_0000023417ae1190;
    %load/vec4 v0000023417b7cf80_0;
    %load/vec4 v0000023417b7e740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0000023417b7de80_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000023417b7ab90;
T_18 ;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b7ce40_0;
    %load/vec4 v0000023417b7ce40_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000023417b7d8e0_0;
    %assign/vec4 v0000023417b7df20_0, 0;
    %load/vec4 v0000023417b7d660_0;
    %assign/vec4 v0000023417b7dac0_0, 0;
    %load/vec4 v0000023417b7dfc0_0;
    %assign/vec4 v0000023417b7d980_0, 0;
    %load/vec4 v0000023417b7d2a0_0;
    %assign/vec4 v0000023417b7d840_0, 0;
    %load/vec4 v0000023417b7dd40_0;
    %assign/vec4 v0000023417b7d7a0_0, 0;
    %load/vec4 v0000023417b7e240_0;
    %assign/vec4 v0000023417b7da20_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000023417b8d290;
T_19 ;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b90ab0_0;
    %load/vec4 v0000023417b90ab0_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000023417b8f930_0;
    %assign/vec4 v0000023417b8ee90_0, 0;
    %load/vec4 v0000023417b8f430_0;
    %assign/vec4 v0000023417b8f390_0, 0;
    %load/vec4 v0000023417b8cb30_0;
    %assign/vec4 v0000023417b8f570_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000023417b8d420;
T_20 ;
    %wait E_0000023417ae1290;
    %vpi_call/w 23 20 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v0000023417b8bff0_0, v0000023417b8c450_0, v0000023417b8bb90_0, v0000023417b8cc70_0, v0000023417b8c4f0_0, v0000023417b8c3b0_0 {0 0 0};
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000023417b7a550;
T_21 ;
    %wait E_0000023417ad5510;
    %delay 1, 0;
    %vpi_call/w 15 88 "$display", "At %d", $time {0 0 0};
    %vpi_call/w 15 89 "$display", "INSTREG: instr=%h", v0000023417b916d0_0 {0 0 0};
    %vpi_call/w 15 90 "$display", "AREG: SrcAE=%d, rd2E=%d, WriteRegE=%d, WriteDataE=%d, SignImmE=%d", v0000023417b946f0_0, v0000023417b91270_0, v0000023417b94790_0, v0000023417b94290_0, v0000023417b94c90_0 {0 0 0};
    %vpi_call/w 15 91 "$display", "ALU: SrcAE=%d, SrcBE=%d, AluControl=%b, aluresult=%d", v0000023417b946f0_0, v0000023417b94150_0, v0000023417b93930_0, v0000023417b94a10_0 {0 0 0};
    %vpi_call/w 15 92 "$display", "ALUREG: ALUOutM=%d, WriteDataM=%d, WriteRegM=%d", v0000023417b939d0_0, v0000023417b943d0_0, v0000023417b94830_0 {0 0 0};
    %vpi_call/w 15 93 "$display", "RDREG: ReadDataW=%d, WriteRegW=%d, ALUOutW=%d", v0000023417b94010_0, v0000023417b948d0_0, v0000023417b93e30_0 {0 0 0};
    %vpi_call/w 15 94 "$display", "======================================================================================================" {0 0 0};
    %jmp T_21;
    .thread T_21;
    .scope S_00000234179f0860;
T_22 ;
    %wait E_0000023417ad5510;
    %load/vec4 v0000023417b92670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call/w 10 24 "$display", "In top at %d: MemWrite=%b, ALUOut=%d, WriteData=%d", $time, v0000023417b92670_0, v0000023417b925d0_0, v0000023417b91090_0 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000234179f1410;
T_23 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023417b188e0, 4, 0;
    %end;
    .thread T_23;
    .scope S_00000234179f1410;
T_24 ;
    %wait E_0000023417ad4a90;
    %load/vec4 v0000023417b191a0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023417b17a80_0, 0, 32;
    %load/vec4 v0000023417b17a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023417b19100_0, 0, 32;
    %load/vec4 v0000023417b17a80_0;
    %addi 2, 0, 32;
    %store/vec4 v0000023417b19560_0, 0, 32;
    %load/vec4 v0000023417b17a80_0;
    %addi 3, 0, 32;
    %store/vec4 v0000023417b17ee0_0, 0, 32;
    %ix/getv 4, v0000023417b17ee0_0;
    %load/vec4a v0000023417b188e0, 4;
    %ix/getv 4, v0000023417b19560_0;
    %load/vec4a v0000023417b188e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000023417b19100_0;
    %load/vec4a v0000023417b188e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000023417b17a80_0;
    %load/vec4a v0000023417b188e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023417b18fc0_0, 0, 128;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000234179f1410;
T_25 ;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b182a0_0;
    %load/vec4 v0000023417b191a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000023417b18ca0_0;
    %load/vec4 v0000023417b191a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b188e0, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000234179f1410;
T_26 ;
    %wait E_0000023417ad5510;
    %load/vec4 v0000023417b182a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 6 25 "$display", "-in memory at %d: in %d, it is writen: %d", $time, v0000023417b191a0_0, v0000023417b18ca0_0 {0 0 0};
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000234179f1280;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %end;
    .thread T_27;
    .scope S_00000234179f1280;
T_28 ;
    %wait E_0000023417ad4ed0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000023417b18ac0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000023417b179e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000023417b18840_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000023417b187a0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000023417b18f20_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000023417b19380_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000023417b18020_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000023417b19240_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000023417b180c0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000023417b19420_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000023417b17e40_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000023417b19060_0, 0;
    %load/vec4 v0000023417b18340_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0000023417b17f80_0, 0;
    %load/vec4 v0000023417b17d00_0;
    %load/vec4 v0000023417b18200_0;
    %load/vec4 v0000023417b18a20_0;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000023417b17f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v0000023417b18340_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b17c60_0, 0;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b17c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %load/vec4 v0000023417b18340_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.10, 5;
    %jmp/1 T_28.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b17da0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 0, 4;
    %jmp T_28.9;
T_28.10 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b17c60_0, 0;
T_28.8 ;
    %load/vec4 v0000023417b18340_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %jmp T_28.15;
T_28.11 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.16, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 0, 4;
    %jmp T_28.17;
T_28.16 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.17 ;
    %jmp T_28.15;
T_28.12 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.18, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %jmp T_28.19;
T_28.18 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.19 ;
    %jmp T_28.15;
T_28.13 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.20, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %jmp T_28.21;
T_28.20 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.21 ;
    %jmp T_28.15;
T_28.14 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.22, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %jmp T_28.23;
T_28.22 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.23 ;
    %jmp T_28.15;
T_28.15 ;
    %pop/vec4 1;
    %jmp T_28.6;
T_28.3 ;
    %load/vec4 v0000023417b18340_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b17c60_0, 0;
    %jmp T_28.25;
T_28.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b17c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %load/vec4 v0000023417b18340_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.27, 5;
    %jmp/1 T_28.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b17da0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 0, 4;
    %jmp T_28.26;
T_28.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b17c60_0, 0;
T_28.25 ;
    %load/vec4 v0000023417b18340_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.31, 6;
    %jmp T_28.32;
T_28.28 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.33, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 0, 4;
    %jmp T_28.34;
T_28.33 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.34 ;
    %jmp T_28.32;
T_28.29 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.35, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %jmp T_28.36;
T_28.35 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.36 ;
    %jmp T_28.32;
T_28.30 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.37, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %jmp T_28.38;
T_28.37 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.38 ;
    %jmp T_28.32;
T_28.31 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.39, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %jmp T_28.40;
T_28.39 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.40 ;
    %jmp T_28.32;
T_28.32 ;
    %pop/vec4 1;
    %jmp T_28.6;
T_28.4 ;
    %load/vec4 v0000023417b18340_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.41, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b17c60_0, 0;
    %jmp T_28.42;
T_28.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b17c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %load/vec4 v0000023417b18340_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.43 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.44, 5;
    %jmp/1 T_28.44, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b17da0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 0, 4;
    %jmp T_28.43;
T_28.44 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b17c60_0, 0;
T_28.42 ;
    %load/vec4 v0000023417b18340_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.48, 6;
    %jmp T_28.49;
T_28.45 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.50, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 0, 4;
    %jmp T_28.51;
T_28.50 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.51 ;
    %jmp T_28.49;
T_28.46 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.52, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %jmp T_28.53;
T_28.52 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.53 ;
    %jmp T_28.49;
T_28.47 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.54, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %jmp T_28.55;
T_28.54 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.55 ;
    %jmp T_28.49;
T_28.48 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.56, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %jmp T_28.57;
T_28.56 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.57 ;
    %jmp T_28.49;
T_28.49 ;
    %pop/vec4 1;
    %jmp T_28.6;
T_28.5 ;
    %load/vec4 v0000023417b18340_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.58, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b17c60_0, 0;
    %jmp T_28.59;
T_28.58 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b17c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %load/vec4 v0000023417b18340_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.61, 5;
    %jmp/1 T_28.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b17da0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 0, 4;
    %jmp T_28.60;
T_28.61 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b17c60_0, 0;
T_28.59 ;
    %load/vec4 v0000023417b18340_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.62, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.63, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.64, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.65, 6;
    %jmp T_28.66;
T_28.62 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.67, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 0, 4;
    %jmp T_28.68;
T_28.67 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.68 ;
    %jmp T_28.66;
T_28.63 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.69, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %jmp T_28.70;
T_28.69 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.70 ;
    %jmp T_28.66;
T_28.64 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.71, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %jmp T_28.72;
T_28.71 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.72 ;
    %jmp T_28.66;
T_28.65 ;
    %load/vec4 v0000023417b17d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.73, 8;
    %load/vec4 v0000023417b183e0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b17bc0, 4, 5;
    %jmp T_28.74;
T_28.73 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b17bc0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000023417b18520_0, 0;
T_28.74 ;
    %jmp T_28.66;
T_28.66 ;
    %pop/vec4 1;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000234179f1280;
T_29 ;
    %wait E_0000023417ad4e50;
    %vpi_call/w 5 187 "$display", "**********************At %d, set = %b, a[3:2] = %b", $time, v0000023417b17f80_0, &PV<v0000023417b18340_0, 2, 2> {0 0 0};
    %vpi_call/w 5 188 "$display", "**********************At %d, valid[0] = %b, data[0]= %h", $time, &APV<v0000023417b17bc0, 0, 154, 1>, &APV<v0000023417b17bc0, 0, 0, 128> {0 0 0};
    %vpi_call/w 5 189 "$display", "**********************At %d, valid[1] = %b, data[1]= %h", $time, &APV<v0000023417b17bc0, 1, 154, 1>, &APV<v0000023417b17bc0, 1, 0, 128> {0 0 0};
    %vpi_call/w 5 190 "$display", "**********************At %d, valid[2] = %b, data[2]= %h", $time, &APV<v0000023417b17bc0, 2, 154, 1>, &APV<v0000023417b17bc0, 2, 0, 128> {0 0 0};
    %vpi_call/w 5 191 "$display", "**********************At %d, valid[3] = %b, data[3]= %h", $time, &APV<v0000023417b17bc0, 3, 154, 1>, &APV<v0000023417b17bc0, 3, 0, 128> {0 0 0};
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000023417b8df10;
T_30 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023417b91770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023417b91a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b92e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b92f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b914f0_0, 0;
    %end;
    .thread T_30;
    .scope S_0000023417b8df10;
T_31 ;
    %wait E_0000023417ad5050;
    %load/vec4 v0000023417b932f0_0;
    %load/vec4 v0000023417b92fd0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b914f0_0, 0;
    %jmp T_31.4;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b914f0_0, 0;
    %load/vec4 v0000023417b92e90_0;
    %inv;
    %load/vec4 v0000023417b91a90_0;
    %load/vec4 v0000023417b91770_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b92f30_0, 0;
    %load/vec4 v0000023417b91770_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v0000023417b91f90_0, 0;
    %assign/vec4 v0000023417b91d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000023417b91770_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b92d50, 4, 5;
    %load/vec4 v0000023417b91770_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000023417b91770_0, 0;
T_31.5 ;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0000023417b92e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b92f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000023417b91770_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b92d50, 4, 5;
    %load/vec4 v0000023417b91770_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000023417b91770_0, 0;
    %load/vec4 v0000023417b90ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.9, 8;
    %wait E_0000023417ae0f90;
    %load/vec4 v0000023417b91770_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v0000023417b91f90_0, 0;
    %assign/vec4 v0000023417b91d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000023417b91770_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b92d50, 4, 5;
    %load/vec4 v0000023417b91770_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000023417b91770_0, 0;
    %load/vec4 v0000023417b90ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %wait E_0000023417ae0f90;
    %load/vec4 v0000023417b91770_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v0000023417b91f90_0, 0;
    %assign/vec4 v0000023417b91d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000023417b91770_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b92d50, 4, 5;
    %load/vec4 v0000023417b91770_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000023417b91770_0, 0;
    %load/vec4 v0000023417b90ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.13, 8;
    %wait E_0000023417ae0f90;
    %load/vec4 v0000023417b91770_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v0000023417b91f90_0, 0;
    %assign/vec4 v0000023417b91d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000023417b91770_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b92d50, 4, 5;
    %load/vec4 v0000023417b91770_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000023417b91770_0, 0;
    %load/vec4 v0000023417b90ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.15, 8;
    %wait E_0000023417ae0f90;
    %load/vec4 v0000023417b91770_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v0000023417b91f90_0, 0;
    %assign/vec4 v0000023417b91d10_0, 0;
T_31.15 ;
T_31.13 ;
T_31.11 ;
T_31.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b92e90_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v0000023417b91770_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023417b91a90_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000023417b91770_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000023417b91a90_0;
    %parti/s 1, 1, 2;
    %inv;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b92f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b92e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023417b92df0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023417b90f50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023417b91a90_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b92d50, 0, 4;
    %load/vec4 v0000023417b91a90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000023417b91a90_0, 0;
    %jmp T_31.18;
T_31.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b92f30_0, 0;
    %load/vec4 v0000023417b91a90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000023417b91a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023417b92df0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023417b90f50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023417b91a90_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b92d50, 0, 4;
T_31.18 ;
T_31.8 ;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0000023417b91a90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 1, 64, 8;
    %load/vec4 v0000023417b91a90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0000023417b92df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b92f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b914f0_0, 0;
    %load/vec4 v0000023417b91a90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v0000023417b91f90_0, 0;
    %assign/vec4 v0000023417b91d10_0, 0;
    %jmp T_31.20;
T_31.19 ;
    %load/vec4 v0000023417b91a90_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 1, 64, 8;
    %load/vec4 v0000023417b91a90_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0000023417b92df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.21, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b92f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b914f0_0, 0;
    %load/vec4 v0000023417b91a90_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v0000023417b91f90_0, 0;
    %assign/vec4 v0000023417b91d10_0, 0;
    %jmp T_31.22;
T_31.21 ;
    %load/vec4 v0000023417b91a90_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 1, 64, 8;
    %load/vec4 v0000023417b91a90_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0000023417b92df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b92f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b914f0_0, 0;
    %load/vec4 v0000023417b91a90_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v0000023417b91f90_0, 0;
    %assign/vec4 v0000023417b91d10_0, 0;
    %jmp T_31.24;
T_31.23 ;
    %load/vec4 v0000023417b91a90_0;
    %pad/u 33;
    %subi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 1, 64, 8;
    %load/vec4 v0000023417b91a90_0;
    %pad/u 33;
    %subi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 32, 32, 7;
    %load/vec4 v0000023417b92df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b92f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b914f0_0, 0;
    %load/vec4 v0000023417b91a90_0;
    %pad/u 33;
    %subi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023417b92d50, 4;
    %parti/s 64, 0, 2;
    %split/vec4 32;
    %assign/vec4 v0000023417b91f90_0, 0;
    %assign/vec4 v0000023417b91d10_0, 0;
    %jmp T_31.26;
T_31.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b914f0_0, 0;
T_31.26 ;
T_31.24 ;
T_31.22 ;
T_31.20 ;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0000023417b8df10;
T_32 ;
    %wait E_0000023417ae0f10;
    %load/vec4 v0000023417b932f0_0;
    %load/vec4 v0000023417b92fd0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 29 104 "$display", "//////////////////////At %d, MemWrite, Load = %b", $time, S<0,vec4,u2> {1 0 0};
    %vpi_call/w 29 105 "$display", "//////////////////////At %d, head = %b, tail = %b", $time, v0000023417b91770_0, v0000023417b91a90_0 {0 0 0};
    %vpi_call/w 29 106 "$display", "//////////////////////At %d, SB[0] = %h", $time, &A<v0000023417b92d50, 0> {0 0 0};
    %vpi_call/w 29 107 "$display", "//////////////////////At %d, SB[1] = %h", $time, &A<v0000023417b92d50, 1> {0 0 0};
    %vpi_call/w 29 108 "$display", "//////////////////////At %d, SB[2] = %h", $time, &A<v0000023417b92d50, 2> {0 0 0};
    %vpi_call/w 29 109 "$display", "//////////////////////At %d, SB[3] = %h", $time, &A<v0000023417b92d50, 3> {0 0 0};
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000023417a211e0;
T_33 ;
    %vpi_call/w 8 9 "$readmemh", "memfile.dat", v0000023417b18160 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0000023417a211e0;
T_34 ;
    %wait E_0000023417ad5590;
    %load/vec4 v0000023417b18480_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023417b194c0_0, 0, 32;
    %load/vec4 v0000023417b194c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023417b185c0_0, 0, 32;
    %load/vec4 v0000023417b194c0_0;
    %addi 2, 0, 32;
    %store/vec4 v0000023417b19600_0, 0, 32;
    %load/vec4 v0000023417b194c0_0;
    %addi 3, 0, 32;
    %store/vec4 v0000023417b18c00_0, 0, 32;
    %ix/getv 4, v0000023417b18c00_0;
    %load/vec4a v0000023417b18160, 4;
    %ix/getv 4, v0000023417b19600_0;
    %load/vec4a v0000023417b18160, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000023417b185c0_0;
    %load/vec4a v0000023417b18160, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000023417b194c0_0;
    %load/vec4a v0000023417b18160, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023417b18660_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_00000234179f15a0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 4, 5;
    %end;
    .thread T_35;
    .scope S_00000234179f15a0;
T_36 ;
    %wait E_0000023417ad5390;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000023417ae3ca0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000023417ae3e80_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000023417b18980_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000023417ae4600_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000023417ae42e0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000023417b19740_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000023417ae5320_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000023417ae3c00_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000023417b18b60_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000023417ae4560_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000023417ae4b00_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000023417b18de0_0, 0;
    %load/vec4 v0000023417b18700_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0000023417ae4240_0, 0;
    %load/vec4 v0000023417b18700_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000023417b18700_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b18e80_0, 0;
    %load/vec4 v0000023417b18700_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %jmp T_36.11;
T_36.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.11;
T_36.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.11;
T_36.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.11;
T_36.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.11;
T_36.11 ;
    %pop/vec4 1;
    %jmp T_36.6;
T_36.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b18e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 4, 5;
    %load/vec4 v0000023417b18700_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_36.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.13, 5;
    %jmp/1 T_36.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023417ad5050;
    %jmp T_36.12;
T_36.13 ;
    %pop/vec4 1;
    %load/vec4 v0000023417b17940_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b18e80_0, 0;
T_36.6 ;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000023417b18700_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b18e80_0, 0;
    %load/vec4 v0000023417b18700_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.19, 6;
    %jmp T_36.20;
T_36.16 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.20;
T_36.17 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.20;
T_36.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.20;
T_36.19 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.20;
T_36.20 ;
    %pop/vec4 1;
    %jmp T_36.15;
T_36.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b18e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 4, 5;
    %load/vec4 v0000023417b18700_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_36.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.22, 5;
    %jmp/1 T_36.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023417ad5050;
    %jmp T_36.21;
T_36.22 ;
    %pop/vec4 1;
    %load/vec4 v0000023417b17940_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b18e80_0, 0;
T_36.15 ;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000023417b18700_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b18e80_0, 0;
    %load/vec4 v0000023417b18700_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.28, 6;
    %jmp T_36.29;
T_36.25 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.29;
T_36.26 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.29;
T_36.27 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.29;
T_36.28 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.29;
T_36.29 ;
    %pop/vec4 1;
    %jmp T_36.24;
T_36.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b18e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 4, 5;
    %load/vec4 v0000023417b18700_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_36.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.31, 5;
    %jmp/1 T_36.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023417ad5050;
    %jmp T_36.30;
T_36.31 ;
    %pop/vec4 1;
    %load/vec4 v0000023417b17940_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b18e80_0, 0;
T_36.24 ;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000023417b18700_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b18e80_0, 0;
    %load/vec4 v0000023417b18700_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.37, 6;
    %jmp T_36.38;
T_36.34 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.38;
T_36.35 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.38;
T_36.36 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.38;
T_36.37 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023417b178a0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000023417ae41a0_0, 0;
    %jmp T_36.38;
T_36.38 ;
    %pop/vec4 1;
    %jmp T_36.33;
T_36.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023417b18e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 4, 5;
    %load/vec4 v0000023417b18700_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_36.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.40, 5;
    %jmp/1 T_36.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023417ad5050;
    %jmp T_36.39;
T_36.40 ;
    %pop/vec4 1;
    %load/vec4 v0000023417b17940_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023417b178a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023417b18e80_0, 0;
T_36.33 ;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000023417a38c50;
T_37 ;
    %wait E_0000023417ad5510;
    %vpi_call/w 4 34 "$display", "-------------------------------At %d, memwrite = %b, addres = %d, writedata = %d", $time, v0000023417b931b0_0, v0000023417b92030_0, v0000023417b93390_0 {0 0 0};
    %jmp T_37;
    .thread T_37;
    .scope S_0000023417a38ac0;
T_38 ;
    %vpi_call/w 3 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023417a38ac0 {0 0 0};
    %end;
    .thread T_38;
    .scope S_0000023417a38ac0;
T_39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023417b97760_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023417b97760_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0000023417a38ac0;
T_40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023417b97a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023417b97a80_0, 0, 1;
    %delay 5, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0000023417a38ac0;
T_41 ;
    %wait E_0000023417ad5510;
    %load/vec4 v0000023417b98160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0000023417b978a0_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000023417b979e0_0;
    %pushi/vec4 49, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %vpi_call/w 3 30 "$display", "simulation succeeded at %d", $time {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
T_41.2 ;
    %jmp T_41.1;
T_41.0 ;
    %vpi_func 3 39 "$time" 64 {0 0 0};
    %cmpi/u 1500, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_41.4, 5;
    %vpi_call/w 3 40 "$finish" {0 0 0};
T_41.4 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "./top.v";
    "./dcache.v";
    "./dmem.v";
    "./icache.v";
    "./imem.v";
    "./muxCache.v";
    "./riscv.v";
    "./controller.v";
    "./aludec.v";
    "./creg.v";
    "./maindec.v";
    "./datapath.v";
    "./alu.v";
    "./aluPC.v";
    "./alureg.v";
    "./areg.v";
    "./signext.v";
    "./instreg.v";
    "./mux2.v";
    "./mux4.v";
    "./pc.v";
    "./pc_plus4.v";
    "./rdreg.v";
    "./regfile.v";
    "./signextD.v";
    "./sb.v";
