{
	"id": 66097090,
	"body": "\u003ca id=\"c2\"\u003e\u003c/a\u003eComment 2:\n\n\u003cpre\u003eOn Intel64 double-word atomic operations must be done with LOCK CMPXCHG16B, 128-bit SSE\nloads and stores are not guaranteed to be atomic. LOCK CMPXCHG16B sort of does not\nrequire 16-byte alignment of data; but if the value happen to cross cache-line boundary\nthe cost just goes from 20 cycles up to 5000 cycles. I don't think we want to use\natomics here.\u003c/pre\u003e",
	"user": {
		"login": "dvyukov",
		"id": 1095328,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2014-07-22T06:57:01Z",
	"updated_at": "2014-12-08T10:46:40Z"
}
