{"vcs1":{"timestamp_begin":1683091439.581934097, "rt":0.58, "ut":0.29, "st":0.14}}
{"vcselab":{"timestamp_begin":1683091440.233035455, "rt":0.41, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1683091440.699796987, "rt":0.23, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683091439.197956638}
{"VCS_COMP_START_TIME": 1683091439.197956638}
{"VCS_COMP_END_TIME": 1683091441.005160576}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachineFPGA_test.sv m_design.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341080}}
{"stitch_vcselab": {"peak_mem": 238996}}
