Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Lenovo\OneDrive\Documents\Tarea1_Operativos\T1_SO\AlarmClock.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Lenovo\OneDrive\Documents\Tarea1_Operativos\T1_SO\AlarmClock\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading T1_SO/AlarmClock.qsys
Progress: Reading input file
Progress: Adding Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Timer
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AlarmClock.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: AlarmClock.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClock.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClock: Generating AlarmClock "AlarmClock" for SIM_VERILOG
Info: Timer: Starting RTL generation for module 'AlarmClock_Timer'
Info: Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=AlarmClock_Timer --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0002_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0002_Timer_gen//AlarmClock_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0002_Timer_gen/  ]
Info: Timer: Done RTL generation for module 'AlarmClock_Timer'
Info: Timer: "AlarmClock" instantiated altera_avalon_timer "Timer"
Info: cpu: "AlarmClock" instantiated altera_nios2_gen2 "cpu"
Info: jtag: Starting RTL generation for module 'AlarmClock_jtag'
Info: jtag:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=AlarmClock_jtag --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0003_jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0003_jtag_gen//AlarmClock_jtag_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0003_jtag_gen/  ]
Info: jtag: Done RTL generation for module 'AlarmClock_jtag'
Info: jtag: "AlarmClock" instantiated altera_avalon_jtag_uart "jtag"
Info: memory: Starting RTL generation for module 'AlarmClock_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=AlarmClock_memory --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0004_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0004_memory_gen//AlarmClock_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0004_memory_gen/  ]
Info: memory: Done RTL generation for module 'AlarmClock_memory'
Info: memory: "AlarmClock" instantiated altera_avalon_onchip_memory2 "memory"
Info: pio_0: Starting RTL generation for module 'AlarmClock_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClock_pio_0 --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0005_pio_0_gen//AlarmClock_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0005_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'AlarmClock_pio_0'
Info: pio_0: "AlarmClock" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'AlarmClock_pio_1'
Info: pio_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClock_pio_1 --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0006_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0006_pio_1_gen//AlarmClock_pio_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0006_pio_1_gen/  ]
Info: pio_1: Done RTL generation for module 'AlarmClock_pio_1'
Info: pio_1: "AlarmClock" instantiated altera_avalon_pio "pio_1"
Info: pio_2: Starting RTL generation for module 'AlarmClock_pio_2'
Info: pio_2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClock_pio_2 --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0007_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0007_pio_2_gen//AlarmClock_pio_2_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0007_pio_2_gen/  ]
Info: pio_2: Done RTL generation for module 'AlarmClock_pio_2'
Info: pio_2: "AlarmClock" instantiated altera_avalon_pio "pio_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "AlarmClock" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "AlarmClock" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "AlarmClock" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'AlarmClock_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=AlarmClock_cpu_cpu --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0010_cpu_gen//AlarmClock_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0010_cpu_gen/  ]
Info: cpu: # 2024.08.20 03:36:21 (*) Starting Nios II generation
Info: cpu: # 2024.08.20 03:36:21 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.20 03:36:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.20 03:36:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.20 03:36:24 (*)   Plaintext license not found.
Info: cpu: # 2024.08.20 03:36:24 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.20 03:36:24 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.20 03:36:24 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.20 03:36:25 (*)   Creating 'C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0010_cpu_gen//AlarmClock_cpu_cpu_nios2_waves.do'
Info: cpu: # 2024.08.20 03:36:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.20 03:36:25 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.20 03:36:26 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'AlarmClock_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: AlarmClock: Done "AlarmClock" with 30 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\Lenovo\OneDrive\Documents\Tarea1_Operativos\T1_SO\AlarmClock\AlarmClock.spd --output-directory=C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Lenovo\OneDrive\Documents\Tarea1_Operativos\T1_SO\AlarmClock\AlarmClock.spd --output-directory=C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	28 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Lenovo\OneDrive\Documents\Tarea1_Operativos\T1_SO\AlarmClock.qsys --block-symbol-file --output-directory=C:\Users\Lenovo\OneDrive\Documents\Tarea1_Operativos\T1_SO\AlarmClock --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading T1_SO/AlarmClock.qsys
Progress: Reading input file
Progress: Adding Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Timer
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AlarmClock.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: AlarmClock.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClock.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Lenovo\OneDrive\Documents\Tarea1_Operativos\T1_SO\AlarmClock.qsys --synthesis=VERILOG --output-directory=C:\Users\Lenovo\OneDrive\Documents\Tarea1_Operativos\T1_SO\AlarmClock\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading T1_SO/AlarmClock.qsys
Progress: Reading input file
Progress: Adding Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Timer
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AlarmClock.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: AlarmClock.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClock.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AlarmClock: Generating AlarmClock "AlarmClock" for QUARTUS_SYNTH
Info: Timer: Starting RTL generation for module 'AlarmClock_Timer'
Info: Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=AlarmClock_Timer --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0029_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0029_Timer_gen//AlarmClock_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Timer: Done RTL generation for module 'AlarmClock_Timer'
Info: Timer: "AlarmClock" instantiated altera_avalon_timer "Timer"
Info: cpu: "AlarmClock" instantiated altera_nios2_gen2 "cpu"
Info: jtag: Starting RTL generation for module 'AlarmClock_jtag'
Info: jtag:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=AlarmClock_jtag --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0030_jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0030_jtag_gen//AlarmClock_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'AlarmClock_jtag'
Info: jtag: "AlarmClock" instantiated altera_avalon_jtag_uart "jtag"
Info: memory: Starting RTL generation for module 'AlarmClock_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=AlarmClock_memory --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0031_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0031_memory_gen//AlarmClock_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'AlarmClock_memory'
Info: memory: "AlarmClock" instantiated altera_avalon_onchip_memory2 "memory"
Info: pio_0: Starting RTL generation for module 'AlarmClock_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClock_pio_0 --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0032_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0032_pio_0_gen//AlarmClock_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'AlarmClock_pio_0'
Info: pio_0: "AlarmClock" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'AlarmClock_pio_1'
Info: pio_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClock_pio_1 --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0033_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0033_pio_1_gen//AlarmClock_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'AlarmClock_pio_1'
Info: pio_1: "AlarmClock" instantiated altera_avalon_pio "pio_1"
Info: pio_2: Starting RTL generation for module 'AlarmClock_pio_2'
Info: pio_2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=AlarmClock_pio_2 --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0034_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0034_pio_2_gen//AlarmClock_pio_2_component_configuration.pl  --do_build_sim=0  ]
Info: pio_2: Done RTL generation for module 'AlarmClock_pio_2'
Info: pio_2: "AlarmClock" instantiated altera_avalon_pio "pio_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "AlarmClock" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "AlarmClock" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "AlarmClock" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'AlarmClock_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=AlarmClock_cpu_cpu --dir=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0037_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt9955_3763388639835325312.dir/0037_cpu_gen//AlarmClock_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.08.20 03:37:01 (*) Starting Nios II generation
Info: cpu: # 2024.08.20 03:37:01 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.20 03:37:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.20 03:37:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.20 03:37:02 (*)   Plaintext license not found.
Info: cpu: # 2024.08.20 03:37:02 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.20 03:37:02 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.20 03:37:02 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.20 03:37:04 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.20 03:37:04 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.20 03:37:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'AlarmClock_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Lenovo/OneDrive/Documents/Tarea1_Operativos/T1_SO/AlarmClock/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: AlarmClock: Done "AlarmClock" with 30 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
