12:15:12 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 12:15:16 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":162:0:162:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 12:15:16 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 12:15:16 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 12:15:16 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 12:15:18 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 12:15:18 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     4    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     18   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":62:0:62:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 12:15:18 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 12:15:18 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":62:0:62:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 107 /        57
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U409_TOP|CLK40_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        15         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 12:15:19 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]           0.540       6.550
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]           0.540       6.599
U409_TRANSFER_ACK.CIA_ENABLED[0]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]       0.540       6.613
U409_TRANSFER_ACK.CIA_ENABLED[1]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[1]       0.540       6.662
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[0]         0.540       6.662
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[1]         0.540       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[1]              12.395       6.550
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[0]              12.395       6.578
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_0                    12.395       6.662
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                        Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                  SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                    Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                    Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1      SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1      SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                     Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0      SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0      SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                   Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness            SB_DFFNESS     E        In      -         7.594       -         
============================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         4 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         108 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   57 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 15

@S |Mapping Summary:
Total  LUTs: 108 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 108 = 108 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 12:15:19 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	108
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	114
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	42
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	116/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.3 (sec)

Final Design Statistics
    Number of LUTs      	:	114
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	116/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.02 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.36 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 295.71 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 606
used logic cells: 116
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 606
used logic cells: 116
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 177 
I1212: Iteration  1 :    61 unrouted : 1 seconds
I1212: Iteration  2 :    18 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 16:50:36 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":162:0:162:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 16:50:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 16:50:36 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 16:50:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 16:50:38 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 16:50:38 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     4    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     18   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":62:0:62:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 16:50:38 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 16:50:38 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":62:0:62:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 107 /        57
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U409_TOP|CLK40_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        15         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 16:50:39 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]           0.540       6.550
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]           0.540       6.599
U409_TRANSFER_ACK.CIA_ENABLED[0]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]       0.540       6.613
U409_TRANSFER_ACK.CIA_ENABLED[1]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[1]       0.540       6.662
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[0]         0.540       6.662
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[1]         0.540       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[1]              12.395       6.550
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[0]              12.395       6.578
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_0                    12.395       6.662
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                        Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                  SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                    Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                    Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1      SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1      SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                     Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0      SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0      SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                   Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness            SB_DFFNESS     E        In      -         7.594       -         
============================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         4 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         108 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   57 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 15

@S |Mapping Summary:
Total  LUTs: 108 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 108 = 108 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 16:50:39 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Oct 22 16:51:05 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":162:0:162:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 16:51:05 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 16:51:05 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 16:51:05 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 22 16:51:06 2024

###########################################################]
Pre-mapping Report

# Tue Oct 22 16:51:06 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     4    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     18   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":62:0:62:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 16:51:07 2024

###########################################################]
Map & Optimize Report

# Tue Oct 22 16:51:07 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":62:0:62:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 107 /        57
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U409_TOP|CLK40_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        15         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 22 16:51:08 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]           0.540       6.550
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]           0.540       6.599
U409_TRANSFER_ACK.CIA_ENABLED[0]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]       0.540       6.613
U409_TRANSFER_ACK.CIA_ENABLED[1]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[1]       0.540       6.662
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[0]         0.540       6.662
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[1]         0.540       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[1]              12.395       6.550
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[0]              12.395       6.578
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_0                    12.395       6.662
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                        Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                  SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                    Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                    Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1      SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1      SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                     Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0      SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0      SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                   Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness            SB_DFFNESS     E        In      -         7.594       -         
============================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         4 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         108 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   57 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 15

@S |Mapping Summary:
Total  LUTs: 108 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 108 = 108 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 22 16:51:08 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	108
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	114
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	42
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	116/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.1 (sec)

Final Design Statistics
    Number of LUTs      	:	114
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	116/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.02 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.36 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 295.71 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 606
used logic cells: 116
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 606
used logic cells: 116
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 177 
I1212: Iteration  1 :    61 unrouted : 1 seconds
I1212: Iteration  2 :    18 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
4:52:36 PM
