$date
	Tue Jun 25 21:07:54 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! w_dot_out $end
$var wire 1 " w_out $end
$var reg 1 # out $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module s1 $end
$var wire 1 " Q $end
$var wire 1 ! Q_dot $end
$var wire 1 $ R $end
$var wire 1 % S $end
$scope module n1 $end
$var wire 1 % input_1 $end
$var wire 1 ! input_2 $end
$var wire 1 & intermediary $end
$var wire 1 " out $end
$upscope $end
$scope module n2 $end
$var wire 1 $ input_1 $end
$var wire 1 " input_2 $end
$var wire 1 ' intermediary $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z'
0&
1%
0$
0#
0"
1!
$end
#5
0'
z&
0!
1#
1"
0%
1$
#10
1%
#15
0&
z'
0#
0"
1!
0$
#20
1$
#25
0'
z&
0!
1#
1"
0%
#30
1%
#35
0&
z'
0#
0"
1!
0$
#40
1$
#45
0'
z&
0!
1#
1"
0%
#50
1%
#55
0&
z'
0#
0"
1!
0$
#60
1$
#65
0'
z&
0!
1#
1"
0%
#70
1%
#75
0&
z'
0#
0"
1!
0$
#80
1$
#85
0'
z&
0!
1#
1"
0%
#90
1%
#95
0&
z'
0#
0"
1!
0$
#100
1$
