
---------- Begin Simulation Statistics ----------
final_tick                               1385740664500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52857                       # Simulator instruction rate (inst/s)
host_mem_usage                                4561948                       # Number of bytes of host memory used
host_op_rate                                   100070                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24594.69                       # Real time elapsed on the host
host_tick_rate                                7105873                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2461197227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.174767                       # Number of seconds simulated
sim_ticks                                174766757000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        78385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        156857                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect         2713                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     19349381                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    149542320                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     24032650                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     94224296                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     70191646                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     174302787                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       7751152                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     14875419                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       369574284                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      249828882                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     19349390                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         57605408                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30105163                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           15                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    534444029                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    472981245                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    264106932                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.790870                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.712749                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    144478742     54.70%     54.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     34621180     13.11%     67.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     14468220      5.48%     73.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     17636673      6.68%     79.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8970812      3.40%     83.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6282625      2.38%     85.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4428690      1.68%     87.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3114827      1.18%     88.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30105163     11.40%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    264106932                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts              319                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2438809                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       471467943                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            60308268                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      1447327      0.31%      0.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    385528062     81.51%     81.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        51407      0.01%     81.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      1085156      0.23%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           18      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           24      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           52      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          138      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            2      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     60308233     12.75%     94.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     24560788      5.19%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           35      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            3      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    472981245                       # Class of committed instruction
system.switch_cpus_1.commit.refs             84869059                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           472981245                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.398134                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.398134                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     76261966                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1302632976                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       73881132                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       163632220                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     19379367                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     16008612                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          94968413                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              320294                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          33504866                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              112175                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         174302787                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        79532020                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           234997467                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      4655172                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            759005518                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           78                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      38758734                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.498673                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     94786257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     31783802                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.171481                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    349163303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.123960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.659659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      134623358     38.56%     38.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        7111494      2.04%     40.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       11136534      3.19%     43.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        8259253      2.37%     46.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        9387943      2.69%     48.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14831890      4.25%     53.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       15105754      4.33%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6229235      1.78%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      142477842     40.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    349163303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads             722                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes            353                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                370211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     27160792                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       82903540                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.243826                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          128474630                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         33504739                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      65725841                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    126216034                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       329408                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     52705426                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1007420190                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     94969891                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     49407336                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    784292369                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         6696                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       141238                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     19379367                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       150741                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked          499                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      3751156                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       214769                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        46144                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        16913                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     65907754                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     28144633                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        46144                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     25926396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1234396                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       816656074                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           767033919                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.707443                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       577737704                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.194450                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            773901513                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      913746860                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     649153027                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.715239                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.715239                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     11810357      1.42%      1.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    678069506     81.33%     82.75% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       159380      0.02%     82.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      1132479      0.14%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           19      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           26      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           84      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          175      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            6      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    104861644     12.58%     95.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     37665886      4.52%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          107      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite           44      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    833699713                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses           532                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         1061                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses          472                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes          821                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          28087666                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.033690                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      25723733     91.58%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1811358      6.45%     98.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       552567      1.97%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            8      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    849976490                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2058067983                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    767033447                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1541898108                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1007420148                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       833699713                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           42                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    534438912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     13418657                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    706034016                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    349163303                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.387707                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.728190                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    164536109     47.12%     47.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     22022239      6.31%     53.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     19926585      5.71%     59.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18433746      5.28%     64.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     23885292      6.84%     71.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     28284783      8.10%     79.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     37674805     10.79%     90.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     21688799      6.21%     96.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     12710945      3.64%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    349163303                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.385178                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          79532034                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  55                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      4708765                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      3489537                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    126216034                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     52705426                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     343029851                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           24                       # number of misc regfile writes
system.switch_cpus_1.numCycles              349533514                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      76063185                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    567657145                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       372652                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       86405477                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       391354                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       603031                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2767048419                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1204606244                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1397873800                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       164404598                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents       181935                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     19379367                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles      2910294                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      830216606                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups          827                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1563711701                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          377                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           15                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        14017492                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1241427043                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2101972797                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 52284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       807847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          160                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1524512                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            160                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       281209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops          779                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       507472                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops            779                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              73937                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62181                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16204                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4535                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4535                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73937                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       235329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       235329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 235329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      9001792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      9001792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9001792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             78472                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   78472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               78472                       # Request fanout histogram
system.membus.reqLayer2.occupancy           422674500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          430261500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1385740664500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1385740664500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            575669                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       295059                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       265503                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          220078                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           91182                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          91182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140996                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140996                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        575669                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       796509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1535850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2332359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     33984384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     43736512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               77720896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           63975                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4021632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           871822                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000184                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013546                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 871662     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    160      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             871822                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1259980000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         722496175                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         398321865                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       265109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       225293                       # number of demand (read+write) hits
system.l2.demand_hits::total                   490402                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       265109                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       225293                       # number of overall hits
system.l2.overall_hits::total                  490402                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          394                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       225869                       # number of demand (read+write) misses
system.l2.demand_misses::total                 226263                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          394                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       225869                       # number of overall misses
system.l2.overall_misses::total                226263                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     38864000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  12734121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12772985000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     38864000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  12734121000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12772985000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       265503                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       451162                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               716665                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       265503                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       451162                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              716665                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.500638                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.315717                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.500638                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.315717                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 98639.593909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 56378.347626                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56451.938673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 98639.593909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 56378.347626                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56451.938673                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62838                       # number of writebacks
system.l2.writebacks::total                     62838                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       225869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            226263                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       225869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           226263                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     34924000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  10475431000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10510355000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     34924000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  10475431000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10510355000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.500638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.315717                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.500638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.315717                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88639.593909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 46378.347626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46451.938673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88639.593909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 46378.347626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46451.938673                       # average overall mshr miss latency
system.l2.replacements                          63196                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       232221                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           232221                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       232221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       232221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       265503                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           265503                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       265503                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       265503                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       163157                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        163157                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        36326                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                36326                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        54856                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              54856                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        91182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            91182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.601610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.601610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        54856                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         54856                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    905169000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    905169000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.601610                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.601610                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16500.820330                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16500.820330                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       133166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                133166                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data         7830                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7830                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data    557110500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     557110500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       140996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            140996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.055533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.055533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 71150.766284                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71150.766284                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data         7830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data    478810500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    478810500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.055533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.055533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 61150.766284                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61150.766284                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       265109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        92127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             357236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       218039                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           218433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     38864000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  12177010500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12215874500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       265503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       310166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         575669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.702975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.379442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 98639.593909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 55847.855200                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 55925.041088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       218039                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       218433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     34924000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   9996620500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10031544500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.702975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.379442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88639.593909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 45847.855200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 45925.041088                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3899.017252                       # Cycle average of tags in use
system.l2.tags.total_refs                     1106936                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    501662                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.206537                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3899.017252                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.951909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.951909                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3865                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          684                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.943604                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12693820                       # Number of tag accesses
system.l2.tags.data_accesses                 12693820                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           62                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       147729                       # number of demand (read+write) hits
system.l3.demand_hits::total                   147791                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           62                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       147729                       # number of overall hits
system.l3.overall_hits::total                  147791                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          332                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        78140                       # number of demand (read+write) misses
system.l3.demand_misses::total                  78472                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          332                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        78140                       # number of overall misses
system.l3.overall_misses::total                 78472                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     31770000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   7266660500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       7298430500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     31770000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   7266660500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      7298430500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          394                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       225869                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               226263                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          394                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       225869                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              226263                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.842640                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.345953                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.346818                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.842640                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.345953                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.346818                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 95692.771084                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 92995.399283                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 93006.811347                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 95692.771084                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 92995.399283                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 93006.811347                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               62181                       # number of writebacks
system.l3.writebacks::total                     62181                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          332                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        78140                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             78472                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          332                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        78140                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            78472                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     27786000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   6328980500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6356766500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     27786000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   6328980500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6356766500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.842640                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.345953                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.346818                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.842640                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.345953                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.346818                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83692.771084                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80995.399283                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 81006.811347                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83692.771084                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80995.399283                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 81006.811347                       # average overall mshr miss latency
system.l3.replacements                          79057                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        62838                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            62838                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        62838                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        62838                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          107                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           107                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        54856                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                54856                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        54856                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            54856                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data         3295                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  3295                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data         4535                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                4535                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data    390599500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     390599500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data         7830                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              7830                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.579183                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.579183                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86129.988975                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86129.988975                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data         4535                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           4535                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data    336179500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    336179500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.579183                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.579183                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74129.988975                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74129.988975                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           62                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       144434                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             144496                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          332                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        73605                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            73937                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     31770000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   6876061000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   6907831000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       218039                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         218433                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.842640                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.337577                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.338488                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 95692.771084                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 93418.395489                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 93428.608139                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          332                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        73605                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        73937                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     27786000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5992801000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   6020587000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.842640                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.337577                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.338488                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83692.771084                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81418.395489                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 81428.608139                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     1281616                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    111825                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     11.460908                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     279.342357                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         1.616331                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      2768.616178                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     1.293149                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4970.712370                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    92.937994                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 24653.481620                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.008525                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000049                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.084491                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000039                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.151694                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002836                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.752365                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          813                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         5737                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        26134                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   8198609                       # Number of tag accesses
system.l3.tags.data_accesses                  8198609                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            218433                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       125019                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          180391                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           54856                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          54856                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             7830                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            7830                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        218433                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       788591                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     18502464                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           79057                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3979584                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           360176                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.002163                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.046456                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 359397     99.78%     99.78% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    779      0.22%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             360176                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          316574000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         366822500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        21248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      5000960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5022208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3979584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3979584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        78140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               78472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62181                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       121579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     28615053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28736632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       121579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           121579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22770829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22770829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22770829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       121579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     28615053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             51507461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     78132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002017704500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3518                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3518                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              261542                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58696                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       78472                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62181                       # Number of write requests accepted
system.mem_ctrls.readBursts                     78472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62181                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4053                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1644199500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  392320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3115399500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20954.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39704.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3135                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     201                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  4.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 78472                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62181                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       137288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.555154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.053920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    11.139263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       134126     97.70%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         3093      2.25%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           31      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           15      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            9      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       137288                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.303297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.130565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.807611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             2      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17            94      2.67%      2.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19           440     12.51%     15.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           879     24.99%     40.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          1034     29.39%     69.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           626     17.79%     87.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           299      8.50%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            96      2.73%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            37      1.05%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             6      0.17%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             4      0.11%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3518                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.670551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.644498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.943856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              770     21.89%     21.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      0.71%     22.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2319     65.92%     88.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              402     11.43%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3518                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5021696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3978560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5022208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3979584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        28.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  174780325000                       # Total gap between requests
system.mem_ctrls.avgGap                    1242634.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        21248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      5000448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3978560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 121579.185680031820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 28612123.299856163561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 22764970.113852944225                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        78140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62181                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     14087500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3101312000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4131523916500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     42432.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39689.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66443510.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            491017800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            260974560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           280716240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          162091440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13795594800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      39720620430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33661491360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        88372506630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.659704                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87093530500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5835700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  81837526500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            489254220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            260033400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           279516720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          162409860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13795594800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39235476330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34070033760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        88292319090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.200878                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88159119500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5835700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  80771937500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1352580156                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67386350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     79222629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1499189135                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1352580156                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67386350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     79222629                       # number of overall hits
system.cpu.icache.overall_hits::total      1499189135                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       285059                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        13320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       309390                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         607769                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       285059                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        13320                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       309390                       # number of overall misses
system.cpu.icache.overall_misses::total        607769                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    174229000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   3741801499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3916030499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    174229000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   3741801499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3916030499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1352865215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67399670                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     79532019                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1499796904                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1352865215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67399670                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     79532019                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1499796904                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.003890                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.003890                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000405                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13080.255255                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12094.125534                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6443.287662                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13080.255255                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12094.125534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6443.287662                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          462                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.538462                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       563370                       # number of writebacks
system.cpu.icache.writebacks::total            563370                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        43887                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        43887                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        43887                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        43887                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        13320                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       265503                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       278823                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        13320                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       265503                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       278823                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    160909000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   3225835500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3386744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    160909000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   3225835500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3386744500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003338                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003338                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12080.255255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12149.902261                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12146.575067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12080.255255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12149.902261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12146.575067                       # average overall mshr miss latency
system.cpu.icache.replacements                 563370                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1352580156                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67386350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     79222629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1499189135                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       285059                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        13320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       309390                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        607769                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    174229000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   3741801499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3916030499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1352865215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67399670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     79532019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1499796904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.003890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13080.255255                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12094.125534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6443.287662                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        43887                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        43887                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        13320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       265503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       278823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    160909000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   3225835500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3386744500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.003338                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12080.255255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12149.902261                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12146.575067                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.375360                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1499753017                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            563882                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2659.693016                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   461.963730                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     4.440396                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    44.971234                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.902273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.008673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.087834                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5999751498                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5999751498                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    373039426                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16423151                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    114898385                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        504360962                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    373039426                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16423151                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    114898385                       # number of overall hits
system.cpu.dcache.overall_hits::total       504360962                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10030093                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        95726                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       706026                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10831845                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10030093                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        95726                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       706026                       # number of overall misses
system.cpu.dcache.overall_misses::total      10831845                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3437106000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  22156502497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25593608497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3437106000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  22156502497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25593608497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383069519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     16518877                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    115604411                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    515192807                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383069519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     16518877                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    115604411                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    515192807                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026183                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.006107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026183                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005795                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.006107                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021025                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 35905.668261                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 31381.992302                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  2362.811552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 35905.668261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 31381.992302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  2362.811552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10093                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          189                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               839                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.029797                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          189                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9403416                       # number of writebacks
system.cpu.dcache.writebacks::total           9403416                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       165808                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       165808                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       165808                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       165808                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        95726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       540218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       635944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        95726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       540218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       635944                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3341380000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  17599405997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20940785997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3341380000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  17599405997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20940785997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005795                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004673                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001234                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005795                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004673                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001234                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 34905.668261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 32578.340590                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32928.663525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 34905.668261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 32578.340590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32928.663525                       # average overall mshr miss latency
system.cpu.dcache.replacements               10246305                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226395386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11964001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     90569773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       328929160                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       905512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        48838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       473848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1428198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2538145500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  17946761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20484906500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227300898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12012839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     91043621                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    330357358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.005205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004323                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51970.709284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 37874.510392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14343.183858                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       163534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       163534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        48838                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       310314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       359152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2489307500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  13623826000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16113133500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.003408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50970.709284                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 43903.355956                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44864.384717                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    146644040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4459150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     24328612                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      175431802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9124581                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       232178                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9403647                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    898960500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   4209741497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5108701997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    155768621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4506038                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     24560790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    184835449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.009453                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.050876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19172.506825                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 18131.526230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   543.268159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         2274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       229904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       276792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    852072500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   3975579997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4827652497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.009361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001498                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18172.506825                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 17292.348097                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17441.445190                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995733                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           515029591                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10246817                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.262398                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   419.366620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.458447                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    62.170666                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.819075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.059489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.121427                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2071018045                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2071018045                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1385740664500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1123541832500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 262198832000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
