Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/m/t/mtung/6.111/lab5/fir31/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/m/t/mtung/6.111/lab5/fir31/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: fir31.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fir31.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fir31"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : fir31
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : fir31.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fir31.v" in library work
Module <fir31> compiled
Module <coeffs31> compiled
No errors in compilation
Analysis of file <"fir31.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fir31> in library <work>.

Analyzing hierarchy for module <coeffs31> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fir31>.
INFO:Xst:1607 - Contents of array <sample> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <sample> may be accessed with an index that does not cover the full array size.
Module <fir31> is correct for synthesis.
 
Analyzing module <coeffs31> in library <work>.
Module <coeffs31> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <coeffs31>.
    Related source file is "fir31.v".
    Found 31x10-bit ROM for signal <coeff>.
    Summary:
	inferred   1 ROM(s).
Unit <coeffs31> synthesized.


Synthesizing Unit <fir31>.
    Related source file is "fir31.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x8-bit dual-port RAM <Mram_sample> for signal <sample>.
WARNING:Xst:643 - "fir31.v" line 23: The result of a 10x9-bit multiplication is partially used. Only the 18 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 18-bit up accumulator for signal <y>.
    Found 32-bit up counter for signal <offset>.
    Found 5-bit up counter for signal <r_index>.
    Found 5-bit comparator less for signal <y$cmp_lt0000> created at line 22.
    Found 10x9-bit multiplier for signal <y$mult0001> created at line 23.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <fir31> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit dual-port RAM                                : 1
# ROMs                                                 : 1
 31x10-bit ROM                                         : 1
# Multipliers                                          : 1
 10x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Accumulators                                         : 1
 18-bit up accumulator                                 : 1
# Comparators                                          : 1
 5-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.

Synthesizing (advanced) Unit <fir31>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_sample> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <ready>         | high     |
    |     addrA          | connected to signal <offset>        |          |
    |     diA            | connected to signal <x>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_y_mult0001 by adding 1 register level(s).
Unit <fir31> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit dual-port distributed RAM                    : 1
# ROMs                                                 : 1
 31x10-bit ROM                                         : 1
# Multipliers                                          : 1
 10x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 1
 5-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Accumulators                                         : 1
 18-bit up accumulator                                 : 1
# Comparators                                          : 1
 5-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <offset_5> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_6> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_7> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_8> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_9> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_10> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_11> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_12> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_13> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_14> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_15> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_16> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_17> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_18> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_19> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_20> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_21> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_22> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_23> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_24> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_25> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_26> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_27> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_28> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_29> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_30> of sequential type is unconnected in block <fir31>.
WARNING:Xst:2677 - Node <offset_31> of sequential type is unconnected in block <fir31>.

Optimizing unit <fir31> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fir31, actual ratio is 0.
FlipFlop offset_0 has been replicated 1 time(s)
FlipFlop offset_1 has been replicated 1 time(s)
FlipFlop offset_2 has been replicated 1 time(s)
FlipFlop offset_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fir31.ngr
Top Level Output File Name         : fir31
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 109
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 4
#      LUT2                        : 24
#      LUT2_D                      : 1
#      LUT3                        : 1
#      LUT4                        : 17
#      MUXCY                       : 25
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 32
#      FDE                         : 9
#      FDRE                        : 23
# RAMS                             : 8
#      RAM32X1D                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 9
#      OBUF                        : 18
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                       41  out of  33792     0%  
 Number of Slice Flip Flops:             32  out of  67584     0%  
 Number of 4 input LUTs:                 81  out of  67584     0%  
    Number used as logic:                49
    Number used as RAMs:                 32
 Number of IOs:                          29
 Number of bonded IOBs:                  28  out of    684     4%  
 Number of MULT18X18s:                    1  out of    144     0%  
 Number of GCLKs:                         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 40    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.315ns (Maximum Frequency: 61.293MHz)
   Minimum input arrival time before clock: 2.458ns
   Maximum output required time after clock: 5.630ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 16.315ns (frequency: 61.293MHz)
  Total number of paths / destination ports: 46883 / 135
-------------------------------------------------------------------------
Delay:               16.315ns (Levels of Logic = 10)
  Source:            r_index_0 (FF)
  Destination:       y_17 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: r_index_0 to y_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.568   1.208  r_index_0 (r_index_0)
     LUT2:I1->O            1   0.439   0.000  Msub__COND_1_Madd_lut<0> (Msub__COND_1_Madd_lut<0>)
     MUXCY:S->O            1   0.298   0.000  Msub__COND_1_Madd_cy<0> (Msub__COND_1_Madd_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  Msub__COND_1_Madd_cy<1> (Msub__COND_1_Madd_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  Msub__COND_1_Madd_cy<2> (Msub__COND_1_Madd_cy<2>)
     XORCY:CI->O          16   1.274   1.000  Msub__COND_1_Madd_xor<3> (_COND_1<3>)
     RAM32X1D:DPRA3->DPO    1   1.374   0.517  Mram_sample1 (y_varindex0000<0>)
     MULT18X18:B0->P16     1   6.423   0.726  Mmult_y_mult0001 (y_mult0001<16>)
     LUT2:I1->O            1   0.439   0.000  Maccum_y_lut<16> (Maccum_y_lut<16>)
     MUXCY:S->O            0   0.298   0.000  Maccum_y_cy<16> (Maccum_y_cy<16>)
     XORCY:CI->O           1   1.274   0.000  Maccum_y_xor<17> (Result<17>1)
     FDRE:D                    0.370          y_17
    ----------------------------------------
    Total                     16.315ns (12.863ns logic, 3.452ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              2.458ns (Levels of Logic = 1)
  Source:            ready (PAD)
  Destination:       Mram_sample1 (RAM)
  Destination Clock: clock rising

  Data Path: ready to Mram_sample1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.825   1.108  ready_IBUF (ready_IBUF)
     RAM32X1D:WE               0.525          Mram_sample1
    ----------------------------------------
    Total                      2.458ns (1.350ns logic, 1.108ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            y_17 (FF)
  Destination:       y<17> (PAD)
  Source Clock:      clock rising

  Data Path: y_17 to y<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.568   0.701  y_17 (y_17)
     OBUF:I->O                 4.361          y_17_OBUF (y<17>)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.51 secs
 
--> 


Total memory usage is 452788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    4 (   0 filtered)

