

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Sat Nov  4 17:40:40 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.705 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  90694508|  90717356|  0.907 sec|  0.907 sec|  90694508|  90717356|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                       |                            |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                Instance               |           Module           |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv1_Pipeline_OUT_ROW_COL_fu_687  |conv1_Pipeline_OUT_ROW_COL  |   520244|   520244|  5.202 ms|  5.202 ms|  520244|  520244|       no|
        |grp_conv1_Pipeline_RELU_fu_705         |conv1_Pipeline_RELU         |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv1_Pipeline_3_fu_715            |conv1_Pipeline_3            |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv1_Pipeline_RELU7_fu_727        |conv1_Pipeline_RELU7        |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv1_Pipeline_5_fu_737            |conv1_Pipeline_5            |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv1_Pipeline_BW_fu_749           |conv1_Pipeline_BW           |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv1_Pipeline_BW8_fu_758          |conv1_Pipeline_BW8          |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +---------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |     Loop Name     |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW         |  90694507|  90717355|  5334971 ~ 5336315|          -|          -|    17|        no|
        | + BH              |     81320|     81320|               6775|          -|          -|    12|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.2          |      3315|      3315|                 13|          -|          -|   255|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.4          |      3315|      3315|                 13|          -|          -|   255|        no|
        | + TILE_OUT        |   5253640|   5254984|    656705 ~ 656873|          -|          -|     8|        no|
        |  ++ LOAD_WEIGHTS  |      2976|      3056|          372 ~ 382|          -|          -|     8|        no|
        |   +++ K           |       370|       379|                 74|          -|          -|     5|        no|
        |    ++++ K.1       |        27|        27|                  3|          -|          -|     9|        no|
        |    ++++ K.2       |        28|        28|                  3|          -|          -|     9|        no|
        |  ++ EXPORT        |    100312|    100384|      12539 ~ 12548|          -|          -|     8|        no|
        |   +++ BH          |     12536|     12544|               1567|          -|          -|     8|        no|
        |  ++ CLEAR         |     33168|     33184|        4146 ~ 4148|          -|          -|     8|        no|
        |   +++ BH          |      4144|      4145|                518|          -|          -|     8|        no|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2346|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   21|   10609|  16017|    -|
|Memory           |       72|    -|     128|    324|    0|
|Multiplexer      |        -|    -|       -|   2213|    -|
|Register         |        -|    -|    1774|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       72|   21|   12511|  20900|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       16|    5|       8|     29|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+
    |                Instance               |           Module           | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+
    |grp_conv1_Pipeline_3_fu_715            |conv1_Pipeline_3            |        0|   0|    47|     88|    0|
    |grp_conv1_Pipeline_5_fu_737            |conv1_Pipeline_5            |        0|   0|    47|     88|    0|
    |grp_conv1_Pipeline_BW_fu_749           |conv1_Pipeline_BW           |        0|   0|    10|     57|    0|
    |grp_conv1_Pipeline_BW8_fu_758          |conv1_Pipeline_BW8          |        0|   0|    10|     57|    0|
    |grp_conv1_Pipeline_OUT_ROW_COL_fu_687  |conv1_Pipeline_OUT_ROW_COL  |        0|  14|  9413|  14797|    0|
    |grp_conv1_Pipeline_RELU_fu_705         |conv1_Pipeline_RELU         |        0|   0|   303|    305|    0|
    |grp_conv1_Pipeline_RELU7_fu_727        |conv1_Pipeline_RELU7        |        0|   0|   303|    305|    0|
    |mul_64s_8ns_64_1_1_U124                |mul_64s_8ns_64_1_1          |        0|   4|     0|     46|    0|
    |mul_6ns_10ns_15_1_1_U131               |mul_6ns_10ns_15_1_1         |        0|   0|     0|     62|    0|
    |mul_6ns_19ns_24_1_1_U132               |mul_6ns_19ns_24_1_1         |        0|   1|     0|      6|    0|
    |mul_9ns_11ns_19_1_1_U127               |mul_9ns_11ns_19_1_1         |        0|   1|     0|      5|    0|
    |mul_9ns_11ns_19_1_1_U130               |mul_9ns_11ns_19_1_1         |        0|   1|     0|      5|    0|
    |urem_9ns_8ns_9_13_seq_1_U125           |urem_9ns_8ns_9_13_seq_1     |        0|   0|   119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U126           |urem_9ns_8ns_9_13_seq_1     |        0|   0|   119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U128           |urem_9ns_8ns_9_13_seq_1     |        0|   0|   119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U129           |urem_9ns_8ns_9_13_seq_1     |        0|   0|   119|     49|    0|
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+
    |Total                                  |                            |        0|  21| 10609|  16017|    0|
    +---------------------------------------+----------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-------+-----+------+-------------+
    |                            Memory                            |                                      Module                                      | BRAM_18K| FF | LUT | URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-------+-----+------+-------------+
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W      |        4|   0|    0|    0|   2024|   32|     1|        64768|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W      |        4|   0|    0|    0|   2024|   32|     1|        64768|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W      |        4|   0|    0|    0|   2024|   32|     1|        64768|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W      |       30|   0|    0|    0|  15360|   32|     1|       491520|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W      |       30|   0|    0|    0|  15360|   32|     1|       491520|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb  |        0|  64|  162|    0|    324|   32|     1|        10368|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb  |        0|  64|  162|    0|    324|   32|     1|        10368|
    +--------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-------+-----+------+-------------+
    |Total                                                         |                                                                                  |       72| 128|  324|    0|  37440|  224|     7|      1198080|
    +--------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_2_fu_1035_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln100_3_fu_1331_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln114_1_fu_1454_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln114_fu_1460_p2               |         +|   0|  0|  13|           6|           6|
    |add_ln116_fu_1724_p2               |         +|   0|  0|  12|           4|           2|
    |add_ln133_fu_1736_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln134_1_fu_1810_p2             |         +|   0|  0|  14|           7|           7|
    |add_ln134_2_fu_1939_p2             |         +|   0|  0|  14|           7|           7|
    |add_ln134_fu_1970_p2               |         +|   0|  0|  12|           5|           2|
    |add_ln137_1_fu_1824_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln137_2_fu_1863_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln137_3_fu_1888_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln137_4_fu_1927_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln137_fu_1765_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln28_fu_1430_p2                |         +|   0|  0|  15|           8|           4|
    |add_ln32_fu_2024_p2                |         +|   0|  0|  14|           7|           4|
    |add_ln56_1_fu_1134_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln56_fu_856_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln70_fu_1992_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln71_1_fu_2040_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln71_2_fu_2063_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln71_fu_2074_p2                |         +|   0|  0|  12|           5|           2|
    |add_ln87_fu_1389_p2                |         +|   0|  0|  71|          64|           2|
    |add_ln91_2_fu_837_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln91_3_fu_1115_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln91_fu_819_p2                 |         +|   0|  0|  16|           9|           4|
    |add_ln93_2_fu_1195_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln93_fu_917_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln94_1_fu_1220_p2              |         +|   0|  0|  71|          64|          10|
    |add_ln94_fu_942_p2                 |         +|   0|  0|  71|          64|          10|
    |add_ln97_1_fu_1309_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln97_fu_1013_p2                |         +|   0|  0|  10|           3|           1|
    |arrayidx36612_sum_i_0_fu_1061_p2   |         +|   0|  0|  16|           9|           3|
    |arrayidx36612_sum_i_1_fu_1357_p2   |         +|   0|  0|  16|           9|           3|
    |empty_679_fu_1055_p2               |         +|   0|  0|  15|           8|           1|
    |empty_682_fu_1257_p2               |         +|   0|  0|  18|          11|          11|
    |empty_685_fu_1503_p2               |         +|   0|  0|  71|          64|          64|
    |empty_686_fu_1512_p2               |         +|   0|  0|  13|           6|           6|
    |empty_687_fu_1529_p2               |         +|   0|  0|  16|           9|           9|
    |empty_688_fu_1565_p2               |         +|   0|  0|  71|          64|          64|
    |empty_690_fu_1594_p2               |         +|   0|  0|  16|           9|           9|
    |empty_691_fu_1611_p2               |         +|   0|  0|  12|           4|           1|
    |empty_694_fu_1627_p2               |         +|   0|  0|  13|           6|           6|
    |empty_695_fu_1644_p2               |         +|   0|  0|  16|           9|           9|
    |empty_696_fu_1659_p2               |         +|   0|  0|  71|          64|          64|
    |empty_698_fu_1698_p2               |         +|   0|  0|  16|           9|           9|
    |empty_699_fu_1709_p2               |         +|   0|  0|  12|           4|           1|
    |empty_701_fu_1746_p2               |         +|   0|  0|  13|           6|           6|
    |empty_708_fu_1351_p2               |         +|   0|  0|  15|           8|           1|
    |empty_711_fu_1406_p2               |         +|   0|  0|  18|          11|          11|
    |grp_fu_1025_p0                     |         +|   0|  0|  16|           9|           9|
    |grp_fu_1321_p0                     |         +|   0|  0|  16|           9|           9|
    |tmp1_fu_1650_p2                    |         +|   0|  0|  16|           9|           6|
    |sub_ln137_1_fu_1917_p2             |         -|   0|  0|  27|          20|          20|
    |sub_ln137_fu_1853_p2               |         -|   0|  0|  27|          20|          20|
    |sub_ln140_fu_1786_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln75_fu_2014_p2                |         -|   0|  0|  16|           9|           9|
    |sub_ln93_1_fu_1185_p2              |         -|   0|  0|  50|          43|          43|
    |sub_ln93_fu_907_p2                 |         -|   0|  0|  50|          43|          43|
    |ap_block_state123                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state136                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state147_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |exitcond237_013_fu_1049_p2         |      icmp|   0|  0|  15|           8|           2|
    |exitcond237_115_fu_1345_p2         |      icmp|   0|  0|  15|           8|           2|
    |exitcond24316_fu_1605_p2           |      icmp|   0|  0|  12|           4|           4|
    |exitcond24417_fu_1703_p2           |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln114_fu_1448_p2              |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln116_1_fu_1664_p2            |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln116_fu_1535_p2              |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln133_fu_1730_p2              |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln134_1_fu_1945_p2            |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln134_fu_1800_p2              |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln28_fu_809_p2                |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln56_1_fu_1128_p2             |      icmp|   0|  0|  71|          64|           8|
    |icmp_ln56_fu_850_p2                |      icmp|   0|  0|  71|          64|           8|
    |icmp_ln70_fu_1986_p2               |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln71_1_fu_2068_p2             |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln71_fu_2030_p2               |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln87_fu_1104_p2               |      icmp|   0|  0|  71|          64|           5|
    |icmp_ln97_1_fu_1303_p2             |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln97_fu_1007_p2               |      icmp|   0|  0|  12|           3|           4|
    |bh_1_fu_1093_p2                    |        or|   0|  0|  64|          64|           1|
    |empty_693_fu_1617_p2               |        or|   0|  0|   4|           4|           1|
    |or_ln137_fu_1878_p2                |        or|   0|  0|   4|           4|           1|
    |or_ln55_1_fu_1147_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_869_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln71_fu_2053_p2                 |        or|   0|  0|   4|           4|           1|
    |or_ln91_fu_1110_p2                 |        or|   0|  0|  32|          32|           1|
    |hclamp_1_fu_1153_p3                |    select|   0|  0|  32|           1|          32|
    |hclamp_fu_875_p3                   |    select|   0|  0|  32|           1|          32|
    |select_ln55_3_fu_1139_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln55_fu_861_p3              |    select|   0|  0|   8|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|2346|        1700|        1231|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                 Name                                | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                            |  791|        150|    1|        150|
    |bh_2_reg_652                                                         |    9|          2|    5|         10|
    |bh_reg_527                                                           |    9|          2|   64|        128|
    |bout_1_reg_640                                                       |    9|          2|    4|          8|
    |bout_reg_595                                                         |    9|          2|    4|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0    |   20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0          |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0    |   31|          6|   11|         66|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0          |   26|          5|   32|        160|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0      |   31|          6|   11|         66|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0            |   26|          5|   32|        160|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0    |   43|          8|   14|        112|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0         |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0          |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0         |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0      |   43|          8|   14|        112|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0           |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0            |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0           |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1           |    9|          2|    1|          2|
    |gmem_blk_n_AR                                                        |    9|          2|    1|          2|
    |gmem_blk_n_R                                                         |    9|          2|    1|          2|
    |grp_fu_2525_ce                                                       |   20|          4|    1|          4|
    |grp_fu_2525_p0                                                       |   20|          4|   32|        128|
    |grp_fu_2525_p1                                                       |   20|          4|   32|        128|
    |grp_fu_2529_ce                                                       |    9|          2|    1|          2|
    |grp_fu_2533_ce                                                       |    9|          2|    1|          2|
    |grp_fu_2537_ce                                                       |    9|          2|    1|          2|
    |grp_fu_2541_ce                                                       |    9|          2|    1|          2|
    |grp_fu_2545_ce                                                       |    9|          2|    1|          2|
    |grp_fu_2549_ce                                                       |    9|          2|    1|          2|
    |grp_fu_2553_ce                                                       |    9|          2|    1|          2|
    |grp_fu_2557_ce                                                       |    9|          2|    1|          2|
    |grp_fu_2561_ce                                                       |   14|          3|    1|          3|
    |grp_fu_2561_opcode                                                   |   14|          3|    5|         15|
    |grp_fu_2561_p0                                                       |   14|          3|   32|         96|
    |grp_fu_2561_p1                                                       |   14|          3|   32|         96|
    |grp_fu_767_p0                                                        |   14|          3|   64|        192|
    |h_2_fu_252                                                           |    9|          2|    8|         16|
    |h_reg_675                                                            |    9|          2|    5|         10|
    |i1_blk_n_AR                                                          |    9|          2|    1|          2|
    |i1_blk_n_R                                                           |    9|          2|    1|          2|
    |i2_blk_n_AW                                                          |    9|          2|    1|          2|
    |i2_blk_n_B                                                           |    9|          2|    1|          2|
    |k_reg_606                                                            |    9|          2|    4|          8|
    |loop_index_0_i_reg_618                                               |    9|          2|    4|          8|
    |loop_index_1_i_reg_629                                               |    9|          2|    4|          8|
    |loop_index_i_0_reg_550                                               |    9|          2|    8|         16|
    |loop_index_i_1_reg_572                                               |    9|          2|    8|         16|
    |m_axi_i1_ARADDR                                                      |   26|          5|   64|        320|
    |m_axi_i1_ARLEN                                                       |   14|          3|   32|         96|
    |m_axi_i2_AWADDR                                                      |   26|          5|   64|        320|
    |m_axi_i2_AWBURST                                                     |   14|          3|    2|          6|
    |m_axi_i2_AWCACHE                                                     |   14|          3|    4|         12|
    |m_axi_i2_AWID                                                        |   14|          3|    1|          3|
    |m_axi_i2_AWLEN                                                       |   20|          4|   32|        128|
    |m_axi_i2_AWLOCK                                                      |   14|          3|    2|          6|
    |m_axi_i2_AWPROT                                                      |   14|          3|    3|          9|
    |m_axi_i2_AWQOS                                                       |   14|          3|    4|         12|
    |m_axi_i2_AWREGION                                                    |   14|          3|    4|         12|
    |m_axi_i2_AWSIZE                                                      |   14|          3|    3|          9|
    |m_axi_i2_AWUSER                                                      |   14|          3|    1|          3|
    |m_axi_i2_AWVALID                                                     |   20|          4|    1|          4|
    |m_axi_i2_BREADY                                                      |   20|          4|    1|          4|
    |m_axi_i2_WDATA                                                       |   14|          3|   32|         96|
    |m_axi_i2_WID                                                         |   14|          3|    1|          3|
    |m_axi_i2_WLAST                                                       |   14|          3|    1|          3|
    |m_axi_i2_WSTRB                                                       |   14|          3|    4|         12|
    |m_axi_i2_WUSER                                                       |   14|          3|    1|          3|
    |m_axi_i2_WVALID                                                      |   14|          3|    1|          3|
    |m_axi_w1_ARADDR                                                      |   14|          3|   64|        192|
    |o_2_reg_664                                                          |    9|          2|    4|          8|
    |out_reg_583                                                          |    9|          2|    7|         14|
    |p_1_reg_561                                                          |    9|          2|    3|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1  |   20|          4|    9|         36|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_d1        |   14|          3|   32|         96|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1  |   20|          4|    9|         36|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_d1        |   14|          3|   32|         96|
    |p_reg_539                                                            |    9|          2|    3|          6|
    |w1_blk_n_AR                                                          |    9|          2|    1|          2|
    |w1_blk_n_R                                                           |    9|          2|    1|          2|
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                | 2213|        444|  994|       3895|
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                     Name                                    |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln114_1_reg_2283                                                         |    4|   0|    4|          0|
    |add_ln133_reg_2396                                                           |    4|   0|    4|          0|
    |add_ln134_1_reg_2427                                                         |    7|   0|    7|          0|
    |add_ln134_2_reg_2444                                                         |    7|   0|    7|          0|
    |add_ln134_reg_2465                                                           |    5|   0|    5|          0|
    |add_ln137_4_reg_2439                                                         |   64|   0|   64|          0|
    |add_ln137_reg_2401                                                           |   64|   0|   64|          0|
    |add_ln70_reg_2478                                                            |    4|   0|    4|          0|
    |add_ln71_1_reg_2502                                                          |    7|   0|    7|          0|
    |add_ln71_2_reg_2512                                                          |    7|   0|    7|          0|
    |add_ln71_reg_2520                                                            |    5|   0|    5|          0|
    |add_ln97_1_reg_2235                                                          |    3|   0|    3|          0|
    |add_ln97_reg_2169                                                            |    3|   0|    3|          0|
    |ap_CS_fsm                                                                    |  149|   0|  149|          0|
    |bh_2_reg_652                                                                 |    5|   0|    5|          0|
    |bh_reg_527                                                                   |   64|   0|   64|          0|
    |bout_1_reg_640                                                               |    4|   0|    4|          0|
    |bout_reg_595                                                                 |    4|   0|    4|          0|
    |empty_679_reg_2182                                                           |    8|   0|    8|          0|
    |empty_685_reg_2294                                                           |   64|   0|   64|          0|
    |empty_687_reg_2300                                                           |    9|   0|    9|          0|
    |empty_691_reg_2333                                                           |    4|   0|    4|          0|
    |empty_692_reg_2352                                                           |   32|   0|   32|          0|
    |empty_695_reg_2338                                                           |    9|   0|    9|          0|
    |empty_698_reg_2358                                                           |    9|   0|    9|          0|
    |empty_699_reg_2367                                                           |    4|   0|    4|          0|
    |empty_700_reg_2382                                                           |   32|   0|   32|          0|
    |empty_702_reg_2412                                                           |   32|   0|   32|          0|
    |empty_708_reg_2248                                                           |    8|   0|    8|          0|
    |exitcond24417_reg_2363                                                       |    1|   0|    1|          0|
    |gmem_addr_reg_2103                                                           |   64|   0|   64|          0|
    |grp_conv1_Pipeline_3_fu_715_ap_start_reg                                     |    1|   0|    1|          0|
    |grp_conv1_Pipeline_5_fu_737_ap_start_reg                                     |    1|   0|    1|          0|
    |grp_conv1_Pipeline_BW8_fu_758_ap_start_reg                                   |    1|   0|    1|          0|
    |grp_conv1_Pipeline_BW_fu_749_ap_start_reg                                    |    1|   0|    1|          0|
    |grp_conv1_Pipeline_OUT_ROW_COL_fu_687_ap_start_reg                           |    1|   0|    1|          0|
    |grp_conv1_Pipeline_RELU7_fu_727_ap_start_reg                                 |    1|   0|    1|          0|
    |grp_conv1_Pipeline_RELU_fu_705_ap_start_reg                                  |    1|   0|    1|          0|
    |h_2_fu_252                                                                   |    8|   0|    8|          0|
    |h_reg_675                                                                    |    5|   0|    5|          0|
    |i1_addr_1_reg_2144                                                           |   64|   0|   64|          0|
    |i1_addr_2_reg_2210                                                           |   64|   0|   64|          0|
    |i1_addr_3_reg_2216                                                           |   64|   0|   64|          0|
    |i1_addr_reg_2138                                                             |   64|   0|   64|          0|
    |icmp_ln116_reg_2305                                                          |    1|   0|    1|          0|
    |icmp_ln134_1_reg_2450                                                        |    1|   0|    1|          0|
    |icmp_ln134_reg_2423                                                          |    1|   0|    1|          0|
    |icmp_ln71_reg_2498                                                           |    1|   0|    1|          0|
    |k_reg_606                                                                    |    4|   0|    4|          0|
    |left_1_reg_2222                                                              |   32|   0|   32|          0|
    |left_reg_2150                                                                |   32|   0|   32|          0|
    |loop_index_0_i_reg_618                                                       |    4|   0|    4|          0|
    |loop_index_1_i_reg_629                                                       |    4|   0|    4|          0|
    |loop_index_i_0_reg_550                                                       |    8|   0|    8|          0|
    |loop_index_i_1_reg_572                                                       |    8|   0|    8|          0|
    |mul_ln99_1_reg_2196                                                          |   64|   0|   64|          0|
    |o_2_reg_664                                                                  |    4|   0|    4|          0|
    |out_reg_583                                                                  |    7|   0|    7|          0|
    |p_1_reg_561                                                                  |    3|   0|    3|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81_reg_2320  |    9|   0|    9|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82_reg_2372  |    9|   0|    9|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81_reg_2325  |    9|   0|    9|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82_reg_2377  |    9|   0|    9|          0|
    |p_cast8_reg_2258                                                             |    2|   0|    2|          0|
    |p_cast_reg_2192                                                              |    2|   0|    2|          0|
    |p_reg_539                                                                    |    3|   0|    3|          0|
    |reg_773                                                                      |   32|   0|   32|          0|
    |reg_777                                                                      |   32|   0|   32|          0|
    |right_1_reg_2227                                                             |   32|   0|   32|          0|
    |right_reg_2155                                                               |   32|   0|   32|          0|
    |sext_ln87_reg_2127                                                           |   32|   0|   32|          0|
    |sext_ln91_reg_2121                                                           |   64|   0|   64|          0|
    |sub_ln140_reg_2407                                                           |    9|   0|    9|          0|
    |sub_ln75_reg_2483                                                            |    9|   0|    9|          0|
    |tmp_526_reg_2309                                                             |    7|   0|    9|          2|
    |trunc_ln114_reg_2276                                                         |    1|   0|    1|          0|
    |trunc_ln129_reg_2270                                                         |    6|   0|    6|          0|
    |trunc_ln140_reg_2418                                                         |    7|   0|    7|          0|
    |trunc_ln149_2_reg_2459                                                       |   62|   0|   62|          0|
    |trunc_ln75_1_reg_2507                                                        |    7|   0|    7|          0|
    |trunc_ln75_reg_2488                                                          |    7|   0|    7|          0|
    |trunc_ln7_reg_2433                                                           |   62|   0|   62|          0|
    |trunc_ln87_reg_2201                                                          |   11|   0|   11|          0|
    |trunc_ln91_reg_2133                                                          |   32|   0|   32|          0|
    |trunc_ln99_reg_2160                                                          |   11|   0|   11|          0|
    |w1_addr_1_reg_2346                                                           |   64|   0|   64|          0|
    |w1_addr_reg_2314                                                             |   64|   0|   64|          0|
    |zext_ln114_2_reg_2288                                                        |    4|   0|    6|          2|
    |zext_ln130_reg_2115                                                          |    8|   0|    9|          1|
    +-----------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                        | 1774|   0| 1779|          5|
    +-----------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_561_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_561_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_561_p_opcode  |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_561_p_dout0   |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_561_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_565_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_565_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_565_p_opcode  |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_565_p_dout0   |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_565_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_569_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_569_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_569_p_opcode  |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_569_p_dout0   |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_569_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_573_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_573_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_573_p_opcode  |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_573_p_dout0   |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_573_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_577_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_577_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_577_p_opcode  |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_577_p_dout0   |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_577_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_581_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_581_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_581_p_dout0   |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_581_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_585_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_585_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_585_p_dout0   |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_585_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_589_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_589_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_589_p_dout0   |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_589_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_593_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_593_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_593_p_dout0   |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_593_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_597_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_597_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_597_p_opcode  |  out|    5|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_597_p_dout0   |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_597_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_i1_AWVALID     |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWREADY     |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWADDR      |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_AWID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWLEN       |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_AWSIZE      |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWBURST     |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWLOCK      |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWCACHE     |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWPROT      |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWQOS       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWREGION    |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWUSER      |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WVALID      |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WREADY      |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WDATA       |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_WSTRB       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_WLAST       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WID         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WUSER       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARVALID     |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARREADY     |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARADDR      |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_ARID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARLEN       |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_ARSIZE      |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARBURST     |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARLOCK      |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARCACHE     |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARPROT      |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARQOS       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARREGION    |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARUSER      |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RVALID      |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RREADY      |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RDATA       |   in|   32|       m_axi|             i1|       pointer|
|m_axi_i1_RLAST       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RID         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RFIFONUM    |   in|   13|       m_axi|             i1|       pointer|
|m_axi_i1_RUSER       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RRESP       |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BVALID      |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BREADY      |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BRESP       |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BID         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BUSER       |   in|    1|       m_axi|             i1|       pointer|
|input_ftmap          |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w1_AWVALID     |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWREADY     |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWADDR      |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_AWID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWLEN       |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_AWSIZE      |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWBURST     |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWLOCK      |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWCACHE     |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWPROT      |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWQOS       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWREGION    |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWUSER      |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WVALID      |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WREADY      |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WDATA       |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_WSTRB       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_WLAST       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WID         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WUSER       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARVALID     |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARREADY     |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARADDR      |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_ARID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARLEN       |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_ARSIZE      |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARBURST     |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARLOCK      |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARCACHE     |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARPROT      |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARQOS       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARREGION    |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARUSER      |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RVALID      |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RREADY      |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RDATA       |   in|   32|       m_axi|             w1|       pointer|
|m_axi_w1_RLAST       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RID         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RFIFONUM    |   in|   13|       m_axi|             w1|       pointer|
|m_axi_w1_RUSER       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RRESP       |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BVALID      |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BREADY      |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BRESP       |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BID         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BUSER       |   in|    1|       m_axi|             w1|       pointer|
|conv1_weights        |   in|   64|     ap_none|  conv1_weights|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|           gmem|       pointer|
|conv1_biases         |   in|   64|     ap_none|   conv1_biases|        scalar|
|m_axi_i2_AWVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA       |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM    |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER       |   in|    1|       m_axi|             i2|       pointer|
|output_ftmap         |   in|   64|     ap_none|   output_ftmap|        scalar|
+---------------------+-----+-----+------------+---------------+--------------+

