############################################################
              Zynq Internal frequencies log
############################################################


PASSED 


Input Crystal Frequency:     50.000  MHz


PLL frequencies :

********************************************************************************
|                        |    ARM PLL     |   DDR_PLL     |   IO_PLL    |           
********************************************************************************
| Prog Multiplier        |            26            21            20    
| Frequency (MHz)        |      1300.000      1050.000      1000.000    
********************************************************************************



Zynq Peripherals Frequncies :
______________________________________________________________________________________________________________________________________________________

 |  Peripheral   |   Freq Requested (MHz)   |   Freq Achieved (MHz)   |   Clock source   |   Tolerance    |  Prog Divisor 1    |   Prog Divisor 2     
______________________________________________________________________________________________________________________________________________________
 | 
 |           cpu            650.000               650.000                 ARM_PLL             0.000(%)               2        
 | 
 |           ddr            525.000               525.000                 DDR_PLL             0.000(%)               2        
 | 
 |           dci             10.159                10.096                 DDR_PLL             0.619(%)              52               2        
 | 
 |          qspi            200.000               200.000                  IO_PLL             0.000(%)               5        
 | 
 |          gem0            125.000               125.000                  IO_PLL             0.000(%)               8               1        
 | 
 |          sdio             50.000                50.000                  IO_PLL             0.000(%)              20        
 | 
 |          uart             50.000                50.000                  IO_PLL             0.000(%)              20        
 | 
 |          pcap            200.000               200.000                  IO_PLL             0.000(%)               5        
 | 
 |         fpga0            100.000               100.000                  IO_PLL             0.000(%)              10               1        
 | 
 |         fpga1            200.000               200.000                  IO_PLL             0.000(%)               5               1        
 | 
 |         fpga2            100.000               100.000                  IO_PLL             0.000(%)              10               1        
 | 
 |         fpga3            100.000               100.000                  IO_PLL             0.000(%)              10               1        
 | 
 |     ttc0_clk0            133.333               108.333                  CPU_1X
 | 
 |     ttc0_clk1            133.333               108.333                  CPU_1X
 | 
 |     ttc0_clk2            133.333               108.333                  CPU_1X
 | 
______________________________________________________________________________________________________________________________________________________
