`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  5 2021 00:50:10 CST (May  4 2021 16:50:10 UTC)

module DC_Filter_Lti257u12_1(in1, out1);
  input [11:0] in1;
  output out1;
  wire [11:0] in1;
  wire out1;
  wire gt_19_39_n_0, gt_19_39_n_1, gt_19_39_n_2, gt_19_39_n_3,
       gt_19_39_n_4, gt_19_39_n_5, gt_19_39_n_6, gt_19_39_n_7;
  wire gt_19_39_n_8, gt_19_39_n_9, gt_19_39_n_10, gt_19_39_n_11,
       gt_19_39_n_12, gt_19_39_n_13, gt_19_39_n_14;
  AOI21X1 gt_19_39_g181(.A0 (in1[8]), .A1 (gt_19_39_n_14), .B0
       (gt_19_39_n_13), .Y (out1));
  NAND2X1 gt_19_39_g182(.A (gt_19_39_n_12), .B (gt_19_39_n_11), .Y
       (gt_19_39_n_14));
  NAND2BX1 gt_19_39_g183(.AN (in1[9]), .B (gt_19_39_n_10), .Y
       (gt_19_39_n_13));
  NOR2X1 gt_19_39_g184(.A (gt_19_39_n_9), .B (gt_19_39_n_0), .Y
       (gt_19_39_n_12));
  NOR2X1 gt_19_39_g185(.A (gt_19_39_n_8), .B (gt_19_39_n_7), .Y
       (gt_19_39_n_11));
  NOR2X1 gt_19_39_g186(.A (in1[11]), .B (in1[10]), .Y (gt_19_39_n_10));
  NAND2X1 gt_19_39_g187(.A (gt_19_39_n_3), .B (gt_19_39_n_4), .Y
       (gt_19_39_n_9));
  NAND2X1 gt_19_39_g189(.A (gt_19_39_n_5), .B (gt_19_39_n_6), .Y
       (gt_19_39_n_8));
  NAND2X1 gt_19_39_g190(.A (gt_19_39_n_2), .B (gt_19_39_n_1), .Y
       (gt_19_39_n_7));
  INVX1 gt_19_39_g191(.A (in1[6]), .Y (gt_19_39_n_6));
  INVX1 gt_19_39_g192(.A (in1[7]), .Y (gt_19_39_n_5));
  INVX1 gt_19_39_g194(.A (in1[2]), .Y (gt_19_39_n_4));
  CLKINVX2 gt_19_39_g196(.A (in1[3]), .Y (gt_19_39_n_3));
  INVX1 gt_19_39_g197(.A (in1[5]), .Y (gt_19_39_n_2));
  INVX1 gt_19_39_g198(.A (in1[4]), .Y (gt_19_39_n_1));
  OR2XL gt_19_39_g2(.A (in1[1]), .B (in1[0]), .Y (gt_19_39_n_0));
endmodule


