{"id": "https://openalex.org/W2106109392", "doi": null, "title": "Retinal Processing Emulation in a Programmable 2-Layer Analog Array Processor CMOS Chip", "display_name": "Retinal Processing Emulation in a Programmable 2-Layer Analog Array Processor CMOS Chip", "publication_year": 2002, "publication_date": "2002-01-01", "ids": {"openalex": "https://openalex.org/W2106109392", "mag": "2106109392"}, "language": "en", "primary_location": {"is_oa": false, "landing_page_url": "https://papers.nips.cc/paper/2170-retinal-processing-emulation-in-a-programmable-2-layer-analog-array-processor-cmos-chip.pdf", "pdf_url": null, "source": {"id": "https://openalex.org/S4363606243", "display_name": "neural information processing systems", "issn_l": null, "issn": null, "is_oa": false, "is_in_doaj": false, "host_organization": null, "host_organization_name": null, "host_organization_lineage": [], "host_organization_lineage_names": [], "type": "journal"}, "license": null, "license_id": null, "version": null, "is_accepted": false, "is_published": false}, "type": "article", "type_crossref": "proceedings-article", "indexed_in": [], "open_access": {"is_oa": false, "oa_status": "closed", "oa_url": null, "any_repository_has_fulltext": false}, "authorships": [{"author_position": "first", "author": {"id": "https://openalex.org/A5076118445", "display_name": "R. Carmona", "orcid": null}, "institutions": [{"id": "https://openalex.org/I4210104545", "display_name": "Instituto de Microelectr\u00f3nica de Sevilla", "ror": "https://ror.org/01mqtzm43", "country_code": "ES", "type": "facility", "lineage": ["https://openalex.org/I134820265", "https://openalex.org/I4210104545", "https://openalex.org/I4210147934", "https://openalex.org/I79238269"]}], "countries": ["ES"], "is_corresponding": false, "raw_author_name": "R. Carmona", "raw_affiliation_strings": ["Instituto de Microelectr\u00f3nica de Sevilla, CNM, CSIC, Sevilla, Spain#TAB#"]}, {"author_position": "middle", "author": {"id": "https://openalex.org/A5084429774", "display_name": "F. Jim\u00e9nez-Garrido", "orcid": null}, "institutions": [{"id": "https://openalex.org/I4210104545", "display_name": "Instituto de Microelectr\u00f3nica de Sevilla", "ror": "https://ror.org/01mqtzm43", "country_code": "ES", "type": "facility", "lineage": ["https://openalex.org/I134820265", "https://openalex.org/I4210104545", "https://openalex.org/I4210147934", "https://openalex.org/I79238269"]}], "countries": ["ES"], "is_corresponding": false, "raw_author_name": "F. Jim\u00e9nez-garrido", "raw_affiliation_strings": ["Instituto de Microelectr\u00f3nica de Sevilla, CNM, CSIC, Sevilla, Spain#TAB#"]}, {"author_position": "middle", "author": {"id": "https://openalex.org/A5004478970", "display_name": "R. Dom\u00ednguez\u2010Castro", "orcid": null}, "institutions": [{"id": "https://openalex.org/I4210104545", "display_name": "Instituto de Microelectr\u00f3nica de Sevilla", "ror": "https://ror.org/01mqtzm43", "country_code": "ES", "type": "facility", "lineage": ["https://openalex.org/I134820265", "https://openalex.org/I4210104545", "https://openalex.org/I4210147934", "https://openalex.org/I79238269"]}], "countries": ["ES"], "is_corresponding": false, "raw_author_name": "R. Dominguez-castro", "raw_affiliation_strings": ["Instituto de Microelectr\u00f3nica de Sevilla, CNM, CSIC, Sevilla, Spain#TAB#"]}, {"author_position": "middle", "author": {"id": "https://openalex.org/A5006782053", "display_name": "S. Espejo", "orcid": "https://orcid.org/0000-0003-2609-2663"}, "institutions": [{"id": "https://openalex.org/I4210104545", "display_name": "Instituto de Microelectr\u00f3nica de Sevilla", "ror": "https://ror.org/01mqtzm43", "country_code": "ES", "type": "facility", "lineage": ["https://openalex.org/I134820265", "https://openalex.org/I4210104545", "https://openalex.org/I4210147934", "https://openalex.org/I79238269"]}], "countries": ["ES"], "is_corresponding": false, "raw_author_name": "S. Espejo", "raw_affiliation_strings": ["Instituto de Microelectr\u00f3nica de Sevilla, CNM, CSIC, Sevilla, Spain#TAB#"]}, {"author_position": "last", "author": {"id": "https://openalex.org/A5029359976", "display_name": "\u00c1. Rodr\u00edguez\u2010V\u00e1zquez", "orcid": "https://orcid.org/0000-0002-1006-5241"}, "institutions": [{"id": "https://openalex.org/I4210104545", "display_name": "Instituto de Microelectr\u00f3nica de Sevilla", "ror": "https://ror.org/01mqtzm43", "country_code": "ES", "type": "facility", "lineage": ["https://openalex.org/I134820265", "https://openalex.org/I4210104545", "https://openalex.org/I4210147934", "https://openalex.org/I79238269"]}], "countries": ["ES"], "is_corresponding": false, "raw_author_name": "A. Rodriguez-v\u00e1zquez", "raw_affiliation_strings": ["Instituto de Microelectr\u00f3nica de Sevilla, CNM, CSIC, Sevilla, Spain#TAB#"]}], "countries_distinct_count": 1, "institutions_distinct_count": 1, "corresponding_author_ids": [], "corresponding_institution_ids": [], "apc_list": null, "apc_paid": null, "has_fulltext": false, "cited_by_count": 0, "cited_by_percentile_year": {"min": 0, "max": 60}, "biblio": {"volume": "15", "issue": null, "first_page": "1123", "last_page": "1130"}, "is_retracted": false, "is_paratext": false, "primary_topic": {"id": "https://openalex.org/T11992", "display_name": "CMOS Image Sensor Technology", "score": 0.9998, "subfield": {"id": "https://openalex.org/subfields/2208", "display_name": "Electrical and Electronic Engineering"}, "field": {"id": "https://openalex.org/fields/22", "display_name": "Engineering"}, "domain": {"id": "https://openalex.org/domains/3", "display_name": "Physical Sciences"}}, "topics": [{"id": "https://openalex.org/T11992", "display_name": "CMOS Image Sensor Technology", "score": 0.9998, "subfield": {"id": "https://openalex.org/subfields/2208", "display_name": "Electrical and Electronic Engineering"}, "field": {"id": "https://openalex.org/fields/22", "display_name": "Engineering"}, "domain": {"id": "https://openalex.org/domains/3", "display_name": "Physical Sciences"}}, {"id": "https://openalex.org/T11601", "display_name": "Neural Interface Technology", "score": 0.9997, "subfield": {"id": "https://openalex.org/subfields/2804", "display_name": "Cellular and Molecular Neuroscience"}, "field": {"id": "https://openalex.org/fields/28", "display_name": "Neuroscience"}, "domain": {"id": "https://openalex.org/domains/1", "display_name": "Life Sciences"}}, {"id": "https://openalex.org/T10502", "display_name": "Memristive Devices for Neuromorphic Computing", "score": 0.999, "subfield": {"id": "https://openalex.org/subfields/2208", "display_name": "Electrical and Electronic Engineering"}, "field": {"id": "https://openalex.org/fields/22", "display_name": "Engineering"}, "domain": {"id": "https://openalex.org/domains/3", "display_name": "Physical Sciences"}}], "keywords": [{"id": "https://openalex.org/keywords/synaptic-plasticity", "display_name": "Synaptic Plasticity", "score": 0.539092}, {"id": "https://openalex.org/keywords/neuromorphic-computing", "display_name": "Neuromorphic Computing", "score": 0.537893}, {"id": "https://openalex.org/keywords/brain-inspired-computing", "display_name": "Brain-inspired Computing", "score": 0.527019}, {"id": "https://openalex.org/keywords/cmos-image-sensors", "display_name": "CMOS Image Sensors", "score": 0.518655}, {"id": "https://openalex.org/keywords/artificial-synapse", "display_name": "Artificial Synapse", "score": 0.514512}], "concepts": [{"id": "https://openalex.org/C41008148", "wikidata": "https://www.wikidata.org/wiki/Q21198", "display_name": "Computer science", "level": 0, "score": 0.6757617}, {"id": "https://openalex.org/C46362747", "wikidata": "https://www.wikidata.org/wiki/Q173431", "display_name": "CMOS", "level": 2, "score": 0.66760135}, {"id": "https://openalex.org/C149810388", "wikidata": "https://www.wikidata.org/wiki/Q5374873", "display_name": "Emulation", "level": 2, "score": 0.6284232}, {"id": "https://openalex.org/C14580979", "wikidata": "https://www.wikidata.org/wiki/Q876049", "display_name": "Very-large-scale integration", "level": 2, "score": 0.62398344}, {"id": "https://openalex.org/C165005293", "wikidata": "https://www.wikidata.org/wiki/Q1074500", "display_name": "Chip", "level": 2, "score": 0.5888944}, {"id": "https://openalex.org/C118021083", "wikidata": "https://www.wikidata.org/wiki/Q610398", "display_name": "System on a chip", "level": 2, "score": 0.5074038}, {"id": "https://openalex.org/C149635348", "wikidata": "https://www.wikidata.org/wiki/Q193040", "display_name": "Embedded system", "level": 1, "score": 0.48491246}, {"id": "https://openalex.org/C9390403", "wikidata": "https://www.wikidata.org/wiki/Q3966", "display_name": "Computer hardware", "level": 1, "score": 0.4649227}, {"id": "https://openalex.org/C118524514", "wikidata": "https://www.wikidata.org/wiki/Q173212", "display_name": "Computer architecture", "level": 1, "score": 0.42474866}, {"id": "https://openalex.org/C24326235", "wikidata": "https://www.wikidata.org/wiki/Q126095", "display_name": "Electronic engineering", "level": 1, "score": 0.2583439}, {"id": "https://openalex.org/C127413603", "wikidata": "https://www.wikidata.org/wiki/Q11023", "display_name": "Engineering", "level": 0, "score": 0.22045913}, {"id": "https://openalex.org/C76155785", "wikidata": "https://www.wikidata.org/wiki/Q418", "display_name": "Telecommunications", "level": 1, "score": 0.083328396}, {"id": "https://openalex.org/C162324750", "wikidata": "https://www.wikidata.org/wiki/Q8134", "display_name": "Economics", "level": 0, "score": 0.0}, {"id": "https://openalex.org/C50522688", "wikidata": "https://www.wikidata.org/wiki/Q189833", "display_name": "Economic growth", "level": 1, "score": 0.0}], "mesh": [], "locations_count": 1, "locations": [{"is_oa": false, "landing_page_url": "https://papers.nips.cc/paper/2170-retinal-processing-emulation-in-a-programmable-2-layer-analog-array-processor-cmos-chip.pdf", "pdf_url": null, "source": {"id": "https://openalex.org/S4363606243", "display_name": "neural information processing systems", "issn_l": null, "issn": null, "is_oa": false, "is_in_doaj": false, "host_organization": null, "host_organization_name": null, "host_organization_lineage": [], "host_organization_lineage_names": [], "type": "journal"}, "license": null, "license_id": null, "version": null, "is_accepted": false, "is_published": false}], "best_oa_location": null, "sustainable_development_goals": [{"score": 0.82, "display_name": "Affordable and clean energy", "id": "https://metadata.un.org/sdg/7"}], "grants": [], "datasets": [], "versions": [], "referenced_works_count": 7, "referenced_works": ["https://openalex.org/W140853475", "https://openalex.org/W1979482335", "https://openalex.org/W2007120634", "https://openalex.org/W2123999640", "https://openalex.org/W2124865142", "https://openalex.org/W2171704516", "https://openalex.org/W2789051882"], "related_works": ["https://openalex.org/W2943490469", "https://openalex.org/W2328646269", "https://openalex.org/W2162081665", "https://openalex.org/W2150243793", "https://openalex.org/W2148676952", "https://openalex.org/W2147893151", "https://openalex.org/W2147137877", "https://openalex.org/W2140850016", "https://openalex.org/W2136829676", "https://openalex.org/W2125175312", "https://openalex.org/W2100931776", "https://openalex.org/W2088812395", "https://openalex.org/W1967767497", "https://openalex.org/W1758460393", "https://openalex.org/W1638399430", "https://openalex.org/W1608449908", "https://openalex.org/W1597870544", "https://openalex.org/W1576495968", "https://openalex.org/W1570659056", "https://openalex.org/W1561971021"], "ngrams_url": "https://api.openalex.org/works/W2106109392/ngrams", "abstract_inverted_index": {"A": [0, 56], "bio-inspired": [1], "model": [2, 29], "for": [3, 46, 82], "an": [4], "analog": [5], "programmable": [6, 23], "array": [7], "processor": [8], "(APAP),": [9], "based": [10], "on": [11, 13], "studies": [12], "the": [14, 19, 31, 39, 47, 79], "vertebrate": [15], "retina,": [16], "has": [17, 59], "permitted": [18], "realization": [20], "of": [21, 49], "complex": [22], "spatio-temporal": [24], "dynamics": [25], "in": [26, 33, 38, 53, 64, 95], "VLSI.": [27], "This": [28], "mimics": [30], "way": [32], "which": [34], "images": [35], "are": [36, 93], "processed": [37], "visual": [40], "pathway,": [41], "rendering": [42], "a": [43, 65, 83], "feasible": [44], "alternative": [45], "implementation": [48], "early": [50], "vision": [51], "applications": [52], "standard": [54, 67], "technologies.": [55], "prototype": [57], "chip": [58], "been": [60], "designed": [61], "and": [62, 74, 89], "fabricated": [63], "0.5^m": [66], "CMOS": [68], "process.": [69], "Computing": [70], "power": [71, 75], "per": [72], "area": [73], "consumption": [76], "is": [77], "amongst": [78], "highest": [80], "reported": [81], "single": [84], "chip.": [85], "Design": [86], "challenges,": [87], "trade-offs": [88], "some": [90], "experimental": [91], "results": [92], "presented": [94], "this": [96], "paper.": [97]}, "cited_by_api_url": "https://api.openalex.org/works?filter=cites:W2106109392", "counts_by_year": [], "updated_date": "2024-05-12T11:02:03.623730", "created_date": "2016-06-24"}