INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MuhammetAliVarlik/AYBU/Vivado_Projects/Not_XNor/Not_XNor.srcs/sources_1/new/XNorGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XNorGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MuhammetAliVarlik/AYBU/Vivado_Projects/Not_XNor/Not_XNor.srcs/sim_1/new/tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tests
