Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/csmajs/rleun005/Desktop/Lab4/control_unit_tb_isim_beh.exe -prj /home/csmajs/rleun005/Desktop/Lab4/control_unit_tb_beh.prj work.control_unit_tb 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/csmajs/rleun005/Desktop/Lab4/cpu_constant_library.vhd" into library work
Parsing VHDL file "/home/csmajs/rleun005/Desktop/Lab4/control_unit.vhd" into library work
Parsing VHDL file "/home/csmajs/rleun005/Desktop/Lab4/control_unit_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94380 KB
Fuse CPU Usage: 2360 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package cpu_constant_library
Compiling architecture behavioral of entity control_unit [control_unit_default]
Compiling architecture behavior of entity control_unit_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/csmajs/rleun005/Desktop/Lab4/control_unit_tb_isim_beh.exe
Fuse Memory Usage: 1184384 KB
Fuse CPU Usage: 2410 ms
GCC CPU Usage: 420 ms
