{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694376891293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694376891293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 10 14:14:51 2023 " "Processing started: Sun Sep 10 14:14:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694376891293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376891293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376891293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694376891628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694376891629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode.sv 1 1 " "Found 1 design units, including 1 entities, in source file opcode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode " "Found entity 1: Opcode" {  } { { "Opcode.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Opcode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694376897285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mux.sv(24) " "Verilog HDL information at Mux.sv(24): always construct contains both blocking and non-blocking assignments" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694376897286 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1694376897287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694376897287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functs.sv 3 3 " "Found 3 design units, including 3 entities, in source file functs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "Functs.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Functs.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694376897293 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR_gate " "Found entity 2: OR_gate" {  } { { "Functs.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Functs.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694376897293 ""} { "Info" "ISGN_ENTITY_NAME" "3 NOT_gate " "Found entity 3: NOT_gate" {  } { { "Functs.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Functs.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694376897293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispconverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dispconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DispConverter " "Found entity 1: DispConverter" {  } { { "DispConverter.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/DispConverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694376897296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Converter " "Found entity 1: Converter" {  } { { "Converter.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694376897297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_testb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TESTB " "Found entity 1: ALU_TESTB" {  } { { "ALU_TESTB.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU_TESTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694376897299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694376897301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897301 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A DispConverter.sv(6) " "Verilog HDL Implicit Net warning at DispConverter.sv(6): created implicit net for \"A\"" {  } { { "DispConverter.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/DispConverter.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694376897301 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B DispConverter.sv(7) " "Verilog HDL Implicit Net warning at DispConverter.sv(7): created implicit net for \"B\"" {  } { { "DispConverter.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/DispConverter.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694376897301 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C DispConverter.sv(8) " "Verilog HDL Implicit Net warning at DispConverter.sv(8): created implicit net for \"C\"" {  } { { "DispConverter.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/DispConverter.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694376897301 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D DispConverter.sv(9) " "Verilog HDL Implicit Net warning at DispConverter.sv(9): created implicit net for \"D\"" {  } { { "DispConverter.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/DispConverter.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694376897301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694376897322 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "display1 ALU.sv(13) " "Output port \"display1\" at ALU.sv(13) has no driver" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694376897323 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "display2 ALU.sv(14) " "Output port \"display2\" at ALU.sv(14) has no driver" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694376897323 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CarryOut ALU.sv(8) " "Output port \"CarryOut\" at ALU.sv(8) has no driver" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694376897323 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Zero ALU.sv(9) " "Output port \"Zero\" at ALU.sv(9) has no driver" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694376897323 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Negative ALU.sv(10) " "Output port \"Negative\" at ALU.sv(10) has no driver" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694376897323 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Overflow ALU.sv(11) " "Output port \"Overflow\" at ALU.sv(11) has no driver" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694376897323 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode Opcode:opcode0 " "Elaborating entity \"Opcode\" for hierarchy \"Opcode:opcode0\"" {  } { { "ALU.sv" "opcode0" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694376897328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter Converter:converter " "Elaborating entity \"Converter\" for hierarchy \"Converter:converter\"" {  } { { "ALU.sv" "converter" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694376897331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:mux_1 " "Elaborating entity \"Mux\" for hierarchy \"Mux:mux_1\"" {  } { { "ALU.sv" "mux_1" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694376897334 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_aluaux Mux.sv(24) " "Verilog HDL Always Construct warning at Mux.sv(24): inferring latch(es) for variable \"out_aluaux\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694376897335 "|ALU|Mux:mux_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_alu Mux.sv(24) " "Verilog HDL Always Construct warning at Mux.sv(24): inferring latch(es) for variable \"out_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694376897335 "|ALU|Mux:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aluaux\[0\] Mux.sv(24) " "Inferred latch for \"out_aluaux\[0\]\" at Mux.sv(24)" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897335 "|ALU|Mux:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aluaux\[1\] Mux.sv(24) " "Inferred latch for \"out_aluaux\[1\]\" at Mux.sv(24)" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897335 "|ALU|Mux:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aluaux\[2\] Mux.sv(24) " "Inferred latch for \"out_aluaux\[2\]\" at Mux.sv(24)" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897335 "|ALU|Mux:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aluaux\[3\] Mux.sv(24) " "Inferred latch for \"out_aluaux\[3\]\" at Mux.sv(24)" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897335 "|ALU|Mux:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[0\] Mux.sv(46) " "Inferred latch for \"out_alu\[0\]\" at Mux.sv(46)" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897335 "|ALU|Mux:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[1\] Mux.sv(46) " "Inferred latch for \"out_alu\[1\]\" at Mux.sv(46)" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897336 "|ALU|Mux:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[2\] Mux.sv(46) " "Inferred latch for \"out_alu\[2\]\" at Mux.sv(46)" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897336 "|ALU|Mux:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[3\] Mux.sv(46) " "Inferred latch for \"out_alu\[3\]\" at Mux.sv(46)" {  } { { "Mux.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897336 "|ALU|Mux:mux_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate AND_gate:andgate " "Elaborating entity \"AND_gate\" for hierarchy \"AND_gate:andgate\"" {  } { { "ALU.sv" "andgate" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694376897339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate OR_gate:orgate " "Elaborating entity \"OR_gate\" for hierarchy \"OR_gate:orgate\"" {  } { { "ALU.sv" "orgate" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694376897342 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CarryOut GND " "Pin \"CarryOut\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|CarryOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "Zero GND " "Pin \"Zero\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|Zero"} { "Warning" "WMLS_MLS_STUCK_PIN" "Negative GND " "Pin \"Negative\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|Negative"} { "Warning" "WMLS_MLS_STUCK_PIN" "Overflow GND " "Pin \"Overflow\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|Overflow"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] GND " "Pin \"display1\[0\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[1\] GND " "Pin \"display1\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[2\] GND " "Pin \"display1\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[3\] GND " "Pin \"display1\[3\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[4\] GND " "Pin \"display1\[4\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] GND " "Pin \"display1\[5\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[6\] GND " "Pin \"display1\[6\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] GND " "Pin \"display2\[0\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[1\] GND " "Pin \"display2\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[2\] GND " "Pin \"display2\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[3\] GND " "Pin \"display2\[3\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[4\] GND " "Pin \"display2\[4\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] GND " "Pin \"display2\[5\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] GND " "Pin \"display2\[6\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/ALU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694376897625 "|ALU|display2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694376897625 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694376897678 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/output_files/ALU.map.smsg " "Generated suppressed messages file D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694376897879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694376897879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694376897899 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694376897899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694376897899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694376897899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694376897910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 10 14:14:57 2023 " "Processing ended: Sun Sep 10 14:14:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694376897910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694376897910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694376897910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694376897910 ""}
