// Seed: 2007815715
module module_0 (
    output supply1 id_0,
    input tri0 id_1
);
endmodule
module module_1 #(
    parameter id_4 = 32'd5,
    parameter id_9 = 32'd46
) (
    input wire id_0,
    output wire id_1,
    input tri0 id_2
    , id_11,
    input wor id_3,
    input wire _id_4,
    output tri0 id_5,
    output wire id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri1 _id_9
);
  wire [-1 : id_9  +  id_4] id_12, id_13;
  xor primCall (id_6, id_13, id_12, id_3, id_2, id_8, id_0, id_11);
  module_0 modCall_1 (
      id_7,
      id_3
  );
  parameter id_14 = 1;
  assign id_6 = 1 || id_3;
endmodule
