.include "macros.inc"

.section .init

.org 0x80003100

.global __check_pad3
__check_pad3:
/* 80003100 00000100  7C 08 02 A6 */	mflr r0
/* 80003104 00000104  3C 60 80 00 */	lis r3, 0x800030E4@ha
/* 80003108 00000108  90 01 00 04 */	stw r0, 4(r1)
/* 8000310C 0000010C  94 21 FF F8 */	stwu r1, -8(r1)
/* 80003110 00000110  A0 03 30 E4 */	lhz r0, 0x800030E4@l(r3)
/* 80003114 00000114  70 00 0E EF */	andi. r0, r0, 0xeef
/* 80003118 00000118  2C 00 0E EF */	cmpwi r0, 0xeef
/* 8000311C 0000011C  40 82 00 14 */	bne lbl_80003130
/* 80003120 00000120  38 60 00 00 */	li r3, 0
/* 80003124 00000124  38 80 00 00 */	li r4, 0
/* 80003128 00000128  38 A0 00 00 */	li r5, 0
/* 8000312C 0000012C  48 07 98 D1 */	bl OSResetSystem
lbl_80003130:
/* 80003130 00000130  80 01 00 0C */	lwz r0, 0xc(r1)
/* 80003134 00000134  38 21 00 08 */	addi r1, r1, 8
/* 80003138 00000138  7C 08 03 A6 */	mtlr r0
/* 8000313C 0000013C  4E 80 00 20 */	blr 

.global __start
__start:
/* 80003140 00000140  48 00 01 39 */	bl __init_registers
/* 80003144 00000144  48 00 02 11 */	bl __init_hardware
/* 80003148 00000148  38 00 FF FF */	li r0, -1
/* 8000314C 0000014C  94 21 FF F8 */	stwu r1, -8(r1)
/* 80003150 00000150  90 01 00 04 */	stw r0, 4(r1)
/* 80003154 00000154  90 01 00 00 */	stw r0, 0(r1)
/* 80003158 00000158  48 00 01 3D */	bl __init_data
/* 8000315C 0000015C  38 00 00 00 */	li r0, 0
/* 80003160 00000160  3C C0 80 00 */	lis r6, 0x80000044@ha
/* 80003164 00000164  38 C6 00 44 */	addi r6, r6, 0x80000044@l
/* 80003168 00000168  90 06 00 00 */	stw r0, 0(r6)
/* 8000316C 0000016C  3C C0 80 00 */	lis r6, 0x800000F4@ha
/* 80003170 00000170  38 C6 00 F4 */	addi r6, r6, 0x800000F4@l
/* 80003174 00000174  80 C6 00 00 */	lwz r6, 0(r6)
/* 80003178 00000178  28 06 00 00 */	cmplwi r6, 0
/* 8000317C 0000017C  41 82 00 0C */	beq lbl_80003188
/* 80003180 00000180  80 E6 00 0C */	lwz r7, 0xc(r6)
/* 80003184 00000184  48 00 00 24 */	b lbl_800031A8
lbl_80003188:
/* 80003188 00000188  3C A0 80 00 */	lis r5, 0x80000034@ha
/* 8000318C 0000018C  38 A5 00 34 */	addi r5, r5, 0x80000034@l
/* 80003190 00000190  80 A5 00 00 */	lwz r5, 0(r5)
/* 80003194 00000194  28 05 00 00 */	cmplwi r5, 0
/* 80003198 00000198  41 82 00 38 */	beq lbl_800031D0
/* 8000319C 0000019C  3C E0 80 00 */	lis r7, 0x800030E8@ha
/* 800031A0 000001A0  38 E7 30 E8 */	addi r7, r7, 0x800030E8@l
/* 800031A4 000001A4  80 E7 00 00 */	lwz r7, 0(r7)
lbl_800031A8:
/* 800031A8 000001A8  38 A0 00 00 */	li r5, 0
/* 800031AC 000001AC  28 07 00 02 */	cmplwi r7, 2
/* 800031B0 000001B0  41 82 00 10 */	beq lbl_800031C0
/* 800031B4 000001B4  28 07 00 03 */	cmplwi r7, 3
/* 800031B8 000001B8  40 82 00 18 */	bne lbl_800031D0
/* 800031BC 000001BC  38 A0 00 01 */	li r5, 1
lbl_800031C0:
/* 800031C0 000001C0  3C C0 80 0B */	lis r6, InitMetroTRK@ha
/* 800031C4 000001C4  38 C6 81 50 */	addi r6, r6, InitMetroTRK@l
/* 800031C8 000001C8  7C C8 03 A6 */	mtlr r6
/* 800031CC 000001CC  4E 80 00 21 */	blrl 
lbl_800031D0:
/* 800031D0 000001D0  3C C0 80 00 */	lis r6, 0x800000F4@ha
/* 800031D4 000001D4  38 C6 00 F4 */	addi r6, r6, 0x800000F4@l
/* 800031D8 000001D8  80 A6 00 00 */	lwz r5, 0(r6)
/* 800031DC 000001DC  28 05 00 00 */	cmplwi r5, 0
/* 800031E0 000001E0  41 A2 00 50 */	beq+ lbl_80003230
/* 800031E4 000001E4  80 C5 00 08 */	lwz r6, 8(r5)
/* 800031E8 000001E8  28 06 00 00 */	cmplwi r6, 0
/* 800031EC 000001EC  41 A2 00 44 */	beq+ lbl_80003230
/* 800031F0 000001F0  7C C5 32 14 */	add r6, r5, r6
/* 800031F4 000001F4  81 C6 00 00 */	lwz r14, 0(r6)
/* 800031F8 000001F8  28 0E 00 00 */	cmplwi r14, 0
/* 800031FC 000001FC  41 82 00 34 */	beq lbl_80003230
/* 80003200 00000200  39 E6 00 04 */	addi r15, r6, 4
/* 80003204 00000204  7D C9 03 A6 */	mtctr r14
lbl_80003208:
/* 80003208 00000208  38 C6 00 04 */	addi r6, r6, 4
/* 8000320C 0000020C  80 E6 00 00 */	lwz r7, 0(r6)
/* 80003210 00000210  7C E7 2A 14 */	add r7, r7, r5
/* 80003214 00000214  90 E6 00 00 */	stw r7, 0(r6)
/* 80003218 00000218  42 00 FF F0 */	bdnz lbl_80003208
/* 8000321C 0000021C  3C A0 80 00 */	lis r5, 0x80000034@ha
/* 80003220 00000220  38 A5 00 34 */	addi r5, r5, 0x80000034@l
/* 80003224 00000224  55 E7 00 34 */	rlwinm r7, r15, 0, 0, 0x1a
/* 80003228 00000228  90 E5 00 00 */	stw r7, 0(r5)
/* 8000322C 0000022C  48 00 00 0C */	b lbl_80003238
lbl_80003230:
/* 80003230 00000230  39 C0 00 00 */	li r14, 0
/* 80003234 00000234  39 E0 00 00 */	li r15, 0
lbl_80003238:
/* 80003238 00000238  48 07 FF 85 */	bl DBInit
/* 8000323C 0000023C  48 07 56 69 */	bl OSInit
/* 80003240 00000240  3C 80 80 00 */	lis r4, 0x800030E6@ha
/* 80003244 00000244  38 84 30 E6 */	addi r4, r4, 0x800030E6@l
/* 80003248 00000248  A0 64 00 00 */	lhz r3, 0(r4)
/* 8000324C 0000024C  70 65 80 00 */	andi. r5, r3, 0x8000
/* 80003250 00000250  41 82 00 10 */	beq lbl_80003260
/* 80003254 00000254  70 63 7F FF */	andi. r3, r3, 0x7fff
/* 80003258 00000258  28 03 00 01 */	cmplwi r3, 1
/* 8000325C 0000025C  40 82 00 08 */	bne lbl_80003264
lbl_80003260:
/* 80003260 00000260  4B FF FE A1 */	bl __check_pad3
lbl_80003264:
/* 80003264 00000264  48 07 CB 99 */	bl __init_user
/* 80003268 00000268  7D C3 73 78 */	mr r3, r14
/* 8000326C 0000026C  7D E4 7B 78 */	mr r4, r15
/* 80003270 00000270  48 00 2E 89 */	bl main
/* 80003274 00000274  48 09 83 90 */	b exit

.global __init_registers
__init_registers:
/* 80003278 00000278  3C 20 80 21 */	lis r1, 0x8021A710@h
/* 8000327C 0000027C  60 21 A7 10 */	ori r1, r1, 0x8021A710@l
/* 80003280 00000280  3C 40 80 22 */	lis r2, 0x80220BE0@h
/* 80003284 00000284  60 42 0B E0 */	ori r2, r2, 0x80220BE0@l
/* 80003288 00000288  3D A0 80 21 */	lis r13, 0x8021FB80@h
/* 8000328C 0000028C  61 AD FB 80 */	ori r13, r13, 0x8021FB80@l
/* 80003290 00000290  4E 80 00 20 */	blr 

.global __init_data
__init_data:
/* 80003294 00000294  7C 08 02 A6 */	mflr r0
/* 80003298 00000298  90 01 00 04 */	stw r0, 4(r1)
/* 8000329C 0000029C  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 800032A0 000002A0  93 E1 00 14 */	stw r31, 0x14(r1)
/* 800032A4 000002A4  93 C1 00 10 */	stw r30, 0x10(r1)
/* 800032A8 000002A8  93 A1 00 0C */	stw r29, 0xc(r1)
/* 800032AC 000002AC  3C 60 80 00 */	lis r3, lbl_8000556C@ha
/* 800032B0 000002B0  38 03 55 6C */	addi r0, r3, lbl_8000556C@l
/* 800032B4 000002B4  7C 1D 03 78 */	mr r29, r0
/* 800032B8 000002B8  48 00 00 04 */	b lbl_800032BC
lbl_800032BC:
/* 800032BC 000002BC  48 00 00 04 */	b lbl_800032C0
lbl_800032C0:
/* 800032C0 000002C0  83 DD 00 08 */	lwz r30, 8(r29)
/* 800032C4 000002C4  28 1E 00 00 */	cmplwi r30, 0
/* 800032C8 000002C8  41 82 00 38 */	beq lbl_80003300
/* 800032CC 000002CC  80 9D 00 00 */	lwz r4, 0(r29)
/* 800032D0 000002D0  83 FD 00 04 */	lwz r31, 4(r29)
/* 800032D4 000002D4  41 82 00 24 */	beq lbl_800032F8
/* 800032D8 000002D8  7C 1F 20 40 */	cmplw r31, r4
/* 800032DC 000002DC  41 82 00 1C */	beq lbl_800032F8
/* 800032E0 000002E0  7F E3 FB 78 */	mr r3, r31
/* 800032E4 000002E4  7F C5 F3 78 */	mr r5, r30
/* 800032E8 000002E8  48 00 01 A9 */	bl memcpy
/* 800032EC 000002EC  7F E3 FB 78 */	mr r3, r31
/* 800032F0 000002F0  7F C4 F3 78 */	mr r4, r30
/* 800032F4 000002F4  48 00 00 81 */	bl __flush_cache
lbl_800032F8:
/* 800032F8 000002F8  3B BD 00 0C */	addi r29, r29, 0xc
/* 800032FC 000002FC  4B FF FF C4 */	b lbl_800032C0
lbl_80003300:
/* 80003300 00000300  3C 60 80 00 */	lis r3, lbl_800055F0@ha
/* 80003304 00000304  38 03 55 F0 */	addi r0, r3, lbl_800055F0@l
/* 80003308 00000308  7C 1D 03 78 */	mr r29, r0
/* 8000330C 0000030C  48 00 00 04 */	b lbl_80003310
lbl_80003310:
/* 80003310 00000310  48 00 00 04 */	b lbl_80003314
lbl_80003314:
/* 80003314 00000314  80 BD 00 04 */	lwz r5, 4(r29)
/* 80003318 00000318  28 05 00 00 */	cmplwi r5, 0
/* 8000331C 0000031C  41 82 00 1C */	beq lbl_80003338
/* 80003320 00000320  80 7D 00 00 */	lwz r3, 0(r29)
/* 80003324 00000324  41 82 00 0C */	beq lbl_80003330
/* 80003328 00000328  38 80 00 00 */	li r4, 0
/* 8000332C 0000032C  48 00 00 7D */	bl memset
lbl_80003330:
/* 80003330 00000330  3B BD 00 08 */	addi r29, r29, 8
/* 80003334 00000334  4B FF FF E0 */	b lbl_80003314
lbl_80003338:
/* 80003338 00000338  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 8000333C 0000033C  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 80003340 00000340  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 80003344 00000344  83 A1 00 0C */	lwz r29, 0xc(r1)
/* 80003348 00000348  38 21 00 18 */	addi r1, r1, 0x18
/* 8000334C 0000034C  7C 08 03 A6 */	mtlr r0
/* 80003350 00000350  4E 80 00 20 */	blr 
