--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
an108_adda_vga_test.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.948ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: adda_pll_m0/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: adda_pll_m0/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: adda_pll_m0/clkout0
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" 
TS_sys_clk_pin *         1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2292 paths analyzed, 667 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.700ns.
--------------------------------------------------------------------------------

Paths for end point wav_display_m0/v_data_22 (SLICE_X30Y47.A1), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_22 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.389ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.337 - 0.359)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y23.DOBDO3   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X28Y47.A4      net (fanout=1)        1.214   wav_display_m0/q<3>
    SLICE_X28Y47.A       Tilo                  0.235   wav_display_m0/GND_13_o_pos_x[11]_AND_22_o5
                                                       wav_display_m0/_n00482
    SLICE_X30Y47.C3      net (fanout=1)        0.665   wav_display_m0/_n00482
    SLICE_X30Y47.C       Tilo                  0.255   wav_display_m0/v_data<23>
                                                       wav_display_m0/_n00484
    SLICE_X30Y47.A1      net (fanout=6)        0.581   wav_display_m0/_n0048
    SLICE_X30Y47.CLK     Tas                   0.339   wav_display_m0/v_data<23>
                                                       wav_display_m0/v_data_22_rstpot
                                                       wav_display_m0/v_data_22
    -------------------------------------------------  ---------------------------
    Total                                      5.389ns (2.929ns logic, 2.460ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_22 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.340ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.337 - 0.359)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y23.DOBDO4   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X28Y47.A2      net (fanout=1)        1.165   wav_display_m0/q<4>
    SLICE_X28Y47.A       Tilo                  0.235   wav_display_m0/GND_13_o_pos_x[11]_AND_22_o5
                                                       wav_display_m0/_n00482
    SLICE_X30Y47.C3      net (fanout=1)        0.665   wav_display_m0/_n00482
    SLICE_X30Y47.C       Tilo                  0.255   wav_display_m0/v_data<23>
                                                       wav_display_m0/_n00484
    SLICE_X30Y47.A1      net (fanout=6)        0.581   wav_display_m0/_n0048
    SLICE_X30Y47.CLK     Tas                   0.339   wav_display_m0/v_data<23>
                                                       wav_display_m0/v_data_22_rstpot
                                                       wav_display_m0/v_data_22
    -------------------------------------------------  ---------------------------
    Total                                      5.340ns (2.929ns logic, 2.411ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_22 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.337 - 0.359)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y23.DOBDO0   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X30Y47.D3      net (fanout=1)        1.004   wav_display_m0/q<0>
    SLICE_X30Y47.D       Tilo                  0.254   wav_display_m0/v_data<23>
                                                       wav_display_m0/_n00481
    SLICE_X30Y47.C4      net (fanout=1)        0.456   wav_display_m0/_n00481
    SLICE_X30Y47.C       Tilo                  0.255   wav_display_m0/v_data<23>
                                                       wav_display_m0/_n00484
    SLICE_X30Y47.A1      net (fanout=6)        0.581   wav_display_m0/_n0048
    SLICE_X30Y47.CLK     Tas                   0.339   wav_display_m0/v_data<23>
                                                       wav_display_m0/v_data_22_rstpot
                                                       wav_display_m0/v_data_22
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (2.948ns logic, 2.041ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/v_data_7 (SLICE_X30Y49.B4), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.364ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.456 - 0.486)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y23.DOBDO3   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X28Y47.A4      net (fanout=1)        1.214   wav_display_m0/q<3>
    SLICE_X28Y47.A       Tilo                  0.235   wav_display_m0/GND_13_o_pos_x[11]_AND_22_o5
                                                       wav_display_m0/_n00482
    SLICE_X30Y47.C3      net (fanout=1)        0.665   wav_display_m0/_n00482
    SLICE_X30Y47.C       Tilo                  0.255   wav_display_m0/v_data<23>
                                                       wav_display_m0/_n00484
    SLICE_X30Y49.B4      net (fanout=6)        0.556   wav_display_m0/_n0048
    SLICE_X30Y49.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/v_data_7_rstpot
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.364ns (2.929ns logic, 2.435ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.315ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.456 - 0.486)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y23.DOBDO4   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X28Y47.A2      net (fanout=1)        1.165   wav_display_m0/q<4>
    SLICE_X28Y47.A       Tilo                  0.235   wav_display_m0/GND_13_o_pos_x[11]_AND_22_o5
                                                       wav_display_m0/_n00482
    SLICE_X30Y47.C3      net (fanout=1)        0.665   wav_display_m0/_n00482
    SLICE_X30Y47.C       Tilo                  0.255   wav_display_m0/v_data<23>
                                                       wav_display_m0/_n00484
    SLICE_X30Y49.B4      net (fanout=6)        0.556   wav_display_m0/_n0048
    SLICE_X30Y49.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/v_data_7_rstpot
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.315ns (2.929ns logic, 2.386ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.964ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.456 - 0.486)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y23.DOBDO0   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X30Y47.D3      net (fanout=1)        1.004   wav_display_m0/q<0>
    SLICE_X30Y47.D       Tilo                  0.254   wav_display_m0/v_data<23>
                                                       wav_display_m0/_n00481
    SLICE_X30Y47.C4      net (fanout=1)        0.456   wav_display_m0/_n00481
    SLICE_X30Y47.C       Tilo                  0.255   wav_display_m0/v_data<23>
                                                       wav_display_m0/_n00484
    SLICE_X30Y49.B4      net (fanout=6)        0.556   wav_display_m0/_n0048
    SLICE_X30Y49.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/v_data_7_rstpot
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (2.948ns logic, 2.016ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/v_data_4 (SLICE_X30Y49.A5), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.456 - 0.486)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y23.DOBDO3   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X28Y47.A4      net (fanout=1)        1.214   wav_display_m0/q<3>
    SLICE_X28Y47.A       Tilo                  0.235   wav_display_m0/GND_13_o_pos_x[11]_AND_22_o5
                                                       wav_display_m0/_n00482
    SLICE_X30Y47.C3      net (fanout=1)        0.665   wav_display_m0/_n00482
    SLICE_X30Y47.C       Tilo                  0.255   wav_display_m0/v_data<23>
                                                       wav_display_m0/_n00484
    SLICE_X30Y49.A5      net (fanout=6)        0.494   wav_display_m0/_n0048
    SLICE_X30Y49.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/v_data_4_rstpot
                                                       wav_display_m0/v_data_4
    -------------------------------------------------  ---------------------------
    Total                                      5.302ns (2.929ns logic, 2.373ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.253ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.456 - 0.486)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y23.DOBDO4   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X28Y47.A2      net (fanout=1)        1.165   wav_display_m0/q<4>
    SLICE_X28Y47.A       Tilo                  0.235   wav_display_m0/GND_13_o_pos_x[11]_AND_22_o5
                                                       wav_display_m0/_n00482
    SLICE_X30Y47.C3      net (fanout=1)        0.665   wav_display_m0/_n00482
    SLICE_X30Y47.C       Tilo                  0.255   wav_display_m0/v_data<23>
                                                       wav_display_m0/_n00484
    SLICE_X30Y49.A5      net (fanout=6)        0.494   wav_display_m0/_n0048
    SLICE_X30Y49.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/v_data_4_rstpot
                                                       wav_display_m0/v_data_4
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (2.929ns logic, 2.324ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.902ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.456 - 0.486)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y23.DOBDO0   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X30Y47.D3      net (fanout=1)        1.004   wav_display_m0/q<0>
    SLICE_X30Y47.D       Tilo                  0.254   wav_display_m0/v_data<23>
                                                       wav_display_m0/_n00481
    SLICE_X30Y47.C4      net (fanout=1)        0.456   wav_display_m0/_n00481
    SLICE_X30Y47.C       Tilo                  0.255   wav_display_m0/v_data<23>
                                                       wav_display_m0/_n00484
    SLICE_X30Y49.A5      net (fanout=6)        0.494   wav_display_m0/_n0048
    SLICE_X30Y49.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/v_data_4_rstpot
                                                       wav_display_m0/v_data_4
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (2.948ns logic, 1.954ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y23.ADDRBRDADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wav_display_m0/rdaddress_2 (FF)
  Destination:          wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.123 - 0.117)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wav_display_m0/rdaddress_2 to wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y46.CQ          Tcko                  0.200   wav_display_m0/rdaddress<3>
                                                           wav_display_m0/rdaddress_2
    RAMB8_X1Y23.ADDRBRDADDR5 net (fanout=2)        0.132   wav_display_m0/rdaddress<2>
    RAMB8_X1Y23.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.266ns (0.134ns logic, 0.132ns route)
                                                           (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y23.ADDRBRDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wav_display_m0/rdaddress_7 (FF)
  Destination:          wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.123 - 0.118)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wav_display_m0/rdaddress_7 to wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y47.DQ           Tcko                  0.200   wav_display_m0/rdaddress<7>
                                                            wav_display_m0/rdaddress_7
    RAMB8_X1Y23.ADDRBRDADDR10 net (fanout=2)        0.132   wav_display_m0/rdaddress<7>
    RAMB8_X1Y23.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                            wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.266ns (0.134ns logic, 0.132ns route)
                                                            (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y23.ADDRBRDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wav_display_m0/rdaddress_4 (FF)
  Destination:          wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.123 - 0.118)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wav_display_m0/rdaddress_4 to wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y47.AQ          Tcko                  0.200   wav_display_m0/rdaddress<7>
                                                           wav_display_m0/rdaddress_4
    RAMB8_X1Y23.ADDRBRDADDR7 net (fanout=2)        0.132   wav_display_m0/rdaddress<4>
    RAMB8_X1Y23.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.266ns (0.134ns logic, 0.132ns route)
                                                           (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y23.CLKBRDCLK
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: video_pll_m0/clkout1_buf/I0
  Logical resource: video_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: video_pll_m0/clkfx
--------------------------------------------------------------------------------
Slack: 13.985ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: wav_display_m0/timing_gen_xy_m0/i_data_d1<3>/CLK
  Logical resource: wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_15/CLK
  Location pin: SLICE_X18Y49.CLK
  Clock network: video_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adda_pll_m0_clkout1 = PERIOD TIMEGRP 
"adda_pll_m0_clkout1" TS_sys_clk_pin *         0.64516129 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1744 paths analyzed, 301 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.898ns.
--------------------------------------------------------------------------------

Paths for end point ad9280_sample_m0/state_FSM_FFd1 (SLICE_X20Y30.B5), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9280_sample_m0/sample_cnt_0 (FF)
  Destination:          ad9280_sample_m0/state_FSM_FFd1 (FF)
  Requirement:          31.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.510 - 0.542)
  Source Clock:         ad9280_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9280_clk_OBUF rising at 31.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9280_sample_m0/sample_cnt_0 to ad9280_sample_m0/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.AQ      Tcko                  0.525   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/sample_cnt_0
    SLICE_X27Y41.C3      net (fanout=3)        1.124   ad9280_sample_m0/sample_cnt<0>
    SLICE_X27Y41.C       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>_SW0
    SLICE_X27Y41.B1      net (fanout=7)        0.736   N3
    SLICE_X27Y41.B       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>
    SLICE_X20Y30.B5      net (fanout=6)        1.620   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o
    SLICE_X20Y30.CLK     Tas                   0.221   ad9280_sample_m0/state_FSM_FFd2
                                                       ad9280_sample_m0/state_FSM_FFd1-In1
                                                       ad9280_sample_m0/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (1.264ns logic, 3.480ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9280_sample_m0/sample_cnt_4 (FF)
  Destination:          ad9280_sample_m0/state_FSM_FFd1 (FF)
  Requirement:          31.000ns
  Data Path Delay:      4.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.510 - 0.544)
  Source Clock:         ad9280_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9280_clk_OBUF rising at 31.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9280_sample_m0/sample_cnt_4 to ad9280_sample_m0/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.AQ      Tcko                  0.525   ad9280_sample_m0/sample_cnt<7>
                                                       ad9280_sample_m0/sample_cnt_4
    SLICE_X27Y41.C2      net (fanout=3)        0.551   ad9280_sample_m0/sample_cnt<4>
    SLICE_X27Y41.C       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>_SW0
    SLICE_X27Y41.B1      net (fanout=7)        0.736   N3
    SLICE_X27Y41.B       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>
    SLICE_X20Y30.B5      net (fanout=6)        1.620   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o
    SLICE_X20Y30.CLK     Tas                   0.221   ad9280_sample_m0/state_FSM_FFd2
                                                       ad9280_sample_m0/state_FSM_FFd1-In1
                                                       ad9280_sample_m0/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.171ns (1.264ns logic, 2.907ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9280_sample_m0/sample_cnt_1 (FF)
  Destination:          ad9280_sample_m0/state_FSM_FFd1 (FF)
  Requirement:          31.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.510 - 0.542)
  Source Clock:         ad9280_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9280_clk_OBUF rising at 31.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9280_sample_m0/sample_cnt_1 to ad9280_sample_m0/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.BQ      Tcko                  0.525   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/sample_cnt_1
    SLICE_X27Y41.C4      net (fanout=3)        0.522   ad9280_sample_m0/sample_cnt<1>
    SLICE_X27Y41.C       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>_SW0
    SLICE_X27Y41.B1      net (fanout=7)        0.736   N3
    SLICE_X27Y41.B       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>
    SLICE_X20Y30.B5      net (fanout=6)        1.620   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o
    SLICE_X20Y30.CLK     Tas                   0.221   ad9280_sample_m0/state_FSM_FFd2
                                                       ad9280_sample_m0/state_FSM_FFd1-In1
                                                       ad9280_sample_m0/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.264ns logic, 2.878ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point ad9280_sample_m0/sample_cnt_9 (SLICE_X26Y42.CIN), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9280_sample_m0/sample_cnt_0 (FF)
  Destination:          ad9280_sample_m0/sample_cnt_9 (FF)
  Requirement:          31.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         ad9280_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9280_clk_OBUF rising at 31.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9280_sample_m0/sample_cnt_0 to ad9280_sample_m0/sample_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.AQ      Tcko                  0.525   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/sample_cnt_0
    SLICE_X27Y41.C3      net (fanout=3)        1.124   ad9280_sample_m0/sample_cnt<0>
    SLICE_X27Y41.C       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>_SW0
    SLICE_X27Y41.B1      net (fanout=7)        0.736   N3
    SLICE_X27Y41.B       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>
    SLICE_X26Y40.B3      net (fanout=6)        0.637   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o
    SLICE_X26Y40.COUT    Topcyb                0.483   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/Mcount_sample_cnt_lut<1>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<3>
    SLICE_X26Y41.CIN     net (fanout=1)        0.003   ad9280_sample_m0/Mcount_sample_cnt_cy<3>
    SLICE_X26Y41.COUT    Tbyp                  0.093   ad9280_sample_m0/sample_cnt<7>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<7>
    SLICE_X26Y42.CIN     net (fanout=1)        0.003   ad9280_sample_m0/Mcount_sample_cnt_cy<7>
    SLICE_X26Y42.CLK     Tcinck                0.303   ad9280_sample_m0/sample_cnt<9>
                                                       ad9280_sample_m0/Mcount_sample_cnt_xor<9>
                                                       ad9280_sample_m0/sample_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (1.922ns logic, 2.503ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9280_sample_m0/sample_cnt_0 (FF)
  Destination:          ad9280_sample_m0/sample_cnt_9 (FF)
  Requirement:          31.000ns
  Data Path Delay:      4.408ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         ad9280_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9280_clk_OBUF rising at 31.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9280_sample_m0/sample_cnt_0 to ad9280_sample_m0/sample_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.AQ      Tcko                  0.525   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/sample_cnt_0
    SLICE_X27Y41.C3      net (fanout=3)        1.124   ad9280_sample_m0/sample_cnt<0>
    SLICE_X27Y41.C       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>_SW0
    SLICE_X27Y41.B1      net (fanout=7)        0.736   N3
    SLICE_X27Y41.B       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>
    SLICE_X26Y40.D2      net (fanout=6)        0.791   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o
    SLICE_X26Y40.COUT    Topcyd                0.312   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/Mcount_sample_cnt_lut<3>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<3>
    SLICE_X26Y41.CIN     net (fanout=1)        0.003   ad9280_sample_m0/Mcount_sample_cnt_cy<3>
    SLICE_X26Y41.COUT    Tbyp                  0.093   ad9280_sample_m0/sample_cnt<7>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<7>
    SLICE_X26Y42.CIN     net (fanout=1)        0.003   ad9280_sample_m0/Mcount_sample_cnt_cy<7>
    SLICE_X26Y42.CLK     Tcinck                0.303   ad9280_sample_m0/sample_cnt<9>
                                                       ad9280_sample_m0/Mcount_sample_cnt_xor<9>
                                                       ad9280_sample_m0/sample_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (1.751ns logic, 2.657ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9280_sample_m0/sample_cnt_0 (FF)
  Destination:          ad9280_sample_m0/sample_cnt_9 (FF)
  Requirement:          31.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         ad9280_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9280_clk_OBUF rising at 31.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9280_sample_m0/sample_cnt_0 to ad9280_sample_m0/sample_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.AQ      Tcko                  0.525   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/sample_cnt_0
    SLICE_X27Y41.C3      net (fanout=3)        1.124   ad9280_sample_m0/sample_cnt<0>
    SLICE_X27Y41.C       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>_SW0
    SLICE_X27Y41.B1      net (fanout=7)        0.736   N3
    SLICE_X27Y41.B       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>
    SLICE_X26Y40.C2      net (fanout=6)        0.729   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o
    SLICE_X26Y40.COUT    Topcyc                0.328   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/Mcount_sample_cnt_lut<2>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<3>
    SLICE_X26Y41.CIN     net (fanout=1)        0.003   ad9280_sample_m0/Mcount_sample_cnt_cy<3>
    SLICE_X26Y41.COUT    Tbyp                  0.093   ad9280_sample_m0/sample_cnt<7>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<7>
    SLICE_X26Y42.CIN     net (fanout=1)        0.003   ad9280_sample_m0/Mcount_sample_cnt_cy<7>
    SLICE_X26Y42.CLK     Tcinck                0.303   ad9280_sample_m0/sample_cnt<9>
                                                       ad9280_sample_m0/Mcount_sample_cnt_xor<9>
                                                       ad9280_sample_m0/sample_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (1.767ns logic, 2.595ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point ad9280_sample_m0/sample_cnt_7 (SLICE_X26Y41.CIN), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9280_sample_m0/sample_cnt_0 (FF)
  Destination:          ad9280_sample_m0/sample_cnt_7 (FF)
  Requirement:          31.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         ad9280_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9280_clk_OBUF rising at 31.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9280_sample_m0/sample_cnt_0 to ad9280_sample_m0/sample_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.AQ      Tcko                  0.525   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/sample_cnt_0
    SLICE_X27Y41.C3      net (fanout=3)        1.124   ad9280_sample_m0/sample_cnt<0>
    SLICE_X27Y41.C       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>_SW0
    SLICE_X27Y41.B1      net (fanout=7)        0.736   N3
    SLICE_X27Y41.B       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>
    SLICE_X26Y40.B3      net (fanout=6)        0.637   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o
    SLICE_X26Y40.COUT    Topcyb                0.483   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/Mcount_sample_cnt_lut<1>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<3>
    SLICE_X26Y41.CIN     net (fanout=1)        0.003   ad9280_sample_m0/Mcount_sample_cnt_cy<3>
    SLICE_X26Y41.CLK     Tcinck                0.313   ad9280_sample_m0/sample_cnt<7>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<7>
                                                       ad9280_sample_m0/sample_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.839ns logic, 2.500ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9280_sample_m0/sample_cnt_0 (FF)
  Destination:          ad9280_sample_m0/sample_cnt_7 (FF)
  Requirement:          31.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         ad9280_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9280_clk_OBUF rising at 31.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9280_sample_m0/sample_cnt_0 to ad9280_sample_m0/sample_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.AQ      Tcko                  0.525   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/sample_cnt_0
    SLICE_X27Y41.C3      net (fanout=3)        1.124   ad9280_sample_m0/sample_cnt<0>
    SLICE_X27Y41.C       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>_SW0
    SLICE_X27Y41.B1      net (fanout=7)        0.736   N3
    SLICE_X27Y41.B       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>
    SLICE_X26Y40.D2      net (fanout=6)        0.791   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o
    SLICE_X26Y40.COUT    Topcyd                0.312   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/Mcount_sample_cnt_lut<3>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<3>
    SLICE_X26Y41.CIN     net (fanout=1)        0.003   ad9280_sample_m0/Mcount_sample_cnt_cy<3>
    SLICE_X26Y41.CLK     Tcinck                0.313   ad9280_sample_m0/sample_cnt<7>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<7>
                                                       ad9280_sample_m0/sample_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (1.668ns logic, 2.654ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9280_sample_m0/sample_cnt_0 (FF)
  Destination:          ad9280_sample_m0/sample_cnt_7 (FF)
  Requirement:          31.000ns
  Data Path Delay:      4.276ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         ad9280_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9280_clk_OBUF rising at 31.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9280_sample_m0/sample_cnt_0 to ad9280_sample_m0/sample_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.AQ      Tcko                  0.525   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/sample_cnt_0
    SLICE_X27Y41.C3      net (fanout=3)        1.124   ad9280_sample_m0/sample_cnt<0>
    SLICE_X27Y41.C       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>_SW0
    SLICE_X27Y41.B1      net (fanout=7)        0.736   N3
    SLICE_X27Y41.B       Tilo                  0.259   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv
                                                       ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o<10>
    SLICE_X26Y40.C2      net (fanout=6)        0.729   ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o
    SLICE_X26Y40.COUT    Topcyc                0.328   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/Mcount_sample_cnt_lut<2>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<3>
    SLICE_X26Y41.CIN     net (fanout=1)        0.003   ad9280_sample_m0/Mcount_sample_cnt_cy<3>
    SLICE_X26Y41.CLK     Tcinck                0.313   ad9280_sample_m0/sample_cnt<7>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<7>
                                                       ad9280_sample_m0/sample_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      4.276ns (1.684ns logic, 2.592ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adda_pll_m0_clkout1 = PERIOD TIMEGRP "adda_pll_m0_clkout1" TS_sys_clk_pin *
        0.64516129 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ad9280_sample_m0/wait_cnt_23 (SLICE_X20Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9280_sample_m0/wait_cnt_23 (FF)
  Destination:          ad9280_sample_m0/wait_cnt_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad9280_clk_OBUF rising at 31.000ns
  Destination Clock:    ad9280_clk_OBUF rising at 31.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9280_sample_m0/wait_cnt_23 to ad9280_sample_m0/wait_cnt_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.AQ      Tcko                  0.200   ad9280_sample_m0/wait_cnt<24>
                                                       ad9280_sample_m0/wait_cnt_23
    SLICE_X20Y29.A6      net (fanout=27)       0.047   ad9280_sample_m0/wait_cnt<23>
    SLICE_X20Y29.CLK     Tah         (-Th)    -0.190   ad9280_sample_m0/wait_cnt<24>
                                                       ad9280_sample_m0/Mcount_wait_cnt_eqn_231
                                                       ad9280_sample_m0/wait_cnt_23
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.390ns logic, 0.047ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point ad9280_sample_m0/sample_cnt_8 (SLICE_X26Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9280_sample_m0/sample_cnt_8 (FF)
  Destination:          ad9280_sample_m0/sample_cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad9280_clk_OBUF rising at 31.000ns
  Destination Clock:    ad9280_clk_OBUF rising at 31.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9280_sample_m0/sample_cnt_8 to ad9280_sample_m0/sample_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.AQ      Tcko                  0.234   ad9280_sample_m0/sample_cnt<9>
                                                       ad9280_sample_m0/sample_cnt_8
    SLICE_X26Y42.A6      net (fanout=8)        0.048   ad9280_sample_m0/sample_cnt<8>
    SLICE_X26Y42.CLK     Tah         (-Th)    -0.243   ad9280_sample_m0/sample_cnt<9>
                                                       ad9280_sample_m0/Mcount_sample_cnt_lut<8>
                                                       ad9280_sample_m0/Mcount_sample_cnt_xor<9>
                                                       ad9280_sample_m0/sample_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.477ns logic, 0.048ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------

Paths for end point ad9280_sample_m0/sample_cnt_1 (SLICE_X26Y40.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9280_sample_m0/sample_cnt_1 (FF)
  Destination:          ad9280_sample_m0/sample_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad9280_clk_OBUF rising at 31.000ns
  Destination Clock:    ad9280_clk_OBUF rising at 31.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9280_sample_m0/sample_cnt_1 to ad9280_sample_m0/sample_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.BQ      Tcko                  0.234   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/sample_cnt_1
    SLICE_X26Y40.B5      net (fanout=3)        0.065   ad9280_sample_m0/sample_cnt<1>
    SLICE_X26Y40.CLK     Tah         (-Th)    -0.237   ad9280_sample_m0/sample_cnt<3>
                                                       ad9280_sample_m0/Mcount_sample_cnt_lut<1>
                                                       ad9280_sample_m0/Mcount_sample_cnt_cy<3>
                                                       ad9280_sample_m0/sample_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adda_pll_m0_clkout1 = PERIOD TIMEGRP "adda_pll_m0_clkout1" TS_sys_clk_pin *
        0.64516129 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.430ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y23.CLKAWRCLK
  Clock network: ad9280_clk_OBUF
--------------------------------------------------------------------------------
Slack: 28.334ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: adda_pll_m0/clkout2_buf/I0
  Logical resource: adda_pll_m0/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: adda_pll_m0/clkout1
--------------------------------------------------------------------------------
Slack: 30.520ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ad9280_sample_m0/sample_cnt<3>/CLK
  Logical resource: ad9280_sample_m0/sample_cnt_0/CK
  Location pin: SLICE_X26Y40.CLK
  Clock network: ad9280_clk_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adda_pll_m0_clkout0 = PERIOD TIMEGRP 
"adda_pll_m0_clkout0" TS_sys_clk_pin *         2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 54 paths analyzed, 35 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Paths for end point rom_addr_8 (SLICE_X32Y14.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom_addr_0 (FF)
  Destination:          rom_addr_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         ad9708_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9708_clk_OBUF rising at 8.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rom_addr_0 to rom_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y12.AQ      Tcko                  0.476   rom_addr<3>
                                                       rom_addr_0
    SLICE_X32Y12.A5      net (fanout=2)        0.411   rom_addr<0>
    SLICE_X32Y12.COUT    Topcya                0.472   rom_addr<3>
                                                       Mcount_rom_addr_lut<0>_INV_0
                                                       Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CIN     net (fanout=1)        0.003   Mcount_rom_addr_cy<3>
    SLICE_X32Y13.COUT    Tbyp                  0.091   rom_addr<7>
                                                       Mcount_rom_addr_cy<7>
    SLICE_X32Y14.CIN     net (fanout=1)        0.003   Mcount_rom_addr_cy<7>
    SLICE_X32Y14.CLK     Tcinck                0.240   rom_addr<8>
                                                       Mcount_rom_addr_xor<8>
                                                       rom_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (1.279ns logic, 0.417ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom_addr_4 (FF)
  Destination:          rom_addr_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         ad9708_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9708_clk_OBUF rising at 8.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rom_addr_4 to rom_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y13.AQ      Tcko                  0.476   rom_addr<7>
                                                       rom_addr_4
    SLICE_X32Y13.A5      net (fanout=2)        0.413   rom_addr<4>
    SLICE_X32Y13.COUT    Topcya                0.472   rom_addr<7>
                                                       rom_addr<4>_rt
                                                       Mcount_rom_addr_cy<7>
    SLICE_X32Y14.CIN     net (fanout=1)        0.003   Mcount_rom_addr_cy<7>
    SLICE_X32Y14.CLK     Tcinck                0.240   rom_addr<8>
                                                       Mcount_rom_addr_xor<8>
                                                       rom_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      1.604ns (1.188ns logic, 0.416ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom_addr_3 (FF)
  Destination:          rom_addr_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         ad9708_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9708_clk_OBUF rising at 8.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rom_addr_3 to rom_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y12.DQ      Tcko                  0.476   rom_addr<3>
                                                       rom_addr_3
    SLICE_X32Y12.D5      net (fanout=2)        0.468   rom_addr<3>
    SLICE_X32Y12.COUT    Topcyd                0.290   rom_addr<3>
                                                       rom_addr<3>_rt
                                                       Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CIN     net (fanout=1)        0.003   Mcount_rom_addr_cy<3>
    SLICE_X32Y13.COUT    Tbyp                  0.091   rom_addr<7>
                                                       Mcount_rom_addr_cy<7>
    SLICE_X32Y14.CIN     net (fanout=1)        0.003   Mcount_rom_addr_cy<7>
    SLICE_X32Y14.CLK     Tcinck                0.240   rom_addr<8>
                                                       Mcount_rom_addr_xor<8>
                                                       rom_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (1.097ns logic, 0.474ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point rom_addr_6 (SLICE_X32Y13.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom_addr_0 (FF)
  Destination:          rom_addr_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.681ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         ad9708_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9708_clk_OBUF rising at 8.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rom_addr_0 to rom_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y12.AQ      Tcko                  0.476   rom_addr<3>
                                                       rom_addr_0
    SLICE_X32Y12.A5      net (fanout=2)        0.411   rom_addr<0>
    SLICE_X32Y12.COUT    Topcya                0.472   rom_addr<3>
                                                       Mcount_rom_addr_lut<0>_INV_0
                                                       Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CIN     net (fanout=1)        0.003   Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CLK     Tcinck                0.319   rom_addr<7>
                                                       Mcount_rom_addr_cy<7>
                                                       rom_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (1.267ns logic, 0.414ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom_addr_3 (FF)
  Destination:          rom_addr_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.556ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         ad9708_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9708_clk_OBUF rising at 8.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rom_addr_3 to rom_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y12.DQ      Tcko                  0.476   rom_addr<3>
                                                       rom_addr_3
    SLICE_X32Y12.D5      net (fanout=2)        0.468   rom_addr<3>
    SLICE_X32Y12.COUT    Topcyd                0.290   rom_addr<3>
                                                       rom_addr<3>_rt
                                                       Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CIN     net (fanout=1)        0.003   Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CLK     Tcinck                0.319   rom_addr<7>
                                                       Mcount_rom_addr_cy<7>
                                                       rom_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (1.085ns logic, 0.471ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom_addr_1 (FF)
  Destination:          rom_addr_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         ad9708_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9708_clk_OBUF rising at 8.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rom_addr_1 to rom_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y12.BQ      Tcko                  0.476   rom_addr<3>
                                                       rom_addr_1
    SLICE_X32Y12.B5      net (fanout=2)        0.244   rom_addr<1>
    SLICE_X32Y12.COUT    Topcyb                0.448   rom_addr<3>
                                                       rom_addr<1>_rt
                                                       Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CIN     net (fanout=1)        0.003   Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CLK     Tcinck                0.319   rom_addr<7>
                                                       Mcount_rom_addr_cy<7>
                                                       rom_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (1.243ns logic, 0.247ns route)
                                                       (83.4% logic, 16.6% route)

--------------------------------------------------------------------------------

Paths for end point rom_addr_7 (SLICE_X32Y13.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom_addr_0 (FF)
  Destination:          rom_addr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.681ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         ad9708_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9708_clk_OBUF rising at 8.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rom_addr_0 to rom_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y12.AQ      Tcko                  0.476   rom_addr<3>
                                                       rom_addr_0
    SLICE_X32Y12.A5      net (fanout=2)        0.411   rom_addr<0>
    SLICE_X32Y12.COUT    Topcya                0.472   rom_addr<3>
                                                       Mcount_rom_addr_lut<0>_INV_0
                                                       Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CIN     net (fanout=1)        0.003   Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CLK     Tcinck                0.319   rom_addr<7>
                                                       Mcount_rom_addr_cy<7>
                                                       rom_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (1.267ns logic, 0.414ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom_addr_3 (FF)
  Destination:          rom_addr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.556ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         ad9708_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9708_clk_OBUF rising at 8.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rom_addr_3 to rom_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y12.DQ      Tcko                  0.476   rom_addr<3>
                                                       rom_addr_3
    SLICE_X32Y12.D5      net (fanout=2)        0.468   rom_addr<3>
    SLICE_X32Y12.COUT    Topcyd                0.290   rom_addr<3>
                                                       rom_addr<3>_rt
                                                       Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CIN     net (fanout=1)        0.003   Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CLK     Tcinck                0.319   rom_addr<7>
                                                       Mcount_rom_addr_cy<7>
                                                       rom_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (1.085ns logic, 0.471ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom_addr_1 (FF)
  Destination:          rom_addr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         ad9708_clk_OBUF rising at 0.000ns
  Destination Clock:    ad9708_clk_OBUF rising at 8.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.183ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rom_addr_1 to rom_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y12.BQ      Tcko                  0.476   rom_addr<3>
                                                       rom_addr_1
    SLICE_X32Y12.B5      net (fanout=2)        0.244   rom_addr<1>
    SLICE_X32Y12.COUT    Topcyb                0.448   rom_addr<3>
                                                       rom_addr<1>_rt
                                                       Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CIN     net (fanout=1)        0.003   Mcount_rom_addr_cy<3>
    SLICE_X32Y13.CLK     Tcinck                0.319   rom_addr<7>
                                                       Mcount_rom_addr_cy<7>
                                                       rom_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (1.243ns logic, 0.247ns route)
                                                       (83.4% logic, 16.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adda_pll_m0_clkout0 = PERIOD TIMEGRP "adda_pll_m0_clkout0" TS_sys_clk_pin *
        2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X1Y6.ADDRAWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rom_addr_6 (FF)
  Destination:          da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.122 - 0.116)
  Source Clock:         ad9708_clk_OBUF rising at 8.000ns
  Destination Clock:    ad9708_clk_OBUF rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rom_addr_6 to da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y13.CQ          Tcko                  0.200   rom_addr<7>
                                                           rom_addr_6
    RAMB8_X1Y6.ADDRAWRADDR10 net (fanout=2)        0.132   rom_addr<6>
    RAMB8_X1Y6.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                           da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.266ns (0.134ns logic, 0.132ns route)
                                                           (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X1Y6.ADDRAWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rom_addr_5 (FF)
  Destination:          da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.122 - 0.116)
  Source Clock:         ad9708_clk_OBUF rising at 8.000ns
  Destination Clock:    ad9708_clk_OBUF rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rom_addr_5 to da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y13.BQ         Tcko                  0.200   rom_addr<7>
                                                          rom_addr_5
    RAMB8_X1Y6.ADDRAWRADDR9 net (fanout=2)        0.132   rom_addr<5>
    RAMB8_X1Y6.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                          da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.266ns (0.134ns logic, 0.132ns route)
                                                          (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X1Y6.ADDRAWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rom_addr_3 (FF)
  Destination:          da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.122 - 0.115)
  Source Clock:         ad9708_clk_OBUF rising at 8.000ns
  Destination Clock:    ad9708_clk_OBUF rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rom_addr_3 to da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y12.DQ         Tcko                  0.200   rom_addr<3>
                                                          rom_addr_3
    RAMB8_X1Y6.ADDRAWRADDR7 net (fanout=2)        0.158   rom_addr<3>
    RAMB8_X1Y6.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                          da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.292ns (0.134ns logic, 0.158ns route)
                                                          (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adda_pll_m0_clkout0 = PERIOD TIMEGRP "adda_pll_m0_clkout0" TS_sys_clk_pin *
        2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y6.CLKAWRCLK
  Clock network: ad9708_clk_OBUF
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: adda_pll_m0/clkout1_buf/I0
  Logical resource: adda_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: adda_pll_m0/clkout0
--------------------------------------------------------------------------------
Slack: 7.525ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: rom_addr<3>/CLK
  Logical resource: rom_addr_0/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: ad9708_clk_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|      8.925ns|            0|            0|            0|         4090|
| TS_video_pll_m0_clkfx         |     15.385ns|      5.700ns|          N/A|            0|            0|         2292|            0|
| TS_adda_pll_m0_clkout1        |     31.000ns|      4.898ns|          N/A|            0|            0|         1744|            0|
| TS_adda_pll_m0_clkout0        |      8.000ns|      3.570ns|          N/A|            0|            0|           54|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.700|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4090 paths, 0 nets, and 1015 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jul 06 17:41:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



