/home/aven/microchip/SynplifyPro/bin/c_hdl  -osyn  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/synwork/my_custom_cape_comp.srs  -top  my_custom_cape  -hdllog  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/synlog/my_custom_cape_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/  -I /home/aven/microchip/SynplifyPro/lib   -sysv  -devicelib  /home/aven/microchip/SynplifyPro/lib/generic/acg5.v  -encrypt  -pro  -dmgen  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/polarfire_syn_comps.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/apb_arbiter.v -lib COREAPB3_LIB /home/aven/repos/riscv-fpga/my_custom_cape/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v -lib COREAPB3_LIB /home/aven/repos/riscv-fpga/my_custom_cape/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v -lib COREAPB3_LIB /home/aven/repos/riscv-fpga/my_custom_cape/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/FIC3_INITIATOR/FIC3_INITIATOR.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/IHC_APB/IHC_APB.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcia.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcc_mem.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcc_irqs.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcc_ctrl.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcc.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/PF_SOC_MSS/PF_SOC_MSS.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/BVF_RISCV_SUBSYSTEM/BVF_RISCV_SUBSYSTEM.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/P8_IOPADS.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/P9_11_18_IOPADS.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/P9_21_31_IOPADS.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/P9_41_42_IOPADS.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/apb_ctrl_status.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/my_logic.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/hdl/CAPE.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/CORERESET/CORERESET_0/core/corereset_pf.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/CORERESET/CORERESET.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/FPGA_CCC_C0/FPGA_CCC_C0.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/INIT_MONITOR/INIT_MONITOR.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/PF_CCC_ADC/PF_CCC_ADC_0/PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/PF_CCC_ADC/PF_CCC_ADC.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v -lib work /home/aven/repos/riscv-fpga/my_custom_cape/component/work/my_custom_cape/my_custom_cape.v  -jobname  "compiler" 
relcom:../../../../../microchip/SynplifyPro/bin/c_hdl -osyn ../synwork/my_custom_cape_comp.srs -top my_custom_cape -hdllog ../synlog/my_custom_cape_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ../ -I ../../../../../microchip/SynplifyPro/lib -sysv -devicelib ../../../../../microchip/SynplifyPro/lib/generic/acg5.v -encrypt -pro -dmgen ../dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ../../component/polarfire_syn_comps.v -lib work ../../hdl/apb_arbiter.v -lib COREAPB3_LIB ../../component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v -lib COREAPB3_LIB ../../component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v -lib COREAPB3_LIB ../../component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v -lib work ../../component/work/FIC3_INITIATOR/FIC3_INITIATOR.v -lib work ../../component/work/IHC_APB/IHC_APB.v -lib work ../../hdl/miv_ihcia.v -lib work ../../hdl/miv_ihcc_mem.v -lib work ../../hdl/miv_ihcc_irqs.v -lib work ../../hdl/miv_ihcc_ctrl.v -lib work ../../hdl/miv_ihcc.v -lib work ../../component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v -lib work ../../component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v -lib work ../../component/work/PF_SOC_MSS/PF_SOC_MSS.v -lib work ../../component/work/BVF_RISCV_SUBSYSTEM/BVF_RISCV_SUBSYSTEM.v -lib work ../../hdl/P8_IOPADS.v -lib work ../../hdl/P9_11_18_IOPADS.v -lib work ../../hdl/P9_21_31_IOPADS.v -lib work ../../hdl/P9_41_42_IOPADS.v -lib work ../../hdl/apb_ctrl_status.v -lib work ../../hdl/my_logic.v -lib work ../../hdl/CAPE.v -lib work ../../component/work/CORERESET/CORERESET_0/core/corereset_pf.v -lib work ../../component/work/CORERESET/CORERESET.v -lib work ../../component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v -lib work ../../component/work/FPGA_CCC_C0/FPGA_CCC_C0.v -lib work ../../component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v -lib work ../../component/work/INIT_MONITOR/INIT_MONITOR.v -lib work ../../component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v -lib work ../../component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz.v -lib work ../../component/work/PF_CCC_ADC/PF_CCC_ADC_0/PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC.v -lib work ../../component/work/PF_CCC_ADC/PF_CCC_ADC.v -lib work ../../component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v -lib work ../../component/work/my_custom_cape/my_custom_cape.v -jobname "compiler"
rc:0 success:1 runtime:2
file:../synwork/my_custom_cape_comp.srs|io:o|time:1706749248|size:312603|exec:0|csum:
file:../synlog/my_custom_cape_compiler.srr|io:o|time:1706749248|size:73716|exec:0|csum:
file:../../../../../microchip/SynplifyPro/lib/generic/acg5.v|io:i|time:1691490541|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:../../component/polarfire_syn_comps.v|io:i|time:1706749247|size:489064|exec:0|csum:FD69266357302B55EC70AAEEADF0B753
file:../../hdl/apb_arbiter.v|io:i|time:1706747506|size:4198|exec:0|csum:DD4983BBA3A755AF0206B8299E8BD789
file:../../component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v|io:i|time:1706747513|size:5708|exec:0|csum:62760A893104B8E7C9EE95AF6FE4EB76
file:../../component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v|io:i|time:1706747513|size:4465|exec:0|csum:204785D2FD68CCDD40DD437A629883AA
file:../../component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v|io:i|time:1706747513|size:29701|exec:0|csum:06515C562E664B424C2D2983DE6B783B
file:../../component/work/FIC3_INITIATOR/FIC3_INITIATOR.v|io:i|time:1706747511|size:13220|exec:0|csum:8121EE0769186468BC71E2778415CAC9
file:../../component/work/IHC_APB/IHC_APB.v|io:i|time:1706747513|size:15969|exec:0|csum:61E7F5509114AA6084A9AAC888D9A410
file:../../hdl/miv_ihcia.v|io:i|time:1706747506|size:5608|exec:0|csum:EBCE116F99EFAEC8493D36AF54AB4DDF
file:../../hdl/miv_ihcc_mem.v|io:i|time:1706747506|size:4488|exec:0|csum:FB6567F255D6764A6B85472FB2FCB8AB
file:../../hdl/miv_ihcc_irqs.v|io:i|time:1706747506|size:5511|exec:0|csum:6EE2408AFECC1DFC5A0AA634BB6CFBBE
file:../../hdl/miv_ihcc_ctrl.v|io:i|time:1706747506|size:14312|exec:0|csum:47BE0D44B2D8A0F2A2699D9846F5FE9C
file:../../hdl/miv_ihcc.v|io:i|time:1706747506|size:4121|exec:0|csum:2F75408D9C2F2691B5AC837B8B8746B7
file:../../component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v|io:i|time:1706747513|size:54522|exec:0|csum:6C477CAC13C2C6679DB7EDF5964DA5AA
file:../../component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v|io:i|time:1706747506|size:225248|exec:0|csum:C3ED56155D0E8024761CCB748B787E3E
file:../../component/work/PF_SOC_MSS/PF_SOC_MSS.v|io:i|time:1706747506|size:149515|exec:0|csum:27253C6B58106AC843445C8E2EC325D2
file:../../component/work/BVF_RISCV_SUBSYSTEM/BVF_RISCV_SUBSYSTEM.v|io:i|time:1706747514|size:111138|exec:0|csum:34DD4611F5C1E0DF787FA2023C8292FA
file:../../hdl/P8_IOPADS.v|io:i|time:1706747515|size:27674|exec:0|csum:15DE19B69E629DFC8A21D7F896C5617C
file:../../hdl/P9_11_18_IOPADS.v|io:i|time:1706747515|size:6302|exec:0|csum:5EC8F49E16FE29AAD83AC8A523177B51
file:../../hdl/P9_21_31_IOPADS.v|io:i|time:1706747515|size:8080|exec:0|csum:A553AD9DA6D538ABE1F638FB6849943D
file:../../hdl/P9_41_42_IOPADS.v|io:i|time:1706747515|size:2798|exec:0|csum:BA669685BD5D6A5C18786FCC0FD47DFB
file:../../hdl/apb_ctrl_status.v|io:i|time:1706747515|size:2130|exec:0|csum:6A4226480F7A59A9DE807761AC9E1C6E
file:../../hdl/my_logic.v|io:i|time:1706748751|size:382|exec:0|csum:AAC5AF93296A8F62B82A4A6ADD1B1936
file:../../hdl/CAPE.v|io:i|time:1706748990|size:12060|exec:0|csum:5BDB567888989F2E1938E153D2991B33
file:../../component/work/CORERESET/CORERESET_0/core/corereset_pf.v|io:i|time:1706747507|size:2655|exec:0|csum:89D6831C4E353434E886A28187B849E8
file:../../component/work/CORERESET/CORERESET.v|io:i|time:1706747507|size:3256|exec:0|csum:D789ABB27E7238ED19B765E2D4D15EFA
file:../../component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v|io:i|time:1706747508|size:4329|exec:0|csum:B7229B6D42AC0B6843EE1EDEF582A86A
file:../../component/work/FPGA_CCC_C0/FPGA_CCC_C0.v|io:i|time:1706747508|size:10747|exec:0|csum:B4DB5BE3F1BAD5192884523E9D5E118B
file:../../component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v|io:i|time:1706747507|size:1681|exec:0|csum:87CCD20CFF020CDEDA5CB691016F6428
file:../../component/work/INIT_MONITOR/INIT_MONITOR.v|io:i|time:1706747507|size:8280|exec:0|csum:FF52C198574D02E454F8281D2EB18CB9
file:../../component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v|io:i|time:1706747511|size:507|exec:0|csum:35CD56111537B5CA9EE5A0D9D05BEEB0
file:../../component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz.v|io:i|time:1706747511|size:2481|exec:0|csum:E2BA582C471164B5D6679A02F166BAB0
file:../../component/work/PF_CCC_ADC/PF_CCC_ADC_0/PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC.v|io:i|time:1706747512|size:3851|exec:0|csum:92FE09A035CD21D0C796C4854F5C6257
file:../../component/work/PF_CCC_ADC/PF_CCC_ADC.v|io:i|time:1706747512|size:9997|exec:0|csum:C3F84F45BC533B72D80B9F1A2A15803D
file:../../component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v|io:i|time:1706747512|size:8760|exec:0|csum:BCDDBBCF8C64FD242C536FA6FA45A772
file:../../component/work/my_custom_cape/my_custom_cape.v|io:i|time:1706747518|size:53579|exec:0|csum:A066B249DC5D72185CEF358E0E4ADD54
file:../../../../../microchip/SynplifyPro/linux_a_64/c_hdl|io:i|time:1691490548|size:10901800|exec:1|csum:91D0629BC8A23A4EE266DF4A8F8AC3AB
file:../../../../../microchip/SynplifyPro/bin/c_hdl|io:i|time:1691490531|size:367|exec:1|csum:E52A0D56112AD6C22F02B648B6F508CE
