{
  "QUADSPI": [
    {
      "name": "CR",
      "description": "control register",
      "offset": "0x00",
      "fields": [
        {
          "name": "PRESCALER",
          "description": "Clock prescaler This bitfield defines the scaler factor for generating CLK based on the quadspi_ker_ck clock (value+1). 0: FCLK = Fquadspi_ker_ck , quadspi_ker_ck clock used dire ctly as QUADSPI CLK (prescaler bypassed) 1: FCLK = Fquadspi_ker_ck /2 2: FCLK = Fquadspi_ker_ck /3 ...255: F CLK = Fquadspi_ker_ck /256 For odd clock division factors, CLK duty cycle is not 50%. The clock signal remains low one cycle longer than it stays high. When setting quad-SPI interface in DDR mode, the prescaler must be set with a division ratio of two or more. This bitfield can be modified only when BUSY = 0.",
          "values": [],
          "mask": "0b11111111000000000000000000000000"
        },
        {
          "name": "PMM",
          "description": "Polling match mode This bit indicates which method must be us ed for determining a \u201cmatch\u201d during automatic status-polling mode. This bit can be modified only when BUSY = 0.",
          "values": [
            ["0", "AND match mode. SMF is set if all the unm asked bits received from the flash memory match the corresponding bits in the match register."],
            ["1", "OR match mode. SMF is set if any one of the unmasked bits received from the flash memory matches its corresponding bit in the match register."]
          ],
          "mask": "0b100000000000000000000000"
        },
        {
          "name": "APMS",
          "description": "Automatic status-polling mode stop This bit determines if automatic status-polling is stopped after a match. This bit can be modified only when BUSY = 0.",
          "values": [
            ["0", "Automatic status-polling mode is stopped only by abort or by disabling the QUADSPI."],
            ["1", "Automatic status-polling mode st ops as soon as there is a match."]
          ],
          "mask": "0b10000000000000000000000"
        },
        {
          "name": "TOIE",
          "description": "Timeout interrupt enable This bit enables the timeout interrupt.",
          "values": [
            ["0", "Interrupt disabled"],
            ["1", "Interrupt enabled"]
          ],
          "mask": "0b100000000000000000000"
        },
        {
          "name": "SMIE",
          "description": "Status match interrupt enable This bit enables the status match interrupt.",
          "values": [
            ["0", "Interrupt disabled"],
            ["1", "Interrupt enabled"]
          ],
          "mask": "0b10000000000000000000"
        },
        {
          "name": "FTIE",
          "description": "FIFO threshold interrupt enable This bit enables the FIFO threshold interrupt.",
          "values": [
            ["0", "Interrupt disabled"],
            ["1", "Interrupt enabled"]
          ],
          "mask": "0b1000000000000000000"
        },
        {
          "name": "TCIE",
          "description": "Transfer complete interrupt enable This bit enables the transfer complete interrupt.",
          "values": [
            ["0", "Interrupt disabled"],
            ["1", "Interrupt enabled"]
          ],
          "mask": "0b100000000000000000"
        },
        {
          "name": "TEIE",
          "description": "Transfer error interrupt enable This bit enables the transfer error interrupt.",
          "values": [
            ["0", "Interrupt disabled"],
            ["1", "Interrupt enabled"]
          ],
          "mask": "0b10000000000000000"
        },
        {
          "name": "FTHRES",
          "description": "FIFO threshold level This bitfield defines, in indirect mode, the th reshold number of bytes in the FIFO th at causes the FIFO threshold flag (bit FTF in register QUADSPI_SR) to be set. 0: In indirect-write mode (FMO DE = 00), FTF is set if there are one or more free bytes location left in the FIF,O or indirect-read mode (F MODE = 01), FTF is set if there are one or more valid bytes that c an be read from the FIFO. 1: In indirect-write mode (FMO DE = 00), FTF is set if there are two or more free bytes location left in the FIFO, or indirect-read mode (FMODE = 01), FTF is set if there are two or more valid bytes that can be read from the FIFO ...31: In indirect-write mode (FMODE = 00), FTF is set if there are 32 free bytes location left in the FIFO, or indirect-read mode (FMODE = 01), FT F is set if there are 32 valid bytes that can be read from the FIFO.",
          "values": [],
          "mask": "0b1111100000000"
        },
        {
          "name": "FSEL",
          "description": "Flash memory selection This bit selects the flash memory to be a ddressed in single-flash mode (when DFM = 0). This bit can be modified only when BUSY = 0. This bit is ignored when DFM = 1.",
          "values": [
            ["0", "FLASH 1 selected"],
            ["1", "FLASH 2 selected"]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "DFM",
          "description": "Dual-flash mode This bit activates dual-flash mode, where two external flash memories are used simultaneously to double throughput and capacity. This bit can be modified only when BUSY = 0.",
          "values": [
            ["0", "Dual-flash mode disabled"],
            ["1", "Dual-flash mode enabled"]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "TCEN",
          "description": "Timeout counter enable This bit is valid only when memory-mapped mode (FMODE = 11) is selected. Activating this bit causes the NCS to be released (and thus reduces consumption) if there has not been an access after a certain amount of time, wher e this time is defined by TIMEOUT[15:0] (QUADSPI_LPTR). This bit enables the timeout counter. By default, the QUADSPI never stops its prefet ch operation, keeping the previous read operation active with NCS maintained low, even if no access to the flas h memory occurs for a long time. Since flash memories tend to consume more when NCS is held low, the application may want to activate the timeout counter (TCEN = 1, bit 3 of QUADSPI_CR) so that NCS is released after a period of TI MEOUT[15:0] (QUADSPI_L PTR) cycles have elapsed without an access since when the FIFO becomes full with prefetch data. This bit can be modified only when BUSY = 0.",
          "values": [
            ["0", "Timeout counter is disabled, and thus the NC S remains active indefinitely after an access in memory-mapped mode."],
            ["1", "Timeout counter is enabled, and thus the NCS is released in memory-mapped mode after TIMEOUT[15:0] cycles of fl ash memory inactivity."]
          ],
          "mask": "0b1000"
        },
        {
          "name": "ABORT",
          "description": "Abort request This bit aborts the ongoing command sequence. It is automatically reset once the abort is complete. This bit stop s the current transfer. In automatic status-polling or memory-mapped mode, this bit also reset APM or DM bit.",
          "values": [
            ["0", "No abort requested"],
            ["1", "Abort requested"]
          ],
          "mask": "0b10"
        },
        {
          "name": "EN",
          "description": "QUADSPI enable",
          "values": [
            ["0", "QUADSPI disabled"],
            ["1", "QUADSPI enabled"]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1000001110000000100100"
        }
      ]
    },
    {
      "name": "DCR",
      "description": "device configuration register",
      "offset": "0x04",
      "fields": [
        {
          "name": "CSHT",
          "description": "Chip select high time CSHT+1 defines the minimum number of CLK cy cles which the chip select (NCS) must remain high between commands issued to the flash memory. 0: NCS stays high for at least 1 cycle between flash memory commands 1: NCS stays high for at least 2 cycles between flash memory commands...7: NCS stays high for at least 8 cycles between flash memory commands This bitfield can be modified only when BUSY = 0.",
          "values": [],
          "mask": "0b11100000000"
        },
        {
          "name": "CKMODE",
          "description": "Mode 0/mode 3 This bit indicates the level that CLK takes between commands (when NCS = 1). This bitfield can be modified only when BUSY = 0.",
          "values": [
            ["0", "CLK must stay low while NCS is high (chip select released). This is referred to as mode 0."],
            ["1", "CLK must stay high while NCS is high (chip select released). This is referred to as mode 3."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111000001111100011111110"
        }
      ]
    },
    {
      "name": "SR",
      "description": "status register",
      "offset": "0x08",
      "fields": [
        {
          "name": "0",
          "description": "1631 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. 1 5 1 4 1 3 1 2 1 1 1 0 9876543210 Res. Res. FLEVEL[5:0] Res. Res. BUSY TOF SMF FTF TCF TEF rrrrrr rrrrrr",
          "values": [],
          "mask": "0b100"
        },
        {
          "name": "FLEVEL",
          "description": "FIFO level This bitfield gives the number of valid bytes which are bein g held in the FIFO. FLEVEL = 0 when the FIFO is empty, and 32 when it is full. In memory-mapped mode and in automatic status-polling mode, FLEVEL is zero.",
          "values": [],
          "mask": "0b11111100000000"
        },
        {
          "name": "BUSY",
          "description": "Busy This bit is set when an operation is on going. This bit clears automatically when the operation with the flash memory is fini shed and the FIFO is empty.",
          "values": [],
          "mask": "0b100000"
        },
        {
          "name": "TOF",
          "description": "Timeout flag This bit is set when time out occurs. It is cleared by writing 1 to CTOF. SMF : Status match flag This bit is set in automatic status-polling mode when the unmasked received data matches the corresponding bits in the match register (QUA DSPI_PSMAR). It is cleared by writing 1 to CSMF.",
          "values": [],
          "mask": "0b10000"
        },
        {
          "name": "FTF",
          "description": "FIFO threshold flag In indirect mode, this bit is set when the FIFO th reshold is reached, or if there is any data left in the FIFO after reads from the flash memory are complete. It is cleared automatically as soon as threshold condition is no longer true. In automatic status-polling mode this bit is set ev ery time the status regi ster is read, and the bit is cleared when the data register is read.",
          "values": [],
          "mask": "0b100"
        },
        {
          "name": "TCF",
          "description": "Transfer complete flag This bit is set in indirect mode when the progr ammed number of data is transferred or in any mode when the transfer is aborted.It is cleared by writing 1 to CTCF.",
          "values": [],
          "mask": "0b10"
        },
        {
          "name": "TEF",
          "description": "Transfer error flag This bit is set in indirect mode when an invalid address is being accessed in indirect mode. It is cleared by writing 1 to CTEF.",
          "values": [],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111100000011000000"
        }
      ]
    },
    {
      "name": "FCR",
      "description": "flag clear register",
      "offset": "0x0C",
      "fields": [
        {
          "name": "CTOF",
          "description": "Clear timeout flag Writing 1 clears the TOF flag in QUADSPI_SR.",
          "values": [],
          "mask": "0b10000"
        },
        {
          "name": "CSMF",
          "description": "Clear status match flag Writing 1 clears the SMF flag in QUADSPI_SR.",
          "values": [],
          "mask": "0b1000"
        },
        {
          "name": "CTCF",
          "description": "Clear transfer complete flag Writing 1 clears the TCF flag in QUADSPI_SR.",
          "values": [],
          "mask": "0b10"
        },
        {
          "name": "CTEF",
          "description": "Clear transfer error flag Writing 1 clears the TEF flag in QUADSPI_SR.",
          "values": [],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111111111100100"
        }
      ]
    },
    {
      "name": "DLR",
      "description": "data length register",
      "offset": "0x10",
      "fields": [
        {
          "name": "DL",
          "description": "Data length Number of data to be retrieved (value+1) in indirect and automatic status-polling modes. A value no greater than 3 (indicating 4 bytes) must be used for automatic status-polling mode. All 1s in indirect mode means undefined lengt h, where the QUADSPI continues until the end of memory, as defined by FSIZE. 0x0000_0000: 1 byte is to be transferred0x0000_0001: 2 bytes are to be transferred0x0000_0002: 3 bytes are to be transferred0x0000_0003: 4 bytes are to be transferred...0xFFFF_FFFD: 4,294,967,294 (4G- 2) bytes are to be transferred 0xFFFF_FFFE: 4,294,967,295 (4G-1) bytes are to be transferred0xFFFF_FFFF: undefined length -- all bytes until the end of flash memory (as defined by FSIZE) are to be transferred. Continue reading indefinitely if FSIZE = 0x1F. DL[0] is stuck at 1 in dual-flash mode (DFM = 1) even when 0 is written to this bit, thus assuring that each access tran sfers an even number of bytes. This bitfield has no effect when in memory-mapped mode (FMODE = 10). This bitfield can be written only when BUSY = 0.",
          "values": [],
          "mask": "0b11111111111111111111111111111111"
        }
      ]
    },
    {
      "name": "CCR",
      "description": "communication configuration register",
      "offset": "0x14",
      "fields": [
        {
          "name": "DDRM",
          "description": "Double data rate mode This bit sets the DDR mode for the address, alternate byte and data phase: This bit can be written only when BUSY = 0.",
          "values": [
            ["0", "DDR mode disabled"],
            ["1", "DDR mode enabled"]
          ],
          "mask": "0b10000000000000000000000000000000"
        },
        {
          "name": "DHHC",
          "description": "DDR hold This bit delays the data outp ut by 1/4 of the QUADSPI ou tput clock cycle in DDR mode: This bit can be written only when BUSY = 0. PRESCALER > 0 is mandatory when DHHC = 1.",
          "values": [
            ["0", "Data output delayed using analog delay"],
            ["1", "Data output delayed by 1/4 of a QUADSPI output clock cycle This feature is only active in DDR mode."]
          ],
          "mask": "0b1000000000000000000000000000000"
        },
        {
          "name": "FRCM",
          "description": "Free-running clock mode When this bit is set, the QUADSPI enters free-r unning clock mode regardless of FMODE bits. This bit can be written only when BUSY = 0.",
          "values": [
            ["0", "Normal mode"],
            ["1", "Free-running clock mode"]
          ],
          "mask": "0b100000000000000000000000000000"
        },
        {
          "name": "SIOO",
          "description": "Send instruction only once mode This bit has no effect when IMODE = 00.See Section 23.3.13 for more details. This bit can be written only when BUSY = 0.",
          "values": [
            ["0", "Instruction sent on every transaction"],
            ["1", "Instruction sent only for the first command"]
          ],
          "mask": "0b10000000000000000000000000000"
        },
        {
          "name": "FMODE",
          "description": "Functional mode This bitfield defines the QUADSPI functional mode of operation. This bitfield can be written only when BUSY = 0.",
          "values": [
            ["00", "Indirect-write mode"],
            ["01", "Indirect-read mode"],
            ["10", "Automatic status-polling mode"],
            ["11", "Memory-mapped mode"]
          ],
          "mask": "0b1100000000000000000000000000"
        },
        {
          "name": "DMODE",
          "description": "Data mode This bitfield defines the data phase mode of operation: This bitfield can be written only when BUSY = 0.",
          "values": [
            ["00", "No data"],
            ["01", "Data on a single line"],
            ["10", "Data on two lines"],
            ["11", "Data on four linesThis bitfield also determines the dummy phase mode of operation."]
          ],
          "mask": "0b11000000000000000000000000"
        },
        {
          "name": "DCYC",
          "description": "Number of dummy cycles This bitfield defines the duration of the dummy phase. In both SDR and DDR modes, it specifies a number of CLK cycles (0-31). This bitfield can be written only when BUSY = 0.",
          "values": [],
          "mask": "0b11111000000000000000000"
        },
        {
          "name": "ABSIZE",
          "description": "Alternate-byte size This bit defines the size of alternate bytes. This bitfield can be written only when BUSY = 0. ABMODE[1:0] : Alternate byte mode This bitfield defines the alternate-byte phase mode of operation. This bitfield can be written only when BUSY = 0.",
          "values": [
            ["00", "8-bit alternate byte"],
            ["01", "16-bit alternate bytes"],
            ["10", "24-bit alternate bytes"],
            ["11", "32-bit alternate bytes"],
            ["00", "No alternate bytes"],
            ["01", "Alternate bytes on a single line"],
            ["10", "Alternate bytes on two lines"],
            ["11", "Alternate bytes on four lines"]
          ],
          "mask": "0b110000000000000000"
        },
        {
          "name": "ADSIZE",
          "description": "Address size This bit defines address size: This bitfield can be written only when BUSY = 0.",
          "values": [
            ["00", "8-bit address"],
            ["01", "16-bit address"],
            ["10", "24-bit address"],
            ["11", "32-bit address"]
          ],
          "mask": "0b11000000000000"
        },
        {
          "name": "ADMODE",
          "description": "Address mode This bitfield defines the address phase mode of operation. This bitfield can be written only when BUSY = 0.",
          "values": [
            ["00", "No address"],
            ["01", "Address on a single line"],
            ["10", "Address on two lines"],
            ["11", "Address on four lines"]
          ],
          "mask": "0b110000000000"
        },
        {
          "name": "IMODE",
          "description": "Instruction mode This bitfield defines the instruction phase mode of operation. This bitfield can be written only when BUSY = 0.",
          "values": [
            ["00", "No instruction"],
            ["01", "Instruction on a single line"],
            ["10", "Instruction on two lines"],
            ["11", "Instruction on four lines"]
          ],
          "mask": "0b1100000000"
        },
        {
          "name": "INSTRUCTION",
          "description": "Instruction Instruction to be sent to the external SPI device. This bitfield can be written only when BUSY = 0.",
          "values": [],
          "mask": "0b11111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b100000000000000000000000"
        }
      ]
    },
    {
      "name": "AR",
      "description": "address register",
      "offset": "0x18",
      "fields": [
        {
          "name": "5",
          "description": "1431 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 ADDRESS[3",
          "values": [
            ["1", "16] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw 1 5 1 4 1 3 1 2 1 1 1 0 9876543210 ADDRESS[15:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw ADDRESS[3"],
            ["1", "0] : Address This bitfield contains the address to be sent to the external flash memory. Writes to this bitfield are ignored when BUSY = 1 or when FMODE = 11 (memory-mapped mode). In dual flash mode, ADDRESS[0] is automatically stuck to 0 as the address must always be even"]
          ],
          "mask": "0b10"
        }
      ]
    },
    {
      "name": "ABR",
      "description": "alternate-byte register",
      "offset": "0x1C",
      "fields": [
        {
          "name": "ALTERNATE",
          "description": "Alternate bytes Optional data to be send to the external SPI device right after the address. This bitfield can be written only when BUSY = 0.",
          "values": [],
          "mask": "0b11111111111111111111111111111111"
        }
      ]
    },
    {
      "name": "DR",
      "description": "data register",
      "offset": "0x20",
      "fields": [
        {
          "name": "1",
          "description": "031 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 DATA[3",
          "values": [
            ["1", "16] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw 1 5 1 4 1 3 1 2 1 1 1 0 9876543210 DATA[15:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw DATA[3"],
            [
              "1",
              "0] : Data Data to be sent/received to/from the external SPI device. In indirect write mode, data written to this register is stored on the FIFO before it is sent to the flash memory during the data phase. If the FIFO is too full, a write operation is stalled until the FIFO has enough space to accept the amount of data being written. In indirect read mode, reading this register gives (via the FI FO) the data which was received from the flash memory. If the FIFO does not ha ve as many bytes as requested by the read operation and if BUSY=1, the r ead operation is stalled until enough data is present or until the transfer is complete, whichever happens first. In automatic status-po lling mode, this register contains the last data read from the flash memory (without masking). Word, halfword, and byte accesses to this regi ster are supported. In indirect write mode, a byte write adds 1 byte to the FIFO, a halfword writ e 2, and a word write 4. Similarly, in indirect read mode, a byte read removes 1 byte from t he FIFO, a halfword read 2, and a word read 4. Accesses in indirect mode must be aligned to t he bottom of this register: a byte read must read DATA[7:0] and a halfword read must read DATA[15:0]."
            ]
          ],
          "mask": "0b1000"
        }
      ]
    },
    {
      "name": "PSMKR",
      "description": "polling status mask register",
      "offset": "0x24",
      "fields": [
        {
          "name": "MASK",
          "description": "Status mask Mask to be applied to the status bytes received in automatic status-polling mode. For bit n:0: Bit n of the data received in automatic st atus-polling mode is masked and its value is not considered in the matching logic 1: Bit n of the data received in automatic status-polling mode is unmasked and its value is considered in the matching logic This bitfield can be written only when BUSY = 0.",
          "values": [],
          "mask": "0b11111111111111111111111111111111"
        }
      ]
    },
    {
      "name": "PSMAR",
      "description": "polling status match register",
      "offset": "0x28",
      "fields": [
        {
          "name": "1",
          "description": "031 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 MATCH[3 This bitfield can be written only when BUSY = 0.",
          "values": [
            ["1", "16] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw 1 5 1 4 1 3 1 2 1 1 1 0 9876543210 MATCH[15:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw MATCH[3"],
            ["1", "0] : Status match Value to be compared with the masked status register to get a match."]
          ],
          "mask": "0b1000"
        }
      ]
    },
    {
      "name": "PIR",
      "description": "polling interval register",
      "offset": "0x2C",
      "fields": [
        {
          "name": "INTERVAL",
          "description": "Polling interval Number of CLK cycles betwe en two read during automat ic status-polling phases. This bitfield can be written only when BUSY = 0.",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "LPTR",
      "description": "low-power timeout register",
      "offset": "0x30",
      "fields": [
        {
          "name": "1",
          "description": "031 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. 1 5 1 4 1 3 1 2 1 1 1 0 9876543210 TIMEOUT[15:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw",
          "values": [],
          "mask": "0b1000"
        },
        {
          "name": "TIMEOUT",
          "description": "Timeout period After each access in memory-mapped mode, the QUADSPI prefetches the subsequent bytes and holds these bytes in the FIFO. This bi tfield indicates how many CLK cycles the QUADSPI waits after the FIFO becomes full until it raises NCS, putting the flash memory in a lower-consumption state. This bitfield can be written only when BUSY = 0.",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    }
  ]
}
