{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612862962210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612862962211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 12:59:22 2021 " "Processing started: Tue Feb 09 12:59:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612862962211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612862962211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA_Project -c CA_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA_Project -c CA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612862962211 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1612862962595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdmsakflmcxkmsd.v 1 1 " "Found 1 design units, including 1 entities, in source file fdmsakflmcxkmsd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdmsakflmcxkmsd " "Found entity 1: fdmsakflmcxkmsd" {  } { { "fdmsakflmcxkmsd.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/fdmsakflmcxkmsd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862962657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862962657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shift_to_right.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_shift_to_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shift_to_right " "Found entity 1: lpm_shift_to_right" {  } { { "lpm_shift_to_right.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_shift_to_right.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862962662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862962662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_to_129.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_add_to_129.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_to_129 " "Found entity 1: lpm_add_to_129" {  } { { "lpm_add_to_129.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_add_to_129.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862962665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862962665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862962675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862962675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CA_Project " "Found entity 1: CA_Project" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862962678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862962678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_shiftreg0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963230 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963234 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_compare0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare0_altfp_compare_cmb-RTL " "Found design unit 1: altfp_compare0_altfp_compare_cmb-RTL" {  } { { "altfp_compare0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/altfp_compare0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare0-RTL " "Found design unit 2: altfp_compare0-RTL" {  } { { "altfp_compare0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/altfp_compare0.vhd" 1045 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963291 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare0_altfp_compare_cmb " "Found entity 1: altfp_compare0_altfp_compare_cmb" {  } { { "altfp_compare0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/altfp_compare0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963291 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare0 " "Found entity 2: altfp_compare0" {  } { { "altfp_compare0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/altfp_compare0.vhd" 1033 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_compare0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963294 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963298 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_mux0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963302 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_mux1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963307 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dual_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_dual_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_DUAL_PORT " "Found entity 1: RAM_DUAL_PORT" {  } { { "RAM_DUAL_PORT.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/RAM_DUAL_PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTR_ROM " "Found entity 1: INSTR_ROM" {  } { { "INSTR_ROM.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/INSTR_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL_ROM " "Found entity 1: CTRL_ROM" {  } { { "CTRL_ROM.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CTRL_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.v 1 1 " "Found 1 design units, including 1 entities, in source file add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Found entity 1: ADD4" {  } { { "ADD4.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/ADD4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 2 2 " "Found 2 design units, including 2 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_lpm_constant_r09 " "Found entity 1: zero_lpm_constant_r09" {  } { { "zero.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/zero.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963328 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero " "Found entity 2: zero" {  } { { "zero.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/zero.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one.v 2 2 " "Found 2 design units, including 2 entities, in source file one.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_lpm_constant_be9 " "Found entity 1: one_lpm_constant_be9" {  } { { "one.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/one.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963330 ""} { "Info" "ISGN_ENTITY_NAME" "2 one " "Found entity 2: one" {  } { { "one.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/one.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_decode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_decode0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_forward_compare_a.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_forward_compare_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_forward_compare_a " "Found entity 1: alu_forward_compare_a" {  } { { "alu_forward_compare_a.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/alu_forward_compare_a.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862963341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862963341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA_Project " "Elaborating entity \"CA_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1612862963495 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin opcode\[2:0\] " "Illegal wire or bus name \"opcode\[2:0\]\" of type pin " {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1640 2128 2296 1656 "opcode\[2:0\]" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1612862963511 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal opcode\[2\],opcode\[2:1\] " "Illegal wire or bus name \"opcode\[2\],opcode\[2:1\]\" of type signal " {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1632 2520 2730 1648 "opcode\[2\],opcode\[2:1\]" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1612862963513 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "TO_NEAREST " "Undeclared parameter TO_NEAREST" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 824 1848 2000 984 "inst30" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1612862963531 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ROUNDING TO_NEAREST " "Can't find a definition for parameter ROUNDING -- assuming TO_NEAREST was intended to be a quoted string" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 824 1848 2000 984 "inst30" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1612862963533 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"dataa\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_ADD_SUB:inst30) " "Bus range for signal \"port \"dataa\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_ADD_SUB:inst30)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 824 1848 2000 984 "inst30" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963533 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"datab\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_ADD_SUB:inst30) " "Bus range for signal \"port \"datab\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_ADD_SUB:inst30)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 824 1848 2000 984 "inst30" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963533 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"result\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_ADD_SUB:inst30) " "Bus range for signal \"port \"result\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_ADD_SUB:inst30)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 824 1848 2000 984 "inst30" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963533 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "port dataa\[\[WIDTH_EXP + WIDTH_MAN\]..0\] " "Illegal wire or bus name \"dataa\[\[WIDTH_EXP + WIDTH_MAN\]..0\]\" of type port " {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1912 1848 2008 2088 "inst36" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1612862963533 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "port datab\[\[WIDTH_EXP + WIDTH_MAN\]..0\] " "Illegal wire or bus name \"datab\[\[WIDTH_EXP + WIDTH_MAN\]..0\]\" of type port " {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1912 1848 2008 2088 "inst36" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1612862963533 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "TO_NEAREST " "Undeclared parameter TO_NEAREST" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1536 1840 2016 1728 "inst37" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1612862963533 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ROUNDING TO_NEAREST " "Can't find a definition for parameter ROUNDING -- assuming TO_NEAREST was intended to be a quoted string" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1536 1840 2016 1728 "inst37" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1612862963533 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"dataa\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_DIV:inst37) " "Bus range for signal \"port \"dataa\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_DIV:inst37)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1536 1840 2016 1728 "inst37" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963533 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"datab\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_DIV:inst37) " "Bus range for signal \"port \"datab\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_DIV:inst37)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1536 1840 2016 1728 "inst37" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963533 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"result\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_DIV:inst37) " "Bus range for signal \"port \"result\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_DIV:inst37)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1536 1840 2016 1728 "inst37" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963533 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"dataa\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_MULT:inst38) " "Bus range for signal \"port \"dataa\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_MULT:inst38)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1288 1856 2008 1448 "inst38" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"datab\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_MULT:inst38) " "Bus range for signal \"port \"datab\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_MULT:inst38)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1288 1856 2008 1448 "inst38" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"result\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_MULT:inst38) " "Bus range for signal \"port \"result\[(WIDTH_EXP + WIDTH_MAN)..0\]\" (ID ALTFP_MULT:inst38)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1288 1856 2008 1448 "inst38" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"datab\[WIDTH-1..0\]\" (ID BUSMUX:inst45) " "Bus range for signal \"port \"datab\[WIDTH-1..0\]\" (ID BUSMUX:inst45)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1224 2472 2584 1312 "inst45" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"dataa\[WIDTH-1..0\]\" (ID BUSMUX:inst45) " "Bus range for signal \"port \"dataa\[WIDTH-1..0\]\" (ID BUSMUX:inst45)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1224 2472 2584 1312 "inst45" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"result\[WIDTH-1..0\]\" (ID BUSMUX:inst45) " "Bus range for signal \"port \"result\[WIDTH-1..0\]\" (ID BUSMUX:inst45)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1224 2472 2584 1312 "inst45" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"datab\[WIDTH-1..0\]\" (ID BUSMUX:inst46) " "Bus range for signal \"port \"datab\[WIDTH-1..0\]\" (ID BUSMUX:inst46)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1464 2464 2576 1552 "inst46" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"dataa\[WIDTH-1..0\]\" (ID BUSMUX:inst46) " "Bus range for signal \"port \"dataa\[WIDTH-1..0\]\" (ID BUSMUX:inst46)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1464 2464 2576 1552 "inst46" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"result\[WIDTH-1..0\]\" (ID BUSMUX:inst46) " "Bus range for signal \"port \"result\[WIDTH-1..0\]\" (ID BUSMUX:inst46)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1464 2464 2576 1552 "inst46" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"datab\[WIDTH-1..0\]\" (ID BUSMUX:inst47) " "Bus range for signal \"port \"datab\[WIDTH-1..0\]\" (ID BUSMUX:inst47)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1248 2304 2416 1336 "inst47" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"dataa\[WIDTH-1..0\]\" (ID BUSMUX:inst47) " "Bus range for signal \"port \"dataa\[WIDTH-1..0\]\" (ID BUSMUX:inst47)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1248 2304 2416 1336 "inst47" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"result\[WIDTH-1..0\]\" (ID BUSMUX:inst47) " "Bus range for signal \"port \"result\[WIDTH-1..0\]\" (ID BUSMUX:inst47)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1248 2304 2416 1336 "inst47" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"datab\[WIDTH-1..0\]\" (ID BUSMUX:inst48) " "Bus range for signal \"port \"datab\[WIDTH-1..0\]\" (ID BUSMUX:inst48)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1424 2288 2400 1512 "inst48" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"dataa\[WIDTH-1..0\]\" (ID BUSMUX:inst48) " "Bus range for signal \"port \"dataa\[WIDTH-1..0\]\" (ID BUSMUX:inst48)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1424 2288 2400 1512 "inst48" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"result\[WIDTH-1..0\]\" (ID BUSMUX:inst48) " "Bus range for signal \"port \"result\[WIDTH-1..0\]\" (ID BUSMUX:inst48)\" must be a number" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { { 1424 2288 2400 1512 "inst48" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612862963534 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1612862963539 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 26 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 26 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612862963743 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 09 12:59:23 2021 " "Processing ended: Tue Feb 09 12:59:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612862963743 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612862963743 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612862963743 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612862963743 ""}
