{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694531807485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694531807486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 09:16:47 2023 " "Processing started: Tue Sep 12 09:16:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694531807486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694531807486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694531807486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694531807961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694531807961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador1bit " "Found entity 1: sumador1bit" {  } { { "sumador1bit.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumador1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador1bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador1bit_tb " "Found entity 1: sumador1bit_tb" {  } { { "sumador1bit_tb.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumador1bit_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorNbits " "Found entity 1: sumadorNbits" {  } { { "sumadorNbits.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumadorNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadornbits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadornbits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorNbits_tb " "Found entity 1: sumadorNbits_tb" {  } { { "sumadorNbits_tb.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumadorNbits_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleftnbits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleftnbits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeftNbits_tb " "Found entity 1: shiftLeftNbits_tb" {  } { { "shiftLeftNbits_tb.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftLeftNbits_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleftnbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleftnbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeftNbits " "Found entity 1: shiftLeftNbits" {  } { { "shiftLeftNbits.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftLeftNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift1bit " "Found entity 1: shift1bit" {  } { { "shift1bit.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shift1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento.sv 1 1 " "Found 1 design units, including 1 entities, in source file complemento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complemento " "Found entity 1: complemento" {  } { { "complemento.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/complemento.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file complemento_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complemento_tb " "Found entity 1: complemento_tb" {  } { { "complemento_tb.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/complemento_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorNbits " "Found entity 1: restadorNbits" {  } { { "restadorNbits.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/restadorNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadornbits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadornbits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorNbits_tb " "Found entity 1: restadorNbits_tb" {  } { { "restadorNbits_tb.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/restadorNbits_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andnbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file andnbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andNbits " "Found entity 1: andNbits" {  } { { "andNbits.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/andNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file ornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orNbits " "Found entity 1: orNbits" {  } { { "orNbits.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/orNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file xornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorNbits " "Found entity 1: xorNbits" {  } { { "xorNbits.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/xorNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebas.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pruebas " "Found entity 1: pruebas" {  } { { "pruebas.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/pruebas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebas_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebas_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pruebas_tb " "Found entity 1: pruebas_tb" {  } { { "pruebas_tb.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/pruebas_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrightnbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftrightnbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRightNbits " "Found entity 1: shiftRightNbits" {  } { { "shiftRightNbits.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftRightNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrightnbits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftrightnbits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRightNbits_tb " "Found entity 1: shiftRightNbits_tb" {  } { { "shiftRightNbits_tb.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftRightNbits_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_tb " "Found entity 1: multiplicador_tb" {  } { { "multiplicador_tb.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/multiplicador_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817047 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divisor.sv(12) " "Verilog HDL information at divisor.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "divisor.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1694531817049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_tb " "Found entity 1: divisor_tb" {  } { { "divisor_tb.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhexadecimal.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayhexadecimal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_hexadecimal " "Found entity 1: display_hexadecimal" {  } { { "displayHexadecimal.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/displayHexadecimal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alumux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluMux " "Found entity 1: aluMux" {  } { { "aluMux.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/aluMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgainterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgainterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAInterface " "Found entity 1: FPGAInterface" {  } { { "FPGAInterface.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgamux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgamux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaMux " "Found entity 1: fpgaMux" {  } { { "fpgaMux.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgamux_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgamux_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaMux_tb " "Found entity 1: fpgaMux_tb" {  } { { "fpgaMux_tb.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgainterface_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgainterface_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaInterface_tb " "Found entity 1: fpgaInterface_tb" {  } { { "fpgaInterface_tb.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaInterface_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694531817067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694531817067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAInterface " "Elaborating entity \"FPGAInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694531817110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpgaMux fpgaMux:fpgaMuxi " "Elaborating entity \"fpgaMux\" for hierarchy \"fpgaMux:fpgaMuxi\"" {  } { { "FPGAInterface.sv" "fpgaMuxi" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817120 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fpgaMux.sv(7) " "Verilog HDL Case Statement warning at fpgaMux.sv(7): incomplete case statement has no default case item" {  } { { "fpgaMux.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1694531817121 "|FPGAInterface|fpgaMux:fpgaMuxi"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result fpgaMux.sv(7) " "Verilog HDL Always Construct warning at fpgaMux.sv(7): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "fpgaMux.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1694531817121 "|FPGAInterface|fpgaMux:fpgaMuxi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] fpgaMux.sv(7) " "Inferred latch for \"result\[0\]\" at fpgaMux.sv(7)" {  } { { "fpgaMux.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1694531817121 "|FPGAInterface|fpgaMux:fpgaMuxi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] fpgaMux.sv(7) " "Inferred latch for \"result\[1\]\" at fpgaMux.sv(7)" {  } { { "fpgaMux.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1694531817121 "|FPGAInterface|fpgaMux:fpgaMuxi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] fpgaMux.sv(7) " "Inferred latch for \"result\[2\]\" at fpgaMux.sv(7)" {  } { { "fpgaMux.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1694531817121 "|FPGAInterface|fpgaMux:fpgaMuxi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] fpgaMux.sv(7) " "Inferred latch for \"result\[3\]\" at fpgaMux.sv(7)" {  } { { "fpgaMux.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1694531817121 "|FPGAInterface|fpgaMux:fpgaMuxi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:fpgaAlu " "Elaborating entity \"alu\" for hierarchy \"alu:fpgaAlu\"" {  } { { "FPGAInterface.sv" "fpgaAlu" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(26) " "Verilog HDL assignment warning at ALU.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694531817123 "|FPGAInterface|alu:fpgaAlu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(27) " "Verilog HDL assignment warning at ALU.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694531817123 "|FPGAInterface|alu:fpgaAlu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(28) " "Verilog HDL assignment warning at ALU.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694531817123 "|FPGAInterface|alu:fpgaAlu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(29) " "Verilog HDL assignment warning at ALU.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694531817123 "|FPGAInterface|alu:fpgaAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orNbits alu:fpgaAlu\|orNbits:aluOr " "Elaborating entity \"orNbits\" for hierarchy \"alu:fpgaAlu\|orNbits:aluOr\"" {  } { { "ALU.sv" "aluOr" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andNbits alu:fpgaAlu\|andNbits:aluAnd " "Elaborating entity \"andNbits\" for hierarchy \"alu:fpgaAlu\|andNbits:aluAnd\"" {  } { { "ALU.sv" "aluAnd" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorNbits alu:fpgaAlu\|xorNbits:aluXor " "Elaborating entity \"xorNbits\" for hierarchy \"alu:fpgaAlu\|xorNbits:aluXor\"" {  } { { "ALU.sv" "aluXor" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeftNbits alu:fpgaAlu\|shiftLeftNbits:aluSl " "Elaborating entity \"shiftLeftNbits\" for hierarchy \"alu:fpgaAlu\|shiftLeftNbits:aluSl\"" {  } { { "ALU.sv" "aluSl" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817128 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp2 shiftLeftNbits.sv(17) " "Verilog HDL Always Construct warning at shiftLeftNbits.sv(17): inferring latch(es) for variable \"temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "shiftLeftNbits.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftLeftNbits.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1694531817128 "|shiftLeftNbits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1bit alu:fpgaAlu\|shiftLeftNbits:aluSl\|shift1bit:shift_creator\[0\].sll " "Elaborating entity \"shift1bit\" for hierarchy \"alu:fpgaAlu\|shiftLeftNbits:aluSl\|shift1bit:shift_creator\[0\].sll\"" {  } { { "shiftLeftNbits.sv" "shift_creator\[0\].sll" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftLeftNbits.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRightNbits alu:fpgaAlu\|shiftRightNbits:aluSr " "Elaborating entity \"shiftRightNbits\" for hierarchy \"alu:fpgaAlu\|shiftRightNbits:aluSr\"" {  } { { "ALU.sv" "aluSr" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817131 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp2 shiftRightNbits.sv(17) " "Verilog HDL Always Construct warning at shiftRightNbits.sv(17): inferring latch(es) for variable \"temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "shiftRightNbits.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftRightNbits.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1694531817132 "|shiftRightNbits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadorNbits alu:fpgaAlu\|sumadorNbits:aluSum " "Elaborating entity \"sumadorNbits\" for hierarchy \"alu:fpgaAlu\|sumadorNbits:aluSum\"" {  } { { "ALU.sv" "aluSum" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador1bit alu:fpgaAlu\|sumadorNbits:aluSum\|sumador1bit:sum " "Elaborating entity \"sumador1bit\" for hierarchy \"alu:fpgaAlu\|sumadorNbits:aluSum\|sumador1bit:sum\"" {  } { { "sumadorNbits.sv" "sum" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumadorNbits.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restadorNbits alu:fpgaAlu\|restadorNbits:aluRes " "Elaborating entity \"restadorNbits\" for hierarchy \"alu:fpgaAlu\|restadorNbits:aluRes\"" {  } { { "ALU.sv" "aluRes" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complemento alu:fpgaAlu\|restadorNbits:aluRes\|complemento:comp2b " "Elaborating entity \"complemento\" for hierarchy \"alu:fpgaAlu\|restadorNbits:aluRes\|complemento:comp2b\"" {  } { { "restadorNbits.sv" "comp2b" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/restadorNbits.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador alu:fpgaAlu\|multiplicador:aluMul " "Elaborating entity \"multiplicador\" for hierarchy \"alu:fpgaAlu\|multiplicador:aluMul\"" {  } { { "ALU.sv" "aluMul" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 multiplicador.sv(48) " "Verilog HDL assignment warning at multiplicador.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "multiplicador.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/multiplicador.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694531817145 "|multiplicador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor alu:fpgaAlu\|divisor:aluDiv " "Elaborating entity \"divisor\" for hierarchy \"alu:fpgaAlu\|divisor:aluDiv\"" {  } { { "ALU.sv" "aluDiv" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempDiv divisor.sv(7) " "Verilog HDL or VHDL warning at divisor.sv(7): object \"tempDiv\" assigned a value but never read" {  } { { "divisor.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694531817151 "|divisor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempDvd divisor.sv(7) " "Verilog HDL or VHDL warning at divisor.sv(7): object \"tempDvd\" assigned a value but never read" {  } { { "divisor.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694531817151 "|divisor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uno divisor.sv(9) " "Verilog HDL or VHDL warning at divisor.sv(9): object \"uno\" assigned a value but never read" {  } { { "divisor.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694531817152 "|divisor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero divisor.sv(9) " "Verilog HDL or VHDL warning at divisor.sv(9): object \"zero\" assigned a value but never read" {  } { { "divisor.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694531817152 "|divisor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 divisor.sv(26) " "Verilog HDL assignment warning at divisor.sv(26): truncated value with size 5 to match size of target (4)" {  } { { "divisor.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694531817152 "|divisor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shamt divisor.sv(12) " "Verilog HDL Always Construct warning at divisor.sv(12): inferring latch(es) for variable \"shamt\", which holds its previous value in one or more paths through the always construct" {  } { { "divisor.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1694531817152 "|divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluMux alu:fpgaAlu\|aluMux:aluMuxInstance " "Elaborating entity \"aluMux\" for hierarchy \"alu:fpgaAlu\|aluMux:aluMuxInstance\"" {  } { { "ALU.sv" "aluMuxInstance" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 aluMux.sv(26) " "Verilog HDL assignment warning at aluMux.sv(26): truncated value with size 16 to match size of target (4)" {  } { { "aluMux.sv" "" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/aluMux.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694531817153 "|FPGAInterface|alu:fpgaAlu|aluMux:aluMuxInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_hexadecimal display_hexadecimal:hexSeg " "Elaborating entity \"display_hexadecimal\" for hierarchy \"display_hexadecimal:hexSeg\"" {  } { { "FPGAInterface.sv" "hexSeg" { Text "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694531817154 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1694531817223 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1694531817261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694531817273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 09:16:57 2023 " "Processing ended: Tue Sep 12 09:16:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694531817273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694531817273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694531817273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694531817273 ""}
