############################################################################
## This system.ucf file is generated by Base System Builder based on the
## settings in the selected Xilinx Board Definition file. Please add other
## user constraints to this file based on customer design specifications.
############################################################################

Net sys_clk_pin LOC=AE14;
Net sys_clk_pin IOSTANDARD = LVCMOS33;
## System level constraints
Net sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps;

Net sys_rst_pin TIG;
Net sys_rst_pin LOC=D6;
Net sys_rst_pin PULLUP;

## IO Devices constraints

#### Module RS232_Uart constraints

Net fpga_0_RS232_Uart_RX_pin LOC=W2;
Net fpga_0_RS232_Uart_RX_pin IOSTANDARD = LVCMOS33;
Net fpga_0_RS232_Uart_TX_pin LOC=W1;
Net fpga_0_RS232_Uart_TX_pin IOSTANDARD = LVCMOS33;

#### Module LEDs_4Bit constraints
NET fpga_0_LEDs_4Bit_GPIO_IO_pin<0> LOC=aa24;
NET fpga_0_LEDs_4Bit_GPIO_IO_pin<1> LOC=v20;
NET fpga_0_LEDs_4Bit_GPIO_IO_pin<2> LOC=ac25;
NET fpga_0_LEDs_4Bit_GPIO_IO_pin<3> LOC=ac24;
NET fpga_0_LEDs_4Bit_GPIO_IO_pin<4> LOC=w25;
NET fpga_0_LEDs_4Bit_GPIO_IO_pin<5> LOC=ab24;
NET fpga_0_LEDs_4Bit_GPIO_IO_pin<6> LOC=y24;

#### Module LEDs_Positions constraints

Net fpga_0_LEDs_Positions_GPIO_IO_pin<0> LOC=C6;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<0> IOSTANDARD = LVCMOS25;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<0> PULLUP;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<0> SLEW = SLOW;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<0> DRIVE = 2;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<0> TIG;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<1> LOC=F9;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<1> IOSTANDARD = LVCMOS25;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<1> PULLUP;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<1> SLEW = SLOW;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<1> DRIVE = 2;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<1> TIG;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<2> LOC=A5;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<2> IOSTANDARD = LVCMOS25;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<2> PULLUP;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<2> SLEW = SLOW;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<2> DRIVE = 2;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<2> TIG;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<3> LOC=E10;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<3> IOSTANDARD = LVCMOS25;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<3> PULLUP;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<3> SLEW = SLOW;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<3> DRIVE = 2;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<3> TIG;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<4> LOC=E2;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<4> IOSTANDARD = LVCMOS25;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<4> PULLUP;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<4> SLEW = SLOW;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<4> DRIVE = 2;
Net fpga_0_LEDs_Positions_GPIO_IO_pin<4> TIG;

#### Module Push_Buttons_Position constraints

Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<0> LOC=B6;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<0> IOSTANDARD = LVCMOS25;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<0> PULLUP;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<0> SLEW = SLOW;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<0> DRIVE = 2;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<0> TIG;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<1> LOC=E9;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<1> IOSTANDARD = LVCMOS25;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<1> PULLUP;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<1> SLEW = SLOW;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<1> DRIVE = 2;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<1> TIG;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<2> LOC=A6;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<2> IOSTANDARD = LVCMOS25;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<2> PULLUP;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<2> SLEW = SLOW;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<2> DRIVE = 2;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<2> TIG;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<3> LOC=F10;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<3> IOSTANDARD = LVCMOS25;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<3> PULLUP;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<3> SLEW = SLOW;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<3> DRIVE = 2;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<3> TIG;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<4> LOC=E7;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<4> IOSTANDARD = LVCMOS25;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<4> PULLUP;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<4> SLEW = SLOW;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<4> DRIVE = 2;
Net fpga_0_Push_Buttons_Position_GPIO_IO_pin<4> TIG;

#### Module DIP_Switches_8Bit constraints

Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<0> LOC=U24;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<0> IOSTANDARD = LVCMOS33;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<0> PULLUP;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<0> SLEW = SLOW;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<0> DRIVE = 2;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<0> TIG;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<1> LOC=U25;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<1> IOSTANDARD = LVCMOS33;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<1> PULLUP;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<1> SLEW = SLOW;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<1> DRIVE = 2;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<1> TIG;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<2> LOC=V23;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<2> IOSTANDARD = LVCMOS33;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<2> PULLUP;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<2> SLEW = SLOW;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<2> DRIVE = 2;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<2> TIG;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<3> LOC=U23;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<3> IOSTANDARD = LVCMOS33;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<3> PULLUP;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<3> SLEW = SLOW;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<3> DRIVE = 2;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<3> TIG;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<4> LOC=U26;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<4> IOSTANDARD = LVCMOS33;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<4> PULLUP;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<4> SLEW = SLOW;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<4> DRIVE = 2;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<4> TIG;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<5> LOC=T26;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<5> IOSTANDARD = LVCMOS33;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<5> PULLUP;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<5> SLEW = SLOW;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<5> DRIVE = 2;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<5> TIG;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<6> LOC=R19;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<6> IOSTANDARD = LVCMOS33;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<6> PULLUP;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<6> SLEW = SLOW;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<6> DRIVE = 2;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<6> TIG;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<7> LOC=R20;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<7> IOSTANDARD = LVCMOS33;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<7> PULLUP;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<7> SLEW = SLOW;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<7> DRIVE = 2;
Net fpga_0_DIP_Switches_8Bit_GPIO_in_pin<7> TIG;

#### Module DDR_SDRAM_64Mx32 constraints

Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<12> LOC=C26;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<12> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<11> LOC=E17;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<11> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<10> LOC=D18;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<10> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<9> LOC=C19;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<9> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<8> LOC=F17;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<8> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<7> LOC=B18;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<7> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<6> LOC=B20;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<6> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<5> LOC=C20;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<5> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<4> LOC=D20;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<4> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<3> LOC=C21;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<3> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<2> LOC=A18;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<2> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<1> LOC=B21;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<1> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<0> LOC=A24;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Addr_pin<0> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_BankAddr_pin<1> LOC=B12;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_BankAddr_pin<1> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_BankAddr_pin<0> LOC=A16;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_BankAddr_pin<0> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_CASn_pin LOC=F23;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_CASn_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_CKE_pin LOC=G22;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_CKE_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_CSn_pin LOC=G21;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_CSn_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_RASn_pin LOC=F24;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_RASn_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_WEn_pin LOC=A23;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_WEn_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DM_pin<3> LOC=G19;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DM_pin<3> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DM_pin<2> LOC=G24;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DM_pin<2> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DM_pin<1> LOC=G20;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DM_pin<1> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DM_pin<0> LOC=C22;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DM_pin<0> IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQS_pin<3> LOC=D25;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQS_pin<3> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQS_pin<2> LOC=G18;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQS_pin<2> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQS_pin<1> LOC=G17;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQS_pin<1> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQS_pin<0> LOC=D26;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQS_pin<0> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<31> LOC=H20;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<31> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<30> LOC=E23;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<30> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<29> LOC=H26;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<29> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<28> LOC=H22;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<28> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<27> LOC=E25;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<27> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<26> LOC=E26;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<26> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<25> LOC=F26;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<25> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<24> LOC=E24;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<24> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<23> LOC=E20;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<23> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<22> LOC=A22;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<22> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<21> LOC=C23;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<21> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<20> LOC=C24;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<20> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<19> LOC=A20;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<19> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<18> LOC=A21;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<18> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<17> LOC=D24;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<17> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<16> LOC=E18;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<16> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<15> LOC=F18;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<15> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<14> LOC=A19;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<14> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<13> LOC=F19;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<13> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<12> LOC=B23;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<12> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<11> LOC=E21;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<11> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<10> LOC=D22;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<10> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<9> LOC=D23;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<9> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<8> LOC=B24;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<8> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<7> LOC=E22;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<7> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<6> LOC=F20;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<6> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<5> LOC=H23;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<5> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<4> LOC=G25;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<4> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<3> LOC=G26;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<3> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<2> LOC=H25;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<2> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<1> LOC=H24;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<1> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<0> LOC=H21;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_DQ_pin<0> IOSTANDARD = SSTL2_II;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Clk_pin LOC=A10;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Clk_pin IOSTANDARD = SSTL2_I;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Clkn_pin LOC=B10;
Net fpga_0_DDR_SDRAM_64Mx32_DDR_Clkn_pin IOSTANDARD = SSTL2_I;

Net fpga_0_DDR_CLK_FB LOC=B13;
Net fpga_0_DDR_CLK_FB IOSTANDARD = LVCMOS25;

NET ac97_clk       LOC = AE10;
NET ac97_clk       IOSTANDARD = LVCMOS33;
#TIMESPEC TS_ac97_clk = PERIOD ac97_clk 81380 ps;
#Net ac97_clk TNM_NET = ac97_clk;
#Net ac97_clk TIG;
NET ac97_clk       PERIOD = 80;
NET ac97_sdata_in  LOC = AD16;
NET ac97_sdata_in  IOSTANDARD = LVCMOS33;
NET ac97_sdata_out LOC = C8;
NET ac97_sync      LOC = D9;  
#NET snn_network_clk      LOC = AE14;  
#Net snn_network_clk IOSTANDARD = LVCMOS33;
#NET snn_system_clk      LOC = AD12;  
#Net snn_system_clk IOSTANDARD = LVCMOS33;
#TIMESPEC TS_snn_system_clk = PERIOD snn_system_clk 20000 ps;
#Net snn_system_clk TNM_NET = snn_system_clk;
#Net snn_system_clk TIG;

NET data<4>  LOC = AB23  ;
NET data<5>  LOC = W26  ;
#NET debug2<0>  LOC = Y26  ;
NET cntrl<0>  LOC = Y25  ;
NET cntrl<1>  LOC = AA26  ;
#NET debug2<3>  LOC = AA23  ;
NET data<3>  LOC = AC21  ;
NET data<2>  LOC = AB26  ;
NET data<1>  LOC = AC23  ;
NET data<0>  LOC = AB25  ;
NET data<6>  LOC = AD23  ;
NET data<7>  LOC = AC26  ;
#NET debug<8>  LOC = AD26  ;
#NET debug<9>  LOC = AC22  ;
#NET debug<10>  LOC = V22  ;
#NET debug<11>  LOC = V21  ;
