BOARD_PART:(string) DEFAULT_VALUE ()==CURRENT_VALUE (xilinx.com:zcu102:part0:3.2)
COMPXLIB.ACTIVEHDL_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/compile_simlib/activehdl)==CURRENT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/compile_simlib/activehdl)
COMPXLIB.FUNCSIM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
COMPXLIB.IES_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/compile_simlib/ies)==CURRENT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/compile_simlib/ies)
COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/compile_simlib/modelsim)==CURRENT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/compile_simlib/modelsim)
COMPXLIB.OVERWRITE_LIBS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
COMPXLIB.QUESTA_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/compile_simlib/questa)==CURRENT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/compile_simlib/questa)
COMPXLIB.RIVIERA_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/compile_simlib/riviera)==CURRENT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/compile_simlib/riviera)
COMPXLIB.TIMESIM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
COMPXLIB.VCS_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/compile_simlib/vcs)==CURRENT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/compile_simlib/vcs)
COMPXLIB.XSIM_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
CORECONTAINER.ENABLE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
DEFAULT_LIB:(string) DEFAULT_VALUE ()==CURRENT_VALUE (xil_defaultlib)
ENABLE_OPTIONAL_RUNS_STA:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ENABLE_VHDL_2008:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
GENERATE_IP_UPGRADE_LOG:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
IP_CACHE_PERMISSIONS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (read write)
IP_INTERFACE_INFERENCE_PRIORITY:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
IP_OUTPUT_REPO:(string) DEFAULT_VALUE ()==CURRENT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.cache/ip)
IS_READONLY:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
LEGACY_IP_REPO_PATHS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
MEM.ENABLE_MEMORY_MAP_GENERATION:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
PLATFORM.BOARD_ID:(string) DEFAULT_VALUE ()==CURRENT_VALUE (zcu102)
PLATFORM.DEFAULT_OUTPUT_TYPE:(enum) DEFAULT_VALUE (undefined)==CURRENT_VALUE (undefined)
PLATFORM.DESIGN_INTENT.DATACENTER:(enum) DEFAULT_VALUE (undefined)==CURRENT_VALUE (undefined)
PLATFORM.DESIGN_INTENT.EMBEDDED:(enum) DEFAULT_VALUE (undefined)==CURRENT_VALUE (undefined)
PLATFORM.DESIGN_INTENT.EXTERNAL_HOST:(enum) DEFAULT_VALUE (undefined)==CURRENT_VALUE (undefined)
PLATFORM.DESIGN_INTENT.SERVER_MANAGED:(enum) DEFAULT_VALUE (undefined)==CURRENT_VALUE (undefined)
PLATFORM.ROM.DEBUG_TYPE:(int) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
PLATFORM.ROM.PROM_TYPE:(int) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
PLATFORM.SLRCONSTRAINTMODE:(int) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
PROJECT_TYPE:(enum) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
PR_FLOW:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
SIM.CENTRAL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE (/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.ip_user_files)
SIM.IP.AUTO_EXPORT_SCRIPTS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
SIM.USE_IP_COMPILED_LIBS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SIMULATOR_LANGUAGE:(enum) DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Mixed)
SOURCE_MGMT_MODE:(enum) DEFAULT_VALUE (All)==CURRENT_VALUE (All)
TARGET_LANGUAGE:(enum) DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
TARGET_SIMULATOR:(string) DEFAULT_VALUE (XSim)==CURRENT_VALUE (XSim)
TOOL_FLOW:(enum) DEFAULT_VALUE (Vivado)==CURRENT_VALUE (Vivado)
XPM_LIBRARIES:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (XPM_MEMORY)
XSIM.ARRAY_DISPLAY_LIMIT:(string) DEFAULT_VALUE (1024)==CURRENT_VALUE (1024)
XSIM.RADIX:(enum) DEFAULT_VALUE (hex)==CURRENT_VALUE (hex)
XSIM.TIME_UNIT:(enum) DEFAULT_VALUE (ns)==CURRENT_VALUE (ns)
XSIM.TRACE_LIMIT:(string) DEFAULT_VALUE (65536)==CURRENT_VALUE (65536)
apu_core_package.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apu_core_package.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apu_core_package.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apu_core_package.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apu_core_package.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apu_core_package.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apu_core_package.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apu_core_package.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apu_core_package.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_pkg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_pkg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_pkg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_pkg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_pkg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_pkg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_pkg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_pkg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_pkg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_defines.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_defines.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_defines.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_defines.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_defines.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_defines.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_defines.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_defines.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_defines.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_test_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_test_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_test_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_test_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_test_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_test_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_test_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_test_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_test_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_controller.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_controller.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_controller.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_controller.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_controller.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_controller.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_controller.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_controller.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_controller.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_decoder.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_decoder.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_decoder.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_decoder.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_decoder.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_decoder.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_decoder.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_decoder.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_decoder.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_hwloop_regs.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_hwloop_regs.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_hwloop_regs.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_hwloop_regs.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_hwloop_regs.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_hwloop_regs.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_hwloop_regs.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_hwloop_regs.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_hwloop_regs.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_int_controller.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_int_controller.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_int_controller.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_int_controller.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_int_controller.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_int_controller.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_int_controller.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_int_controller.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_int_controller.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_register_file.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_register_file.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_register_file.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_register_file.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_register_file.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_register_file.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_register_file.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_register_file.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_register_file.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_id_stage.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_id_stage.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_id_stage.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_id_stage.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_id_stage.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_id_stage.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_id_stage.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_id_stage.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_id_stage.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_crc32.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
adbg_crc32.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_crc32.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adbg_crc32.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adbg_crc32.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adbg_crc32.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adbg_crc32.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_crc32.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_crc32.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_full_detector_hyper.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
dc_full_detector_hyper.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_full_detector_hyper.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dc_full_detector_hyper.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dc_full_detector_hyper.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dc_full_detector_hyper.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dc_full_detector_hyper.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_full_detector_hyper.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_full_detector_hyper.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_synchronizer_hyper.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
dc_synchronizer_hyper.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_synchronizer_hyper.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dc_synchronizer_hyper.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dc_synchronizer_hyper.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dc_synchronizer_hyper.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dc_synchronizer_hyper.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_synchronizer_hyper.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_synchronizer_hyper.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_token_ring_fifo_din_hyper.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
dc_token_ring_fifo_din_hyper.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_token_ring_fifo_din_hyper.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dc_token_ring_fifo_din_hyper.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dc_token_ring_fifo_din_hyper.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dc_token_ring_fifo_din_hyper.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dc_token_ring_fifo_din_hyper.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_token_ring_fifo_din_hyper.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_token_ring_fifo_din_hyper.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_token_ring_fifo_dout_hyper.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
dc_token_ring_fifo_dout_hyper.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_token_ring_fifo_dout_hyper.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dc_token_ring_fifo_dout_hyper.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dc_token_ring_fifo_dout_hyper.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dc_token_ring_fifo_dout_hyper.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dc_token_ring_fifo_dout_hyper.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_token_ring_fifo_dout_hyper.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_token_ring_fifo_dout_hyper.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_token_ring_hyper.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
dc_token_ring_hyper.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_token_ring_hyper.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dc_token_ring_hyper.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dc_token_ring_hyper.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dc_token_ring_hyper.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dc_token_ring_hyper.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_token_ring_hyper.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_token_ring_hyper.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tap_top.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
tap_top.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tap_top.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tap_top.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tap_top.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tap_top.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tap_top.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tap_top.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tap_top.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req_FPU.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
AddressDecoder_Req_FPU.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req_FPU.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AddressDecoder_Req_FPU.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AddressDecoder_Req_FPU.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AddressDecoder_Req_FPU.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
AddressDecoder_Req_FPU.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req_FPU.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req_FPU.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req_L2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
AddressDecoder_Req_L2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req_L2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AddressDecoder_Req_L2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AddressDecoder_Req_L2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AddressDecoder_Req_L2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
AddressDecoder_Req_L2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req_L2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req_L2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_FPU.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
AddressDecoder_Resp_FPU.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_FPU.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AddressDecoder_Resp_FPU.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AddressDecoder_Resp_FPU.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AddressDecoder_Resp_FPU.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
AddressDecoder_Resp_FPU.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_FPU.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_FPU.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_L2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
AddressDecoder_Resp_L2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_L2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AddressDecoder_Resp_L2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AddressDecoder_Resp_L2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AddressDecoder_Resp_L2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
AddressDecoder_Resp_L2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_L2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_L2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_FPU.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ArbitrationTree_FPU.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_FPU.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ArbitrationTree_FPU.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ArbitrationTree_FPU.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ArbitrationTree_FPU.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ArbitrationTree_FPU.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_FPU.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_FPU.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_L2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ArbitrationTree_L2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_L2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ArbitrationTree_L2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ArbitrationTree_L2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ArbitrationTree_L2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ArbitrationTree_L2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_L2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_L2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DistributedArbitrationNetwork_Req_icache_intc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
DistributedArbitrationNetwork_Req_icache_intc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DistributedArbitrationNetwork_Req_icache_intc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
DistributedArbitrationNetwork_Req_icache_intc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
DistributedArbitrationNetwork_Req_icache_intc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
DistributedArbitrationNetwork_Req_icache_intc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
DistributedArbitrationNetwork_Req_icache_intc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DistributedArbitrationNetwork_Req_icache_intc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DistributedArbitrationNetwork_Req_icache_intc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DistributedArbitrationNetwork_Resp_icache_intc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
DistributedArbitrationNetwork_Resp_icache_intc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DistributedArbitrationNetwork_Resp_icache_intc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
DistributedArbitrationNetwork_Resp_icache_intc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
DistributedArbitrationNetwork_Resp_icache_intc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
DistributedArbitrationNetwork_Resp_icache_intc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
DistributedArbitrationNetwork_Resp_icache_intc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DistributedArbitrationNetwork_Resp_icache_intc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DistributedArbitrationNetwork_Resp_icache_intc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FPU_clock_gating.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
FPU_clock_gating.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FPU_clock_gating.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FPU_clock_gating.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
FPU_clock_gating.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
FPU_clock_gating.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
FPU_clock_gating.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FPU_clock_gating.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FPU_clock_gating.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_FPU.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
FanInPrimitive_Req_FPU.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_FPU.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FanInPrimitive_Req_FPU.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
FanInPrimitive_Req_FPU.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
FanInPrimitive_Req_FPU.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
FanInPrimitive_Req_FPU.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_FPU.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_FPU.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_L2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
FanInPrimitive_Req_L2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_L2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FanInPrimitive_Req_L2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
FanInPrimitive_Req_L2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
FanInPrimitive_Req_L2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
FanInPrimitive_Req_L2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_L2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_L2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp_FPU.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
FanInPrimitive_Resp_FPU.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp_FPU.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FanInPrimitive_Resp_FPU.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
FanInPrimitive_Resp_FPU.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
FanInPrimitive_Resp_FPU.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
FanInPrimitive_Resp_FPU.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp_FPU.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp_FPU.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp_L2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
FanInPrimitive_Resp_L2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp_L2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FanInPrimitive_Resp_L2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
FanInPrimitive_Resp_L2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
FanInPrimitive_Resp_L2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
FanInPrimitive_Resp_L2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp_L2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp_L2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
LFSR_FPU.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
LFSR_FPU.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
LFSR_FPU.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
LFSR_FPU.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
LFSR_FPU.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
LFSR_FPU.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
LFSR_FPU.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
LFSR_FPU.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
LFSR_FPU.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ_L2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
MUX2_REQ_L2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ_L2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
MUX2_REQ_L2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
MUX2_REQ_L2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
MUX2_REQ_L2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
MUX2_REQ_L2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ_L2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ_L2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_FPU.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RR_Flag_Req_FPU.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_FPU.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RR_Flag_Req_FPU.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RR_Flag_Req_FPU.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RR_Flag_Req_FPU.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RR_Flag_Req_FPU.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_FPU.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_FPU.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_L2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RR_Flag_Req_L2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_L2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RR_Flag_Req_L2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RR_Flag_Req_L2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RR_Flag_Req_L2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RR_Flag_Req_L2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_L2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_L2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RefillTracker_4.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RefillTracker_4.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RefillTracker_4.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RefillTracker_4.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RefillTracker_4.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RefillTracker_4.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RefillTracker_4.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RefillTracker_4.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RefillTracker_4.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
Req_Arb_Node_icache_intc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
Req_Arb_Node_icache_intc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
Req_Arb_Node_icache_intc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
Req_Arb_Node_icache_intc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
Req_Arb_Node_icache_intc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
Req_Arb_Node_icache_intc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
Req_Arb_Node_icache_intc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
Req_Arb_Node_icache_intc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
Req_Arb_Node_icache_intc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock_FPU.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RequestBlock_FPU.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock_FPU.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RequestBlock_FPU.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RequestBlock_FPU.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RequestBlock_FPU.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RequestBlock_FPU.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock_FPU.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock_FPU.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock_L2_1CH.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RequestBlock_L2_1CH.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock_L2_1CH.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RequestBlock_L2_1CH.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RequestBlock_L2_1CH.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RequestBlock_L2_1CH.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RequestBlock_L2_1CH.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock_L2_1CH.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock_L2_1CH.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock_L2_2CH.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RequestBlock_L2_2CH.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock_L2_2CH.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RequestBlock_L2_2CH.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RequestBlock_L2_2CH.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RequestBlock_L2_2CH.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RequestBlock_L2_2CH.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock_L2_2CH.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock_L2_2CH.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
Resp_Arb_Node_icache_intc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
Resp_Arb_Node_icache_intc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
Resp_Arb_Node_icache_intc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
Resp_Arb_Node_icache_intc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
Resp_Arb_Node_icache_intc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
Resp_Arb_Node_icache_intc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
Resp_Arb_Node_icache_intc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
Resp_Arb_Node_icache_intc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
Resp_Arb_Node_icache_intc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_FPU.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ResponseBlock_FPU.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_FPU.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ResponseBlock_FPU.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ResponseBlock_FPU.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ResponseBlock_FPU.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ResponseBlock_FPU.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_FPU.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_FPU.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_L2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ResponseBlock_L2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_L2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ResponseBlock_L2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ResponseBlock_L2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ResponseBlock_L2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ResponseBlock_L2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_L2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_L2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_FPU.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ResponseTree_FPU.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_FPU.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ResponseTree_FPU.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ResponseTree_FPU.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ResponseTree_FPU.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ResponseTree_FPU.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_FPU.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_FPU.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_L2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ResponseTree_L2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_L2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ResponseTree_L2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ResponseTree_L2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ResponseTree_L2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ResponseTree_L2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_L2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_L2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RoutingBlock_2ch_Req_icache_intc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RoutingBlock_2ch_Req_icache_intc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RoutingBlock_2ch_Req_icache_intc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RoutingBlock_2ch_Req_icache_intc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RoutingBlock_2ch_Req_icache_intc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RoutingBlock_2ch_Req_icache_intc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RoutingBlock_2ch_Req_icache_intc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RoutingBlock_2ch_Req_icache_intc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RoutingBlock_2ch_Req_icache_intc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RoutingBlock_Req_icache_intc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RoutingBlock_Req_icache_intc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RoutingBlock_Req_icache_intc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RoutingBlock_Req_icache_intc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RoutingBlock_Req_icache_intc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RoutingBlock_Req_icache_intc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RoutingBlock_Req_icache_intc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RoutingBlock_Req_icache_intc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RoutingBlock_Req_icache_intc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RoutingBlock_Resp_icache_intc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RoutingBlock_Resp_icache_intc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RoutingBlock_Resp_icache_intc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RoutingBlock_Resp_icache_intc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RoutingBlock_Resp_icache_intc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RoutingBlock_Resp_icache_intc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RoutingBlock_Resp_icache_intc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RoutingBlock_Resp_icache_intc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RoutingBlock_Resp_icache_intc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_FPU.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
XBAR_FPU.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_FPU.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XBAR_FPU.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
XBAR_FPU.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
XBAR_FPU.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
XBAR_FPU.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_FPU.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_FPU.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_L2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
XBAR_L2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_L2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XBAR_L2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
XBAR_L2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
XBAR_L2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
XBAR_L2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_L2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_L2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_lint_biu.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
adbg_lint_biu.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_lint_biu.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adbg_lint_biu.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adbg_lint_biu.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adbg_lint_biu.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adbg_lint_biu.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_lint_biu.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_lint_biu.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_lint_module.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
adbg_lint_module.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_lint_module.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adbg_lint_module.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adbg_lint_module.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adbg_lint_module.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adbg_lint_module.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_lint_module.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_lint_module.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_lintonly_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
adbg_lintonly_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_lintonly_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adbg_lintonly_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adbg_lintonly_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adbg_lintonly_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adbg_lintonly_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_lintonly_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_lintonly_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
addr_dec_resp_mux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
addr_dec_resp_mux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
addr_dec_resp_mux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
addr_dec_resp_mux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
addr_dec_resp_mux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
addr_dec_resp_mux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
addr_dec_resp_mux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
addr_dec_resp_mux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
addr_dec_resp_mux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cf_math_pkg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cf_math_pkg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cf_math_pkg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cf_math_pkg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cf_math_pkg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cf_math_pkg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cf_math_pkg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cf_math_pkg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cf_math_pkg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
addr_decode.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
addr_decode.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
addr_decode.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
addr_decode.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
addr_decode.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
addr_decode.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
addr_decode.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
addr_decode.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
addr_decode.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adv_timer_apb_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
adv_timer_apb_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adv_timer_apb_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adv_timer_apb_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adv_timer_apb_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adv_timer_apb_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adv_timer_apb_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adv_timer_apb_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adv_timer_apb_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb2per.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb2per.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb2per.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb2per.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb2per.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb2per.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb2per.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb2per.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb2per.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_adv_timer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb_adv_timer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_adv_timer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb_adv_timer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb_adv_timer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb_adv_timer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb_adv_timer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_adv_timer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_adv_timer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_fll_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb_fll_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_fll_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb_fll_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb_fll_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb_fll_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb_fll_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_fll_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_fll_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_gpio.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb_gpio.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_gpio.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb_gpio.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb_gpio.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb_gpio.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb_gpio.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_gpio.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_gpio.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_interrupt_cntrl.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb_interrupt_cntrl.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_interrupt_cntrl.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb_interrupt_cntrl.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb_interrupt_cntrl.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb_interrupt_cntrl.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb_interrupt_cntrl.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_interrupt_cntrl.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_interrupt_cntrl.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_intf.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb_intf.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_intf.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb_intf.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb_intf.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb_intf.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb_intf.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_intf.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_intf.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_node.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb_node.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_node.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb_node.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb_node.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb_node.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb_node.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_node.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_node.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_node_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb_node_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_node_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb_node_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb_node_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb_node_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb_node_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_node_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_node_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_soc_ctrl.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb_soc_ctrl.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_soc_ctrl.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb_soc_ctrl.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb_soc_ctrl.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb_soc_ctrl.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb_soc_ctrl.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_soc_ctrl.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_soc_ctrl.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_timer_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb_timer_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_timer_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb_timer_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb_timer_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb_timer_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb_timer_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_timer_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_timer_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2mem.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2mem.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2mem.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2mem.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2mem.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_busy_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2mem_busy_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_busy_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2mem_busy_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2mem_busy_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2mem_busy_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2mem_busy_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_busy_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_busy_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_rd_channel.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2mem_rd_channel.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_rd_channel.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2mem_rd_channel.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2mem_rd_channel.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2mem_rd_channel.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2mem_rd_channel.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_rd_channel.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_rd_channel.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_rd_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2mem_tcdm_rd_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_rd_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2mem_tcdm_rd_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2mem_tcdm_rd_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2mem_tcdm_rd_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2mem_tcdm_rd_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_rd_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_rd_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_synch.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2mem_tcdm_synch.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_synch.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2mem_tcdm_synch.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2mem_tcdm_synch.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2mem_tcdm_synch.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2mem_tcdm_synch.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_synch.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_synch.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2mem_tcdm_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2mem_tcdm_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2mem_tcdm_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2mem_tcdm_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2mem_tcdm_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_wr_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2mem_tcdm_wr_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_wr_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2mem_tcdm_wr_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2mem_tcdm_wr_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2mem_tcdm_wr_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2mem_tcdm_wr_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_wr_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_tcdm_wr_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_trans_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2mem_trans_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_trans_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2mem_trans_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2mem_trans_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2mem_trans_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2mem_trans_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_trans_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_trans_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_wr_channel.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2mem_wr_channel.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_wr_channel.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2mem_wr_channel.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2mem_wr_channel.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2mem_wr_channel.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2mem_wr_channel.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_wr_channel.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_wr_channel.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2mem_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2mem_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2mem_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2mem_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2mem_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2mem_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2per.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2per.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2per.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2per.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2per.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per_req_channel.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2per_req_channel.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per_req_channel.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2per_req_channel.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2per_req_channel.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2per_req_channel.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2per_req_channel.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per_req_channel.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per_req_channel.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per_res_channel.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2per_res_channel.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per_res_channel.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2per_res_channel.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2per_res_channel.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2per_res_channel.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2per_res_channel.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per_res_channel.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per_res_channel.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi2per_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi2per_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi2per_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi2per_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi2per_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi2per_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi64_2_lint32.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi64_2_lint32.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi64_2_lint32.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi64_2_lint32.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi64_2_lint32.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi64_2_lint32.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi64_2_lint32.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi64_2_lint32.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi64_2_lint32.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi64_2_lint32_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi64_2_lint32_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi64_2_lint32_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi64_2_lint32_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi64_2_lint32_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi64_2_lint32_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi64_2_lint32_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi64_2_lint32_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi64_2_lint32_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_ar_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_ar_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_ar_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_ar_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_ar_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_ar_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_ar_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_ar_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_ar_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_pkg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_pkg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_pkg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_pkg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_pkg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_pkg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_pkg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_pkg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_pkg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_atop_filter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_atop_filter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_atop_filter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_atop_filter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_atop_filter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_atop_filter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_atop_filter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_atop_filter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_atop_filter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_aw_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_aw_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_aw_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_aw_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_aw_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_aw_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_aw_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_aw_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_aw_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_b_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_b_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_b_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_b_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_b_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_b_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_b_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_b_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_b_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_burst_splitter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_burst_splitter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_burst_splitter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_burst_splitter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_burst_splitter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_burst_splitter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_burst_splitter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_burst_splitter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_burst_splitter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cdc_dst.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_cdc_dst.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cdc_dst.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_cdc_dst.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_cdc_dst.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_cdc_dst.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_cdc_dst.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cdc_dst.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cdc_dst.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cdc_src.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_cdc_src.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cdc_src.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_cdc_src.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_cdc_src.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_cdc_src.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_cdc_src.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cdc_src.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cdc_src.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_demux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_demux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_demux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_demux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_demux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_demux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_demux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_demux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_demux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_dw_converter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_dw_converter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_dw_converter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_dw_converter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_dw_converter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_dw_converter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_dw_converter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_dw_converter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_dw_converter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_dw_downsizer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_dw_downsizer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_dw_downsizer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_dw_downsizer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_dw_downsizer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_dw_downsizer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_dw_downsizer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_dw_downsizer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_dw_downsizer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_dw_upsizer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_dw_upsizer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_dw_upsizer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_dw_upsizer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_dw_upsizer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_dw_upsizer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_dw_upsizer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_dw_upsizer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_dw_upsizer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_err_slv.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_err_slv.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_err_slv.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_err_slv.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_err_slv.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_err_slv.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_err_slv.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_err_slv.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_err_slv.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_id_prepend.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_id_prepend.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_id_prepend.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_id_prepend.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_id_prepend.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_id_prepend.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_id_prepend.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_id_prepend.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_id_prepend.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_intf.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_intf.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_intf.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_intf.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_intf.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_intf.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_intf.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_intf.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_intf.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_to_apb.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_lite_to_apb.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_to_apb.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_lite_to_apb.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_lite_to_apb.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_lite_to_apb.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_lite_to_apb.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_to_apb.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_to_apb.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_mux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_mux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_mux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_mux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_mux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_mux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_mux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_mux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_mux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_r_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_r_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_r_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_r_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_r_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_r_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_r_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_r_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_r_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_read_ctrl.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_read_ctrl.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_read_ctrl.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_read_ctrl.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_read_ctrl.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_read_ctrl.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_read_ctrl.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_read_ctrl.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_read_ctrl.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_single_slice.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_single_slice.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_single_slice.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_single_slice.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_single_slice.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_single_slice.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_single_slice.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_single_slice.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_single_slice.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_to_axi_lite.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_to_axi_lite.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_to_axi_lite.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_to_axi_lite.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_to_axi_lite.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_to_axi_lite.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_to_axi_lite.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_to_axi_lite.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_to_axi_lite.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_w_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_w_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_w_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_w_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_w_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_w_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_w_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_w_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_w_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_write_ctrl.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_write_ctrl.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_write_ctrl.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_write_ctrl.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_write_ctrl.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_write_ctrl.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_write_ctrl.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_write_ctrl.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_write_ctrl.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_xbar.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_xbar.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_xbar.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_xbar.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_xbar.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_xbar.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_xbar.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_xbar.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_xbar.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
bfly_net.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
bfly_net.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
bfly_net.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
bfly_net.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
bfly_net.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
bfly_net.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
bfly_net.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
bfly_net.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
bfly_net.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
binary_to_gray.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
binary_to_gray.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
binary_to_gray.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
binary_to_gray.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
binary_to_gray.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
binary_to_gray.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
binary_to_gray.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
binary_to_gray.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
binary_to_gray.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
boot_rom.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
boot_rom.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
boot_rom.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
boot_rom.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
boot_rom.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
boot_rom.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
boot_rom.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
boot_rom.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
boot_rom.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
bscell.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
bscell.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
bscell.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
bscell.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
bscell.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
bscell.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
bscell.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
bscell.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
bscell.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
camera_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
camera_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
camera_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
camera_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
camera_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
camera_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
camera_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
camera_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
camera_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
camera_reg_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
camera_reg_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
camera_reg_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
camera_reg_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
camera_reg_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
camera_reg_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
camera_reg_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
camera_reg_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
camera_reg_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_2phase.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cdc_2phase.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_2phase.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cdc_2phase.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cdc_2phase.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cdc_2phase.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cdc_2phase.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_2phase.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_2phase.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_gray.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cdc_fifo_gray.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_gray.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cdc_fifo_gray.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cdc_fifo_gray.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cdc_fifo_gray.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cdc_fifo_gray.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_gray.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_gray.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_gray_hyper.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cdc_fifo_gray_hyper.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_gray_hyper.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cdc_fifo_gray_hyper.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cdc_fifo_gray_hyper.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cdc_fifo_gray_hyper.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cdc_fifo_gray_hyper.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_gray_hyper.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_gray_hyper.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cic_comb.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cic_comb.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cic_comb.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cic_comb.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cic_comb.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cic_comb.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cic_comb.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cic_comb.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cic_comb.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cic_integrator.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cic_integrator.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cic_integrator.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cic_integrator.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cic_integrator.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cic_integrator.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cic_integrator.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cic_integrator.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cic_integrator.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cic_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cic_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cic_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cic_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cic_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cic_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cic_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cic_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cic_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_gen_hyper.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
clk_gen_hyper.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_gen_hyper.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
clk_gen_hyper.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
clk_gen_hyper.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
clk_gen_hyper.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
clk_gen_hyper.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_gen_hyper.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_gen_hyper.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_diff_out.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
clock_diff_out.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_diff_out.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
clock_diff_out.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
clock_diff_out.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
clock_diff_out.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
clock_diff_out.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_diff_out.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_diff_out.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_interconnect_pkg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tcdm_interconnect_pkg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_interconnect_pkg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tcdm_interconnect_pkg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tcdm_interconnect_pkg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tcdm_interconnect_pkg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tcdm_interconnect_pkg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_interconnect_pkg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_interconnect_pkg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clos_net.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
clos_net.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clos_net.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
clos_net.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
clos_net.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
clos_net.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
clos_net.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clos_net.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clos_net.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_cluster_package.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pulp_cluster_package.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_cluster_package.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pulp_cluster_package.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pulp_cluster_package.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pulp_cluster_package.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pulp_cluster_package.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_cluster_package.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_cluster_package.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_bus_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cluster_bus_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_bus_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cluster_bus_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cluster_bus_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cluster_bus_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cluster_bus_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_bus_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_bus_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_clk_cells.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cluster_clk_cells.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_clk_cells.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cluster_clk_cells.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cluster_clk_cells.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cluster_clk_cells.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cluster_clk_cells.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_clk_cells.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_clk_cells.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_clock_gate.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cluster_clock_gate.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_clock_gate.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cluster_clock_gate.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cluster_clock_gate.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cluster_clock_gate.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cluster_clock_gate.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_clock_gate.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_clock_gate.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_package.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_package.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_package.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_package.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_package.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_package.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_package.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_package.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_package.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_package.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_package.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_package.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_package.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_package.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_package.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_package.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_package.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_package.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_control_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cluster_control_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_control_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cluster_control_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cluster_control_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cluster_control_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cluster_control_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_control_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_control_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_domain.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cluster_domain.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_domain.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cluster_domain.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cluster_domain.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cluster_domain.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cluster_domain.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_domain.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_domain.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_event_map.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cluster_event_map.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_event_map.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cluster_event_map.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cluster_event_map.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cluster_event_map.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cluster_event_map.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_event_map.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_event_map.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_interconnect_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cluster_interconnect_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_interconnect_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cluster_interconnect_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cluster_interconnect_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cluster_interconnect_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cluster_interconnect_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_interconnect_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_interconnect_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_peripherals.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cluster_peripherals.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_peripherals.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cluster_peripherals.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cluster_peripherals.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cluster_peripherals.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cluster_peripherals.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_peripherals.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_peripherals.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_timer_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cluster_timer_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_timer_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cluster_timer_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cluster_timer_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cluster_timer_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cluster_timer_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_timer_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cluster_timer_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cmd_addr_gen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cmd_addr_gen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cmd_addr_gen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cmd_addr_gen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cmd_addr_gen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cmd_addr_gen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cmd_addr_gen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cmd_addr_gen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cmd_addr_gen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
comparator.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
comparator.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
comparator.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
comparator.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
comparator.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
comparator.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
comparator.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
comparator.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
comparator.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pkg_soc_interconnect.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pkg_soc_interconnect.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pkg_soc_interconnect.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pkg_soc_interconnect.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pkg_soc_interconnect.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pkg_soc_interconnect.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pkg_soc_interconnect.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pkg_soc_interconnect.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pkg_soc_interconnect.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
contiguous_crossbar.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
contiguous_crossbar.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
contiguous_crossbar.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
contiguous_crossbar.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
contiguous_crossbar.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
contiguous_crossbar.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
contiguous_crossbar.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
contiguous_crossbar.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
contiguous_crossbar.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
defs_div_sqrt_mvp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
defs_div_sqrt_mvp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
defs_div_sqrt_mvp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
defs_div_sqrt_mvp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
defs_div_sqrt_mvp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
defs_div_sqrt_mvp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
defs_div_sqrt_mvp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
defs_div_sqrt_mvp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
defs_div_sqrt_mvp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
control_mvp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
control_mvp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
control_mvp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
control_mvp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
control_mvp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
control_mvp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
control_mvp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
control_mvp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
control_mvp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
core_demux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
core_demux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
core_demux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
core_demux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
core_demux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
core_demux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
core_demux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
core_demux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
core_demux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_pkg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_pkg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_pkg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_pkg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_pkg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_pkg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_pkg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_pkg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_pkg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
core_region.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
core_region.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
core_region.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
core_region.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
core_region.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
core_region.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
core_region.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
core_region.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
core_region.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
counter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
counter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
counter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
counter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
counter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
counter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
counter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
counter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
counter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ctrl_fsm.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ctrl_fsm.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ctrl_fsm.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ctrl_fsm.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ctrl_fsm.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ctrl_fsm.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ctrl_fsm.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ctrl_fsm.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ctrl_fsm.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ctrl_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ctrl_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ctrl_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ctrl_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ctrl_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ctrl_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ctrl_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ctrl_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ctrl_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ctrl_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ctrl_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ctrl_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ctrl_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ctrl_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ctrl_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ctrl_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ctrl_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ctrl_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_engine.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
datamover_engine.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_engine.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
datamover_engine.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
datamover_engine.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
datamover_engine.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
datamover_engine.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_engine.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_engine.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_package.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
datamover_package.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_package.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
datamover_package.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
datamover_package.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
datamover_package.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
datamover_package.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_package.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_package.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_streamer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
datamover_streamer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_streamer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
datamover_streamer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
datamover_streamer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
datamover_streamer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
datamover_streamer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_streamer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_streamer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_package.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_ctrl_package.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_package.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_ctrl_package.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_ctrl_package.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_ctrl_package.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_ctrl_package.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_package.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_package.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
datamover_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
datamover_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
datamover_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
datamover_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
datamover_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
datamover_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_data_buffer_hyper.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
dc_data_buffer_hyper.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_data_buffer_hyper.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dc_data_buffer_hyper.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dc_data_buffer_hyper.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dc_data_buffer_hyper.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dc_data_buffer_hyper.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_data_buffer_hyper.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dc_data_buffer_hyper.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ddr_out.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ddr_out.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ddr_out.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ddr_out.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ddr_out.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ddr_out.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ddr_out.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ddr_out.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ddr_out.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
debug_rom.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
debug_rom.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
debug_rom.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
debug_rom.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
debug_rom.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
debug_rom.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
debug_rom.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
debug_rom.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
debug_rom.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
debug_rom_one_scratch.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
debug_rom_one_scratch.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
debug_rom_one_scratch.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
debug_rom_one_scratch.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
debug_rom_one_scratch.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
debug_rom_one_scratch.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
debug_rom_one_scratch.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
debug_rom_one_scratch.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
debug_rom_one_scratch.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
delta_counter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
delta_counter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
delta_counter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
delta_counter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
delta_counter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
delta_counter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
delta_counter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
delta_counter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
delta_counter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
div_sqrt_top_mvp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
div_sqrt_top_mvp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
div_sqrt_top_mvp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
div_sqrt_top_mvp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
div_sqrt_top_mvp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
div_sqrt_top_mvp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
div_sqrt_top_mvp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
div_sqrt_top_mvp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
div_sqrt_top_mvp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_pkg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
dm_pkg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_pkg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dm_pkg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dm_pkg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dm_pkg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dm_pkg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_pkg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_pkg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_csrs.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
dm_csrs.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_csrs.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dm_csrs.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dm_csrs.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dm_csrs.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dm_csrs.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_csrs.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_csrs.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_mem.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
dm_mem.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_mem.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dm_mem.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dm_mem.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dm_mem.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dm_mem.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_mem.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_mem.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_sba.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
dm_sba.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_sba.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dm_sba.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dm_sba.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dm_sba.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dm_sba.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_sba.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_sba.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
dm_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dm_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dm_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dm_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dm_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmac_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
dmac_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmac_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dmac_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dmac_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dmac_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dmac_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmac_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmac_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmi_cdc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
dmi_cdc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmi_cdc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dmi_cdc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dmi_cdc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dmi_cdc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dmi_cdc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmi_cdc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmi_cdc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmi_jtag.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
dmi_jtag.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmi_jtag.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dmi_jtag.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dmi_jtag.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dmi_jtag.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dmi_jtag.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmi_jtag.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmi_jtag.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmi_jtag_tap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
dmi_jtag_tap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmi_jtag_tap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dmi_jtag_tap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dmi_jtag_tap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dmi_jtag_tap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dmi_jtag_tap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmi_jtag_tap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dmi_jtag_tap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
edge_propagator.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
edge_propagator.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
edge_propagator.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
edge_propagator.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
edge_propagator.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator_ack.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
edge_propagator_ack.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator_ack.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
edge_propagator_ack.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
edge_propagator_ack.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
edge_propagator_ack.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
edge_propagator_ack.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator_ack.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator_ack.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator_rx.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
edge_propagator_rx.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator_rx.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
edge_propagator_rx.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
edge_propagator_rx.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
edge_propagator_rx.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
edge_propagator_rx.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator_rx.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator_rx.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator_tx.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
edge_propagator_tx.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator_tx.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
edge_propagator_tx.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
edge_propagator_tx.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
edge_propagator_tx.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
edge_propagator_tx.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator_tx.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_propagator_tx.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_core.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
event_unit_core.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_core.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
event_unit_core.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
event_unit_core.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
event_unit_core.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
event_unit_core.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_core.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_core.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_interface_mux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
event_unit_interface_mux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_interface_mux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
event_unit_interface_mux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
event_unit_interface_mux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
event_unit_interface_mux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
event_unit_interface_mux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_interface_mux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_interface_mux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
event_unit_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
event_unit_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
event_unit_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
event_unit_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
event_unit_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_ar_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ext_ar_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_ar_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ext_ar_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ext_ar_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ext_ar_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ext_ar_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_ar_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_ar_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_aw_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ext_aw_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_aw_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ext_aw_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ext_aw_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ext_aw_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ext_aw_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_aw_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_aw_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_b_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ext_b_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_b_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ext_b_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ext_b_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ext_b_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ext_b_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_b_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_b_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ext_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ext_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ext_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ext_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ext_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_opc_buf.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ext_opc_buf.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_opc_buf.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ext_opc_buf.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ext_opc_buf.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ext_opc_buf.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ext_opc_buf.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_opc_buf.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_opc_buf.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_r_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ext_r_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_r_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ext_r_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ext_r_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ext_r_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ext_r_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_r_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_r_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_rx_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ext_rx_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_rx_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ext_rx_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ext_rx_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ext_rx_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ext_rx_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_rx_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_rx_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_tid_gen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ext_tid_gen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_tid_gen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ext_tid_gen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ext_tid_gen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ext_tid_gen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ext_tid_gen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_tid_gen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_tid_gen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_tx_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ext_tx_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_tx_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ext_tx_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ext_tx_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ext_tx_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ext_tx_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_tx_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_tx_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ext_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ext_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ext_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ext_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ext_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_w_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ext_w_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_w_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ext_w_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ext_w_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ext_w_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ext_w_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_w_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ext_w_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fall_through_register.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fall_through_register.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fall_through_register.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fall_through_register.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fall_through_register.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fall_through_register.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fall_through_register.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fall_through_register.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fall_through_register.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fc_hwpe.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fc_hwpe.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fc_hwpe.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fc_hwpe.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fc_hwpe.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fc_hwpe.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fc_hwpe.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fc_hwpe.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fc_hwpe.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fc_subsystem.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fc_subsystem.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fc_subsystem.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fc_subsystem.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fc_subsystem.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fc_subsystem.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fc_subsystem.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fc_subsystem.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fc_subsystem.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_v1.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fifo_v1.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_v1.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fifo_v1.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fifo_v1.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fifo_v1.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fifo_v1.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_v1.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_v1.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_v2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fifo_v2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_v2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fifo_v2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fifo_v2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fifo_v2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fifo_v2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_v2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_v2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_v3.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fifo_v3.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_v3.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fifo_v3.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fifo_v3.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fifo_v3.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fifo_v3.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_v3.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_v3.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fll_intf.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fll_intf.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fll_intf.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fll_intf.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fll_intf.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fll_intf.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fll_intf.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fll_intf.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fll_intf.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fp_iter_divsqrt_msv_wrapper_2_STAGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fp_iter_divsqrt_msv_wrapper_2_STAGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fp_iter_divsqrt_msv_wrapper_2_STAGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fp_iter_divsqrt_msv_wrapper_2_STAGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fp_iter_divsqrt_msv_wrapper_2_STAGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fp_iter_divsqrt_msv_wrapper_2_STAGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fp_iter_divsqrt_msv_wrapper_2_STAGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fp_iter_divsqrt_msv_wrapper_2_STAGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fp_iter_divsqrt_msv_wrapper_2_STAGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_cast_multi.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_cast_multi.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_cast_multi.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_cast_multi.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_cast_multi.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_cast_multi.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_cast_multi.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_cast_multi.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_cast_multi.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_classifier.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_classifier.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_classifier.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_classifier.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_classifier.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_classifier.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_classifier.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_classifier.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_classifier.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_divsqrt_multi.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_divsqrt_multi.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_divsqrt_multi.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_divsqrt_multi.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_divsqrt_multi.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_divsqrt_multi.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_divsqrt_multi.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_divsqrt_multi.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_divsqrt_multi.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_fma.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_fma.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_fma.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_fma.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_fma.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_fma.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_fma.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_fma.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_fma.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_fma_multi.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_fma_multi.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_fma_multi.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_fma_multi.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_fma_multi.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_fma_multi.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_fma_multi.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_fma_multi.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_fma_multi.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_noncomp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_noncomp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_noncomp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_noncomp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_noncomp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_noncomp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_noncomp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_noncomp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_noncomp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_opgroup_block.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_opgroup_block.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_opgroup_block.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_opgroup_block.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_opgroup_block.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_opgroup_block.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_opgroup_block.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_opgroup_block.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_opgroup_block.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_opgroup_fmt_slice.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_opgroup_fmt_slice.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_opgroup_fmt_slice.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_opgroup_fmt_slice.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_opgroup_fmt_slice.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_opgroup_fmt_slice.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_opgroup_fmt_slice.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_opgroup_fmt_slice.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_opgroup_fmt_slice.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_opgroup_multifmt_slice.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_opgroup_multifmt_slice.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_opgroup_multifmt_slice.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_opgroup_multifmt_slice.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_opgroup_multifmt_slice.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_opgroup_multifmt_slice.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_opgroup_multifmt_slice.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_opgroup_multifmt_slice.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_opgroup_multifmt_slice.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_rounding.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_rounding.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_rounding.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_rounding.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_rounding.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_rounding.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_rounding.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_rounding.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_rounding.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_wrapper.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpnew_wrapper.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_wrapper.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpnew_wrapper.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpnew_wrapper.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpnew_wrapper.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpnew_wrapper.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_wrapper.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpnew_wrapper.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpu_demux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpu_demux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpu_demux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpu_demux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpu_demux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpu_demux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpu_demux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpu_demux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpu_demux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
generic_fifo.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
generic_fifo.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
generic_fifo.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
generic_fifo.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
generic_fifo.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
generic_fifo.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
generic_fifo.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
generic_fifo.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
generic_fifo.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
gray_to_binary.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
gray_to_binary.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
gray_to_binary.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
gray_to_binary.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
gray_to_binary.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
gray_to_binary.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
gray_to_binary.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
gray_to_binary.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
gray_to_binary.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
graycode_hyper.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
graycode_hyper.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
graycode_hyper.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
graycode_hyper.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
graycode_hyper.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
graycode_hyper.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
graycode_hyper.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
graycode_hyper.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
graycode_hyper.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_assign.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_core_assign.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_assign.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_core_assign.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_core_assign.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_core_assign.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_core_assign.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_assign.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_assign.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_fifo.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_core_fifo.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_fifo.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_core_fifo.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_core_fifo.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_core_fifo.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_core_fifo.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_fifo.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_fifo.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_mux_dynamic.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_core_mux_dynamic.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_mux_dynamic.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_core_mux_dynamic.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_core_mux_dynamic.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_core_mux_dynamic.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_core_mux_dynamic.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_mux_dynamic.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_mux_dynamic.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_r_valid_filter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_core_r_valid_filter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_r_valid_filter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_core_r_valid_filter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_core_r_valid_filter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_core_r_valid_filter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_core_r_valid_filter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_r_valid_filter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_r_valid_filter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_sink.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_core_sink.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_sink.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_core_sink.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_core_sink.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_core_sink.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_core_sink.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_sink.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_sink.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_source.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_core_source.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_source.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_core_source.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_core_source.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_core_source.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_core_source.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_source.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_source.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_split.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_core_split.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_split.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_core_split.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_core_split.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_core_split.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_core_split.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_split.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_split.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_hwpe_interconnect.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_hwpe_interconnect.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_hwpe_interconnect.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_hwpe_interconnect.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_hwpe_interconnect.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_hwpe_interconnect.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_hwpe_interconnect.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_hwpe_interconnect.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_hwpe_interconnect.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_interconnect.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_interconnect.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_interconnect.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_interconnect.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_interconnect.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_interconnect.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_interconnect.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_interconnect.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_interconnect.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_interfaces.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_interfaces.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_interfaces.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_interfaces.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_interfaces.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_interfaces.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_interfaces.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_interfaces.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_interfaces.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_log_interconnect.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_log_interconnect.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_log_interconnect.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_log_interconnect.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_log_interconnect.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_log_interconnect.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_log_interconnect.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_log_interconnect.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_log_interconnect.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_log_interconnect_l2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_log_interconnect_l2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_log_interconnect_l2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_log_interconnect_l2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_log_interconnect_l2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_log_interconnect_l2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_log_interconnect_l2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_log_interconnect_l2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_log_interconnect_l2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_mem_assign.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_mem_assign.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_mem_assign.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_mem_assign.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_mem_assign.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_mem_assign.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_mem_assign.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_mem_assign.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_mem_assign.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_new_log_interconnect.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_new_log_interconnect.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_new_log_interconnect.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_new_log_interconnect.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_new_log_interconnect.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_new_log_interconnect.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_new_log_interconnect.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_new_log_interconnect.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_new_log_interconnect.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_shallow_interconnect.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_shallow_interconnect.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_shallow_interconnect.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_shallow_interconnect.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_shallow_interconnect.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_shallow_interconnect.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_shallow_interconnect.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_shallow_interconnect.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_shallow_interconnect.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hier_icache_ctrl_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hier_icache_ctrl_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hier_icache_ctrl_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hier_icache_ctrl_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hier_icache_ctrl_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hier_icache_ctrl_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hier_icache_ctrl_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hier_icache_ctrl_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hier_icache_ctrl_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hier_icache_ctrl_unit_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hier_icache_ctrl_unit_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hier_icache_ctrl_unit_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hier_icache_ctrl_unit_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hier_icache_ctrl_unit_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hier_icache_ctrl_unit_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hier_icache_ctrl_unit_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hier_icache_ctrl_unit_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hier_icache_ctrl_unit_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hw_barrier_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hw_barrier_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hw_barrier_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hw_barrier_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hw_barrier_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hw_barrier_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hw_barrier_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hw_barrier_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hw_barrier_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hw_dispatch.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hw_dispatch.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hw_dispatch.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hw_dispatch.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hw_dispatch.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hw_dispatch.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hw_dispatch.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hw_dispatch.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hw_dispatch.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hw_mutex_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hw_mutex_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hw_mutex_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hw_mutex_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hw_mutex_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hw_mutex_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hw_mutex_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hw_mutex_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hw_mutex_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_interfaces.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_ctrl_interfaces.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_interfaces.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_ctrl_interfaces.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_ctrl_interfaces.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_ctrl_interfaces.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_ctrl_interfaces.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_interfaces.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_interfaces.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_regfile.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_ctrl_regfile.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_regfile.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_ctrl_regfile.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_ctrl_regfile.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_ctrl_regfile.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_ctrl_regfile.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_regfile.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_regfile.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_regfile_latch.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_ctrl_regfile_latch.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_regfile_latch.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_ctrl_regfile_latch.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_ctrl_regfile_latch.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_ctrl_regfile_latch.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_ctrl_regfile_latch.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_regfile_latch.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_regfile_latch.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_regfile_latch_test_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_ctrl_regfile_latch_test_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_regfile_latch_test_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_ctrl_regfile_latch_test_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_ctrl_regfile_latch_test_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_ctrl_regfile_latch_test_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_ctrl_regfile_latch_test_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_regfile_latch_test_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_regfile_latch_test_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_slave.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_ctrl_slave.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_slave.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_ctrl_slave.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_ctrl_slave.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_ctrl_slave.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_ctrl_slave.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_slave.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_slave.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_uloop.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_ctrl_uloop.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_uloop.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_ctrl_uloop.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_ctrl_uloop.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_ctrl_uloop.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_ctrl_uloop.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_uloop.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_uloop.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_addressgen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_addressgen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_addressgen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_addressgen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_addressgen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_addressgen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_addressgen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_addressgen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_addressgen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_addressgen_v3.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_addressgen_v3.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_addressgen_v3.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_addressgen_v3.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_addressgen_v3.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_addressgen_v3.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_addressgen_v3.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_addressgen_v3.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_addressgen_v3.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_assign.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_assign.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_assign.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_assign.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_assign.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_assign.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_assign.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_assign.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_assign.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fence.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_fence.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fence.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_fence.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_fence.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_fence.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_fence.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fence.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fence.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_fifo.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_fifo.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_fifo.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_fifo.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_fifo.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_scm.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_fifo_scm.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_scm.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_fifo_scm.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_fifo_scm.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_fifo_scm.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_fifo_scm.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_scm.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_scm.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_scm_test_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_fifo_scm_test_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_scm_test_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_fifo_scm_test_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_fifo_scm_test_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_fifo_scm_test_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_fifo_scm_test_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_scm_test_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_scm_test_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_interfaces.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_interfaces.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_interfaces.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_interfaces.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_interfaces.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_interfaces.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_interfaces.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_interfaces.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_interfaces.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_merge.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_merge.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_merge.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_merge.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_merge.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_merge.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_merge.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_merge.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_merge.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_sink.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_sink.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_sink.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_sink.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_sink.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_sink.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_sink.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_sink.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_sink.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_sink_realign.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_sink_realign.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_sink_realign.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_sink_realign.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_sink_realign.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_sink_realign.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_sink_realign.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_sink_realign.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_sink_realign.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_source.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_source.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_source.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_source.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_source.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_source.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_source.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_source.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_source.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_source_realign.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_source_realign.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_source_realign.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_source_realign.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_source_realign.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_source_realign.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_source_realign.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_source_realign.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_source_realign.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_split.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_split.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_split.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_split.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_split.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_split.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_split.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_split.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_split.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo_load.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_tcdm_fifo_load.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo_load.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_tcdm_fifo_load.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_tcdm_fifo_load.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_tcdm_fifo_load.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_tcdm_fifo_load.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo_load.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo_load.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo_store.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_tcdm_fifo_store.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo_store.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_tcdm_fifo_store.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_tcdm_fifo_store.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_tcdm_fifo_store.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_tcdm_fifo_store.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo_store.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo_store.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_reorder.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_tcdm_reorder.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_reorder.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_tcdm_reorder.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_tcdm_reorder.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_tcdm_reorder.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_tcdm_reorder.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_reorder.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_reorder.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_subsystem.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_subsystem.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_subsystem.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_subsystem.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_subsystem.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_subsystem.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_subsystem.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_subsystem.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_subsystem.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_arb_primitive.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hyper_arb_primitive.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_arb_primitive.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hyper_arb_primitive.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hyper_arb_primitive.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hyper_arb_primitive.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hyper_arb_primitive.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_arb_primitive.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_arb_primitive.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_arbiter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hyper_arbiter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_arbiter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hyper_arbiter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hyper_arbiter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hyper_arbiter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hyper_arbiter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_arbiter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_arbiter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_rr_flag_req.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hyper_rr_flag_req.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_rr_flag_req.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hyper_rr_flag_req.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hyper_rr_flag_req.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hyper_rr_flag_req.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hyper_rr_flag_req.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_rr_flag_req.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_rr_flag_req.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_twd_trans_spliter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hyper_twd_trans_spliter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_twd_trans_spliter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hyper_twd_trans_spliter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hyper_twd_trans_spliter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hyper_twd_trans_spliter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hyper_twd_trans_spliter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_twd_trans_spliter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_twd_trans_spliter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_unpack.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hyper_unpack.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_unpack.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hyper_unpack.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hyper_unpack.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hyper_unpack.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hyper_unpack.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_unpack.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyper_unpack.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyperbus_delay_line.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hyperbus_delay_line.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyperbus_delay_line.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hyperbus_delay_line.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hyperbus_delay_line.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hyperbus_delay_line.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hyperbus_delay_line.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyperbus_delay_line.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyperbus_delay_line.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyperbus_mux_generic.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hyperbus_mux_generic.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyperbus_mux_generic.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hyperbus_mux_generic.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hyperbus_mux_generic.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hyperbus_mux_generic.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hyperbus_mux_generic.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyperbus_mux_generic.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyperbus_mux_generic.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyperbus_phy.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hyperbus_phy.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyperbus_phy.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hyperbus_phy.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hyperbus_phy.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hyperbus_phy.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hyperbus_phy.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyperbus_phy.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hyperbus_phy.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_clk_gen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
i2s_clk_gen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_clk_gen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
i2s_clk_gen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
i2s_clk_gen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
i2s_clk_gen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
i2s_clk_gen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_clk_gen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_clk_gen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_clkws_gen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
i2s_clkws_gen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_clkws_gen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
i2s_clkws_gen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
i2s_clkws_gen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
i2s_clkws_gen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
i2s_clkws_gen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_clkws_gen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_clkws_gen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_rx_channel.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
i2s_rx_channel.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_rx_channel.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
i2s_rx_channel.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
i2s_rx_channel.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
i2s_rx_channel.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
i2s_rx_channel.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_rx_channel.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_rx_channel.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_tx_channel.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
i2s_tx_channel.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_tx_channel.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
i2s_tx_channel.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
i2s_tx_channel.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
i2s_tx_channel.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
i2s_tx_channel.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_tx_channel.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_tx_channel.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_txrx.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
i2s_txrx.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_txrx.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
i2s_txrx.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
i2s_txrx.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
i2s_txrx.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
i2s_txrx.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_txrx.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_txrx.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_ws_gen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
i2s_ws_gen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_ws_gen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
i2s_ws_gen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
i2s_ws_gen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
i2s_ws_gen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
i2s_ws_gen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_ws_gen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_ws_gen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_alu.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_alu.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_alu.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_alu.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_alu.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_alu.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_alu.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_alu.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_alu.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_assert.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
prim_assert.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_assert.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
prim_assert.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
prim_assert.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
prim_assert.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
prim_assert.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_assert.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_assert.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_compressed_decoder.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_compressed_decoder.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_compressed_decoder.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_compressed_decoder.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_compressed_decoder.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_compressed_decoder.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_compressed_decoder.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_compressed_decoder.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_compressed_decoder.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_controller.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_controller.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_controller.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_controller.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_controller.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_controller.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_controller.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_controller.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_controller.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_core.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_core.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_core.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_core.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_core.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_core.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_core.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_core.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_core.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_counter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_counter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_counter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_counter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_counter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_counter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_counter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_counter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_counter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_cs_registers.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_cs_registers.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_cs_registers.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_cs_registers.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_cs_registers.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_cs_registers.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_cs_registers.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_cs_registers.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_cs_registers.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_csr.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_csr.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_csr.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_csr.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_csr.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_csr.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_csr.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_csr.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_csr.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_decoder.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_decoder.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_decoder.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_decoder.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_decoder.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_decoder.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_decoder.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_decoder.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_decoder.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_ex_block.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_ex_block.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_ex_block.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_ex_block.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_ex_block.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_ex_block.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_ex_block.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_ex_block.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_ex_block.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_fetch_fifo.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_fetch_fifo.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_fetch_fifo.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_fetch_fifo.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_fetch_fifo.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_fetch_fifo.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_fetch_fifo.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_fetch_fifo.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_fetch_fifo.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_id_stage.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_id_stage.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_id_stage.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_id_stage.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_id_stage.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_id_stage.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_id_stage.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_id_stage.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_id_stage.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_if_stage.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_if_stage.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_if_stage.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_if_stage.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_if_stage.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_if_stage.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_if_stage.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_if_stage.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_if_stage.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_load_store_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_load_store_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_load_store_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_load_store_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_load_store_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_load_store_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_load_store_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_load_store_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_load_store_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_multdiv_fast.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_multdiv_fast.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_multdiv_fast.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_multdiv_fast.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_multdiv_fast.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_multdiv_fast.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_multdiv_fast.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_multdiv_fast.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_multdiv_fast.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_multdiv_slow.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_multdiv_slow.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_multdiv_slow.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_multdiv_slow.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_multdiv_slow.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_multdiv_slow.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_multdiv_slow.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_multdiv_slow.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_multdiv_slow.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_pmp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_pmp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_pmp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_pmp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_pmp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_pmp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_pmp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_pmp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_pmp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_prefetch_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_prefetch_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_prefetch_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_prefetch_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_prefetch_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_prefetch_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_prefetch_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_prefetch_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_prefetch_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_register_file_fpga.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_register_file_fpga.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_register_file_fpga.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_register_file_fpga.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_register_file_fpga.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_register_file_fpga.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_register_file_fpga.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_register_file_fpga.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_register_file_fpga.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_register_file_latch.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_register_file_latch.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_register_file_latch.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_register_file_latch.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_register_file_latch.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_register_file_latch.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_register_file_latch.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_register_file_latch.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_register_file_latch.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_wb_stage.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ibex_wb_stage.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_wb_stage.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ibex_wb_stage.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ibex_wb_stage.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ibex_wb_stage.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ibex_wb_stage.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_wb_stage.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ibex_wb_stage.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_hier_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
icache_hier_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_hier_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
icache_hier_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
icache_hier_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
icache_hier_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
icache_hier_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_hier_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_hier_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_intc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
icache_intc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_intc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
icache_intc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
icache_intc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
icache_intc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
icache_intc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_intc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_intc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
id_queue.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
id_queue.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
id_queue.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
id_queue.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
id_queue.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
id_queue.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
id_queue.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
id_queue.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
id_queue.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
input_stage.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
input_stage.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
input_stage.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
input_stage.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
input_stage.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
input_stage.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
input_stage.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
input_stage.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
input_stage.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
instr_width_converter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
instr_width_converter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
instr_width_converter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
instr_width_converter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
instr_width_converter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
instr_width_converter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
instr_width_converter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
instr_width_converter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
instr_width_converter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
interc_sw_evt_trig.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
interc_sw_evt_trig.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
interc_sw_evt_trig.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
interc_sw_evt_trig.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
interc_sw_evt_trig.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
interc_sw_evt_trig.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
interc_sw_evt_trig.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
interc_sw_evt_trig.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
interc_sw_evt_trig.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
interleaved_crossbar.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
interleaved_crossbar.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
interleaved_crossbar.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
interleaved_crossbar.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
interleaved_crossbar.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
interleaved_crossbar.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
interleaved_crossbar.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
interleaved_crossbar.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
interleaved_crossbar.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_generic_fifo.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
io_generic_fifo.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_generic_fifo.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
io_generic_fifo.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
io_generic_fifo.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
io_generic_fifo.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
io_generic_fifo.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_generic_fifo.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_generic_fifo.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_generic_fifo_hyper.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
io_generic_fifo_hyper.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_generic_fifo_hyper.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
io_generic_fifo_hyper.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
io_generic_fifo_hyper.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
io_generic_fifo_hyper.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
io_generic_fifo_hyper.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_generic_fifo_hyper.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_generic_fifo_hyper.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_tx_fifo.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
io_tx_fifo.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_tx_fifo.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
io_tx_fifo.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
io_tx_fifo.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
io_tx_fifo.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
io_tx_fifo.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_tx_fifo.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_tx_fifo.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_tx_fifo_mark.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
io_tx_fifo_mark.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_tx_fifo_mark.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
io_tx_fifo_mark.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
io_tx_fifo_mark.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
io_tx_fifo_mark.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
io_tx_fifo_mark.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_tx_fifo_mark.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_tx_fifo_mark.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
iteration_div_sqrt_mvp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
iteration_div_sqrt_mvp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
iteration_div_sqrt_mvp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
iteration_div_sqrt_mvp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
iteration_div_sqrt_mvp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
iteration_div_sqrt_mvp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
iteration_div_sqrt_mvp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
iteration_div_sqrt_mvp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
iteration_div_sqrt_mvp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_sync.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
jtag_sync.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_sync.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
jtag_sync.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
jtag_sync.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
jtag_sync.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
jtag_sync.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_sync.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_sync.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_tap_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
jtag_tap_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_tap_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
jtag_tap_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
jtag_tap_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
jtag_tap_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
jtag_tap_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_tap_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_tap_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtagreg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
jtagreg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtagreg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
jtagreg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
jtagreg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
jtagreg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
jtagreg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtagreg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtagreg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
l2_ram_multi_bank.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
l2_ram_multi_bank.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
l2_ram_multi_bank.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
l2_ram_multi_bank.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
l2_ram_multi_bank.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
l2_ram_multi_bank.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
l2_ram_multi_bank.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
l2_ram_multi_bank.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
l2_ram_multi_bank.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lfsr.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
lfsr.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lfsr.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
lfsr.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
lfsr.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
lfsr.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
lfsr.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lfsr.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lfsr.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lfsr_8bit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
lfsr_8bit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lfsr_8bit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
lfsr_8bit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
lfsr_8bit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
lfsr_8bit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
lfsr_8bit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lfsr_8bit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lfsr_8bit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint64_to_32.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
lint64_to_32.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint64_to_32.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
lint64_to_32.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
lint64_to_32.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
lint64_to_32.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
lint64_to_32.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint64_to_32.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint64_to_32.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_2_axi.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
lint_2_axi.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_2_axi.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
lint_2_axi.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
lint_2_axi.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
lint_2_axi.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
lint_2_axi.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_2_axi.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_2_axi.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_2_axi_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
lint_2_axi_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_2_axi_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
lint_2_axi_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
lint_2_axi_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
lint_2_axi_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
lint_2_axi_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_2_axi_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_2_axi_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_jtag_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
lint_jtag_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_jtag_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
lint_jtag_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
lint_jtag_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
lint_jtag_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
lint_jtag_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_jtag_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_jtag_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_mux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
lint_mux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_mux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
lint_mux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
lint_mux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
lint_mux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
lint_mux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_mux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_mux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lzc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
lzc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lzc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
lzc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
lzc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
lzc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
lzc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lzc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lzc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_package.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mac_package.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_package.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mac_package.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mac_package.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mac_package.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mac_package.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_package.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_package.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_ctrl.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mac_ctrl.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_ctrl.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mac_ctrl.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mac_ctrl.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mac_ctrl.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mac_ctrl.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_ctrl.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_ctrl.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_engine.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mac_engine.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_engine.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mac_engine.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mac_engine.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mac_engine.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mac_engine.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_engine.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_engine.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_fsm.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mac_fsm.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_fsm.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mac_fsm.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mac_fsm.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mac_fsm.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mac_fsm.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_fsm.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_fsm.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_streamer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mac_streamer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_streamer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mac_streamer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mac_streamer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mac_streamer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mac_streamer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_streamer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_streamer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mac_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mac_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mac_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mac_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mac_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_top_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mac_top_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_top_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mac_top_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mac_top_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mac_top_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mac_top_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_top_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mac_top_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mchan.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mchan.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mchan.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mchan.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mchan.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan_arb_primitive.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mchan_arb_primitive.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan_arb_primitive.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mchan_arb_primitive.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mchan_arb_primitive.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mchan_arb_primitive.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mchan_arb_primitive.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan_arb_primitive.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan_arb_primitive.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan_arbiter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mchan_arbiter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan_arbiter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mchan_arbiter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mchan_arbiter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mchan_arbiter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mchan_arbiter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan_arbiter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan_arbiter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan_rr_flag_req.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mchan_rr_flag_req.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan_rr_flag_req.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mchan_rr_flag_req.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mchan_rr_flag_req.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mchan_rr_flag_req.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mchan_rr_flag_req.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan_rr_flag_req.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mchan_rr_flag_req.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
norm_div_sqrt_mvp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
norm_div_sqrt_mvp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
norm_div_sqrt_mvp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
norm_div_sqrt_mvp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
norm_div_sqrt_mvp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
norm_div_sqrt_mvp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
norm_div_sqrt_mvp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
norm_div_sqrt_mvp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
norm_div_sqrt_mvp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
nrbd_nrsc_mvp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
nrbd_nrsc_mvp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
nrbd_nrsc_mvp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
nrbd_nrsc_mvp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
nrbd_nrsc_mvp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
nrbd_nrsc_mvp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
nrbd_nrsc_mvp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
nrbd_nrsc_mvp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
nrbd_nrsc_mvp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
obi_pulp_adapter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
obi_pulp_adapter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
obi_pulp_adapter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
obi_pulp_adapter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
obi_pulp_adapter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
obi_pulp_adapter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
obi_pulp_adapter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
obi_pulp_adapter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
obi_pulp_adapter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
onehot_to_bin.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
onehot_to_bin.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
onehot_to_bin.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
onehot_to_bin.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
onehot_to_bin.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
onehot_to_bin.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
onehot_to_bin.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
onehot_to_bin.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
onehot_to_bin.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
onehot_to_bin_hyper.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
onehot_to_bin_hyper.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
onehot_to_bin_hyper.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
onehot_to_bin_hyper.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
onehot_to_bin_hyper.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
onehot_to_bin_hyper.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
onehot_to_bin_hyper.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
onehot_to_bin_hyper.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
onehot_to_bin_hyper.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
optimal_alloc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
optimal_alloc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
optimal_alloc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
optimal_alloc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
optimal_alloc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
optimal_alloc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
optimal_alloc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
optimal_alloc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
optimal_alloc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pad_control.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pad_control.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pad_control.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pad_control.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pad_control.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pad_control.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pad_control.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pad_control.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pad_control.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pad_frame.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pad_frame.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pad_frame.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pad_frame.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pad_frame.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pad_frame.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pad_frame.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pad_frame.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pad_frame.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pad_functional_xilinx.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pad_functional_xilinx.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pad_functional_xilinx.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pad_functional_xilinx.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pad_functional_xilinx.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pad_functional_xilinx.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pad_functional_xilinx.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pad_functional_xilinx.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pad_functional_xilinx.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pdm_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pdm_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pdm_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pdm_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pdm_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pdm_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pdm_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pdm_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pdm_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
per2axi.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
per2axi.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
per2axi.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
per2axi.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
per2axi.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_busy_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
per2axi_busy_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_busy_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
per2axi_busy_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
per2axi_busy_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
per2axi_busy_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
per2axi_busy_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_busy_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_busy_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_req_channel.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
per2axi_req_channel.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_req_channel.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
per2axi_req_channel.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
per2axi_req_channel.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
per2axi_req_channel.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
per2axi_req_channel.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_req_channel.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_req_channel.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_res_channel.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
per2axi_res_channel.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_res_channel.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
per2axi_res_channel.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
per2axi_res_channel.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
per2axi_res_channel.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
per2axi_res_channel.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_res_channel.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_res_channel.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
per2axi_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
per2axi_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
per2axi_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
per2axi_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
per2axi_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per2axi_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per_demux_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
per_demux_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per_demux_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
per_demux_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
per_demux_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
per_demux_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
per_demux_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per_demux_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
per_demux_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_FIFO.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
periph_FIFO.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_FIFO.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
periph_FIFO.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
periph_FIFO.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
periph_FIFO.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
periph_FIFO.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_FIFO.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_FIFO.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_FIFO_id.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
periph_FIFO_id.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_FIFO_id.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
periph_FIFO_id.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
periph_FIFO_id.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
periph_FIFO_id.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
periph_FIFO_id.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_FIFO_id.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_FIFO_id.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_bus_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
periph_bus_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_bus_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
periph_bus_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
periph_bus_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
periph_bus_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
periph_bus_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_bus_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_bus_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_demux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
periph_demux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_demux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
periph_demux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
periph_demux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
periph_demux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
periph_demux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_demux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_demux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
preprocess_mvp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
preprocess_mvp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
preprocess_mvp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
preprocess_mvp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
preprocess_mvp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
preprocess_mvp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
preprocess_mvp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
preprocess_mvp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
preprocess_mvp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prescaler.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
prescaler.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prescaler.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
prescaler.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
prescaler.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
prescaler.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
prescaler.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prescaler.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prescaler.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pri_icache.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pri_icache.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pri_icache.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pri_icache.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pri_icache.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pri_icache.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pri_icache.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pri_icache.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pri_icache.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pri_icache_controller.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pri_icache_controller.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pri_icache_controller.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pri_icache_controller.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pri_icache_controller.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pri_icache_controller.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pri_icache_controller.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pri_icache_controller.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pri_icache_controller.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pulp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pulp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pulp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pulp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pulp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_clk_cells.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pulp_clk_cells.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_clk_cells.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pulp_clk_cells.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pulp_clk_cells.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pulp_clk_cells.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pulp_clk_cells.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_clk_cells.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_clk_cells.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_clock_gating_async.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pulp_clock_gating_async.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_clock_gating_async.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pulp_clock_gating_async.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pulp_clock_gating_async.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pulp_clock_gating_async.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pulp_clock_gating_async.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_clock_gating_async.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_clock_gating_async.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_cluster.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pulp_cluster.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_cluster.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pulp_cluster.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pulp_cluster.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pulp_cluster.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pulp_cluster.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_cluster.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_cluster.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_interfaces.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pulp_interfaces.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_interfaces.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pulp_interfaces.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pulp_interfaces.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pulp_interfaces.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pulp_interfaces.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_interfaces.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_interfaces.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_soc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pulp_soc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_soc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pulp_soc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pulp_soc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pulp_soc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pulp_soc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_soc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_soc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_sync.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pulp_sync.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_sync.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pulp_sync.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pulp_sync.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pulp_sync.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pulp_sync.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_sync.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_sync.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_sync_wedge.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pulp_sync_wedge.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_sync_wedge.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pulp_sync_wedge.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pulp_sync_wedge.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pulp_sync_wedge.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pulp_sync_wedge.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_sync_wedge.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pulp_sync_wedge.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ram_ws_rs_data_scm.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ram_ws_rs_data_scm.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ram_ws_rs_data_scm.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ram_ws_rs_data_scm.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ram_ws_rs_data_scm.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ram_ws_rs_data_scm.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ram_ws_rs_data_scm.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ram_ws_rs_data_scm.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ram_ws_rs_data_scm.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ram_ws_rs_tag_scm.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ram_ws_rs_tag_scm.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ram_ws_rs_tag_scm.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ram_ws_rs_tag_scm.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ram_ws_rs_tag_scm.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ram_ws_rs_tag_scm.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ram_ws_rs_tag_scm.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ram_ws_rs_tag_scm.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ram_ws_rs_tag_scm.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
read_clk_rwds.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
read_clk_rwds.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
read_clk_rwds.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
read_clk_rwds.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
read_clk_rwds.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
read_clk_rwds.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
read_clk_rwds.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
read_clk_rwds.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
read_clk_rwds.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
refill_arbiter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
refill_arbiter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
refill_arbiter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
refill_arbiter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
refill_arbiter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
refill_arbiter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
refill_arbiter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
refill_arbiter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
refill_arbiter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_1r_1w.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_1r_1w.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_1r_1w.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_1r_1w.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_1r_1w.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_1row.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_1r_1w_1row.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_1row.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_1r_1w_1row.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_1r_1w_1row.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_1r_1w_1row.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_1r_1w_1row.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_1row.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_1row.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_multi_port_read.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_1w_multi_port_read.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_multi_port_read.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_1w_multi_port_read.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_1w_multi_port_read.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_1w_multi_port_read.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_1w_multi_port_read.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_multi_port_read.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_multi_port_read.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_L0_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_L0_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_L0_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_L0_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_L0_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_L0_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_L0_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_L0_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_L0_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_alu.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_alu.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_alu.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_alu.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_alu.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_alu.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_alu.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_alu.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_alu.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_alu_div.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_alu_div.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_alu_div.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_alu_div.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_alu_div.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_alu_div.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_alu_div.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_alu_div.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_alu_div.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_apu_disp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_apu_disp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_apu_disp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_apu_disp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_apu_disp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_apu_disp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_apu_disp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_apu_disp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_apu_disp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_compressed_decoder.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_compressed_decoder.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_compressed_decoder.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_compressed_decoder.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_compressed_decoder.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_compressed_decoder.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_compressed_decoder.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_compressed_decoder.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_compressed_decoder.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_core.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_core.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_core.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_core.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_core.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_core.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_core.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_core.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_core.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_cs_registers.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_cs_registers.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_cs_registers.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_cs_registers.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_cs_registers.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_cs_registers.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_cs_registers.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_cs_registers.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_cs_registers.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_ex_stage.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_ex_stage.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_ex_stage.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_ex_stage.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_ex_stage.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_ex_stage.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_ex_stage.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_ex_stage.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_ex_stage.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_fetch_fifo.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_fetch_fifo.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_fetch_fifo.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_fetch_fifo.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_fetch_fifo.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_fetch_fifo.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_fetch_fifo.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_fetch_fifo.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_fetch_fifo.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_hwloop_controller.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_hwloop_controller.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_hwloop_controller.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_hwloop_controller.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_hwloop_controller.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_hwloop_controller.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_hwloop_controller.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_hwloop_controller.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_hwloop_controller.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_if_stage.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_if_stage.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_if_stage.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_if_stage.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_if_stage.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_if_stage.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_if_stage.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_if_stage.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_if_stage.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_load_store_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_load_store_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_load_store_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_load_store_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_load_store_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_load_store_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_load_store_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_load_store_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_load_store_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_mult.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_mult.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_mult.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_mult.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_mult.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_mult.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_mult.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_mult.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_mult.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_pmp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_pmp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_pmp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_pmp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_pmp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_pmp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_pmp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_pmp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_pmp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_prefetch_L0_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_prefetch_L0_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_prefetch_L0_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_prefetch_L0_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_prefetch_L0_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_prefetch_L0_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_prefetch_L0_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_prefetch_L0_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_prefetch_L0_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_prefetch_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_prefetch_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_prefetch_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_prefetch_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_prefetch_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_prefetch_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_prefetch_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_prefetch_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_prefetch_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rr_arb_tree.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
rr_arb_tree.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rr_arb_tree.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
rr_arb_tree.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
rr_arb_tree.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
rr_arb_tree.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
rr_arb_tree.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rr_arb_tree.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rr_arb_tree.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rstgen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
rstgen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rstgen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
rstgen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
rstgen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
rstgen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
rstgen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rstgen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rstgen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rstgen_bypass.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
rstgen_bypass.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rstgen_bypass.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
rstgen_bypass.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
rstgen_bypass.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
rstgen_bypass.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
rstgen_bypass.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rstgen_bypass.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rstgen_bypass.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
safe_domain.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
safe_domain.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
safe_domain.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
safe_domain.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
safe_domain.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
safe_domain.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
safe_domain.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
safe_domain.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
safe_domain.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_crc16.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
sdio_crc16.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_crc16.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
sdio_crc16.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
sdio_crc16.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
sdio_crc16.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
sdio_crc16.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_crc16.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_crc16.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_crc7.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
sdio_crc7.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_crc7.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
sdio_crc7.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
sdio_crc7.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
sdio_crc7.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
sdio_crc7.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_crc7.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_crc7.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_txrx.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
sdio_txrx.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_txrx.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
sdio_txrx.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
sdio_txrx.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
sdio_txrx.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
sdio_txrx.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_txrx.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_txrx.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_txrx_cmd.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
sdio_txrx_cmd.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_txrx_cmd.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
sdio_txrx_cmd.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
sdio_txrx_cmd.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
sdio_txrx_cmd.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
sdio_txrx_cmd.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_txrx_cmd.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_txrx_cmd.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_txrx_data.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
sdio_txrx_data.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_txrx_data.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
sdio_txrx_data.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
sdio_txrx_data.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
sdio_txrx_data.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
sdio_txrx_data.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_txrx_data.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sdio_txrx_data.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
share_icache.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
share_icache.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
share_icache.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
share_icache.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
share_icache.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
share_icache.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
share_icache.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
share_icache.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
share_icache.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
share_icache_controller.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
share_icache_controller.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
share_icache_controller.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
share_icache_controller.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
share_icache_controller.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
share_icache_controller.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
share_icache_controller.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
share_icache_controller.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
share_icache_controller.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
shared_fpu_cluster.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
shared_fpu_cluster.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
shared_fpu_cluster.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
shared_fpu_cluster.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
shared_fpu_cluster.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
shared_fpu_cluster.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
shared_fpu_cluster.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
shared_fpu_cluster.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
shared_fpu_cluster.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_clk_rst_gen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
soc_clk_rst_gen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_clk_rst_gen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
soc_clk_rst_gen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
soc_clk_rst_gen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
soc_clk_rst_gen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
soc_clk_rst_gen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_clk_rst_gen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_clk_rst_gen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_domain.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
soc_domain.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_domain.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
soc_domain.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
soc_domain.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
soc_domain.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
soc_domain.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_domain.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_domain.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_event_arbiter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
soc_event_arbiter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_event_arbiter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
soc_event_arbiter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
soc_event_arbiter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
soc_event_arbiter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
soc_event_arbiter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_event_arbiter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_event_arbiter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_event_generator.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
soc_event_generator.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_event_generator.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
soc_event_generator.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
soc_event_generator.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
soc_event_generator.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
soc_event_generator.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_event_generator.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_event_generator.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_event_queue.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
soc_event_queue.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_event_queue.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
soc_event_queue.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
soc_event_queue.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
soc_event_queue.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
soc_event_queue.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_event_queue.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_event_queue.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_interconnect.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
soc_interconnect.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_interconnect.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
soc_interconnect.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
soc_interconnect.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
soc_interconnect.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
soc_interconnect.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_interconnect.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_interconnect.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_interconnect_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
soc_interconnect_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_interconnect_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
soc_interconnect_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
soc_interconnect_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
soc_interconnect_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
soc_interconnect_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_interconnect_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_interconnect_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_periph_fifo.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
soc_periph_fifo.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_periph_fifo.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
soc_periph_fifo.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
soc_periph_fifo.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
soc_periph_fifo.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
soc_periph_fifo.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_periph_fifo.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_periph_fifo.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_peripherals.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
soc_peripherals.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_peripherals.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
soc_peripherals.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
soc_peripherals.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
soc_peripherals.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
soc_peripherals.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_peripherals.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
soc_peripherals.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
spill_register.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
spill_register.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
spill_register.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
spill_register.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
spill_register.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
spill_register.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
spill_register.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
spill_register.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
spill_register.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
spill_register_flushable.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
spill_register_flushable.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
spill_register_flushable.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
spill_register_flushable.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
spill_register_flushable.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
spill_register_flushable.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
spill_register_flushable.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
spill_register_flushable.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
spill_register_flushable.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_demux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_demux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_demux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_demux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_demux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_demux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_demux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_demux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_demux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_mux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_mux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_mux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_mux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_mux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_mux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_mux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_mux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_mux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_register.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_register.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_register.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_register.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_register.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_register.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_register.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_register.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_register.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sync.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
sync.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sync.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
sync.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
sync.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
sync.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
sync.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sync.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sync.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
synch_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
synch_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
synch_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
synch_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
synch_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
synch_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
synch_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
synch_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
synch_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tc_clk_xilinx.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tc_clk_xilinx.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tc_clk_xilinx.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tc_clk_xilinx.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tc_clk_xilinx.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tc_clk_xilinx.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tc_clk_xilinx.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tc_clk_xilinx.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tc_clk_xilinx.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tc_sram_xilinx.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tc_sram_xilinx.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tc_sram_xilinx.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tc_sram_xilinx.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tc_sram_xilinx.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tc_sram_xilinx.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tc_sram_xilinx.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tc_sram_xilinx.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tc_sram_xilinx.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_arbiter_2x1.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tcdm_arbiter_2x1.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_arbiter_2x1.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tcdm_arbiter_2x1.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tcdm_arbiter_2x1.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tcdm_arbiter_2x1.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tcdm_arbiter_2x1.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_arbiter_2x1.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_arbiter_2x1.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_banks_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tcdm_banks_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_banks_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tcdm_banks_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tcdm_banks_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tcdm_banks_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tcdm_banks_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_banks_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_banks_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_cmd_unpack.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tcdm_cmd_unpack.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_cmd_unpack.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tcdm_cmd_unpack.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tcdm_cmd_unpack.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tcdm_cmd_unpack.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tcdm_cmd_unpack.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_cmd_unpack.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_cmd_unpack.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_demux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tcdm_demux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_demux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tcdm_demux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tcdm_demux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tcdm_demux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tcdm_demux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_demux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_demux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_error_slave.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tcdm_error_slave.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_error_slave.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tcdm_error_slave.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tcdm_error_slave.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tcdm_error_slave.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tcdm_error_slave.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_error_slave.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_error_slave.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_interconnect.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tcdm_interconnect.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_interconnect.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tcdm_interconnect.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tcdm_interconnect.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tcdm_interconnect.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tcdm_interconnect.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_interconnect.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_interconnect.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_rx_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tcdm_rx_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_rx_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tcdm_rx_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tcdm_rx_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tcdm_rx_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tcdm_rx_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_rx_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_rx_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_synch.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tcdm_synch.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_synch.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tcdm_synch.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tcdm_synch.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tcdm_synch.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tcdm_synch.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_synch.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_synch.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_tx_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tcdm_tx_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_tx_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tcdm_tx_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tcdm_tx_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tcdm_tx_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tcdm_tx_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_tx_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_tx_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tcdm_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tcdm_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tcdm_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tcdm_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tcdm_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_cntrl.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
timer_cntrl.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_cntrl.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
timer_cntrl.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
timer_cntrl.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
timer_cntrl.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
timer_cntrl.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_cntrl.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_cntrl.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_module.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
timer_module.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_module.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
timer_module.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
timer_module.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
timer_module.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
timer_module.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_module.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_module.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
timer_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
timer_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
timer_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
timer_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
timer_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_unit_counter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
timer_unit_counter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_unit_counter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
timer_unit_counter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
timer_unit_counter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
timer_unit_counter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
timer_unit_counter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_unit_counter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_unit_counter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_unit_counter_presc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
timer_unit_counter_presc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_unit_counter_presc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
timer_unit_counter_presc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
timer_unit_counter_presc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
timer_unit_counter_presc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
timer_unit_counter_presc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_unit_counter_presc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timer_unit_counter_presc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_aligner.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
trans_aligner.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_aligner.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
trans_aligner.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
trans_aligner.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
trans_aligner.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
trans_aligner.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_aligner.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_aligner.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_allocator.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
trans_allocator.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_allocator.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
trans_allocator.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
trans_allocator.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
trans_allocator.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
trans_allocator.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_allocator.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_allocator.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_arbiter_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
trans_arbiter_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_arbiter_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
trans_arbiter_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
trans_arbiter_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
trans_arbiter_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
trans_arbiter_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_arbiter_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_arbiter_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_buffers.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
trans_buffers.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_buffers.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
trans_buffers.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
trans_buffers.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
trans_buffers.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
trans_buffers.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_buffers.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_buffers.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_queue.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
trans_queue.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_queue.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
trans_queue.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
trans_queue.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
trans_queue.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
trans_queue.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_queue.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_queue.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
trans_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
trans_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
trans_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
trans_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
trans_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_unpack.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
trans_unpack.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_unpack.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
trans_unpack.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
trans_unpack.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
trans_unpack.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
trans_unpack.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_unpack.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
trans_unpack.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
twd_trans_queue.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
twd_trans_queue.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
twd_trans_queue.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
twd_trans_queue.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
twd_trans_queue.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
twd_trans_queue.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
twd_trans_queue.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
twd_trans_queue.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
twd_trans_queue.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
twd_trans_splitter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
twd_trans_splitter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
twd_trans_splitter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
twd_trans_splitter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
twd_trans_splitter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
twd_trans_splitter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
twd_trans_splitter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
twd_trans_splitter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
twd_trans_splitter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_apb_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_apb_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_apb_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_apb_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_apb_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_apb_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_apb_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_apb_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_apb_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_arbiter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_arbiter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_arbiter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_arbiter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_arbiter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_arbiter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_arbiter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_arbiter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_arbiter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_cfg_outbuff.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_cfg_outbuff.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_cfg_outbuff.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_cfg_outbuff.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_cfg_outbuff.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_cfg_outbuff.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_cfg_outbuff.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_cfg_outbuff.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_cfg_outbuff.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_ch_addrgen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_ch_addrgen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_ch_addrgen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_ch_addrgen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_ch_addrgen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_ch_addrgen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_ch_addrgen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_ch_addrgen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_ch_addrgen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_clk_div_cnt.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_clk_div_cnt.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_clk_div_cnt.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_clk_div_cnt.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_clk_div_cnt.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_clk_div_cnt.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_clk_div_cnt.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_clk_div_cnt.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_clk_div_cnt.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_clkgen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_clkgen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_clkgen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_clkgen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_clkgen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_clkgen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_clkgen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_clkgen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_clkgen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_cmd_queue.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_cmd_queue.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_cmd_queue.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_cmd_queue.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_cmd_queue.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_cmd_queue.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_cmd_queue.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_cmd_queue.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_cmd_queue.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_core.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_core.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_core.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_core.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_core.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_core.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_core.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_core.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_core.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_ctrl.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_ctrl.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_ctrl.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_ctrl.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_ctrl.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_ctrl.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_ctrl.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_ctrl.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_ctrl.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_dc_fifo.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_dc_fifo.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_dc_fifo.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_dc_fifo.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_dc_fifo.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_dc_fifo.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_dc_fifo.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_dc_fifo.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_dc_fifo.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_dc_fifo_hyper.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_dc_fifo_hyper.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_dc_fifo_hyper.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_dc_fifo_hyper.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_dc_fifo_hyper.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_dc_fifo_hyper.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_dc_fifo_hyper.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_dc_fifo_hyper.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_dc_fifo_hyper.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_filter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_filter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_filter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_filter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_filter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_au.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_filter_au.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_au.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_filter_au.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_filter_au.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_filter_au.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_filter_au.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_au.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_au.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_bincu.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_filter_bincu.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_bincu.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_filter_bincu.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_filter_bincu.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_filter_bincu.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_filter_bincu.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_bincu.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_bincu.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_reg_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_filter_reg_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_reg_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_filter_reg_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_filter_reg_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_filter_reg_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_filter_reg_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_reg_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_reg_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_rx_dataout.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_filter_rx_dataout.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_rx_dataout.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_filter_rx_dataout.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_filter_rx_dataout.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_filter_rx_dataout.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_filter_rx_dataout.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_rx_dataout.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_rx_dataout.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_tx_datafetch.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_filter_tx_datafetch.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_tx_datafetch.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_filter_tx_datafetch.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_filter_tx_datafetch.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_filter_tx_datafetch.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_filter_tx_datafetch.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_tx_datafetch.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_filter_tx_datafetch.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_busy.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_hyper_busy.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_busy.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_hyper_busy.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_hyper_busy.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_hyper_busy.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_hyper_busy.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_busy.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_busy.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_busy_phy.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_hyper_busy_phy.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_busy_phy.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_hyper_busy_phy.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_hyper_busy_phy.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_hyper_busy_phy.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_hyper_busy_phy.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_busy_phy.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_busy_phy.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_ctrl.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_hyper_ctrl.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_ctrl.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_hyper_ctrl.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_hyper_ctrl.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_hyper_ctrl.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_hyper_ctrl.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_ctrl.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_ctrl.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_reg_if_common.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_hyper_reg_if_common.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_reg_if_common.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_hyper_reg_if_common.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_hyper_reg_if_common.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_hyper_reg_if_common.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_hyper_reg_if_common.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_reg_if_common.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_reg_if_common.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_reg_if_mulid.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_hyper_reg_if_mulid.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_reg_if_mulid.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_hyper_reg_if_mulid.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_hyper_reg_if_mulid.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_hyper_reg_if_mulid.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_hyper_reg_if_mulid.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_reg_if_mulid.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_reg_if_mulid.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_hyper_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_hyper_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_hyper_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_hyper_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_hyper_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyper_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyperbus_mulid.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_hyperbus_mulid.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyperbus_mulid.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_hyperbus_mulid.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_hyperbus_mulid.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_hyperbus_mulid.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_hyperbus_mulid.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyperbus_mulid.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_hyperbus_mulid.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_bus_ctrl.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_i2c_bus_ctrl.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_bus_ctrl.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_i2c_bus_ctrl.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_i2c_bus_ctrl.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_i2c_bus_ctrl.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_i2c_bus_ctrl.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_bus_ctrl.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_bus_ctrl.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_control.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_i2c_control.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_control.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_i2c_control.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_i2c_control.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_i2c_control.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_i2c_control.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_control.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_control.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_reg_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_i2c_reg_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_reg_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_i2c_reg_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_i2c_reg_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_i2c_reg_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_i2c_reg_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_reg_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_reg_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_i2c_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_i2c_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_i2c_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_i2c_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_i2c_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2c_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2s_reg_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_i2s_reg_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2s_reg_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_i2s_reg_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_i2s_reg_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_i2s_reg_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_i2s_reg_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2s_reg_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2s_reg_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2s_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_i2s_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2s_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_i2s_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_i2s_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_i2s_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_i2s_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2s_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_i2s_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_rx_channels.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_rx_channels.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_rx_channels.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_rx_channels.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_rx_channels.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_rx_channels.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_rx_channels.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_rx_channels.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_rx_channels.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_rxbuffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_rxbuffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_rxbuffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_rxbuffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_rxbuffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_rxbuffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_rxbuffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_rxbuffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_rxbuffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_sdio_reg_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_sdio_reg_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_sdio_reg_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_sdio_reg_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_sdio_reg_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_sdio_reg_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_sdio_reg_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_sdio_reg_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_sdio_reg_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_sdio_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_sdio_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_sdio_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_sdio_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_sdio_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_sdio_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_sdio_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_sdio_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_sdio_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_ctrl.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_spim_ctrl.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_ctrl.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_spim_ctrl.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_spim_ctrl.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_spim_ctrl.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_spim_ctrl.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_ctrl.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_ctrl.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_reg_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_spim_reg_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_reg_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_spim_reg_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_spim_reg_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_spim_reg_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_spim_reg_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_reg_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_reg_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_spim_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_spim_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_spim_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_spim_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_spim_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_txrx.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_spim_txrx.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_txrx.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_spim_txrx.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_spim_txrx.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_spim_txrx.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_spim_txrx.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_txrx.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_spim_txrx.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_stream_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_stream_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_stream_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_stream_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_stream_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_stream_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_stream_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_stream_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_stream_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_subsystem.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_subsystem.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_subsystem.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_subsystem.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_subsystem.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_subsystem.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_subsystem.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_subsystem.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_subsystem.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_tx_channels.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_tx_channels.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_tx_channels.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_tx_channels.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_tx_channels.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_tx_channels.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_tx_channels.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_tx_channels.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_tx_channels.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_txbuffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_txbuffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_txbuffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_txbuffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_txbuffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_txbuffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_txbuffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_txbuffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_txbuffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_reg_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_uart_reg_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_reg_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_uart_reg_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_uart_reg_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_uart_reg_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_uart_reg_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_reg_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_reg_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_rx.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_uart_rx.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_rx.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_uart_rx.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_uart_rx.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_uart_rx.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_uart_rx.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_rx.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_rx.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_uart_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_uart_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_uart_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_uart_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_uart_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_tx.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_uart_tx.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_tx.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_uart_tx.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_uart_tx.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_uart_tx.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_uart_tx.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_tx.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_uart_tx.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
up_down_counter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
up_down_counter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
up_down_counter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
up_down_counter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
up_down_counter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
up_down_counter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
up_down_counter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
up_down_counter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
up_down_counter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xbar.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
xbar.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xbar.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
xbar.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
xbar.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
xbar.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
xbar.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xbar.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xbar.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xbar_pe_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
xbar_pe_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xbar_pe_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
xbar_pe_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
xbar_pe_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
xbar_pe_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
xbar_pe_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xbar_pe_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xbar_pe_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_pulp.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
xilinx_pulp.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_pulp.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
xilinx_pulp.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
xilinx_pulp.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
xilinx_pulp.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
xilinx_pulp.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_pulp.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_pulp.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
amo_shim.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
amo_shim.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
amo_shim.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
amo_shim.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
amo_shim.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
amo_shim.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
amo_shim.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
amo_shim.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
amo_shim.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_shiftreg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
io_shiftreg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_shiftreg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
io_shiftreg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
io_shiftreg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
io_shiftreg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
io_shiftreg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_shiftreg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_shiftreg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cb_filter_pkg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cb_filter_pkg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cb_filter_pkg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cb_filter_pkg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cb_filter_pkg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cb_filter_pkg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cb_filter_pkg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cb_filter_pkg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cb_filter_pkg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cc_onehot.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cc_onehot.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cc_onehot.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cc_onehot.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cc_onehot.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cc_onehot.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cc_onehot.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cc_onehot.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cc_onehot.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_int_div.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
clk_int_div.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_int_div.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
clk_int_div.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
clk_int_div.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
clk_int_div.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
clk_int_div.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_int_div.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_int_div.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ecc_pkg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ecc_pkg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ecc_pkg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ecc_pkg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ecc_pkg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ecc_pkg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ecc_pkg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ecc_pkg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ecc_pkg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
exp_backoff.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
exp_backoff.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
exp_backoff.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
exp_backoff.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
exp_backoff.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
exp_backoff.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
exp_backoff.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
exp_backoff.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
exp_backoff.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
isochronous_4phase_handshake.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
isochronous_4phase_handshake.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
isochronous_4phase_handshake.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
isochronous_4phase_handshake.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
isochronous_4phase_handshake.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
isochronous_4phase_handshake.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
isochronous_4phase_handshake.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
isochronous_4phase_handshake.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
isochronous_4phase_handshake.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
isochronous_spill_register.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
isochronous_spill_register.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
isochronous_spill_register.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
isochronous_spill_register.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
isochronous_spill_register.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
isochronous_spill_register.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
isochronous_spill_register.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
isochronous_spill_register.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
isochronous_spill_register.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lfsr_16bit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
lfsr_16bit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lfsr_16bit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
lfsr_16bit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
lfsr_16bit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
lfsr_16bit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
lfsr_16bit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lfsr_16bit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lfsr_16bit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mv_filter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mv_filter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mv_filter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mv_filter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mv_filter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mv_filter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mv_filter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mv_filter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mv_filter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
plru_tree.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
plru_tree.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
plru_tree.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
plru_tree.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
plru_tree.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
plru_tree.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
plru_tree.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
plru_tree.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
plru_tree.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
popcount.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
popcount.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
popcount.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
popcount.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
popcount.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
popcount.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
popcount.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
popcount.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
popcount.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
serial_deglitch.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
serial_deglitch.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
serial_deglitch.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
serial_deglitch.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
serial_deglitch.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
serial_deglitch.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
serial_deglitch.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
serial_deglitch.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
serial_deglitch.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
shift_reg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
shift_reg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
shift_reg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
shift_reg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
shift_reg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
shift_reg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
shift_reg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
shift_reg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
shift_reg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_filter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_filter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_filter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_filter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_filter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_filter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_filter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_filter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_filter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_fork.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_fork.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_fork.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_fork.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_fork.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_fork.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_fork.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_fork.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_fork.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_intf.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_intf.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_intf.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_intf.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_intf.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_intf.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_intf.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_intf.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_intf.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_join.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_join.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_join.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_join.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_join.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_join.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_join.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_join.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_join.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sub_per_hash.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
sub_per_hash.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sub_per_hash.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
sub_per_hash.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
sub_per_hash.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
sub_per_hash.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
sub_per_hash.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sub_per_hash.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sub_per_hash.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sync_wedge.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
sync_wedge.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sync_wedge.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
sync_wedge.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
sync_wedge.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
sync_wedge.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
sync_wedge.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sync_wedge.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sync_wedge.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
unread.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
unread.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
unread.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
unread.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
unread.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
unread.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
unread.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
unread.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
unread.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_reset_ctrlr_pkg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cdc_reset_ctrlr_pkg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_reset_ctrlr_pkg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cdc_reset_ctrlr_pkg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cdc_reset_ctrlr_pkg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cdc_reset_ctrlr_pkg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cdc_reset_ctrlr_pkg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_reset_ctrlr_pkg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_reset_ctrlr_pkg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_4phase.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cdc_4phase.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_4phase.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cdc_4phase.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cdc_4phase.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cdc_4phase.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cdc_4phase.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_4phase.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_4phase.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cb_filter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cb_filter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cb_filter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cb_filter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cb_filter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cb_filter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cb_filter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cb_filter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cb_filter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_2phase.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cdc_fifo_2phase.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_2phase.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cdc_fifo_2phase.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cdc_fifo_2phase.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cdc_fifo_2phase.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cdc_fifo_2phase.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_2phase.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_2phase.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ecc_decode.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ecc_decode.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ecc_decode.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ecc_decode.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ecc_decode.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ecc_decode.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ecc_decode.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ecc_decode.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ecc_decode.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ecc_encode.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ecc_encode.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ecc_encode.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ecc_encode.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ecc_encode.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ecc_encode.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ecc_encode.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ecc_encode.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ecc_encode.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_detect.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
edge_detect.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_detect.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
edge_detect.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
edge_detect.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
edge_detect.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
edge_detect.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_detect.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
edge_detect.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
max_counter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
max_counter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
max_counter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
max_counter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
max_counter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
max_counter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
max_counter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
max_counter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
max_counter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_delay.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_delay.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_delay.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_delay.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_delay.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_delay.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_delay.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_delay.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_delay.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_fifo.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_fifo.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_fifo.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_fifo.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_fifo.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_fifo.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_fifo.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_fifo.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_fifo.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_fork_dynamic.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_fork_dynamic.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_fork_dynamic.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_fork_dynamic.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_fork_dynamic.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_fork_dynamic.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_fork_dynamic.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_fork_dynamic.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_fork_dynamic.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_reset_ctrlr.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cdc_reset_ctrlr.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_reset_ctrlr.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cdc_reset_ctrlr.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cdc_reset_ctrlr.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cdc_reset_ctrlr.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cdc_reset_ctrlr.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_reset_ctrlr.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_reset_ctrlr.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_to_mem.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_to_mem.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_to_mem.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_to_mem.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_to_mem.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_to_mem.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_to_mem.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_to_mem.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_to_mem.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_arbiter_flushable.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_arbiter_flushable.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_arbiter_flushable.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_arbiter_flushable.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_arbiter_flushable.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_arbiter_flushable.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_arbiter_flushable.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_arbiter_flushable.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_arbiter_flushable.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_xbar.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_xbar.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_xbar.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_xbar.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_xbar.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_xbar.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_xbar.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_xbar.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_xbar.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_gray_clearable.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cdc_fifo_gray_clearable.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_gray_clearable.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cdc_fifo_gray_clearable.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cdc_fifo_gray_clearable.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cdc_fifo_gray_clearable.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cdc_fifo_gray_clearable.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_gray_clearable.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_fifo_gray_clearable.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_2phase_clearable.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cdc_2phase_clearable.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_2phase_clearable.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cdc_2phase_clearable.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cdc_2phase_clearable.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cdc_2phase_clearable.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cdc_2phase_clearable.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_2phase_clearable.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cdc_2phase_clearable.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_arbiter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_arbiter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_arbiter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_arbiter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_arbiter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_arbiter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_arbiter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_arbiter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_arbiter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_omega_net.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
stream_omega_net.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_omega_net.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
stream_omega_net.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
stream_omega_net.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
stream_omega_net.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
stream_omega_net.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_omega_net.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
stream_omega_net.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_divider_counter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
clock_divider_counter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_divider_counter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
clock_divider_counter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
clock_divider_counter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
clock_divider_counter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
clock_divider_counter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_divider_counter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_divider_counter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
find_first_one.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
find_first_one.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
find_first_one.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
find_first_one.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
find_first_one.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
find_first_one.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
find_first_one.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
find_first_one.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
find_first_one.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
generic_LFSR_8bit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
generic_LFSR_8bit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
generic_LFSR_8bit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
generic_LFSR_8bit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
generic_LFSR_8bit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
generic_LFSR_8bit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
generic_LFSR_8bit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
generic_LFSR_8bit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
generic_LFSR_8bit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prioarbiter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
prioarbiter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prioarbiter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
prioarbiter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
prioarbiter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
prioarbiter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
prioarbiter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prioarbiter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prioarbiter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rrarbiter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
rrarbiter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rrarbiter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
rrarbiter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
rrarbiter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
rrarbiter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
rrarbiter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rrarbiter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rrarbiter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_divider.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
clock_divider.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_divider.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
clock_divider.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
clock_divider.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
clock_divider.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
clock_divider.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_divider.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_divider.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
div_sqrt_mvp_wrapper.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
div_sqrt_mvp_wrapper.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
div_sqrt_mvp_wrapper.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
div_sqrt_mvp_wrapper.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
div_sqrt_mvp_wrapper.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
div_sqrt_mvp_wrapper.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
div_sqrt_mvp_wrapper.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
div_sqrt_mvp_wrapper.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
div_sqrt_mvp_wrapper.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
addr_decoder.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
addr_decoder.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
addr_decoder.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
addr_decoder.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
addr_decoder.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
addr_decoder.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
addr_decoder.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
addr_decoder.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
addr_decoder.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
simplex_xbar.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
simplex_xbar.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
simplex_xbar.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
simplex_xbar.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
simplex_xbar.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
simplex_xbar.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
simplex_xbar.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
simplex_xbar.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
simplex_xbar.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
full_duplex_xbar.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
full_duplex_xbar.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
full_duplex_xbar.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
full_duplex_xbar.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
full_duplex_xbar.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
full_duplex_xbar.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
full_duplex_xbar.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
full_duplex_xbar.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
full_duplex_xbar.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
variable_latency_bfly_net.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
variable_latency_bfly_net.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
variable_latency_bfly_net.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
variable_latency_bfly_net.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
variable_latency_bfly_net.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
variable_latency_bfly_net.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
variable_latency_bfly_net.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
variable_latency_bfly_net.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
variable_latency_bfly_net.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
variable_latency_interconnect.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
variable_latency_interconnect.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
variable_latency_interconnect.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
variable_latency_interconnect.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
variable_latency_interconnect.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
variable_latency_interconnect.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
variable_latency_interconnect.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
variable_latency_interconnect.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
variable_latency_interconnect.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
FanInPrimitive_Req.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FanInPrimitive_Req.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
FanInPrimitive_Req.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
FanInPrimitive_Req.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
FanInPrimitive_Req.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ArbitrationTree.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ArbitrationTree.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ArbitrationTree.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ArbitrationTree.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ArbitrationTree.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
MUX2_REQ.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
MUX2_REQ.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
MUX2_REQ.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
MUX2_REQ.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
MUX2_REQ.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
AddressDecoder_Resp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AddressDecoder_Resp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AddressDecoder_Resp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AddressDecoder_Resp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
AddressDecoder_Resp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TestAndSet.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
TestAndSet.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TestAndSet.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
TestAndSet.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
TestAndSet.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
TestAndSet.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
TestAndSet.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TestAndSet.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TestAndSet.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock2CH.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RequestBlock2CH.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock2CH.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RequestBlock2CH.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RequestBlock2CH.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RequestBlock2CH.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RequestBlock2CH.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock2CH.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock2CH.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock1CH.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RequestBlock1CH.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock1CH.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RequestBlock1CH.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RequestBlock1CH.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RequestBlock1CH.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RequestBlock1CH.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock1CH.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock1CH.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
FanInPrimitive_Resp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FanInPrimitive_Resp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
FanInPrimitive_Resp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
FanInPrimitive_Resp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
FanInPrimitive_Resp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ResponseTree.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ResponseTree.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ResponseTree.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ResponseTree.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ResponseTree.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ResponseBlock.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ResponseBlock.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ResponseBlock.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ResponseBlock.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ResponseBlock.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
AddressDecoder_Req.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AddressDecoder_Req.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AddressDecoder_Req.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AddressDecoder_Req.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
AddressDecoder_Req.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_TCDM.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
XBAR_TCDM.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_TCDM.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XBAR_TCDM.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
XBAR_TCDM.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
XBAR_TCDM.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
XBAR_TCDM.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_TCDM.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_TCDM.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_TCDM_WRAPPER.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
XBAR_TCDM_WRAPPER.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_TCDM_WRAPPER.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XBAR_TCDM_WRAPPER.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
XBAR_TCDM_WRAPPER.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
XBAR_TCDM_WRAPPER.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
XBAR_TCDM_WRAPPER.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_TCDM_WRAPPER.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_TCDM_WRAPPER.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TCDM_PIPE_REQ.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
TCDM_PIPE_REQ.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TCDM_PIPE_REQ.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
TCDM_PIPE_REQ.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
TCDM_PIPE_REQ.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
TCDM_PIPE_REQ.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
TCDM_PIPE_REQ.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TCDM_PIPE_REQ.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TCDM_PIPE_REQ.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TCDM_PIPE_RESP.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
TCDM_PIPE_RESP.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TCDM_PIPE_RESP.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
TCDM_PIPE_RESP.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
TCDM_PIPE_RESP.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
TCDM_PIPE_RESP.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
TCDM_PIPE_RESP.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TCDM_PIPE_RESP.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TCDM_PIPE_RESP.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
grant_mask.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
grant_mask.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
grant_mask.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
grant_mask.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
grant_mask.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
grant_mask.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
grant_mask.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
grant_mask.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
grant_mask.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
priority_Flag_Req.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
priority_Flag_Req.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
priority_Flag_Req.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
priority_Flag_Req.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
priority_Flag_Req.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
priority_Flag_Req.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
priority_Flag_Req.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
priority_Flag_Req.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
priority_Flag_Req.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_PE_Req.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
AddressDecoder_PE_Req.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_PE_Req.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AddressDecoder_PE_Req.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AddressDecoder_PE_Req.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AddressDecoder_PE_Req.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
AddressDecoder_PE_Req.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_PE_Req.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_PE_Req.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_PE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
AddressDecoder_Resp_PE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_PE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AddressDecoder_Resp_PE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AddressDecoder_Resp_PE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AddressDecoder_Resp_PE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
AddressDecoder_Resp_PE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_PE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_PE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_PE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ArbitrationTree_PE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_PE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ArbitrationTree_PE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ArbitrationTree_PE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ArbitrationTree_PE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ArbitrationTree_PE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_PE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_PE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_PE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
FanInPrimitive_Req_PE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_PE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FanInPrimitive_Req_PE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
FanInPrimitive_Req_PE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
FanInPrimitive_Req_PE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
FanInPrimitive_Req_PE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_PE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_PE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_PE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RR_Flag_Req_PE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_PE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RR_Flag_Req_PE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RR_Flag_Req_PE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RR_Flag_Req_PE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RR_Flag_Req_PE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_PE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_PE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ_PE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
MUX2_REQ_PE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ_PE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
MUX2_REQ_PE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
MUX2_REQ_PE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
MUX2_REQ_PE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
MUX2_REQ_PE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ_PE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ_PE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_PE_Resp.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
FanInPrimitive_PE_Resp.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_PE_Resp.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FanInPrimitive_PE_Resp.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
FanInPrimitive_PE_Resp.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
FanInPrimitive_PE_Resp.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
FanInPrimitive_PE_Resp.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_PE_Resp.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_PE_Resp.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock1CH_PE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RequestBlock1CH_PE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock1CH_PE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RequestBlock1CH_PE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RequestBlock1CH_PE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RequestBlock1CH_PE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RequestBlock1CH_PE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock1CH_PE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock1CH_PE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock2CH_PE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RequestBlock2CH_PE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock2CH_PE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RequestBlock2CH_PE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RequestBlock2CH_PE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RequestBlock2CH_PE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RequestBlock2CH_PE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock2CH_PE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock2CH_PE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_PE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ResponseBlock_PE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_PE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ResponseBlock_PE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ResponseBlock_PE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ResponseBlock_PE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ResponseBlock_PE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_PE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_PE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_PE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ResponseTree_PE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_PE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ResponseTree_PE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ResponseTree_PE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ResponseTree_PE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ResponseTree_PE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_PE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_PE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_PE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
XBAR_PE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_PE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XBAR_PE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
XBAR_PE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
XBAR_PE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
XBAR_PE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_PE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_PE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_buffer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_buffer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_buffer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_buffer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_buffer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_buffer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_buffer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_buffer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_buffer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_demux_static.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_demux_static.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_demux_static.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_demux_static.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_demux_static.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_demux_static.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_demux_static.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_demux_static.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_demux_static.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_deserialize.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_deserialize.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_deserialize.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_deserialize.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_deserialize.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_deserialize.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_deserialize.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_deserialize.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_deserialize.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_mux_static.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_mux_static.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_mux_static.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_mux_static.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_mux_static.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_mux_static.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_mux_static.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_mux_static.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_mux_static.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_serialize.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_serialize.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_serialize.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_serialize.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_serialize.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_serialize.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_serialize.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_serialize.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_serialize.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_ctrl.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_fifo_ctrl.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_ctrl.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_fifo_ctrl.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_fifo_ctrl.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_fifo_ctrl.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_fifo_ctrl.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_ctrl.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_ctrl.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_addressgen_v2.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_addressgen_v2.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_addressgen_v2.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_addressgen_v2.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_addressgen_v2.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_addressgen_v2.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_addressgen_v2.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_addressgen_v2.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_addressgen_v2.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_strbgen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_strbgen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_strbgen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_strbgen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_strbgen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_strbgen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_strbgen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_strbgen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_strbgen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_streamer_queue.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_streamer_queue.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_streamer_queue.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_streamer_queue.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_streamer_queue.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_streamer_queue.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_streamer_queue.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_streamer_queue.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_streamer_queue.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_assign.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_tcdm_assign.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_assign.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_tcdm_assign.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_tcdm_assign.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_tcdm_assign.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_tcdm_assign.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_assign.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_assign.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_mux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_tcdm_mux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_mux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_tcdm_mux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_tcdm_mux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_tcdm_mux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_tcdm_mux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_mux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_mux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_mux_static.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_tcdm_mux_static.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_mux_static.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_tcdm_mux_static.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_tcdm_mux_static.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_tcdm_mux_static.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_tcdm_mux_static.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_mux_static.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_mux_static.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_reorder_static.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_tcdm_reorder_static.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_reorder_static.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_tcdm_reorder_static.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_tcdm_reorder_static.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_tcdm_reorder_static.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_tcdm_reorder_static.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_reorder_static.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_reorder_static.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_earlystall.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_fifo_earlystall.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_earlystall.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_fifo_earlystall.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_fifo_earlystall.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_fifo_earlystall.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_fifo_earlystall.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_earlystall.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_earlystall.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_earlystall_sidech.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_fifo_earlystall_sidech.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_earlystall_sidech.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_fifo_earlystall_sidech.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_fifo_earlystall_sidech.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_fifo_earlystall_sidech.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_fifo_earlystall_sidech.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_earlystall_sidech.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_earlystall_sidech.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_sidech.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_fifo_sidech.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_sidech.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_fifo_sidech.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_fifo_sidech.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_fifo_sidech.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_fifo_sidech.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_sidech.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_fifo_sidech.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo_load_sidech.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_tcdm_fifo_load_sidech.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo_load_sidech.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_tcdm_fifo_load_sidech.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_tcdm_fifo_load_sidech.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_tcdm_fifo_load_sidech.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_tcdm_fifo_load_sidech.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo_load_sidech.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo_load_sidech.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_stream_tcdm_fifo.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_stream_tcdm_fifo.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_stream_tcdm_fifo.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_stream_tcdm_fifo.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_stream_tcdm_fifo.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_stream_tcdm_fifo.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
l2_tcdm_demux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
l2_tcdm_demux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
l2_tcdm_demux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
l2_tcdm_demux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
l2_tcdm_demux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
l2_tcdm_demux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
l2_tcdm_demux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
l2_tcdm_demux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
l2_tcdm_demux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_2_apb.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
lint_2_apb.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_2_apb.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
lint_2_apb.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
lint_2_apb.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
lint_2_apb.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
lint_2_apb.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_2_apb.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lint_2_apb.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req_BRIDGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
AddressDecoder_Req_BRIDGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req_BRIDGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AddressDecoder_Req_BRIDGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AddressDecoder_Req_BRIDGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AddressDecoder_Req_BRIDGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
AddressDecoder_Req_BRIDGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req_BRIDGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Req_BRIDGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_BRIDGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
AddressDecoder_Resp_BRIDGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_BRIDGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AddressDecoder_Resp_BRIDGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AddressDecoder_Resp_BRIDGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AddressDecoder_Resp_BRIDGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
AddressDecoder_Resp_BRIDGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_BRIDGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AddressDecoder_Resp_BRIDGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_BRIDGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ArbitrationTree_BRIDGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_BRIDGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ArbitrationTree_BRIDGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ArbitrationTree_BRIDGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ArbitrationTree_BRIDGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ArbitrationTree_BRIDGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_BRIDGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ArbitrationTree_BRIDGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_BRIDGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
FanInPrimitive_Req_BRIDGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_BRIDGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FanInPrimitive_Req_BRIDGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
FanInPrimitive_Req_BRIDGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
FanInPrimitive_Req_BRIDGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
FanInPrimitive_Req_BRIDGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_BRIDGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Req_BRIDGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp_BRIDGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
FanInPrimitive_Resp_BRIDGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp_BRIDGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FanInPrimitive_Resp_BRIDGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
FanInPrimitive_Resp_BRIDGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
FanInPrimitive_Resp_BRIDGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
FanInPrimitive_Resp_BRIDGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp_BRIDGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FanInPrimitive_Resp_BRIDGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ_BRIDGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
MUX2_REQ_BRIDGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ_BRIDGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
MUX2_REQ_BRIDGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
MUX2_REQ_BRIDGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
MUX2_REQ_BRIDGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
MUX2_REQ_BRIDGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ_BRIDGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
MUX2_REQ_BRIDGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock1CH_BRIDGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RequestBlock1CH_BRIDGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock1CH_BRIDGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RequestBlock1CH_BRIDGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RequestBlock1CH_BRIDGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RequestBlock1CH_BRIDGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RequestBlock1CH_BRIDGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock1CH_BRIDGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock1CH_BRIDGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock2CH_BRIDGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RequestBlock2CH_BRIDGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock2CH_BRIDGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RequestBlock2CH_BRIDGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RequestBlock2CH_BRIDGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RequestBlock2CH_BRIDGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RequestBlock2CH_BRIDGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock2CH_BRIDGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RequestBlock2CH_BRIDGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_BRIDGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ResponseBlock_BRIDGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_BRIDGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ResponseBlock_BRIDGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ResponseBlock_BRIDGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ResponseBlock_BRIDGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ResponseBlock_BRIDGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_BRIDGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseBlock_BRIDGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_BRIDGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ResponseTree_BRIDGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_BRIDGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ResponseTree_BRIDGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ResponseTree_BRIDGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ResponseTree_BRIDGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ResponseTree_BRIDGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_BRIDGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ResponseTree_BRIDGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_BRIDGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
RR_Flag_Req_BRIDGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_BRIDGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
RR_Flag_Req_BRIDGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
RR_Flag_Req_BRIDGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
RR_Flag_Req_BRIDGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
RR_Flag_Req_BRIDGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_BRIDGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
RR_Flag_Req_BRIDGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_BRIDGE.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
XBAR_BRIDGE.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_BRIDGE.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XBAR_BRIDGE.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
XBAR_BRIDGE.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
XBAR_BRIDGE.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
XBAR_BRIDGE.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_BRIDGE.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XBAR_BRIDGE.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cut.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_cut.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cut.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_cut.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_cut.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_cut.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_cut.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cut.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cut.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_delayer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_delayer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_delayer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_delayer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_delayer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_delayer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_delayer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_delayer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_delayer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_isolate.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_isolate.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_isolate.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_isolate.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_isolate.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_isolate.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_isolate.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_isolate.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_isolate.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_join.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_join.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_join.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_join.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_join.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_join.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_join.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_join.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_join.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_demux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_lite_demux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_demux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_lite_demux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_lite_demux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_lite_demux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_lite_demux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_demux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_demux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_join.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_lite_join.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_join.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_lite_join.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_lite_join.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_lite_join.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_lite_join.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_join.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_join.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_mailbox.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_lite_mailbox.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_mailbox.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_lite_mailbox.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_lite_mailbox.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_lite_mailbox.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_lite_mailbox.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_mailbox.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_mailbox.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_mux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_lite_mux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_mux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_lite_mux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_lite_mux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_lite_mux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_lite_mux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_mux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_mux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_regs.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_lite_regs.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_regs.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_lite_regs.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_lite_regs.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_lite_regs.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_lite_regs.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_regs.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_regs.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_to_axi.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_lite_to_axi.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_to_axi.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_lite_to_axi.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_lite_to_axi.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_lite_to_axi.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_lite_to_axi.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_to_axi.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_to_axi.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_modify_address.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_modify_address.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_modify_address.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_modify_address.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_modify_address.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_modify_address.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_modify_address.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_modify_address.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_modify_address.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_serializer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_serializer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_serializer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_serializer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_serializer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_serializer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_serializer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_serializer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_serializer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cdc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_cdc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cdc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_cdc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_cdc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_cdc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_cdc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cdc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_cdc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_multicut.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_multicut.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_multicut.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_multicut.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_multicut.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_multicut.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_multicut.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_multicut.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_multicut.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_xbar.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_lite_xbar.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_xbar.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_lite_xbar.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_lite_xbar.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_lite_xbar.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_lite_xbar.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_xbar.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_xbar.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_slice.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_slice.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_slice.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_slice.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_slice.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_slice.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_slice.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_slice.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_slice.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_slice_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_slice_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_slice_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_slice_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_slice_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_slice_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_slice_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_slice_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_slice_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_tracer_defines.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_tracer_defines.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_tracer_defines.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_tracer_defines.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_tracer_defines.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_tracer_defines.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_tracer_defines.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_tracer_defines.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_tracer_defines.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_alu_basic.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
riscv_alu_basic.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_alu_basic.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
riscv_alu_basic.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
riscv_alu_basic.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
riscv_alu_basic.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
riscv_alu_basic.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_alu_basic.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
riscv_alu_basic.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_cmd_queue.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_core_cmd_queue.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_cmd_queue.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_core_cmd_queue.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_core_cmd_queue.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_core_cmd_queue.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_core_cmd_queue.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_cmd_queue.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_cmd_queue.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_memmap_demux_interl.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_core_memmap_demux_interl.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_memmap_demux_interl.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_core_memmap_demux_interl.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_core_memmap_demux_interl.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_core_memmap_demux_interl.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_core_memmap_demux_interl.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_memmap_demux_interl.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_memmap_demux_interl.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_memmap_filter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_core_memmap_filter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_memmap_filter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_core_memmap_filter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_core_memmap_filter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_core_memmap_filter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_core_memmap_filter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_memmap_filter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_memmap_filter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_mux_static.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hci_core_mux_static.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_mux_static.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hci_core_mux_static.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hci_core_mux_static.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hci_core_mux_static.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hci_core_mux_static.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_mux_static.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hci_core_mux_static.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_seq_mult.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
hwpe_ctrl_seq_mult.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_seq_mult.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
hwpe_ctrl_seq_mult.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
hwpe_ctrl_seq_mult.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
hwpe_ctrl_seq_mult.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
hwpe_ctrl_seq_mult.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_seq_mult.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
hwpe_ctrl_seq_mult.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_all.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_1r_1w_all.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_all.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_1r_1w_all.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_1r_1w_all.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_1r_1w_all.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_1r_1w_all.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_all.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_all.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_be.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_1r_1w_be.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_be.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_1r_1w_be.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_1r_1w_be.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_1r_1w_be.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_1r_1w_be.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_be.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_be.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_raw.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_1r_1w_raw.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_raw.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_1r_1w_raw.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_1r_1w_raw.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_1r_1w_raw.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_1r_1w_raw.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_raw.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1r_1w_raw.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_64b_multi_port_read_32b.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_1w_64b_multi_port_read_32b.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_64b_multi_port_read_32b.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_1w_64b_multi_port_read_32b.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_1w_64b_multi_port_read_32b.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_1w_64b_multi_port_read_32b.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_1w_64b_multi_port_read_32b.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_64b_multi_port_read_32b.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_64b_multi_port_read_32b.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_64b_1r_32b.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_1w_64b_1r_32b.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_64b_1r_32b.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_1w_64b_1r_32b.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_1w_64b_1r_32b.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_1w_64b_1r_32b.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_1w_64b_1r_32b.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_64b_1r_32b.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_64b_1r_32b.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_2r_1w_asymm.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_2r_1w_asymm.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_2r_1w_asymm.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_2r_1w_asymm.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_2r_1w_asymm.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_2r_1w_asymm.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_2r_1w_asymm.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_2r_1w_asymm.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_2r_1w_asymm.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_2r_1w_asymm_test_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_2r_1w_asymm_test_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_2r_1w_asymm_test_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_2r_1w_asymm_test_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_2r_1w_asymm_test_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_2r_1w_asymm_test_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_2r_1w_asymm_test_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_2r_1w_asymm_test_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_2r_1w_asymm_test_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_2r_2w.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_2r_2w.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_2r_2w.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_2r_2w.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_2r_2w.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_2r_2w.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_2r_2w.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_2r_2w.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_2r_2w.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_3r_2w.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_3r_2w.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_3r_2w.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_3r_2w.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_3r_2w.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_3r_2w.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_3r_2w.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_3r_2w.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_3r_2w.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_clk_gen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
io_clk_gen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_clk_gen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
io_clk_gen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
io_clk_gen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
io_clk_gen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
io_clk_gen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_clk_gen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_clk_gen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_event_counter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
io_event_counter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_event_counter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
io_event_counter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
io_event_counter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
io_event_counter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
io_event_counter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_event_counter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_event_counter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_tx_fifo_dc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
io_tx_fifo_dc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_tx_fifo_dc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
io_tx_fifo_dc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
io_tx_fifo_dc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
io_tx_fifo_dc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
io_tx_fifo_dc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_tx_fifo_dc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
io_tx_fifo_dc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_axi_module.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
adbg_axi_module.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_axi_module.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adbg_axi_module.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adbg_axi_module.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adbg_axi_module.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adbg_axi_module.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_axi_module.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_axi_module.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_or1k_biu.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
adbg_or1k_biu.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_or1k_biu.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adbg_or1k_biu.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adbg_or1k_biu.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adbg_or1k_biu.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adbg_or1k_biu.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_or1k_biu.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_or1k_biu.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_or1k_module.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
adbg_or1k_module.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_or1k_module.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adbg_or1k_module.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adbg_or1k_module.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adbg_or1k_module.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adbg_or1k_module.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_or1k_module.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_or1k_module.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_or1k_status_reg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
adbg_or1k_status_reg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_or1k_status_reg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adbg_or1k_status_reg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adbg_or1k_status_reg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adbg_or1k_status_reg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adbg_or1k_status_reg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_or1k_status_reg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_or1k_status_reg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
adbg_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adbg_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adbg_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adbg_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adbg_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
bytefifo.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
bytefifo.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
bytefifo.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
bytefifo.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
bytefifo.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
bytefifo.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
bytefifo.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
bytefifo.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
bytefifo.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
syncflop.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
syncflop.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
syncflop.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
syncflop.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
syncflop.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
syncflop.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
syncflop.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
syncflop.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
syncflop.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
syncreg.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
syncreg.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
syncreg.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
syncreg.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
syncreg.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
syncreg.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
syncreg.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
syncreg.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
syncreg.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_tap_top.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
adbg_tap_top.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_tap_top.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adbg_tap_top.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adbg_tap_top.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adbg_tap_top.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adbg_tap_top.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_tap_top.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_tap_top.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adv_dbg_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
adv_dbg_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adv_dbg_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adv_dbg_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adv_dbg_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adv_dbg_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adv_dbg_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adv_dbg_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adv_dbg_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_axionly_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
adbg_axionly_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_axionly_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
adbg_axionly_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
adbg_axionly_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
adbg_axionly_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
adbg_axionly_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_axionly_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
adbg_axionly_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lut_4x4.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
lut_4x4.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lut_4x4.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
lut_4x4.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
lut_4x4.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
lut_4x4.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
lut_4x4.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lut_4x4.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
lut_4x4.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
out_filter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
out_filter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
out_filter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
out_filter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
out_filter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
out_filter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
out_filter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
out_filter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
out_filter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_to_fll.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb_to_fll.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_to_fll.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb_to_fll.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb_to_fll.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb_to_fll.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb_to_fll.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_to_fll.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_to_fll.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
HW_barrier_logic.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
HW_barrier_logic.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
HW_barrier_logic.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HW_barrier_logic.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
HW_barrier_logic.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
HW_barrier_logic.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
HW_barrier_logic.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
HW_barrier_logic.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
HW_barrier_logic.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_arbiter.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
event_unit_arbiter.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_arbiter.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
event_unit_arbiter.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
event_unit_arbiter.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
event_unit_arbiter.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
event_unit_arbiter.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_arbiter.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_arbiter.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_mux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
event_unit_mux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_mux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
event_unit_mux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
event_unit_mux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
event_unit_mux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
event_unit_mux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_mux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_mux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_sm.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
event_unit_sm.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_sm.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
event_unit_sm.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
event_unit_sm.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
event_unit_sm.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
event_unit_sm.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_sm.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_sm.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
interrupt_mask.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
interrupt_mask.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
interrupt_mask.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
interrupt_mask.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
interrupt_mask.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
interrupt_mask.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
interrupt_mask.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
interrupt_mask.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
interrupt_mask.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
HW_barrier.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
HW_barrier.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
HW_barrier.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HW_barrier.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
HW_barrier.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
HW_barrier.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
HW_barrier.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
HW_barrier.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
HW_barrier.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_input.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
event_unit_input.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_input.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
event_unit_input.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
event_unit_input.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
event_unit_input.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
event_unit_input.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_input.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit_input.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
event_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
event_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
event_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
event_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
event_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
event_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_ctrl_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
icache_ctrl_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_ctrl_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
icache_ctrl_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
icache_ctrl_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
icache_ctrl_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
icache_ctrl_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_ctrl_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_ctrl_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mp_icache_ctrl_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mp_icache_ctrl_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mp_icache_ctrl_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mp_icache_ctrl_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mp_icache_ctrl_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mp_icache_ctrl_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mp_icache_ctrl_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mp_icache_ctrl_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mp_icache_ctrl_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mp_pf_icache_ctrl_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mp_pf_icache_ctrl_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mp_pf_icache_ctrl_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mp_pf_icache_ctrl_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mp_pf_icache_ctrl_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mp_pf_icache_ctrl_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mp_pf_icache_ctrl_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mp_pf_icache_ctrl_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mp_pf_icache_ctrl_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
new_icache_ctrl_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
new_icache_ctrl_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
new_icache_ctrl_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
new_icache_ctrl_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
new_icache_ctrl_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
new_icache_ctrl_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
new_icache_ctrl_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
new_icache_ctrl_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
new_icache_ctrl_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pri_icache_ctrl_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pri_icache_ctrl_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pri_icache_ctrl_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pri_icache_ctrl_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pri_icache_ctrl_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pri_icache_ctrl_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pri_icache_ctrl_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pri_icache_ctrl_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pri_icache_ctrl_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sp_icache_ctrl_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
sp_icache_ctrl_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sp_icache_ctrl_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
sp_icache_ctrl_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
sp_icache_ctrl_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
sp_icache_ctrl_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
sp_icache_ctrl_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sp_icache_ctrl_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sp_icache_ctrl_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mmu_config_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
mmu_config_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mmu_config_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mmu_config_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mmu_config_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mmu_config_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
mmu_config_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mmu_config_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mmu_config_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
perf_counters_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
perf_counters_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
perf_counters_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
perf_counters_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
perf_counters_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
perf_counters_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
perf_counters_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
perf_counters_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
perf_counters_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_pipe_unit.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
tcdm_pipe_unit.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_pipe_unit.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tcdm_pipe_unit.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tcdm_pipe_unit.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tcdm_pipe_unit.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tcdm_pipe_unit.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_pipe_unit.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tcdm_pipe_unit.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
REP_buffer_4.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
REP_buffer_4.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
REP_buffer_4.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
REP_buffer_4.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
REP_buffer_4.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
REP_buffer_4.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
REP_buffer_4.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
REP_buffer_4.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
REP_buffer_4.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_multi_port_read.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_1w_multi_port_read.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_multi_port_read.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_1w_multi_port_read.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_1w_multi_port_read.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_1w_multi_port_read.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_1w_multi_port_read.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_multi_port_read.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_multi_port_read.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AXI4_REFILL_Resp_Deserializer.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
AXI4_REFILL_Resp_Deserializer.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AXI4_REFILL_Resp_Deserializer.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AXI4_REFILL_Resp_Deserializer.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AXI4_REFILL_Resp_Deserializer.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AXI4_REFILL_Resp_Deserializer.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
AXI4_REFILL_Resp_Deserializer.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AXI4_REFILL_Resp_Deserializer.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AXI4_REFILL_Resp_Deserializer.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_multi_port_read_test_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
register_file_1w_multi_port_read_test_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_multi_port_read_test_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
register_file_1w_multi_port_read_test_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
register_file_1w_multi_port_read_test_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
register_file_1w_multi_port_read_test_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
register_file_1w_multi_port_read_test_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_multi_port_read_test_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
register_file_1w_multi_port_read_test_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_bank_mp_128.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
icache_bank_mp_128.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_bank_mp_128.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
icache_bank_mp_128.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
icache_bank_mp_128.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
icache_bank_mp_128.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
icache_bank_mp_128.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_bank_mp_128.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_bank_mp_128.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_bank_mp_PF.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
icache_bank_mp_PF.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_bank_mp_PF.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
icache_bank_mp_PF.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
icache_bank_mp_PF.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
icache_bank_mp_PF.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
icache_bank_mp_PF.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_bank_mp_PF.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_bank_mp_PF.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
merge_refill_cam_128_16.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
merge_refill_cam_128_16.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
merge_refill_cam_128_16.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
merge_refill_cam_128_16.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
merge_refill_cam_128_16.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
merge_refill_cam_128_16.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
merge_refill_cam_128_16.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
merge_refill_cam_128_16.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
merge_refill_cam_128_16.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pf_miss_mux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
pf_miss_mux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pf_miss_mux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pf_miss_mux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pf_miss_mux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pf_miss_mux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
pf_miss_mux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pf_miss_mux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pf_miss_mux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prefetcher_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
prefetcher_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prefetcher_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
prefetcher_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
prefetcher_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
prefetcher_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
prefetcher_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prefetcher_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prefetcher_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
central_controller_128.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
central_controller_128.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
central_controller_128.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
central_controller_128.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
central_controller_128.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
central_controller_128.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
central_controller_128.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
central_controller_128.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
central_controller_128.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cache_controller_to_axi_128_PF.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cache_controller_to_axi_128_PF.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cache_controller_to_axi_128_PF.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cache_controller_to_axi_128_PF.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cache_controller_to_axi_128_PF.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cache_controller_to_axi_128_PF.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cache_controller_to_axi_128_PF.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cache_controller_to_axi_128_PF.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cache_controller_to_axi_128_PF.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_top_mp_128_PF.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
icache_top_mp_128_PF.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_top_mp_128_PF.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
icache_top_mp_128_PF.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
icache_top_mp_128_PF.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
icache_top_mp_128_PF.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
icache_top_mp_128_PF.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_top_mp_128_PF.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
icache_top_mp_128_PF.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_axi_wrap.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
jtag_axi_wrap.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_axi_wrap.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
jtag_axi_wrap.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
jtag_axi_wrap.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
jtag_axi_wrap.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
jtag_axi_wrap.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_axi_wrap.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_axi_wrap.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_enable.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
jtag_enable.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_enable.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
jtag_enable.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
jtag_enable.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
jtag_enable.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
jtag_enable.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_enable.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_enable.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_enable_synch.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
jtag_enable_synch.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_enable_synch.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
jtag_enable_synch.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
jtag_enable_synch.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
jtag_enable_synch.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
jtag_enable_synch.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_enable_synch.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_enable_synch.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_rst_synch.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
jtag_rst_synch.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_rst_synch.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
jtag_rst_synch.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
jtag_rst_synch.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
jtag_rst_synch.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
jtag_rst_synch.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_rst_synch.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
jtag_rst_synch.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_intf.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
reg_intf.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_intf.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
reg_intf.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
reg_intf.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
reg_intf.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
reg_intf.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_intf.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_intf.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg_arb.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
prim_subreg_arb.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg_arb.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
prim_subreg_arb.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
prim_subreg_arb.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
prim_subreg_arb.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
prim_subreg_arb.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg_arb.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg_arb.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg_ext.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
prim_subreg_ext.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg_ext.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
prim_subreg_ext.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
prim_subreg_ext.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
prim_subreg_ext.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
prim_subreg_ext.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg_ext.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg_ext.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_to_reg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb_to_reg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_to_reg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb_to_reg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb_to_reg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb_to_reg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb_to_reg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_to_reg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_to_reg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_to_reg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_to_reg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_to_reg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_to_reg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_to_reg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_to_reg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_to_reg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_to_reg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_to_reg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_to_reg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
periph_to_reg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_to_reg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
periph_to_reg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
periph_to_reg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
periph_to_reg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
periph_to_reg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_to_reg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
periph_to_reg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_cdc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
reg_cdc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_cdc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
reg_cdc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
reg_cdc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
reg_cdc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
reg_cdc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_cdc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_cdc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_demux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
reg_demux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_demux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
reg_demux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
reg_demux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
reg_demux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
reg_demux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_demux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_demux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_mux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
reg_mux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_mux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
reg_mux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
reg_mux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
reg_mux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
reg_mux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_mux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_mux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_to_mem.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
reg_to_mem.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_to_mem.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
reg_to_mem.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
reg_to_mem.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
reg_to_mem.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
reg_to_mem.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_to_mem.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_to_mem.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_uniform.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
reg_uniform.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_uniform.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
reg_uniform.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
reg_uniform.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
reg_uniform.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
reg_uniform.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_uniform.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reg_uniform.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg_shadow.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
prim_subreg_shadow.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg_shadow.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
prim_subreg_shadow.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
prim_subreg_shadow.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
prim_subreg_shadow.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
prim_subreg_shadow.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg_shadow.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg_shadow.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
prim_subreg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
prim_subreg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
prim_subreg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
prim_subreg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
prim_subreg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
prim_subreg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_to_reg.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
axi_lite_to_reg.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_to_reg.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_lite_to_reg.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_lite_to_reg.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_lite_to_reg.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
axi_lite_to_reg.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_to_reg.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_lite_to_reg.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_obi_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
dm_obi_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_obi_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dm_obi_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dm_obi_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dm_obi_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
dm_obi_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_obi_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dm_obi_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_external_per_reg_if.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_external_per_reg_if.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_external_per_reg_if.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_external_per_reg_if.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_external_per_reg_if.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_external_per_reg_if.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_external_per_reg_if.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_external_per_reg_if.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_external_per_reg_if.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_traffic_gen_rx.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_traffic_gen_rx.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_traffic_gen_rx.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_traffic_gen_rx.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_traffic_gen_rx.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_traffic_gen_rx.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_traffic_gen_rx.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_traffic_gen_rx.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_traffic_gen_rx.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_traffic_gen_tx.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_traffic_gen_tx.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_traffic_gen_tx.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_traffic_gen_tx.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_traffic_gen_tx.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_traffic_gen_tx.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_traffic_gen_tx.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_traffic_gen_tx.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_traffic_gen_tx.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_external_per_top.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_external_per_top.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_external_per_top.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_external_per_top.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_external_per_top.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_external_per_top.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_external_per_top.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_external_per_top.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_external_per_top.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_external_per_wrapper.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
udma_external_per_wrapper.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_external_per_wrapper.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
udma_external_per_wrapper.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
udma_external_per_wrapper.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
udma_external_per_wrapper.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
udma_external_per_wrapper.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_external_per_wrapper.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
udma_external_per_wrapper.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ddr_in.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
ddr_in.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ddr_in.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ddr_in.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ddr_in.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ddr_in.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ddr_in.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ddr_in.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ddr_in.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fc_demux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fc_demux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fc_demux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fc_demux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fc_demux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fc_demux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fc_demux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fc_demux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fc_demux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_clkdiv.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
apb_clkdiv.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_clkdiv.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
apb_clkdiv.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
apb_clkdiv.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
apb_clkdiv.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
apb_clkdiv.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_clkdiv.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
apb_clkdiv.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
memory_models.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
memory_models.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
memory_models.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
memory_models.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
memory_models.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
memory_models.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
memory_models.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
memory_models.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
memory_models.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
glitch_free_clk_mux.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
glitch_free_clk_mux.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
glitch_free_clk_mux.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
glitch_free_clk_mux.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
glitch_free_clk_mux.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
glitch_free_clk_mux.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
glitch_free_clk_mux.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
glitch_free_clk_mux.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
glitch_free_clk_mux.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
scm_2048x32.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
scm_2048x32.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
scm_2048x32.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
scm_2048x32.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
scm_2048x32.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
scm_2048x32.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
scm_2048x32.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
scm_2048x32.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
scm_2048x32.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
scm_512x32.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
scm_512x32.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
scm_512x32.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
scm_512x32.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
scm_512x32.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
scm_512x32.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
scm_512x32.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
scm_512x32.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
scm_512x32.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rtc_clock.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
rtc_clock.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rtc_clock.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
rtc_clock.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
rtc_clock.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
rtc_clock.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
rtc_clock.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rtc_clock.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rtc_clock.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rtc_date.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
rtc_date.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rtc_date.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
rtc_date.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
rtc_date.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
rtc_date.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
rtc_date.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rtc_date.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rtc_date.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_clk_mngr.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
xilinx_clk_mngr.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_clk_mngr.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_clk_mngr.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
xilinx_clk_mngr.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
xilinx_clk_mngr.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
xilinx_clk_mngr.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
xilinx_clk_mngr.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
xilinx_clk_mngr.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
xilinx_clk_mngr.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_clk_mngr.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_clk_mngr.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_slow_clk_mngr.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
xilinx_slow_clk_mngr.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_slow_clk_mngr.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_slow_clk_mngr.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
xilinx_slow_clk_mngr.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
xilinx_slow_clk_mngr.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
xilinx_slow_clk_mngr.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
xilinx_slow_clk_mngr.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
xilinx_slow_clk_mngr.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
xilinx_slow_clk_mngr.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_slow_clk_mngr.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
xilinx_slow_clk_mngr.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpga_bootrom.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpga_bootrom.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpga_bootrom.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpga_bootrom.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpga_bootrom.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpga_bootrom.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpga_bootrom.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpga_bootrom.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpga_bootrom.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpga_clk_gen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpga_clk_gen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpga_clk_gen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpga_clk_gen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpga_clk_gen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpga_clk_gen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpga_clk_gen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpga_clk_gen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpga_clk_gen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpga_slow_clk_gen.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
fpga_slow_clk_gen.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpga_slow_clk_gen.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fpga_slow_clk_gen.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fpga_slow_clk_gen.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fpga_slow_clk_gen.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fpga_slow_clk_gen.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpga_slow_clk_gen.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fpga_slow_clk_gen.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DESIGN_MODE:(enum) DEFAULT_VALUE (RTL)==CURRENT_VALUE (RTL)
EDIF_EXTRA_SEARCH_PATHS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ELAB_LINK_DCPS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ELAB_LOAD_TIMING_CONSTRAINTS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GENERIC:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCLUDE_DIRS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/event_unit/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hwpe-ctrl-aaea72c1bd54a7f4/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/ibex-71db63ed1d9e7444/vendor/lowrisc_ip/ip/prim/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl /home/azafeer/Desktop/test/pulp-master/rtl/includes)
LIB_MAP_FILE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
LOOP_COUNT:(int) DEFAULT_VALUE (1000)==CURRENT_VALUE (1000)
NAME:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
TOP:(string) DEFAULT_VALUE ()==CURRENT_VALUE (riscv_id_stage)
TOP_AUTO_SET:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (0)
TOP_FILE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ($PSRCDIR//home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv)
TOP_LIB:(string) DEFAULT_VALUE ()==CURRENT_VALUE (xil_defaultlib)
VERILOG_DEFINE:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (FPGA_TARGET_XILINX=1 TARGET_FPGA=1 TARGET_XILINX=1 PULP_FPGA_EMUL=1 AXI4_XCHECK_OFF=1 zcu102=1)
VERILOG_UPPERCASE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
VERILOG_VERSION:(enum) DEFAULT_VALUE (verilog_2001)==CURRENT_VALUE (verilog_2001)
VHDL_VERSION:(enum) DEFAULT_VALUE (vhdl_2k)==CURRENT_VALUE (vhdl_2k)
zcu102.xdc=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (XDC)
zcu102.xdc=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
zcu102.xdc=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
zcu102.xdc=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
zcu102.xdc=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
zcu102.xdc=PROCESSING_ORDER (enum) :DEFAULT_VALUE (NORMAL)==CURRENT_VALUE (NORMAL)
zcu102.xdc=SCOPED_TO_CELLS (string*) :DEFAULT_VALUE ()==CURRENT_VALUE ()
zcu102.xdc=SCOPED_TO_REF (string) :DEFAULT_VALUE ()==CURRENT_VALUE ()
zcu102.xdc=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation)==CURRENT_VALUE (synthesis implementation)
zcu102.xdc=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
zcu102.xdc=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
CONSTRS_TYPE:(enum) DEFAULT_VALUE (XDC)==CURRENT_VALUE (XDC)
NAME:(string) DEFAULT_VALUE (constrs_1)==CURRENT_VALUE (constrs_1)
TARGET_CONSTRS_FILE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ($PSRCDIR//home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc)
TARGET_UCF:(string) DEFAULT_VALUE ()==CURRENT_VALUE ($PSRCDIR//home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc)
32BIT:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
GENERIC:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCLUDE_DIRS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/event_unit/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hwpe-ctrl-aaea72c1bd54a7f4/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/ibex-71db63ed1d9e7444/vendor/lowrisc_ip/ip/prim/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/include /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl /home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl /home/azafeer/Desktop/test/pulp-master/rtl/includes)
INCREMENTAL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
NAME:(string) DEFAULT_VALUE (sim_1)==CURRENT_VALUE (sim_1)
NL.CELL:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
NL.INCL_UNISIM_MODELS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
NL.PROCESS_CORNER:(string) DEFAULT_VALUE (slow)==CURRENT_VALUE (slow)
NL.RENAME_TOP:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
NL.SDF_ANNO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
NL.WRITE_ALL_OVERRIDES:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
SOURCE_SET:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
SYSTEMC_INCLUDE_DIRS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
TOP:(string) DEFAULT_VALUE ()==CURRENT_VALUE (icache_top_mp_128_PF)
TOP_LIB:(string) DEFAULT_VALUE ()==CURRENT_VALUE (xil_defaultlib)
TRANSPORT_INT_DELAY:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
TRANSPORT_PATH_DELAY:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
VERILOG_DEFINE:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (TARGET_FPGA TARGET_SYNTHESIS TARGET_VIVADO TARGET_XILINX)
VERILOG_UPPERCASE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XELAB.DLL:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.COMPILE.TCL.PRE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.COMPILE.XSC.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.COMPILE.XVHDL.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.COMPILE.XVHDL.NOSORT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.COMPILE.XVHDL.RELAX:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.COMPILE.XVLOG.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.COMPILE.XVLOG.NOSORT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.COMPILE.XVLOG.RELAX:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.ELABORATE.DEBUG_LEVEL:(enum) DEFAULT_VALUE (typical)==CURRENT_VALUE (typical)
XSIM.ELABORATE.LOAD_GLBL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.ELABORATE.MT_LEVEL:(enum) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
XSIM.ELABORATE.RANGECHECK:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.ELABORATE.RELAX:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.ELABORATE.SDF_DELAY:(enum) DEFAULT_VALUE (sdfmax)==CURRENT_VALUE (sdfmax)
XSIM.ELABORATE.SNAPSHOT:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.XELAB.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.XSC.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.ADD_POSITIONAL:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.SIMULATE.CUSTOM_TCL:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.LOG_ALL_SIGNALS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.SIMULATE.NO_QUIT:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.SIMULATE.RUNTIME:(string) DEFAULT_VALUE (1000ns)==CURRENT_VALUE (1000ns)
XSIM.SIMULATE.SAIF:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.SAIF_ALL_SIGNALS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.SIMULATE.SAIF_SCOPE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.TCL.POST:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.WDB:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.XSIM.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
NAME:(string) DEFAULT_VALUE (utils_1)==CURRENT_VALUE (utils_1)
CONSTRSET:(string) DEFAULT_VALUE (constrs_1)==CURRENT_VALUE (constrs_1)
DESCRIPTION:(string) DEFAULT_VALUE (Vivado Synthesis Defaults)==CURRENT_VALUE (Vivado Synthesis Defaults)
FLOW:(string) DEFAULT_VALUE (Vivado Synthesis 2019)==CURRENT_VALUE (Vivado Synthesis 2019)
NAME:(string) DEFAULT_VALUE (synth_1)==CURRENT_VALUE (synth_1)
NEEDS_REFRESH:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
SRCSET:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
AUTO_INCREMENTAL_CHECKPOINT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
INCREMENTAL_CHECKPOINT:(file) DEFAULT_VALUE ()==CURRENT_VALUE ()
RQS_FILES:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCREMENTAL_CHECKPOINT.MORE_OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCLUDE_IN_ARCHIVE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GEN_FULL_BITSTREAM:(unknown) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
WRITE_INCREMENTAL_SYNTH_CHECKPOINT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STRATEGY:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (Vivado Synthesis Defaults)
STEPS.SYNTH_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.SYNTH_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY:(unknown) DEFAULT_VALUE (rebuilt)==CURRENT_VALUE (none)
STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION:(unknown) DEFAULT_VALUE (off)==CURRENT_VALUE (off)
STEPS.SYNTH_DESIGN.ARGS.BUFG:(unknown) DEFAULT_VALUE (12)==CURRENT_VALUE (12)
STEPS.SYNTH_DESIGN.ARGS.FANOUT_LIMIT:(unknown) DEFAULT_VALUE (10000)==CURRENT_VALUE (10000)
STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.SYNTH_DESIGN.ARGS.RETIMING:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.KEEP_EQUIVALENT_REGISTERS:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.RESOURCE_SHARING:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.CONTROL_SET_OPT_THRESHOLD:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.NO_LC:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.NO_SRLEXTRACT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.SHREG_MIN_SIZE:(unknown) DEFAULT_VALUE (3)==CURRENT_VALUE (3)
STEPS.SYNTH_DESIGN.ARGS.MAX_BRAM:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_URAM:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_DSP:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_BRAM_CASCADE_HEIGHT:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.CASCADE_DSP:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.ASSERT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (-sfcu)
CONSTRSET:(string) DEFAULT_VALUE (constrs_1)==CURRENT_VALUE (constrs_1)
DESCRIPTION:(string) DEFAULT_VALUE (Default settings for Implementation.)==CURRENT_VALUE (Default settings for Implementation.)
FLOW:(string) DEFAULT_VALUE (Vivado Implementation 2019)==CURRENT_VALUE (Vivado Implementation 2019)
NAME:(string) DEFAULT_VALUE (impl_1)==CURRENT_VALUE (impl_1)
NEEDS_REFRESH:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
PR_CONFIGURATION:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
SRCSET:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
AUTO_INCREMENTAL_CHECKPOINT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
INCREMENTAL_CHECKPOINT:(file) DEFAULT_VALUE ()==CURRENT_VALUE ()
RQS_FILES:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCREMENTAL_CHECKPOINT.MORE_OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCLUDE_IN_ARCHIVE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GEN_FULL_BITSTREAM:(unknown) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STRATEGY:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (Vivado Implementation Defaults)
STEPS.INIT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.INIT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STEPS.OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.OPT_DESIGN.ARGS.VERBOSE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.OPT_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (RuntimeOptimized)
STEPS.OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POWER_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.POWER_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POWER_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POWER_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PLACE_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PLACE_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PLACE_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (RuntimeOptimized)
STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.POST_PLACE_POWER_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_PLACE_POWER_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_PLACE_POWER_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PHYS_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
STEPS.PHYS_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PHYS_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (ExploreWithHoldFix)
STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.ROUTE_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.ROUTE_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (RuntimeOptimized)
STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (ExploreWithAggressiveHoldFix)
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.WRITE_BITSTREAM.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.WRITE_BITSTREAM.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.WRITE_BITSTREAM.ARGS.RAW_BITFILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.MASK_FILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.NO_BINARY_BITFILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
STEPS.WRITE_BITSTREAM.ARGS.READBACK_FILE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.LOGIC_LOCATION_FILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.VERBOSE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS_INVALID:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_RUN:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HIDE_UNUSED_DATA:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
INCL_NEW_REPORTS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (impl_1#impl_1_route_report_drc_0)
RUN.STEP:(string) DEFAULT_VALUE (route_design)==CURRENT_VALUE (route_design)
RUN.TYPE:(string) DEFAULT_VALUE (implementation)==CURRENT_VALUE (implementation)
STATISTICS.CRITICAL_WARNING:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.ERROR:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.INFO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.WARNING:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
VIEW.ORIENTATION:(string) DEFAULT_VALUE (Horizontal)==CURRENT_VALUE (Horizontal)
VIEW.TYPE:(string) DEFAULT_VALUE (Graph)==CURRENT_VALUE (Graph)
ACTIVE_REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS_INVALID:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_RUN:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HIDE_UNUSED_DATA:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
INCL_NEW_REPORTS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (impl_1#impl_1_route_report_methodology_0)
RUN.STEP:(string) DEFAULT_VALUE (route_design)==CURRENT_VALUE (route_design)
RUN.TYPE:(string) DEFAULT_VALUE (implementation)==CURRENT_VALUE (implementation)
STATISTICS.CRITICAL_WARNING:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.ERROR:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.INFO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.WARNING:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
VIEW.ORIENTATION:(string) DEFAULT_VALUE (Horizontal)==CURRENT_VALUE (Horizontal)
VIEW.TYPE:(string) DEFAULT_VALUE (Graph)==CURRENT_VALUE (Graph)
ACTIVE_REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS_INVALID:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_RUN:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HIDE_UNUSED_DATA:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
INCL_NEW_REPORTS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (impl_1#impl_1_route_report_power_0)
RUN.STEP:(string) DEFAULT_VALUE (route_design)==CURRENT_VALUE (route_design)
RUN.TYPE:(string) DEFAULT_VALUE (implementation)==CURRENT_VALUE (implementation)
STATISTICS.BRAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.CLOCKS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.DSP:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.GTH:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.GTP:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.GTX:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.GTZ:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.IO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.LOGIC:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.MMCM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PCIE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PHASER:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PLL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PL_STATIC:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PS7:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PS_STATIC:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.SIGNALS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.TOTAL_POWER:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.TRANSCEIVER:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.XADC:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
VIEW.ORIENTATION:(string) DEFAULT_VALUE (Horizontal)==CURRENT_VALUE (Horizontal)
VIEW.TYPE:(string) DEFAULT_VALUE (Graph)==CURRENT_VALUE (Graph)
ACTIVE_REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS_INVALID:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_RUN:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HIDE_UNUSED_DATA:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
INCL_NEW_REPORTS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (impl_1#impl_1_route_report_timing_summary_0)
RUN.STEP:(string) DEFAULT_VALUE (route_design)==CURRENT_VALUE (route_design)
RUN.TYPE:(string) DEFAULT_VALUE (implementation)==CURRENT_VALUE (implementation)
STATISTICS.THS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.TNS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.TPWS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.WHS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.WNS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
VIEW.ORIENTATION:(string) DEFAULT_VALUE (Horizontal)==CURRENT_VALUE (Horizontal)
VIEW.TYPE:(string) DEFAULT_VALUE (Table)==CURRENT_VALUE (Table)
ACTIVE_REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS_INVALID:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_RUN:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HIDE_UNUSED_DATA:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
INCL_NEW_REPORTS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (synth_1#synth_1_synth_report_utilization_0)
RUN.STEP:(string) DEFAULT_VALUE (place_design)==CURRENT_VALUE (synth_design)
RUN.TYPE:(string) DEFAULT_VALUE (implementation)==CURRENT_VALUE (synthesis)
STATISTICS.BRAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.BUFG:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.DSP:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.FF:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.GT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.IO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.LUT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.LUTRAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.MMCM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PCIE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PLL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.URAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
VIEW.ORIENTATION:(string) DEFAULT_VALUE (Horizontal)==CURRENT_VALUE (Horizontal)
VIEW.TYPE:(string) DEFAULT_VALUE (Graph)==CURRENT_VALUE (Graph)
ACTIVE_REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS_INVALID:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_RUN:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HIDE_UNUSED_DATA:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
INCL_NEW_REPORTS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (impl_1#impl_1_place_report_utilization_0)
RUN.STEP:(string) DEFAULT_VALUE (place_design)==CURRENT_VALUE (place_design)
RUN.TYPE:(string) DEFAULT_VALUE (implementation)==CURRENT_VALUE (implementation)
STATISTICS.BRAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.BUFG:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.DSP:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.FF:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.GT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.IO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.LUT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.LUTRAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.MMCM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PCIE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PLL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.URAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
VIEW.ORIENTATION:(string) DEFAULT_VALUE (Horizontal)==CURRENT_VALUE (Horizontal)
VIEW.TYPE:(string) DEFAULT_VALUE (Graph)==CURRENT_VALUE (Graph)
