Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/abp250/.cadence/rc.gui'.
Finished loading tool scripts (6 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v12.10-s012_1 (64-bit), built Jan 26 2013


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 970 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Notice: Upcoming end of support for Linux 32-bit.
Support for Linux 32-bit will be discontinued starting with the RC 13.1 release.
To ensure continued access to the forthcoming releases, RC 13.1 and up, you are
advised to start the transitioning to Linux 64-bit.

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  dp_perform_rewriting_operations
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
            design  ovf_current_verification_directory
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  logic0_driven
               net  logic1_driven
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_area_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  enable_parallel_iopt
              root  exact_match_seqs_async_controls
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
================================================================================

GUI is already visible.
rc:/> Sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl' (Wed Sep 23 14:27:54 -0500 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Wed Sep 23 14:27:55 -0500 2015)...
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'lab1' from file '../rtl/ALT_MULTADD.v'.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA0' in file '../rtl/ALT_MULTADD.v' on line 3.
        : The type associated with the two declarations of a port should be identical.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA1' in file '../rtl/ALT_MULTADD.v' on line 3.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB0' in file '../rtl/ALT_MULTADD.v' on line 3.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB1' in file '../rtl/ALT_MULTADD.v' on line 3.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'oRESULT' in file '../rtl/ALT_MULTADD.v' on line 4.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'lab1'.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      5 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      4 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 710, Cells unusable for mapping: 101.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 428 usable logic and 280 usable sequential lib-cells.
        Trying carrysave optimization (configuration 1 of 1) on module 'lab1_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'lab1_csa_cluster'... Accepted.
Mapping lab1 to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        34		 67%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      17		 33%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        51		100%
Total CG Modules                        1
 
Global mapping target info
==========================
Cost Group 'iCLK' target slack:  -798 ps
Target path end-point (Pin: oRESULTB_reg[16]/d)

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 8544     -958 
            Worst cost_group: iCLK, WNS: -958.7
            Path: iA1[5] --> oRESULTB_reg[15]/D
 
Global incremental target info
==============================
Cost Group 'iCLK' target slack:  -959 ps
Target path end-point (Pin: oRESULTB_reg[16]/D (DFQD1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                6864     -969 
            Worst cost_group: iCLK, WNS: -969.7
            Path: iA1[4] --> oRESULTB_reg[16]/D
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC12.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'lab1' in file 'fv/lab1/rtl_to_g1.do' ...
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'lab1' in file 'fv/lab1/rtl_to_g1_withoutovf.do' ...
  Decloning clock-gating logic from /designs/lab1
Clock-gating declone status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  6864     -969         0        0
            Worst cost_group: iCLK, WNS: -969.7
            Path: iA1[4] --> oRESULTB_reg[16]/D
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs             6750     -969         0        0
            Worst cost_group: iCLK, WNS: -969.4
            Path: iA1[0] --> oRESULTB_reg[16]/D
 hi_fo_buf                  6750     -969         0        0
            Worst cost_group: iCLK, WNS: -969.4
            Path: iA1[0] --> oRESULTB_reg[16]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 6750     -969         0        0
            Worst cost_group: iCLK, WNS: -969.4
            Path: iA1[0] --> oRESULTB_reg[16]/D
 incr_delay                 7035     -921         0        0
            Worst cost_group: iCLK, WNS: -921.2
            Path: iA1[0] --> oRESULTB_reg[16]/D
 incr_delay                 7084     -911         0        0
            Worst cost_group: iCLK, WNS: -911.7
            Path: iA1[0] --> oRESULTB_reg[16]/D
 incr_delay                 7120     -907         0        0
            Worst cost_group: iCLK, WNS: -907.2
            Path: iA1[3] --> oRESULTB_reg[16]/D
 incr_delay                 7172     -900         0        0
            Worst cost_group: iCLK, WNS: -900.4
            Path: iA1[7] --> oRESULTB_reg[16]/D
 incr_delay                 7190     -897         0        0
            Worst cost_group: iCLK, WNS: -897.5
            Path: iA1[7] --> oRESULTB_reg[16]/D
 incr_delay                 7190     -897         0        0
            Worst cost_group: iCLK, WNS: -897.3
            Path: iA1[7] --> oRESULTB_reg[16]/D
 incr_delay                 7248     -875         0        0
            Worst cost_group: iCLK, WNS: -875.5
            Path: iA1[2] --> oRESULTB_reg[16]/D
 incr_delay                 7713     -823         0        0
            Worst cost_group: iCLK, WNS: -823.9
            Path: iA1[4] --> oRESULTB_reg[16]/D
 incr_delay                 7824     -810         0        0
            Worst cost_group: iCLK, WNS: -810.0
            Path: iA1[7] --> oRESULTB_reg[16]/D
 incr_delay                 7858     -803         0        0
            Worst cost_group: iCLK, WNS: -803.0
            Path: iA1[4] --> oRESULTB_reg[16]/D
 incr_delay                 7872     -785         0        0
            Worst cost_group: iCLK, WNS: -785.1
            Path: iA0[1] --> oRESULTB_reg[16]/D
 incr_delay                 7915     -774         0        0
            Worst cost_group: iCLK, WNS: -774.8
            Path: iA0[1] --> oRESULTB_reg[16]/D
 incr_delay                 8007     -764         0        0
            Worst cost_group: iCLK, WNS: -764.1
            Path: iA0[6] --> oRESULTB_reg[16]/D
 incr_delay                 8194     -752         0        0
            Worst cost_group: iCLK, WNS: -752.6
            Path: iA1[1] --> oRESULTB_reg[16]/D
 incr_delay                 8205     -750         0        0
            Worst cost_group: iCLK, WNS: -750.8
            Path: iA0[0] --> oRESULTB_reg[16]/D
 incr_delay                 8218     -750         0        0
            Worst cost_group: iCLK, WNS: -750.4
            Path: iA0[0] --> oRESULTB_reg[16]/D
 incr_delay                 8238     -748         0        0
            Worst cost_group: iCLK, WNS: -748.9
            Path: iA1[0] --> oRESULTB_reg[16]/D
 incr_delay                 8261     -747         0        0
            Worst cost_group: iCLK, WNS: -747.2
            Path: iA0[1] --> oRESULTB_reg[16]/D
 incr_delay                 8300     -744         0        0
            Worst cost_group: iCLK, WNS: -744.6
            Path: iA1[1] --> oRESULTB_reg[16]/D
 incr_delay                 8315     -743         0        0
            Worst cost_group: iCLK, WNS: -743.5
            Path: iA0[2] --> oRESULTB_reg[16]/D
 incr_delay                 8321     -740         0        0
            Worst cost_group: iCLK, WNS: -740.0
            Path: iA0[2] --> oRESULTB_reg[16]/D
 incr_delay                 8315     -737         0        0
            Worst cost_group: iCLK, WNS: -737.9
            Path: iA1[4] --> oRESULTB_reg[16]/D
 incr_delay                 8382     -732         0        0
            Worst cost_group: iCLK, WNS: -732.0
            Path: iA1[0] --> oRESULTB_reg[16]/D
 incr_delay                 8387     -731         0        0
            Worst cost_group: iCLK, WNS: -731.8
            Path: iA1[4] --> oRESULTB_reg[16]/D
 incr_delay                 8395     -731         0        0
            Worst cost_group: iCLK, WNS: -731.4
            Path: iA0[5] --> oRESULTB_reg[16]/D
 incr_delay                 8401     -730         0        0
            Worst cost_group: iCLK, WNS: -730.9
            Path: iA0[3] --> oRESULTB_reg[16]/D
 incr_delay                 8387     -729         0        0
            Worst cost_group: iCLK, WNS: -729.8
            Path: iA1[7] --> oRESULTB_reg[16]/D
 incr_delay                 8393     -729         0        0
            Worst cost_group: iCLK, WNS: -729.5
            Path: iA0[1] --> oRESULTB_reg[16]/D
 incr_delay                 8418     -727         0        0
            Worst cost_group: iCLK, WNS: -727.1
            Path: iA0[2] --> oRESULTB_reg[16]/D
 incr_delay                 8420     -727         0        0
            Worst cost_group: iCLK, WNS: -727.1
            Path: iA0[1] --> oRESULTB_reg[16]/D
 incr_delay                 8421     -727         0        0
            Worst cost_group: iCLK, WNS: -727.0
            Path: iA0[5] --> oRESULTB_reg[16]/D
 incr_delay                 8420     -726         0        0
            Worst cost_group: iCLK, WNS: -726.8
            Path: iA1[4] --> oRESULTB_reg[16]/D
 incr_delay                 8423     -726         0        0
            Worst cost_group: iCLK, WNS: -726.4
            Path: iA1[1] --> oRESULTB_reg[16]/D
 init_drc                   8423     -726         0        0
            Worst cost_group: iCLK, WNS: -726.4
            Path: iA1[1] --> oRESULTB_reg[16]/D
 init_area                  8423     -726         0        0
            Worst cost_group: iCLK, WNS: -726.4
            Path: iA1[1] --> oRESULTB_reg[16]/D
 undup                      8420     -726         0        0
            Worst cost_group: iCLK, WNS: -726.4
            Path: iA1[1] --> oRESULTB_reg[16]/D
 rem_buf                    8391     -726         0        0
            Worst cost_group: iCLK, WNS: -726.4
            Path: iA1[1] --> oRESULTB_reg[16]/D
 rem_inv                    8345     -726         0        0
            Worst cost_group: iCLK, WNS: -726.4
            Path: iA1[1] --> oRESULTB_reg[16]/D
 merge_bi                   8287     -726         0        0
            Worst cost_group: iCLK, WNS: -726.4
            Path: iA1[1] --> oRESULTB_reg[16]/D
 seq_res_area               8287     -725         0        0
            Worst cost_group: iCLK, WNS: -725.9
            Path: iA1[1] --> oRESULTB_reg[16]/D
 io_phase                   8243     -725         0        0
            Worst cost_group: iCLK, WNS: -725.9
            Path: iA1[1] --> oRESULTB_reg[16]/D
 gate_comp                  8183     -725         0        0
            Worst cost_group: iCLK, WNS: -725.9
            Path: iA1[4] --> oRESULTB_reg[15]/D
 gcomp_mog                  8183     -725         0        0
            Worst cost_group: iCLK, WNS: -725.9
            Path: iA1[4] --> oRESULTB_reg[15]/D
 glob_area                  8112     -725         0        0
            Worst cost_group: iCLK, WNS: -725.9
            Path: iA1[0] --> oRESULTB_reg[16]/D
 area_down                  8065     -725         0        0
            Worst cost_group: iCLK, WNS: -725.9
            Path: iA1[0] --> oRESULTB_reg[16]/D
 rem_buf                    8060     -725         0        0
            Worst cost_group: iCLK, WNS: -725.9
            Path: iA1[0] --> oRESULTB_reg[16]/D
 rem_inv                    8058     -725         0        0
            Worst cost_group: iCLK, WNS: -725.9
            Path: iA1[0] --> oRESULTB_reg[16]/D
 merge_bi                   8054     -725         0        0
            Worst cost_group: iCLK, WNS: -725.9
            Path: iA1[0] --> oRESULTB_reg[16]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 8054     -725         0        0
            Worst cost_group: iCLK, WNS: -725.9
            Path: iA1[0] --> oRESULTB_reg[16]/D
 incr_delay                 8078     -725         0        0
            Worst cost_group: iCLK, WNS: -725.5
            Path: iA1[5] --> oRESULTB_reg[16]/D
 incr_delay                 8088     -725         0        0
            Worst cost_group: iCLK, WNS: -725.1
            Path: iA0[4] --> oRESULTB_reg[16]/D
 incr_delay                 8115     -724         0        0
            Worst cost_group: iCLK, WNS: -724.1
            Path: iA0[5] --> oRESULTB_reg[16]/D
 incr_delay                 8116     -723         0        0
            Worst cost_group: iCLK, WNS: -723.8
            Path: iA0[2] --> oRESULTB_reg[16]/D
 incr_delay                 8159     -721         0        0
            Worst cost_group: iCLK, WNS: -721.9
            Path: iA0[1] --> oRESULTB_reg[16]/D
 incr_delay                 8170     -721         0        0
            Worst cost_group: iCLK, WNS: -721.3
            Path: iA1[3] --> oRESULTB_reg[16]/D
 incr_delay                 8187     -721         0        0
            Worst cost_group: iCLK, WNS: -721.0
            Path: iA0[7] --> oRESULTB_reg[16]/D
 incr_delay                 8207     -719         0        0
            Worst cost_group: iCLK, WNS: -719.7
            Path: iA0[2] --> oRESULTB_reg[16]/D
 incr_delay                 8212     -719         0        0
            Worst cost_group: iCLK, WNS: -719.6
            Path: iA0[3] --> oRESULTB_reg[16]/D
 incr_delay                 8225     -719         0        0
            Worst cost_group: iCLK, WNS: -719.4
            Path: iA1[4] --> oRESULTB_reg[16]/D
 incr_delay                 8227     -719         0        0
            Worst cost_group: iCLK, WNS: -719.3
            Path: iA1[2] --> oRESULTB_reg[16]/D
 incr_delay                 8228     -719         0        0
            Worst cost_group: iCLK, WNS: -719.3
            Path: iA0[2] --> oRESULTB_reg[16]/D
 incr_delay                 8222     -718         0        0
            Worst cost_group: iCLK, WNS: -718.0
            Path: iA1[4] --> oRESULTB_reg[16]/D
 incr_delay                 8242     -717         0        0
            Worst cost_group: iCLK, WNS: -717.0
            Path: iA0[5] --> oRESULTB_reg[16]/D
 incr_delay                 8247     -716         0        0
            Worst cost_group: iCLK, WNS: -716.4
            Path: iA1[3] --> oRESULTB_reg[16]/D
 incr_delay                 8253     -716         0        0
            Worst cost_group: iCLK, WNS: -716.3
            Path: iA0[3] --> oRESULTB_reg[16]/D
 incr_delay                 8279     -714         0        0
            Worst cost_group: iCLK, WNS: -714.3
            Path: iA0[0] --> oRESULTB_reg[16]/D
 incr_delay                 8275     -714         0        0
            Worst cost_group: iCLK, WNS: -714.2
            Path: iA0[4] --> oRESULTB_reg[16]/D
 incr_delay                 8286     -714         0        0
            Worst cost_group: iCLK, WNS: -714.1
            Path: iA0[4] --> oRESULTB_reg[16]/D
 incr_delay                 8292     -713         0        0
            Worst cost_group: iCLK, WNS: -713.9
            Path: iA0[2] --> oRESULTB_reg[16]/D
 incr_delay                 8299     -713         0        0
            Worst cost_group: iCLK, WNS: -713.8
            Path: iA0[4] --> oRESULTB_reg[16]/D
 incr_delay                 8304     -713         0        0
            Worst cost_group: iCLK, WNS: -713.7
            Path: iA0[3] --> oRESULTB_reg[16]/D
 incr_delay                 8304     -713         0        0
            Worst cost_group: iCLK, WNS: -713.4
            Path: iA0[0] --> oRESULTB_reg[16]/D
 incr_delay                 8335     -712         0        0
            Worst cost_group: iCLK, WNS: -712.2
            Path: iA0[0] --> oRESULTB_reg[16]/D
 init_drc                   8335     -712         0        0
            Worst cost_group: iCLK, WNS: -712.2
            Path: iA0[0] --> oRESULTB_reg[16]/D
 init_area                  8335     -712         0        0
            Worst cost_group: iCLK, WNS: -712.2
            Path: iA0[0] --> oRESULTB_reg[16]/D
 undup                      8331     -712         0        0
            Worst cost_group: iCLK, WNS: -712.2
            Path: iA0[0] --> oRESULTB_reg[16]/D
 rem_buf                    8316     -712         0        0
            Worst cost_group: iCLK, WNS: -712.2
            Path: iA0[0] --> oRESULTB_reg[16]/D
 rem_inv                    8287     -712         0        0
            Worst cost_group: iCLK, WNS: -712.2
            Path: iA0[0] --> oRESULTB_reg[16]/D
 merge_bi                   8267     -712         0        0
            Worst cost_group: iCLK, WNS: -712.2
            Path: iA0[0] --> oRESULTB_reg[16]/D
 io_phase                   8244     -712         0        0
            Worst cost_group: iCLK, WNS: -712.2
            Path: iA0[0] --> oRESULTB_reg[16]/D
 gate_comp                  8204     -712         0        0
            Worst cost_group: iCLK, WNS: -712.2
            Path: iA0[3] --> oRESULTB_reg[16]/D
 glob_area                  8140     -712         0        0
            Worst cost_group: iCLK, WNS: -712.2
            Path: iA0[3] --> oRESULTB_reg[16]/D
 area_down                  8108     -712         0        0
            Worst cost_group: iCLK, WNS: -712.2
            Path: iA0[3] --> oRESULTB_reg[16]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 8108     -712         0        0
            Worst cost_group: iCLK, WNS: -712.2
            Path: iA0[3] --> oRESULTB_reg[16]/D
 incr_delay                 8127     -712         0        0
            Worst cost_group: iCLK, WNS: -712.0
            Path: iA0[4] --> oRESULTB_reg[16]/D
 incr_delay                 8146     -711         0        0
            Worst cost_group: iCLK, WNS: -711.7
            Path: iA0[2] --> oRESULTB_reg[16]/D
 incr_delay                 8182     -710         0        0
            Worst cost_group: iCLK, WNS: -710.9
            Path: iA1[0] --> oRESULTB_reg[16]/D
 init_drc                   8182     -710         0        0
            Worst cost_group: iCLK, WNS: -710.9
            Path: iA1[0] --> oRESULTB_reg[16]/D

  Done mapping lab1
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lab1'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:00).
GUI is already visible.
Warning : Instance count threshold exceeded.  Switching to manual update mode. [GUI-12]
        : Current instance count: '3382', threshold: '2000'
        : To change the threshold set the 'gui_sv_threshold' root attribute.
  Setting attribute of root '/': 'gui_sv_update' = manual
Info    : The schematic is in manual update mode. [GUI-10]
        : To change update mode set the 'gui_sv_update' root attribute to 'auto' or 'manual'.
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lab1'.
============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Sep 23 2015  02:47:45 pm
  Module:                 lab1
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

         Pin               Type      Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock iCLK)              launch                                  0 R 
(design.sdc_line_4_4_1)   ext delay                      +1       1 R 
iA0[3]                    in port        24 61.5    0    +0       1 R 
g20624/A2                                                +0       1   
g20624/ZN                 CKND2D2         1  4.8   33   +24      25 F 
g20621/A2                                                +0      25   
g20621/ZN                 ND2D4           1  4.5   22   +24      49 R 
g20934/A1                                                +0      49   
g20934/ZN                 ND2D4           3  6.0   26   +23      72 F 
g20933/A1                                                +0      72   
g20933/ZN                 ND2D1           1  1.9   30   +24      96 R 
g18601/A1                                                +0      96   
g18601/ZN                 CKND2D2         2  2.4   22   +22     118 F 
g18912/B                                                 +0     118   
g18912/ZN                 AOI21D1         1  1.2   54   +49     167 R 
g20706/A1                                                +0     167   
g20706/ZN                 ND2D1           1  1.1   29   +30     197 F 
g16673/A2                                                +0     197   
g16673/ZN                 ND2D1           1  2.1   31   +28     225 R 
g19927/A1                                                +0     225   
g19927/ZN                 ND2D2           2  3.2   26   +26     250 F 
g16791/I                                                 +0     250   
g16791/ZN                 CKND2           1  1.8   15   +16     266 R 
g18425/A1                                                +0     266   
g18425/ZN                 NR2XD1          1  3.4   32   +22     288 F 
g18424/A1                                                +0     288   
g18424/ZN                 NR2XD2          3  6.6   42   +33     321 R 
g189/I                                                   +0     321   
g189/ZN                   INVD1           1  3.4   25   +27     348 F 
g21591/A1                                                +0     348   
g21591/ZN                 ND2D3           1  4.8   26   +21     369 R 
g21590/A2                                                +0     369   
g21590/ZN                 ND2D4           8 15.8   50   +40     409 F 
g15966/A1                                                +0     409   
g15966/ZN                 CKND2D3         3  4.4   32   +32     441 R 
fopt15970/I                                              +0     441   
fopt15970/ZN              INVD2           2  6.3   22   +23     464 F 
g18690/A1                                                +0     464   
g18690/ZN                 OAI21D4         1  2.1   35   +28     492 R 
g18689/A1                                                +0     492   
g18689/ZN                 ND2D2           3  5.2   36   +32     524 F 
g18692/I                                                 +0     524   
g18692/Z                  CKBD4           1  2.5   15   +38     562 F 
g17138/A2                                                +0     562   
g17138/ZN                 ND2D2           2  3.7   27   +22     584 R 
g17364/A2                                                +0     584   
g17364/ZN                 ND2D2           2  2.8   26   +26     610 F 
g16979/A1                                                +0     610   
g16979/ZN                 ND2D2           1  2.5   22   +20     630 R 
g17245/A2                                                +0     630   
g17245/ZN                 ND2D2           2  3.6   29   +27     657 F 
g19922/A1                                                +0     657   
g19922/ZN                 NR2XD1          1  3.6   44   +33     690 R 
g21024/A2                                                +0     690   
g21024/ZN                 NR2XD2          3  4.1   25   +30     720 F 
g21025/A1                                                +0     720   
g21025/ZN                 CKND2D1         1  2.5   45   +32     752 R 
g21019/A2                                                +0     752   
g21019/ZN                 ND2D2           2  4.1   31   +34     786 F 
g17781/I                                                 +0     786   
g17781/ZN                 CKND2           1  4.0   24   +22     808 R 
g17780/A1                                                +0     808   
g17780/ZN                 CKND2D4         2  5.4   23   +22     830 F 
g34/I                                                    +0     830   
g34/ZN                    CKND2           1  4.3   23   +21     851 R 
g17998/A2                                                +0     851   
g17998/ZN                 OAI21D4         3  5.5   35   +30     881 F 
g243/A1                                                  +0     881   
g243/ZN                   CKND2D2         1  4.5   40   +32     913 R 
g242/A1                                                  +0     913   
g242/ZN                   ND2D4           4  8.1   31   +30     943 F 
g236/A1                                                  +0     943   
g236/ZN                   ND2D2           1  2.5   22   +21     964 R 
g20979/A2                                                +0     964   
g20979/ZN                 ND2D2           3  3.8   29   +28     992 F 
g18437/A1                                                +0     992   
g18437/ZN                 ND2D2           1  3.5   26   +23    1015 R 
g35/A1                                                   +0    1015   
g35/ZN                    ND2D3           3  5.3   29   +26    1041 F 
g18436/A1                                                +0    1041   
g18436/ZN                 ND2D2           2  3.9   28   +24    1065 R 
g19392/A1                                                +0    1065   
g19392/ZN                 ND2D2           1  2.1   21   +22    1086 F 
g20523/A1                                                +0    1086   
g20523/ZN                 ND2D2           2  4.6   31   +23    1109 R 
g19387/B                                                 +0    1109   
g19387/ZN                 OAI21D2         1  2.1   32   +36    1145 F 
g18552/A1                                                +0    1145   
g18552/ZN                 ND2D2           1  2.5   22   +21    1166 R 
g19416/A2                                                +0    1166   
g19416/ZN                 ND2D2           2  2.4   23   +24    1190 F 
g13406/I                                                 +0    1190   
g13406/ZN                 INVD1           1  2.1   26   +22    1212 R 
g13405/A1                                                +0    1212   
g13405/ZN                 ND2D2           1  2.1   21   +21    1233 F 
g13404/A1                                                +0    1233   
g13404/ZN                 ND2D2           2  2.4   23   +18    1251 R 
g10967/I                                                 +0    1251   
g10967/ZN                 INVD1           1  1.9   16   +17    1268 F 
g19650/A1                                                +0    1268   
g19650/ZN                 CKND2D2         1  2.1   26   +19    1287 R 
g19649/A1                                                +0    1287   
g19649/ZN                 ND2D2           2  3.2   26   +24    1311 F 
g19648/A1                                                +0    1311   
g19648/ZN                 ND2D1           1  2.2   32   +26    1337 R 
g13610/A2                                                +0    1337   
g13610/ZN                 CKND2D2         2  3.9   29   +30    1366 F 
g13609/I                                                 +0    1366   
g13609/ZN                 CKND2           1  1.9   16   +17    1383 R 
g13608/A1                                                +0    1383   
g13608/ZN                 CKND2D2         1  2.1   20   +18    1401 F 
g11532/A1                                                +0    1401   
g11532/ZN                 ND2D2           2  2.4   22   +18    1418 R 
g11531/B2                                                +0    1418   
g11531/ZN                 MOAI22D1        1  1.1   48   +57    1476 R 
oRESULTB_reg[16]/D        DFD1                           +0    1476   
oRESULTB_reg[16]/CP       setup                     0   +35    1511 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock iCLK)              capture                               800 R 
----------------------------------------------------------------------
Cost Group   : 'iCLK' (path_group 'iCLK')
Timing slack :    -711ps (TIMING VIOLATION)
Start-point  : iA0[3]
End-point    : oRESULTB_reg[16]/D

rc:/> report area
============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Sep 23 2015  02:53:11 pm
  Module:                 lab1
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

     Instance       Cells  Cell Area  Net Area  Total Area    Wireload      
----------------------------------------------------------------------------
lab1                 3382       8182         0        8182 ZeroWireload (S) 
  RC_CG_HIER_INST0      1          6         0           6 ZeroWireload (S) 

 (S) = wireload was automatically selected
rc:/> report power
============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Sep 23 2015  02:54:37 pm
  Module:                 lab1
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                          Leakage    Dynamic      Total    
     Instance      Cells Power(nW)  Power(nW)   Power(nW)  
-----------------------------------------------------------
lab1                3382 81782.878 5952315.950 6034098.827 
  RC_CG_HIER_INST0     1    40.373   18044.955   18085.328 

rc:/> 