#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jan  5 18:09:31 2019
# Process ID: 16844
# Current directory: C:/FPGA/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18028 C:\FPGA\ip_repo\edit_SensUltra_v1_0.xpr
# Log file: C:/FPGA/ip_repo/vivado.log
# Journal file: C:/FPGA/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/ip_repo/edit_SensUltra_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/FPGA/ip_repo/SensUltra_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/FPGA/ip_repo/SensUltra_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/FPGA/ip_repo/SensUltra_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  5 18:09:54 2019...
