<stg><name>convolution_filter</name>


<trans_list>

<trans id="513" from="1" to="2">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="2" to="3">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="3" to="5">
<condition id="70">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="3" to="4">
<condition id="72">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="4" to="2">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="32">
<![CDATA[
.preheader245.preheader:0  %in_temp_V_1 = alloca i8

]]></node>
<StgValue><ssdm name="in_temp_V_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="32">
<![CDATA[
.preheader245.preheader:1  %window_V_5_6_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_5_6_loc_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="32">
<![CDATA[
.preheader245.preheader:2  %window_V_4_6_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_4_6_loc_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="32">
<![CDATA[
.preheader245.preheader:3  %window_V_3_6_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_3_6_loc_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="32">
<![CDATA[
.preheader245.preheader:4  %window_V_2_6_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_2_6_loc_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="32">
<![CDATA[
.preheader245.preheader:5  %window_V_1_6_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_1_6_loc_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="32">
<![CDATA[
.preheader245.preheader:6  %window_V_0_6_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_0_6_loc_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader245.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_img_V), !map !72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader245.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_img_V), !map !78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader245.preheader:9  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @convolution_filter_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader245.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i8* %out_img_V, [5 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader245.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i8* %in_img_V, [5 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="8">
<![CDATA[
.preheader245.preheader:12  %window_V_0_6_load = load i8* @window_V_0_6, align 1

]]></node>
<StgValue><ssdm name="window_V_0_6_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8">
<![CDATA[
.preheader245.preheader:13  %window_V_1_6_load = load i8* @window_V_1_6, align 1

]]></node>
<StgValue><ssdm name="window_V_1_6_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="8">
<![CDATA[
.preheader245.preheader:14  %window_V_2_6_load = load i8* @window_V_2_6, align 1

]]></node>
<StgValue><ssdm name="window_V_2_6_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8">
<![CDATA[
.preheader245.preheader:15  %window_V_3_6_load = load i8* @window_V_3_6, align 1

]]></node>
<StgValue><ssdm name="window_V_3_6_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="8">
<![CDATA[
.preheader245.preheader:16  %window_V_4_6_load = load i8* @window_V_4_6, align 1

]]></node>
<StgValue><ssdm name="window_V_4_6_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="8">
<![CDATA[
.preheader245.preheader:17  %window_V_5_6_load = load i8* @window_V_5_6, align 1

]]></node>
<StgValue><ssdm name="window_V_5_6_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="8">
<![CDATA[
.preheader245.preheader:18  %window_V_6_6_load = load i8* @window_V_6_6, align 1

]]></node>
<StgValue><ssdm name="window_V_6_6_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader245.preheader:19  store i8 %window_V_0_6_load, i8* %window_V_0_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader245.preheader:20  store i8 %window_V_1_6_load, i8* %window_V_1_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader245.preheader:21  store i8 %window_V_2_6_load, i8* %window_V_2_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader245.preheader:22  store i8 %window_V_3_6_load, i8* %window_V_3_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader245.preheader:23  store i8 %window_V_4_6_load, i8* %window_V_4_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader245.preheader:24  store i8 %window_V_5_6_load, i8* %window_V_5_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader245.preheader:25  store i8 %window_V_6_6_load, i8* %in_temp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader245.preheader:26  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i19 [ 0, %.preheader245.preheader ], [ %indvar_flatten_next, %._crit_edge251 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1  %row = phi i9 [ 0, %.preheader245.preheader ], [ %row_mid2, %._crit_edge251 ]

]]></node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:2  %col = phi i10 [ 0, %.preheader245.preheader ], [ %col_1, %._crit_edge251 ]

]]></node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:10  %exitcond_flatten = icmp eq i19 %indvar_flatten, -213719

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:11  %indvar_flatten_next = add i19 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %exitcond_flatten, label %2, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:2  %exitcond = icmp eq i10 %col, -381

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:3  %col_mid2 = select i1 %exitcond, i10 0, i10 %col

]]></node>
<StgValue><ssdm name="col_mid2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:4  %row_s = add i9 %row, 1

]]></node>
<StgValue><ssdm name="row_s"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:5  %tmp_mid1 = icmp ult i9 %row_s, -32

]]></node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:6  %tmp = icmp ult i9 %row, -32

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:7  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp

]]></node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:8  %tmp_2_mid1 = icmp ugt i9 %row_s, 2

]]></node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:9  %tmp_2 = icmp ugt i9 %row, 2

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:10  %tmp_2_mid2 = select i1 %exitcond, i1 %tmp_2_mid1, i1 %tmp_2

]]></node>
<StgValue><ssdm name="tmp_2_mid2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset:11  %row_mid2 = select i1 %exitcond, i9 %row_s, i9 %row

]]></node>
<StgValue><ssdm name="row_mid2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:13  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str9)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:85  %tmp_4 = icmp ult i10 %col_mid2, -384

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:86  br i1 %tmp_4, label %.preheader.preheader, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:0  %tmp_6 = zext i10 %col_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %line_buffer_V_0_addr = getelementptr [640 x i8]* @line_buffer_V_0, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="line_buffer_V_0_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %line_buffer_V_1_addr = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="line_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %line_buffer_V_2_addr = getelementptr [640 x i8]* @line_buffer_V_2, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="line_buffer_V_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:9  %line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %line_buffer_V_3_addr = getelementptr [640 x i8]* @line_buffer_V_3, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="line_buffer_V_3_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:13  %line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_3_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %line_buffer_V_4_addr = getelementptr [640 x i8]* @line_buffer_V_4, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="line_buffer_V_4_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:17  %line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_4_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %line_buffer_V_5_addr = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="line_buffer_V_5_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:21  %line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_5_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:0  %or_cond = and i1 %tmp_4, %tmp_mid2

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:1  br i1 %or_cond, label %1, label %.loopexit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)

]]></node>
<StgValue><ssdm name="in_temp_V"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %in_temp_V, i8* @window_V_6_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit._crit_edge:0  %tmp_9 = icmp ugt i10 %col_mid2, 2

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit._crit_edge:1  %or_cond1 = and i1 %tmp_2_mid2, %tmp_9

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge:2  br i1 %or_cond1, label %.preheader6, label %._crit_edge251

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge251:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str9, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge251:1  %col_1 = add i10 %col_mid2, 1

]]></node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge251:2  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="8">
<![CDATA[
:3  %in_temp_V_1_load = load i8* %in_temp_V_1

]]></node>
<StgValue><ssdm name="in_temp_V_1_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="8">
<![CDATA[
:4  %window_V_5_6_loc_1_load = load i8* %window_V_5_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_5_6_loc_1_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="8">
<![CDATA[
:5  %window_V_4_6_loc_1_load = load i8* %window_V_4_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_4_6_loc_1_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="8">
<![CDATA[
:6  %window_V_3_6_loc_1_load = load i8* %window_V_3_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_3_6_loc_1_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="8">
<![CDATA[
:7  %window_V_2_6_loc_1_load = load i8* %window_V_2_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_2_6_loc_1_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="8" op_0_bw="8">
<![CDATA[
:8  %window_V_1_6_loc_1_load = load i8* %window_V_1_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_1_6_loc_1_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="8">
<![CDATA[
:9  %window_V_0_6_loc_1_load = load i8* %window_V_0_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_0_6_loc_1_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  store i8 %line_buffer_V_0_load, i8* @window_V_0_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:6  store i8 %line_buffer_V_1_load, i8* %line_buffer_V_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:7  store i8 %line_buffer_V_1_load, i8* @window_V_1_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:9  %line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:10  store i8 %line_buffer_V_2_load, i8* %line_buffer_V_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:11  store i8 %line_buffer_V_2_load, i8* @window_V_2_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:13  %line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_3_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:14  store i8 %line_buffer_V_3_load, i8* %line_buffer_V_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:15  store i8 %line_buffer_V_3_load, i8* @window_V_3_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:17  %line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_4_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:18  store i8 %line_buffer_V_4_load, i8* %line_buffer_V_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:19  store i8 %line_buffer_V_4_load, i8* @window_V_4_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:21  %line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_5_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:22  store i8 %line_buffer_V_5_load, i8* %line_buffer_V_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:23  store i8 %line_buffer_V_5_load, i8* @window_V_5_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:24  store i8 %line_buffer_V_0_load, i8* %window_V_0_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:25  store i8 %line_buffer_V_1_load, i8* %window_V_1_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:26  store i8 %line_buffer_V_2_load, i8* %window_V_2_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:27  store i8 %line_buffer_V_3_load, i8* %window_V_3_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:28  store i8 %line_buffer_V_4_load, i8* %window_V_4_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:29  store i8 %line_buffer_V_5_load, i8* %window_V_5_6_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:30  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_8 = zext i10 %col_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_buffer_V_5_addr_1 = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="line_buffer_V_5_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 %in_temp_V, i8* %line_buffer_V_5_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  store i8 %in_temp_V, i8* %in_temp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_row_Loop_col_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:1  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 310569, i64 310569, i64 310569)

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:12  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="8">
<![CDATA[
.reset:15  %window_V_0_1_load = load i8* @window_V_0_1, align 1

]]></node>
<StgValue><ssdm name="window_V_0_1_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="8">
<![CDATA[
.reset:16  %window_V_0_2_load = load i8* @window_V_0_2, align 2

]]></node>
<StgValue><ssdm name="window_V_0_2_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:17  store i8 %window_V_0_2_load, i8* @window_V_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="8">
<![CDATA[
.reset:18  %window_V_0_3_load = load i8* @window_V_0_3, align 1

]]></node>
<StgValue><ssdm name="window_V_0_3_load"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:19  store i8 %window_V_0_3_load, i8* @window_V_0_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="8">
<![CDATA[
.reset:20  %window_V_0_4_load = load i8* @window_V_0_4, align 4

]]></node>
<StgValue><ssdm name="window_V_0_4_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:21  store i8 %window_V_0_4_load, i8* @window_V_0_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="8">
<![CDATA[
.reset:22  %window_V_0_5_load = load i8* @window_V_0_5, align 1

]]></node>
<StgValue><ssdm name="window_V_0_5_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:23  store i8 %window_V_0_5_load, i8* @window_V_0_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:24  store i8 %window_V_0_6_loc_1_load, i8* @window_V_0_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="8" op_0_bw="8">
<![CDATA[
.reset:25  %window_V_1_1_load = load i8* @window_V_1_1, align 1

]]></node>
<StgValue><ssdm name="window_V_1_1_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="8" op_0_bw="8">
<![CDATA[
.reset:26  %window_V_1_2_load = load i8* @window_V_1_2, align 1

]]></node>
<StgValue><ssdm name="window_V_1_2_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:27  store i8 %window_V_1_2_load, i8* @window_V_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="8" op_0_bw="8">
<![CDATA[
.reset:28  %window_V_1_3_load = load i8* @window_V_1_3, align 1

]]></node>
<StgValue><ssdm name="window_V_1_3_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:29  store i8 %window_V_1_3_load, i8* @window_V_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="8">
<![CDATA[
.reset:30  %window_V_1_4_load = load i8* @window_V_1_4, align 1

]]></node>
<StgValue><ssdm name="window_V_1_4_load"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:31  store i8 %window_V_1_4_load, i8* @window_V_1_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="8">
<![CDATA[
.reset:32  %window_V_1_5_load = load i8* @window_V_1_5, align 1

]]></node>
<StgValue><ssdm name="window_V_1_5_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:33  store i8 %window_V_1_5_load, i8* @window_V_1_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:34  store i8 %window_V_1_6_loc_1_load, i8* @window_V_1_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="8">
<![CDATA[
.reset:35  %window_V_2_1_load = load i8* @window_V_2_1, align 1

]]></node>
<StgValue><ssdm name="window_V_2_1_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="8" op_0_bw="8">
<![CDATA[
.reset:36  %window_V_2_2_load = load i8* @window_V_2_2, align 2

]]></node>
<StgValue><ssdm name="window_V_2_2_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:37  store i8 %window_V_2_2_load, i8* @window_V_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="8" op_0_bw="8">
<![CDATA[
.reset:38  %window_V_2_3_load = load i8* @window_V_2_3, align 1

]]></node>
<StgValue><ssdm name="window_V_2_3_load"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:39  store i8 %window_V_2_3_load, i8* @window_V_2_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="8">
<![CDATA[
.reset:40  %window_V_2_4_load = load i8* @window_V_2_4, align 2

]]></node>
<StgValue><ssdm name="window_V_2_4_load"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:41  store i8 %window_V_2_4_load, i8* @window_V_2_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="8">
<![CDATA[
.reset:42  %window_V_2_5_load = load i8* @window_V_2_5, align 1

]]></node>
<StgValue><ssdm name="window_V_2_5_load"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:43  store i8 %window_V_2_5_load, i8* @window_V_2_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:44  store i8 %window_V_2_6_loc_1_load, i8* @window_V_2_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="8">
<![CDATA[
.reset:45  %window_V_3_1_load = load i8* @window_V_3_1, align 1

]]></node>
<StgValue><ssdm name="window_V_3_1_load"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="8">
<![CDATA[
.reset:46  %window_V_3_2_load = load i8* @window_V_3_2, align 1

]]></node>
<StgValue><ssdm name="window_V_3_2_load"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:47  store i8 %window_V_3_2_load, i8* @window_V_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="8" op_0_bw="8">
<![CDATA[
.reset:48  %window_V_3_3_load = load i8* @window_V_3_3, align 1

]]></node>
<StgValue><ssdm name="window_V_3_3_load"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:49  store i8 %window_V_3_3_load, i8* @window_V_3_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="8">
<![CDATA[
.reset:50  %window_V_3_4_load = load i8* @window_V_3_4, align 1

]]></node>
<StgValue><ssdm name="window_V_3_4_load"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:51  store i8 %window_V_3_4_load, i8* @window_V_3_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="8" op_0_bw="8">
<![CDATA[
.reset:52  %window_V_3_5_load = load i8* @window_V_3_5, align 1

]]></node>
<StgValue><ssdm name="window_V_3_5_load"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:53  store i8 %window_V_3_5_load, i8* @window_V_3_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:54  store i8 %window_V_3_6_loc_1_load, i8* @window_V_3_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="8">
<![CDATA[
.reset:55  %window_V_4_1_load = load i8* @window_V_4_1, align 1

]]></node>
<StgValue><ssdm name="window_V_4_1_load"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="8">
<![CDATA[
.reset:56  %window_V_4_2_load = load i8* @window_V_4_2, align 2

]]></node>
<StgValue><ssdm name="window_V_4_2_load"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:57  store i8 %window_V_4_2_load, i8* @window_V_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="8" op_0_bw="8">
<![CDATA[
.reset:58  %window_V_4_3_load = load i8* @window_V_4_3, align 1

]]></node>
<StgValue><ssdm name="window_V_4_3_load"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:59  store i8 %window_V_4_3_load, i8* @window_V_4_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="8" op_0_bw="8">
<![CDATA[
.reset:60  %window_V_4_4_load = load i8* @window_V_4_4, align 4

]]></node>
<StgValue><ssdm name="window_V_4_4_load"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:61  store i8 %window_V_4_4_load, i8* @window_V_4_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="8" op_0_bw="8">
<![CDATA[
.reset:62  %window_V_4_5_load = load i8* @window_V_4_5, align 1

]]></node>
<StgValue><ssdm name="window_V_4_5_load"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:63  store i8 %window_V_4_5_load, i8* @window_V_4_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:64  store i8 %window_V_4_6_loc_1_load, i8* @window_V_4_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="8" op_0_bw="8">
<![CDATA[
.reset:65  %window_V_5_1_load = load i8* @window_V_5_1, align 1

]]></node>
<StgValue><ssdm name="window_V_5_1_load"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="8" op_0_bw="8">
<![CDATA[
.reset:66  %window_V_5_2_load = load i8* @window_V_5_2, align 1

]]></node>
<StgValue><ssdm name="window_V_5_2_load"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:67  store i8 %window_V_5_2_load, i8* @window_V_5_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="8">
<![CDATA[
.reset:68  %window_V_5_3_load = load i8* @window_V_5_3, align 1

]]></node>
<StgValue><ssdm name="window_V_5_3_load"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:69  store i8 %window_V_5_3_load, i8* @window_V_5_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="8">
<![CDATA[
.reset:70  %window_V_5_4_load = load i8* @window_V_5_4, align 1

]]></node>
<StgValue><ssdm name="window_V_5_4_load"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:71  store i8 %window_V_5_4_load, i8* @window_V_5_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="8">
<![CDATA[
.reset:72  %window_V_5_5_load = load i8* @window_V_5_5, align 1

]]></node>
<StgValue><ssdm name="window_V_5_5_load"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:73  store i8 %window_V_5_5_load, i8* @window_V_5_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:74  store i8 %window_V_5_6_loc_1_load, i8* @window_V_5_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="8">
<![CDATA[
.reset:75  %window_V_6_1_load = load i8* @window_V_6_1, align 1

]]></node>
<StgValue><ssdm name="window_V_6_1_load"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="8" op_0_bw="8">
<![CDATA[
.reset:76  %window_V_6_2_load = load i8* @window_V_6_2, align 2

]]></node>
<StgValue><ssdm name="window_V_6_2_load"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:77  store i8 %window_V_6_2_load, i8* @window_V_6_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="8">
<![CDATA[
.reset:78  %window_V_6_3_load = load i8* @window_V_6_3, align 1

]]></node>
<StgValue><ssdm name="window_V_6_3_load"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:79  store i8 %window_V_6_3_load, i8* @window_V_6_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="8">
<![CDATA[
.reset:80  %window_V_6_4_load = load i8* @window_V_6_4, align 2

]]></node>
<StgValue><ssdm name="window_V_6_4_load"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:81  store i8 %window_V_6_4_load, i8* @window_V_6_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="8">
<![CDATA[
.reset:82  %window_V_6_5_load = load i8* @window_V_6_5, align 1

]]></node>
<StgValue><ssdm name="window_V_6_5_load"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:83  store i8 %window_V_6_5_load, i8* @window_V_6_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:84  store i8 %in_temp_V_1_load, i8* @window_V_6_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="8" op_0_bw="8">
<![CDATA[
.preheader6:0  %in_temp_V_1_load_1 = load i8* %in_temp_V_1

]]></node>
<StgValue><ssdm name="in_temp_V_1_load_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="8" op_0_bw="8">
<![CDATA[
.preheader6:1  %window_V_5_6_loc_1_load_1 = load i8* %window_V_5_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_5_6_loc_1_load_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="8" op_0_bw="8">
<![CDATA[
.preheader6:2  %window_V_4_6_loc_1_load_1 = load i8* %window_V_4_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_4_6_loc_1_load_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="8" op_0_bw="8">
<![CDATA[
.preheader6:3  %window_V_3_6_loc_1_load_1 = load i8* %window_V_3_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_3_6_loc_1_load_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="8" op_0_bw="8">
<![CDATA[
.preheader6:4  %window_V_2_6_loc_1_load_1 = load i8* %window_V_2_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_2_6_loc_1_load_1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="8" op_0_bw="8">
<![CDATA[
.preheader6:5  %window_V_1_6_loc_1_load_1 = load i8* %window_V_1_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_1_6_loc_1_load_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="8" op_0_bw="8">
<![CDATA[
.preheader6:6  %window_V_0_6_loc_1_load_1 = load i8* %window_V_0_6_loc_1

]]></node>
<StgValue><ssdm name="window_V_0_6_loc_1_load_1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:7  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:8  %lhs_V_cast = zext i8 %window_V_0_1_load to i14

]]></node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:9  %r_V = mul i14 %lhs_V_cast, 30

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:10  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:12  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:13  %lhs_V_0_1_cast = zext i8 %window_V_0_2_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_0_1_cast"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:14  %r_V_0_1 = mul i15 %lhs_V_0_1_cast, 39

]]></node>
<StgValue><ssdm name="r_V_0_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:15  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_0_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:16  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:17  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:18  %lhs_V_0_2_cast = zext i8 %window_V_0_3_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_0_2_cast"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:19  %r_V_0_2 = mul i15 %lhs_V_0_2_cast, 48

]]></node>
<StgValue><ssdm name="r_V_0_2"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:20  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_0_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:21  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_7)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:22  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:23  call void (...)* @_ssdm_op_SpecFUCore(i8 %window_V_0_6_loc_1_load, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:24  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_3)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:25  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="13" op_0_bw="8">
<![CDATA[
.preheader6:26  %lhs_V_0_4_cast = zext i8 %window_V_0_5_load to i13

]]></node>
<StgValue><ssdm name="lhs_V_0_4_cast"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader6:27  %r_V_0_4 = mul i13 %lhs_V_0_4_cast, 10

]]></node>
<StgValue><ssdm name="r_V_0_4"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:28  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_0_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:29  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_10)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:30  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:31  %lhs_V_0_5_cast = zext i8 %window_V_0_6_loc_1_load to i14

]]></node>
<StgValue><ssdm name="lhs_V_0_5_cast"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:32  %r_V_0_5 = mul i14 %lhs_V_0_5_cast, 19

]]></node>
<StgValue><ssdm name="r_V_0_5"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:33  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_0_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:34  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_11)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:35  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:36  %lhs_V_0_6_cast = zext i8 %window_V_0_6_loc_1_load_1 to i14

]]></node>
<StgValue><ssdm name="lhs_V_0_6_cast"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:37  %r_V_0_6 = mul i14 %lhs_V_0_6_cast, 28

]]></node>
<StgValue><ssdm name="r_V_0_6"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:38  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_0_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:39  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_12)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:40  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:41  %lhs_V_1_cast = zext i8 %window_V_1_1_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_1_cast"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:42  %r_V_1 = mul i15 %lhs_V_1_cast, 38

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:43  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:44  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_13)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:45  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:46  %lhs_V_1_1_cast = zext i8 %window_V_1_2_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_1_1_cast"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:47  %r_V_1_1 = mul i15 %lhs_V_1_1_cast, 47

]]></node>
<StgValue><ssdm name="r_V_1_1"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:48  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_1_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:49  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_14)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="8" op_0_bw="15">
<![CDATA[
.preheader6:50  %tmp_56 = trunc i15 %r_V_1_1 to i8

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:51  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="12" op_0_bw="8">
<![CDATA[
.preheader6:52  %lhs_V_1_2_cast = zext i8 %window_V_1_3_load to i12

]]></node>
<StgValue><ssdm name="lhs_V_1_2_cast"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader6:53  %r_V_1_2 = mul i12 %lhs_V_1_2_cast, 7

]]></node>
<StgValue><ssdm name="r_V_1_2"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:54  call void (...)* @_ssdm_op_SpecFUCore(i12 %r_V_1_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:55  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_15)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="8" op_0_bw="12">
<![CDATA[
.preheader6:56  %tmp_57 = trunc i12 %r_V_1_2 to i8

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:57  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="13" op_0_bw="8">
<![CDATA[
.preheader6:58  %lhs_V_1_3_cast = zext i8 %window_V_1_4_load to i13

]]></node>
<StgValue><ssdm name="lhs_V_1_3_cast"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader6:59  %r_V_1_3 = mul i13 %lhs_V_1_3_cast, 9

]]></node>
<StgValue><ssdm name="r_V_1_3"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:60  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_1_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:61  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_16)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:62  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:63  %lhs_V_1_4_cast = zext i8 %window_V_1_5_load to i14

]]></node>
<StgValue><ssdm name="lhs_V_1_4_cast"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:64  %r_V_1_4 = mul i14 %lhs_V_1_4_cast, 18

]]></node>
<StgValue><ssdm name="r_V_1_4"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:65  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_1_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:66  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_17)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:67  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:68  %lhs_V_1_5_cast = zext i8 %window_V_1_6_loc_1_load to i14

]]></node>
<StgValue><ssdm name="lhs_V_1_5_cast"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:69  %r_V_1_5 = mul i14 %lhs_V_1_5_cast, 27

]]></node>
<StgValue><ssdm name="r_V_1_5"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:70  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_1_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:71  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_18)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:72  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:73  %lhs_V_1_6_cast = zext i8 %window_V_1_6_loc_1_load_1 to i14

]]></node>
<StgValue><ssdm name="lhs_V_1_6_cast"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:74  %r_V_1_6 = mul i14 %lhs_V_1_6_cast, 29

]]></node>
<StgValue><ssdm name="r_V_1_6"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:75  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_1_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:76  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_19)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="8" op_0_bw="14">
<![CDATA[
.preheader6:77  %tmp_58 = trunc i14 %r_V_1_6 to i8

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:78  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:79  %lhs_V_2_cast = zext i8 %window_V_2_1_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_2_cast"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:80  %r_V_2 = mul i15 %lhs_V_2_cast, 46

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:81  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:82  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_20)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="8" op_0_bw="15">
<![CDATA[
.preheader6:83  %tmp_59 = trunc i15 %r_V_2 to i8

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:84  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="12" op_0_bw="8">
<![CDATA[
.preheader6:85  %lhs_V_2_1_cast = zext i8 %window_V_2_2_load to i12

]]></node>
<StgValue><ssdm name="lhs_V_2_1_cast"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader6:86  %r_V_2_1 = mul i12 %lhs_V_2_1_cast, 6

]]></node>
<StgValue><ssdm name="r_V_2_1"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:87  call void (...)* @_ssdm_op_SpecFUCore(i12 %r_V_2_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:88  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_21)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="8" op_0_bw="12">
<![CDATA[
.preheader6:89  %tmp_60 = trunc i12 %r_V_2_1 to i8

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:90  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader6:91  call void (...)* @_ssdm_op_SpecFUCore([29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:92  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_22)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:93  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:94  %lhs_V_2_3_cast = zext i8 %window_V_2_4_load to i14

]]></node>
<StgValue><ssdm name="lhs_V_2_3_cast"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:95  %r_V_2_3 = mul i14 %lhs_V_2_3_cast, 17

]]></node>
<StgValue><ssdm name="r_V_2_3"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:96  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_2_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:97  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_23)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:98  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:99  %lhs_V_2_4_cast = zext i8 %window_V_2_5_load to i14

]]></node>
<StgValue><ssdm name="lhs_V_2_4_cast"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:100  %r_V_2_4 = mul i14 %lhs_V_2_4_cast, 26

]]></node>
<StgValue><ssdm name="r_V_2_4"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:101  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_2_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:102  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_24)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:103  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:104  %lhs_V_2_5_cast = zext i8 %window_V_2_6_loc_1_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_2_5_cast"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:105  %r_V_2_5 = mul i15 %lhs_V_2_5_cast, 35

]]></node>
<StgValue><ssdm name="r_V_2_5"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:106  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_2_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:107  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_25)

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:108  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:109  %lhs_V_2_6_cast = zext i8 %window_V_2_6_loc_1_load_1 to i15

]]></node>
<StgValue><ssdm name="lhs_V_2_6_cast"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:110  %r_V_2_6 = mul i15 %lhs_V_2_6_cast, 37

]]></node>
<StgValue><ssdm name="r_V_2_6"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:111  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_2_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:112  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_26)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="8" op_0_bw="15">
<![CDATA[
.preheader6:113  %tmp_61 = trunc i15 %r_V_2_6 to i8

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:114  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="12" op_0_bw="8">
<![CDATA[
.preheader6:115  %lhs_V_3_cast = zext i8 %window_V_3_1_load to i12

]]></node>
<StgValue><ssdm name="lhs_V_3_cast"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader6:116  %r_V_3 = mul i12 %lhs_V_3_cast, 5

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:117  call void (...)* @_ssdm_op_SpecFUCore(i12 %r_V_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:118  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_27)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="8" op_0_bw="12">
<![CDATA[
.preheader6:119  %tmp_62 = trunc i12 %r_V_3 to i8

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:120  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="13" op_0_bw="8">
<![CDATA[
.preheader6:121  %lhs_V_3_1_cast = zext i8 %window_V_3_2_load to i13

]]></node>
<StgValue><ssdm name="lhs_V_3_1_cast"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader6:122  %r_V_3_1 = mul i13 %lhs_V_3_1_cast, 14

]]></node>
<StgValue><ssdm name="r_V_3_1"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:123  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_3_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:124  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_28)

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:125  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader6:126  call void (...)* @_ssdm_op_SpecFUCore([29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:127  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_29)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:128  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:129  %lhs_V_3_3_cast = zext i8 %window_V_3_4_load to i14

]]></node>
<StgValue><ssdm name="lhs_V_3_3_cast"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:130  %r_V_3_3 = mul i14 %lhs_V_3_3_cast, 25

]]></node>
<StgValue><ssdm name="r_V_3_3"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:131  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_3_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:132  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_30)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:133  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:134  %lhs_V_3_4_cast = zext i8 %window_V_3_5_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_3_4_cast"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:135  %r_V_3_4 = mul i15 %lhs_V_3_4_cast, 34

]]></node>
<StgValue><ssdm name="r_V_3_4"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:136  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_3_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:137  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_31)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:138  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:139  %lhs_V_3_5_cast = zext i8 %window_V_3_6_loc_1_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_3_5_cast"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:140  %r_V_3_5 = mul i15 %lhs_V_3_5_cast, 36

]]></node>
<StgValue><ssdm name="r_V_3_5"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:141  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_3_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:142  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_32)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:143  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:144  %lhs_V_3_6_cast = zext i8 %window_V_3_6_loc_1_load_1 to i15

]]></node>
<StgValue><ssdm name="lhs_V_3_6_cast"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:145  %r_V_3_6 = mul i15 %lhs_V_3_6_cast, 45

]]></node>
<StgValue><ssdm name="r_V_3_6"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:146  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_3_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:147  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_33)

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:148  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="13" op_0_bw="8">
<![CDATA[
.preheader6:149  %lhs_V_4_cast = zext i8 %window_V_4_1_load to i13

]]></node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader6:150  %r_V_4 = mul i13 %lhs_V_4_cast, 13

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:151  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:152  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_34)

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:153  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="13" op_0_bw="8">
<![CDATA[
.preheader6:154  %lhs_V_4_1_cast = zext i8 %window_V_4_2_load to i13

]]></node>
<StgValue><ssdm name="lhs_V_4_1_cast"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader6:155  %r_V_4_1 = mul i13 %lhs_V_4_1_cast, 15

]]></node>
<StgValue><ssdm name="r_V_4_1"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:156  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_4_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:157  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_35)

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:158  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:159  %lhs_V_4_2_cast = zext i8 %window_V_4_3_load to i14

]]></node>
<StgValue><ssdm name="lhs_V_4_2_cast"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:160  %r_V_4_2 = mul i14 %lhs_V_4_2_cast, 24

]]></node>
<StgValue><ssdm name="r_V_4_2"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:161  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_4_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:162  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_36)

]]></node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:163  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:164  %lhs_V_4_3_cast = zext i8 %window_V_4_4_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_4_3_cast"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:165  %r_V_4_3 = mul i15 %lhs_V_4_3_cast, 33

]]></node>
<StgValue><ssdm name="r_V_4_3"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:166  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_4_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:167  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_37)

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:168  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:169  %lhs_V_4_4_cast = zext i8 %window_V_4_5_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_4_4_cast"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:170  %r_V_4_4 = mul i15 %lhs_V_4_4_cast, 42

]]></node>
<StgValue><ssdm name="r_V_4_4"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:171  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_4_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:172  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_38)

]]></node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:173  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:174  %lhs_V_4_5_cast = zext i8 %window_V_4_6_loc_1_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_4_5_cast"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:175  %r_V_4_5 = mul i15 %lhs_V_4_5_cast, 44

]]></node>
<StgValue><ssdm name="r_V_4_5"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:176  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_4_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:177  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_39)

]]></node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:178  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader6:179  call void (...)* @_ssdm_op_SpecFUCore([29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:180  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_40)

]]></node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:181  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:182  %lhs_V_5_cast = zext i8 %window_V_5_1_load to i14

]]></node>
<StgValue><ssdm name="lhs_V_5_cast"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:183  %r_V_5 = mul i14 %lhs_V_5_cast, 21

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:184  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:185  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_41)

]]></node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:186  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:187  %lhs_V_5_1_cast = zext i8 %window_V_5_2_load to i14

]]></node>
<StgValue><ssdm name="lhs_V_5_1_cast"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:188  %r_V_5_1 = mul i14 %lhs_V_5_1_cast, 23

]]></node>
<StgValue><ssdm name="r_V_5_1"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:189  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_5_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:190  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_42)

]]></node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:191  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader6:192  call void (...)* @_ssdm_op_SpecFUCore([29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:193  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_43)

]]></node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:194  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:195  %lhs_V_5_3_cast = zext i8 %window_V_5_4_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_5_3_cast"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:196  %r_V_5_3 = mul i15 %lhs_V_5_3_cast, 41

]]></node>
<StgValue><ssdm name="r_V_5_3"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:197  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_5_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:198  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_44)

]]></node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:199  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:200  %lhs_V_5_4_cast = zext i8 %window_V_5_5_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_5_4_cast"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:201  %r_V_5_4 = mul i15 %lhs_V_5_4_cast, 43

]]></node>
<StgValue><ssdm name="r_V_5_4"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:202  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_5_4, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:203  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_45)

]]></node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:204  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="11" op_0_bw="8">
<![CDATA[
.preheader6:205  %lhs_V_5_5_cast = zext i8 %window_V_5_6_loc_1_load to i11

]]></node>
<StgValue><ssdm name="lhs_V_5_5_cast"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6:206  %r_V_5_5 = mul i11 %lhs_V_5_5_cast, 3

]]></node>
<StgValue><ssdm name="r_V_5_5"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:207  call void (...)* @_ssdm_op_SpecFUCore(i11 %r_V_5_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:208  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_46)

]]></node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:209  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="13" op_0_bw="8">
<![CDATA[
.preheader6:210  %lhs_V_5_6_cast = zext i8 %window_V_5_6_loc_1_load_1 to i13

]]></node>
<StgValue><ssdm name="lhs_V_5_6_cast"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader6:211  %r_V_5_6 = mul i13 %lhs_V_5_6_cast, 12

]]></node>
<StgValue><ssdm name="r_V_5_6"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:212  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_5_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:213  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_47)

]]></node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:214  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:215  %lhs_V_6_cast = zext i8 %window_V_6_1_load to i14

]]></node>
<StgValue><ssdm name="lhs_V_6_cast"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:216  %r_V_6 = mul i14 %lhs_V_6_cast, 22

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:217  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:218  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_48)

]]></node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:219  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:220  %lhs_V_6_1_cast = zext i8 %window_V_6_2_load to i14

]]></node>
<StgValue><ssdm name="lhs_V_6_1_cast"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:221  %r_V_6_1 = mul i14 %lhs_V_6_1_cast, 31

]]></node>
<StgValue><ssdm name="r_V_6_1"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:222  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_6_1, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:223  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_49)

]]></node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:224  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:225  %lhs_V_6_2_cast = zext i8 %window_V_6_3_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_6_2_cast"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:226  %r_V_6_2 = mul i15 %lhs_V_6_2_cast, 40

]]></node>
<StgValue><ssdm name="r_V_6_2"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:227  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_6_2, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:228  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_50)

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:229  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="15" op_0_bw="8">
<![CDATA[
.preheader6:230  %lhs_V_6_3_cast = zext i8 %window_V_6_4_load to i15

]]></node>
<StgValue><ssdm name="lhs_V_6_3_cast"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:231  %r_V_6_3 = mul i15 %lhs_V_6_3_cast, 49

]]></node>
<StgValue><ssdm name="r_V_6_3"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:232  call void (...)* @_ssdm_op_SpecFUCore(i15 %r_V_6_3, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:233  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_51)

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:234  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader6:235  call void (...)* @_ssdm_op_SpecFUCore([29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:236  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_52)

]]></node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:237  %tmp_63 = shl i8 %window_V_6_5_load, 1

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:238  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="13" op_0_bw="8">
<![CDATA[
.preheader6:239  %lhs_V_6_5_cast = zext i8 %in_temp_V_1_load to i13

]]></node>
<StgValue><ssdm name="lhs_V_6_5_cast"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader6:240  %r_V_6_5 = mul i13 %lhs_V_6_5_cast, 11

]]></node>
<StgValue><ssdm name="r_V_6_5"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:241  call void (...)* @_ssdm_op_SpecFUCore(i13 %r_V_6_5, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:242  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_53)

]]></node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="8" op_0_bw="13">
<![CDATA[
.preheader6:243  %tmp_64 = trunc i13 %r_V_6_5 to i8

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:244  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="14" op_0_bw="8">
<![CDATA[
.preheader6:245  %lhs_V_6_6_cast = zext i8 %in_temp_V_1_load_1 to i14

]]></node>
<StgValue><ssdm name="lhs_V_6_6_cast"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:246  %r_V_6_6 = mul i14 %lhs_V_6_6_cast, 20

]]></node>
<StgValue><ssdm name="r_V_6_6"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader6:247  call void (...)* @_ssdm_op_SpecFUCore(i14 %r_V_6_6, [29 x i8]* @p_str4, [1 x i8]* @p_str, [8 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6:248  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp_54)

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="8" op_0_bw="14">
<![CDATA[
.preheader6:249  %tmp_65 = trunc i14 %r_V_6_6 to i8

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:250  %tmp5 = add i15 %r_V_0_2, %r_V_0_1

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="8" op_0_bw="14">
<![CDATA[
.preheader6:251  %tmp_66 = trunc i14 %r_V to i8

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="8" op_0_bw="15">
<![CDATA[
.preheader6:252  %tmp_67 = trunc i15 %tmp5 to i8

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:253  %tmp4_cast = add i8 %tmp_66, %tmp_67

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:254  %tmp7 = add i14 %r_V_0_6, %r_V_0_5

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="8" op_0_bw="13">
<![CDATA[
.preheader6:255  %tmp_68 = trunc i13 %r_V_0_4 to i8

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="8" op_0_bw="14">
<![CDATA[
.preheader6:256  %tmp_69 = trunc i14 %tmp7 to i8

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:257  %tmp6_cast = add i8 %tmp_68, %tmp_69

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:258  %tmp3 = add i8 %tmp4_cast, %tmp6_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:259  %tmp10 = add i8 %tmp_57, %tmp_56

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="8" op_0_bw="15">
<![CDATA[
.preheader6:260  %tmp_70 = trunc i15 %r_V_1 to i8

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:261  %tmp9_cast = add i8 %tmp_70, %tmp10

]]></node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:262  %tmp12 = add i14 %r_V_1_5, %r_V_1_4

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="8" op_0_bw="13">
<![CDATA[
.preheader6:263  %tmp_71 = trunc i13 %r_V_1_3 to i8

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="8" op_0_bw="14">
<![CDATA[
.preheader6:264  %tmp_72 = trunc i14 %tmp12 to i8

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:265  %tmp11_cast = add i8 %tmp_71, %tmp_72

]]></node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:266  %tmp8 = add i8 %tmp9_cast, %tmp11_cast

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:267  %tmp2 = add i8 %tmp3, %tmp8

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:268  %tmp16 = add i8 %tmp_60, %tmp_59

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:269  %tmp15 = add i8 %tmp_58, %tmp16

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:270  %tmp18 = add i14 %r_V_2_4, %r_V_2_3

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:271  %tmp_73 = shl i8 %window_V_2_3_load, 3

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="8" op_0_bw="14">
<![CDATA[
.preheader6:272  %tmp_74 = trunc i14 %tmp18 to i8

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:273  %tmp17_cast = add i8 %tmp_73, %tmp_74

]]></node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:274  %tmp14 = add i8 %tmp15, %tmp17_cast

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:275  %tmp21 = add i8 %tmp_62, %tmp_61

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="8" op_0_bw="15">
<![CDATA[
.preheader6:276  %tmp_75 = trunc i15 %r_V_2_5 to i8

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:277  %tmp20_cast = add i8 %tmp_75, %tmp21

]]></node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="8" op_0_bw="14">
<![CDATA[
.preheader6:278  %tmp_76 = trunc i14 %r_V_3_3 to i8

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:279  %tmp_77 = shl i8 %window_V_3_3_load, 4

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="8" op_0_bw="13">
<![CDATA[
.preheader6:280  %tmp_78 = trunc i13 %r_V_3_1 to i8

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:281  %tmp_79 = add i8 %tmp_76, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:282  %tmp22_cast = add i8 %tmp_78, %tmp_79

]]></node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:283  %tmp19 = add i8 %tmp20_cast, %tmp22_cast

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:284  %tmp13 = add i8 %tmp14, %tmp19

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:285  %tmp1 = add i8 %tmp2, %tmp13

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:286  %tmp28 = add i15 %r_V_3_6, %r_V_3_5

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:287  %tmp27 = add i15 %r_V_3_4, %tmp28

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="8" op_0_bw="15">
<![CDATA[
.preheader6:288  %tmp_80 = trunc i15 %tmp27 to i8

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="8" op_0_bw="14">
<![CDATA[
.preheader6:289  %tmp_81 = trunc i14 %r_V_4_2 to i8

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="8" op_0_bw="13">
<![CDATA[
.preheader6:290  %tmp_82 = trunc i13 %r_V_4_1 to i8

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="8" op_0_bw="13">
<![CDATA[
.preheader6:291  %tmp_83 = trunc i13 %r_V_4 to i8

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:292  %tmp_84 = add i8 %tmp_81, %tmp_82

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:293  %tmp29_cast = add i8 %tmp_83, %tmp_84

]]></node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:294  %tmp26 = add i8 %tmp_80, %tmp29_cast

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:295  %tmp33 = add i15 %r_V_4_5, %r_V_4_4

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:296  %tmp32 = add i15 %r_V_4_3, %tmp33

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="8" op_0_bw="15">
<![CDATA[
.preheader6:297  %tmp_85 = trunc i15 %tmp32 to i8

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:298  %tmp35 = add i14 %r_V_5_1, %r_V_5

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:299  %tmp_86 = shl i8 %window_V_4_6_loc_1_load_1, 2

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="8" op_0_bw="14">
<![CDATA[
.preheader6:300  %tmp_87 = trunc i14 %tmp35 to i8

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:301  %tmp34_cast = add i8 %tmp_86, %tmp_87

]]></node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:302  %tmp31 = add i8 %tmp_85, %tmp34_cast

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:303  %tmp25 = add i8 %tmp26, %tmp31

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:304  %tmp39 = add i15 %r_V_5_4, %r_V_5_3

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:305  %tmp_88 = shl i8 %window_V_5_3_load, 5

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="8" op_0_bw="15">
<![CDATA[
.preheader6:306  %tmp_89 = trunc i15 %tmp39 to i8

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:307  %tmp38_cast = add i8 %tmp_88, %tmp_89

]]></node>
<StgValue><ssdm name="tmp38_cast"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="8" op_0_bw="14">
<![CDATA[
.preheader6:308  %tmp_90 = trunc i14 %r_V_6 to i8

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="8" op_0_bw="13">
<![CDATA[
.preheader6:309  %tmp_91 = trunc i13 %r_V_5_6 to i8

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="8" op_0_bw="11">
<![CDATA[
.preheader6:310  %tmp_92 = trunc i11 %r_V_5_5 to i8

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:311  %tmp_93 = add i8 %tmp_90, %tmp_91

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:312  %tmp40_cast = add i8 %tmp_92, %tmp_93

]]></node>
<StgValue><ssdm name="tmp40_cast"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:313  %tmp37 = add i8 %tmp38_cast, %tmp40_cast

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:314  %tmp44 = add i15 %r_V_6_3, %r_V_6_2

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="8" op_0_bw="14">
<![CDATA[
.preheader6:315  %tmp_94 = trunc i14 %r_V_6_1 to i8

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="8" op_0_bw="15">
<![CDATA[
.preheader6:316  %tmp_95 = trunc i15 %tmp44 to i8

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:317  %tmp43_cast = add i8 %tmp_94, %tmp_95

]]></node>
<StgValue><ssdm name="tmp43_cast"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:318  %tmp46 = add i8 %tmp_64, %tmp_63

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:319  %tmp47 = add i8 %window_V_0_4_load, %tmp_65

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:320  %tmp45 = add i8 %tmp46, %tmp47

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:321  %tmp42 = add i8 %tmp43_cast, %tmp45

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:322  %tmp36 = add i8 %tmp37, %tmp42

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:323  %tmp24 = add i8 %tmp25, %tmp36

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:324  %tmp_55 = add i8 %tmp24, %tmp1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader6:325  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %tmp_55)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:326  br label %._crit_edge251

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
