Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed May 26 05:28:33 2021
| Host         : pdb running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file fifo_axi_v1_0_control_sets_placed.rpt
| Design       : fifo_axi_v1_0
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              64 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              49 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                                    Enable Signal                                   |                                  Set/Reset Signal                                 | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | fifo_axi_v1_0_S00_AXI_inst/axi_bresp0                                              | fifo_axi_v1_0_S00_AXI_inst/in_fifo/unhardened.un.fifo/ft/rptr/axi_bvalid_reg      |                1 |              1 |
|  s00_axi_aclk_IBUF_BUFG |                                                                                    |                                                                                   |                2 |              4 |
|  s00_axi_aclk_IBUF_BUFG | fifo_axi_v1_0_S00_AXI_inst/in_fifo/unhardened.un.fifo/ft/rptr/in_fifo_v_i_reg_0[0] |                                                                                   |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | fifo_axi_v1_0_S00_AXI_inst/in_fifo/unhardened.un.fifo/ft/rptr/in_fifo_v_i_reg_0[1] |                                                                                   |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | fifo_axi_v1_0_S00_AXI_inst/in_fifo/unhardened.un.fifo/ft/rptr/E[0]                 | fifo_axi_v1_0_S00_AXI_inst/in_fifo/unhardened.un.fifo/ft/rptr/test_p_reg[12][0]   |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | fifo_axi_v1_0_S00_AXI_inst/in_fifo/unhardened.un.fifo/ft/rptr/E[0]                 | fifo_axi_v1_0_S00_AXI_inst/in_fifo/unhardened.un.fifo/ft/rptr/test_p_reg[12]_0[0] |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | fifo_axi_v1_0_S00_AXI_inst/in_fifo/unhardened.un.fifo/ft/rptr/in_fifo_v_i_reg_0[2] |                                                                                   |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | fifo_axi_v1_0_S00_AXI_inst/in_fifo/unhardened.un.fifo/ft/rptr/in_fifo_v_i_reg_0[3] |                                                                                   |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG |                                                                                    | fifo_axi_v1_0_S00_AXI_inst/out_fifo/unhardened.un.fifo/ft/wptr/SR[0]              |                8 |             31 |
|  s00_axi_aclk_IBUF_BUFG | fifo_axi_v1_0_S00_AXI_inst/pl_to_ps_counter/gen_blk_0.counter/E[0]                 |                                                                                   |                9 |             32 |
|  s00_axi_aclk_IBUF_BUFG | fifo_axi_v1_0_S00_AXI_inst/in_fifo/unhardened.un.fifo/ft/rptr/in_fifo_v_i_reg_1[0] | fifo_axi_v1_0_S00_AXI_inst/out_fifo/unhardened.un.fifo/ft/wptr/SR[0]              |               10 |             32 |
|  s00_axi_aclk_IBUF_BUFG | fifo_axi_v1_0_S00_AXI_inst/in_fifo/unhardened.un.fifo/ft/rptr/in_fifo_v_i_reg      |                                                                                   |                6 |             48 |
|  s00_axi_aclk_IBUF_BUFG | fifo_axi_v1_0_S00_AXI_inst/out_fifo/unhardened.un.fifo/ft/rptr/out_fifo_v_i_reg    |                                                                                   |                6 |             48 |
+-------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+


