$date
	Sun Oct 23 09:05:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#353033
b111 !
1"
#353034
b111 &
b111 %
1$
#353035
0"
#353038
b10110 &
b10110 %
#353042
b1011 &
b1011 %
#353046
b100010 &
b100010 %
#353050
b10001 &
b10001 %
#353054
b110100 &
b110100 %
#353058
b11010 &
b11010 %
#353062
b1101 &
b1101 %
#353066
b101000 &
b101000 %
#353070
b10100 &
b10100 %
#353074
b1010 &
b1010 %
#353078
b101 &
b101 %
#353082
b10000 &
b10000 %
#353086
b1000 &
b1000 %
#353090
b100 &
b100 %
#353094
b10 &
b10 %
#353098
b1 &
b1 %
1#
#353102
b0 &
0#
b0 %
0$
#1291992
b110 !
1"
#1291994
b110 &
b110 %
1$
#1291995
0"
#1291998
b11 &
b11 %
#1292002
b1010 &
b1010 %
#1292006
b101 &
b101 %
#1292010
b10000 &
b10000 %
#1292014
b1000 &
b1000 %
#1292018
b100 &
b100 %
#1292022
b10 &
b10 %
#1292026
b1 &
b1 %
1#
#1292030
b0 &
0#
b0 %
0$
#2283215
b1100 !
1"
#2283218
b1100 &
b1100 %
1$
#2283219
0"
#2283222
b110 &
b110 %
#2283226
b11 &
b11 %
#2283230
b1010 &
b1010 %
#2283234
b101 &
b101 %
#2283238
b10000 &
b10000 %
#2283242
b1000 &
b1000 %
#2283246
b100 &
b100 %
#2283250
b10 &
b10 %
#2283254
b1 &
1#
b1 %
#2283258
b0 &
b0 %
0#
0$
#4500012
