	component VGA_Nios is
		port (
			clk_clk             : in    std_logic                     := 'X';             -- clk
			key2_in_export      : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			ledr10_out_export   : out   std_logic_vector(9 downto 0);                     -- export
			pxl_addr_out_export : out   std_logic_vector(13 downto 0);                    -- export
			pxl_data_out_export : out   std_logic_vector(3 downto 0);                     -- export
			sdram_addr          : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba            : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n         : out   std_logic;                                        -- cas_n
			sdram_cke           : out   std_logic;                                        -- cke
			sdram_cs_n          : out   std_logic;                                        -- cs_n
			sdram_dq            : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm           : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n         : out   std_logic;                                        -- ras_n
			sdram_we_n          : out   std_logic;                                        -- we_n
			sw10_in_export      : in    std_logic_vector(9 downto 0)  := (others => 'X')  -- export
		);
	end component VGA_Nios;

