Analysis & Synthesis report for DUT
Tue Apr  5 13:06:52 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Protected by Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for Top-level Entity: |DUT
 13. Source assignments for halfband_1st_sym:HB1
 14. Source assignments for halfband_2nd_sym:HB2
 15. Parameter Settings for User Entity Instance: Top-level Entity: |DUT
 16. Parameter Settings for User Entity Instance: halfband_1st_sym:HB1
 17. Parameter Settings for User Entity Instance: halfband_2nd_sym:HB2
 18. Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult6
 19. Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult7
 20. Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult4
 21. Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult5
 22. Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult2
 23. Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult3
 24. Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult1
 26. Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult6
 27. Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult7
 28. Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult4
 29. Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult5
 30. Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult2
 31. Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult3
 32. Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult0
 33. Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult1
 34. lpm_mult Parameter Settings by Entity Instance
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr  5 13:06:52 2022           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; DUT                                             ;
; Top-level Entity Name              ; DUT                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,016                                           ;
;     Total combinational functions  ; 1,978                                           ;
;     Dedicated logic registers      ; 1,134                                           ;
; Total registers                    ; 1134                                            ;
; Total pins                         ; 41                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 32                                              ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; DUT.v                            ; yes             ; Auto-Found Verilog HDL File  ; /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/aglobal201.inc               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mult_c6t.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/db/mult_c6t.tdf ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,016         ;
;                                             ;               ;
; Total combinational functions               ; 1978          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 0             ;
;     -- 3 input functions                    ; 476           ;
;     -- <=2 input functions                  ; 1502          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1502          ;
;     -- arithmetic mode                      ; 476           ;
;                                             ;               ;
; Total registers                             ; 1134          ;
;     -- Dedicated logic registers            ; 1134          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 41            ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 32            ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 1134          ;
; Total fan-out                               ; 7314          ;
; Average fan-out                             ; 2.27          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                              ; Entity Name      ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+------------------+--------------+
; |DUT                               ; 1978 (72)           ; 1134 (19)                 ; 0           ; 32           ; 0       ; 16        ; 41   ; 0            ; |DUT                                                             ; DUT              ; work         ;
;    |halfband_1st_sym:HB1|          ; 953 (953)           ; 557 (557)                 ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1                                        ; halfband_1st_sym ; work         ;
;       |lpm_mult:Mult0|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult0                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult0|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult1|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult1                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult1|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult2|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult2                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult2|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult3|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult3                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult3|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult4|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult4                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult4|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult5|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult5                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult5|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult6|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult6                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult6|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult7|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult7                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_1st_sym:HB1|lpm_mult:Mult7|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;    |halfband_2nd_sym:HB2|          ; 953 (953)           ; 558 (558)                 ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2                                        ; halfband_2nd_sym ; work         ;
;       |lpm_mult:Mult0|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult0                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult0|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult1|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult1                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult1|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult2|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult2                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult2|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult3|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult3                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult3|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult4|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult4                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult4|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult5|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult5                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult5|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult6|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult6                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult6|mult_c6t:auto_generated ; mult_c6t         ; work         ;
;       |lpm_mult:Mult7|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult7                         ; lpm_mult         ; work         ;
;          |mult_c6t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DUT|halfband_2nd_sym:HB2|lpm_mult:Mult7|mult_c6t:auto_generated ; mult_c6t         ; work         ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 16          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 32          ;
; Signed Embedded Multipliers           ; 16          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; halfband_2nd_sym:HB2|sum_lvl_2[3][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[3][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[2][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[1][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[1][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[17]          ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[16]          ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[15]          ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[14]          ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[13]          ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[12]          ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[11]          ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[10]          ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[9]           ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[8]           ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[7]           ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[6]           ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[5]           ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[4]           ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[3]           ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[2]           ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[1]           ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_2[0][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_3[0][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_4[0]           ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[2][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[1][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[1][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[17]          ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[16]          ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[15]          ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[14]          ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[13]          ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[12]          ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[11]          ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[10]          ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[9]           ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[8]           ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[7]           ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[6]           ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[5]           ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[4]           ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[3]           ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[2]           ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_4[1]           ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[0][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_3[0][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_2[3][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[6][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[7][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[4][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[5][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[2][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[3][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[0][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][0]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][1]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][2]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][3]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][4]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][5]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][6]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][7]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][8]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][9]        ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][10]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][11]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][12]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][13]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][14]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][15]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][16]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|sum_lvl_1[1][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[6][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[7][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[4][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[5][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[2][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[3][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[0][17]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][0]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][1]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][2]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][3]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][4]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][5]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][6]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][7]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][8]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][9]        ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][10]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][11]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][12]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][13]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][14]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][15]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][16]       ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|sum_lvl_1[1][17]       ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][0]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][0]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][1]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][1]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][2]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][2]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][3]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][3]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][4]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][4]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][5]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][5]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][6]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][6]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][7]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][7]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][8]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][8]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][9]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][9]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][10]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][10]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][11]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][11]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][12]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][12]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][13]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][13]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][14]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][14]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][15]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][15]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][16]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][16]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[8][17]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[6][17]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][0]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][1]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][2]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][3]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][4]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][5]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][6]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][7]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][8]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][9]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][10]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][11]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][12]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][13]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][14]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][15]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][16]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[7][17]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][0]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][0]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][1]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][1]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][2]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][2]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][3]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][3]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][4]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][4]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][5]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][5]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][6]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][6]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][7]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][7]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][8]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][8]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][9]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][9]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][10]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][10]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][11]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][11]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][12]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][12]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][13]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][13]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][14]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][14]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][15]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][15]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][16]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][16]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[10][17]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[4][17]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][0]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][0]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][1]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][1]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][2]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][2]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][3]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][3]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][4]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][4]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][5]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][5]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][6]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][6]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][7]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][7]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][8]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][8]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][9]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][9]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][10]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][10]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][11]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][11]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][12]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][12]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][13]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][13]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][14]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][14]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][15]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][15]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][16]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][16]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[9][17]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[5][17]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][0]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][0]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][1]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][1]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][2]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][2]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][3]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][3]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][4]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][4]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][5]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][5]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][6]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][6]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][7]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][7]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][8]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][8]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][9]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][9]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][10]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][10]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][11]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][11]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][12]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][12]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][13]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][13]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][14]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][14]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][15]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][15]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][16]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][16]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[12][17]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[2][17]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][0]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][0]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][1]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][1]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][2]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][2]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][3]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][3]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][4]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][4]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][5]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][5]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][6]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][6]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][7]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][7]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][8]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][8]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][9]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][9]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][10]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][10]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][11]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][11]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][12]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][12]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][13]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][13]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][14]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][14]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][15]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][15]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][16]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][16]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[11][17]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[3][17]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][0]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][0]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][1]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][1]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][2]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][2]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][3]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][3]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][4]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][4]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][5]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][5]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][6]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][6]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][7]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][7]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][8]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][8]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][9]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][9]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][10]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][10]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][11]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][11]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][12]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][12]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][13]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][13]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][14]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][14]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][15]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][15]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][16]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][16]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[0][17]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[14][17]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][0]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][0]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][1]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][1]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][2]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][2]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][3]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][3]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][4]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][4]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][5]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][5]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][6]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][6]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][7]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][7]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][8]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][8]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][9]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][9]                ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][10]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][10]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][11]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][11]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][12]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][12]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][13]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][13]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][14]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][14]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][15]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][15]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][16]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][16]               ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[13][17]              ; yes                                                              ; yes                                        ;
; halfband_2nd_sym:HB2|x[1][17]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][0]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][0]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][1]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][1]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][2]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][2]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][3]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][3]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][4]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][4]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][5]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][5]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][6]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][6]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][7]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][7]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][8]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][8]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][9]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][9]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][10]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][10]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][11]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][11]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][12]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][12]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][13]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][13]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][14]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][14]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][15]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][15]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][16]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][16]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[8][17]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[6][17]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][0]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][1]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][2]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][3]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][4]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][5]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][6]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][7]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][8]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][9]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][10]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][11]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][12]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][13]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][14]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][15]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][16]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[7][17]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][0]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][0]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][1]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][1]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][2]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][2]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][3]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][3]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][4]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][4]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][5]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][5]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][6]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][6]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][7]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][7]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][8]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][8]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][9]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][9]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][10]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][10]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][11]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][11]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][12]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][12]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][13]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][13]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][14]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][14]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][15]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][15]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][16]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][16]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[10][17]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[4][17]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][0]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][0]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][1]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][1]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][2]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][2]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][3]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][3]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][4]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][4]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][5]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][5]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][6]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][6]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][7]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][7]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][8]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][8]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][9]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][9]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][10]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][10]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][11]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][11]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][12]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][12]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][13]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][13]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][14]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][14]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][15]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][15]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][16]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][16]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[9][17]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[5][17]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][0]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][0]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][1]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][1]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][2]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][2]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][3]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][3]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][4]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][4]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][5]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][5]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][6]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][6]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][7]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][7]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][8]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][8]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][9]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][9]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][10]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][10]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][11]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][11]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][12]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][12]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][13]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][13]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][14]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][14]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][15]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][15]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][16]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][16]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[12][17]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[2][17]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][0]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][0]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][1]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][1]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][2]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][2]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][3]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][3]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][4]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][4]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][5]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][5]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][6]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][6]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][7]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][7]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][8]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][8]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][9]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][9]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][10]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][10]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][11]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][11]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][12]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][12]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][13]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][13]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][14]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][14]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][15]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][15]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][16]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][16]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[11][17]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[3][17]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][0]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][0]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][1]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][1]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][2]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][2]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][3]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][3]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][4]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][4]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][5]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][5]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][6]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][6]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][7]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][7]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][8]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][8]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][9]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][9]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][10]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][10]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][11]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][11]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][12]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][12]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][13]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][13]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][14]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][14]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][15]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][15]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][16]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][16]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[0][17]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[14][17]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][0]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][0]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][1]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][1]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][2]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][2]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][3]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][3]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][4]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][4]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][5]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][5]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][6]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][6]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][7]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][7]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][8]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][8]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][9]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][9]                ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][10]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][10]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][11]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][11]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][12]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][12]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][13]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][13]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][14]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][14]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][15]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][15]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][16]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][16]               ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[13][17]              ; yes                                                              ; yes                                        ;
; halfband_1st_sym:HB1|x[1][17]               ; yes                                                              ; yes                                        ;
; SysCnt                                      ; yes                                                              ; yes                                        ;
; halfSysCnt                                  ; yes                                                              ; yes                                        ;
; x[1]                                        ; yes                                                              ; yes                                        ;
; x[2]                                        ; yes                                                              ; yes                                        ;
; x[3]                                        ; yes                                                              ; yes                                        ;
; x[4]                                        ; yes                                                              ; yes                                        ;
; x[5]                                        ; yes                                                              ; yes                                        ;
; x[6]                                        ; yes                                                              ; yes                                        ;
; x[7]                                        ; yes                                                              ; yes                                        ;
; x[8]                                        ; yes                                                              ; yes                                        ;
; x[9]                                        ; yes                                                              ; yes                                        ;
; x[10]                                       ; yes                                                              ; yes                                        ;
; x[11]                                       ; yes                                                              ; yes                                        ;
; x[12]                                       ; yes                                                              ; yes                                        ;
; x[13]                                       ; yes                                                              ; yes                                        ;
; x[14]                                       ; yes                                                              ; yes                                        ;
; x[15]                                       ; yes                                                              ; yes                                        ;
; x[16]                                       ; yes                                                              ; yes                                        ;
; x[17]                                       ; yes                                                              ; yes                                        ;
; Total number of protected registers is 1098 ;                                                                  ;                                            ;
+---------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1134  ;
; Number of registers using Synchronous Clear  ; 252   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 575   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 414 bits  ; 828 LEs       ; 414 LEs              ; 414 LEs                ; Yes        ; |DUT|halfband_1st_sym:HB1|x[5][5]         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |DUT|x[4]                                 ;
; 3:1                ; 144 bits  ; 288 LEs       ; 144 LEs              ; 144 LEs                ; Yes        ; |DUT|halfband_1st_sym:HB1|sum_lvl_1[7][9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+----------------------------------------------------------+
; Source assignments for Top-level Entity: |DUT            ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; PRESERVE_REGISTER            ; on    ; -    ; x[0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; SysCnt     ;
; PRESERVE_REGISTER            ; on    ; -    ; halfSysCnt ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5]       ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6]       ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7]       ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8]       ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9]       ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10]      ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11]      ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12]      ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13]      ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14]      ;
; PRESERVE_REGISTER            ; on    ; -    ; x[15]      ;
; PRESERVE_REGISTER            ; on    ; -    ; x[16]      ;
; PRESERVE_REGISTER            ; on    ; -    ; x[17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam1[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam1[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; UpSam2[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; UpSam2[0]  ;
+------------------------------+-------+------+------------+


+----------------------------------------------------------------+
; Source assignments for halfband_1st_sym:HB1                    ;
+------------------------------+-------+------+------------------+
; Assignment                   ; Value ; From ; To               ;
+------------------------------+-------+------+------------------+
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[17]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[17]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[16]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[16]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[15]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[15]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[14]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[14]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[13]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[13]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[12]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[12]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[11]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[11]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[10]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[10]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[9]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[9]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[8]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[8]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[7]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[7]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[6]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[6]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[5]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[5]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[4]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[4]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[3]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[3]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[2]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[1]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[0]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][0]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][1]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][2]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][3]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][4]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][5]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][6]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][7]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][8]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][9]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][10]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][11]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][12]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][13]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][14]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][15]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][16]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][17]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][0]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][1]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][2]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][3]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][4]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][5]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][6]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][7]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][8]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][9]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][10]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][11]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][12]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][13]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][14]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][15]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][16]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][17]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][0]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][1]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][2]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][3]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][4]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][5]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][6]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][7]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][8]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][9]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][10]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][11]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][12]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][13]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][14]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][15]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][16]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][17]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][0]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][1]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][2]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][3]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][4]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][5]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][6]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][7]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][8]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][9]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][10]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][11]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][12]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][13]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][14]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][15]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][16]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][17]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][0]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][1]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][2]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][3]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][4]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][5]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][6]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][7]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][8]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][9]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][10]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][11]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][12]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][13]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][14]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][15]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][16]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][17]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][17]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][17]      ;
+------------------------------+-------+------+------------------+


+----------------------------------------------------------------+
; Source assignments for halfband_2nd_sym:HB2                    ;
+------------------------------+-------+------+------------------+
; Assignment                   ; Value ; From ; To               ;
+------------------------------+-------+------+------------------+
; PRESERVE_REGISTER            ; on    ; -    ; x[1][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[6][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[5][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[4][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[3][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[2][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[1][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[0][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[3][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[3][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[2][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[2][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[1][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[1][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[1][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[1][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[17]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[17]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[16]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[16]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[15]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[15]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[14]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[14]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[13]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[13]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[12]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[12]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[11]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[11]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[10]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[10]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[9]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[9]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[8]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[8]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[7]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[7]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[6]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[6]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[5]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[5]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[4]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[4]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[3]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[3]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[2]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[1]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_1[7][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_2[0][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_2[0][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_3[0][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_3[0][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sum_lvl_4[0]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sum_lvl_4[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[1][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[2][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[3][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[4][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[5][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[6][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[7][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[8][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[9][17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][0]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][1]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][2]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][3]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][4]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][5]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][6]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][7]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][8]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][9]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][10]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][11]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][12]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][13]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][14]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][15]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][16]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[10][17]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][0]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][1]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][2]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][3]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][4]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][5]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][6]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][7]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][8]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][9]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][10]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][11]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][12]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][13]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][14]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][15]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][16]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[11][17]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][0]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][1]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][2]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][3]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][4]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][5]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][6]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][7]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][8]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][9]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][10]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][11]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][12]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][13]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][14]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][15]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][16]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[12][17]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][0]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][1]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][2]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][3]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][4]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][5]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][6]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][7]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][8]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][9]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][10]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][11]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][12]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][13]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][14]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][15]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][16]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[13][17]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][0]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][1]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][2]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][3]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][4]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][5]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][6]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][7]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][8]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][9]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][10]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][11]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][12]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][13]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][14]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][15]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][16]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[14][17]        ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; x[0][17]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[7][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[7][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[6][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[6][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[5][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[5][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[4][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[4][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[3][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[3][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[2][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[2][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[1][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[1][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][34]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][34]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][33]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][33]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][32]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][32]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[0][17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[0][17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[0][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[0][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[1][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[1][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[2][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[2][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[3][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[3][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[4][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[4][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[5][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[5][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[6][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[6][17]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][16]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][16]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Hsys[7][17]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Hsys[7][17]      ;
+------------------------------+-------+------+------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DUT ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                             ;
; LENGTH         ; 15    ; Signed Integer                             ;
; DELAY          ; 4     ; Signed Integer                             ;
; SUMLV1         ; 8     ; Signed Integer                             ;
; SUMLV2         ; 4     ; Signed Integer                             ;
; SUMLV3         ; 2     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: halfband_1st_sym:HB1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                           ;
; LENGTH         ; 15    ; Signed Integer                           ;
; DELAY          ; 4     ; Signed Integer                           ;
; SUMLV1         ; 8     ; Signed Integer                           ;
; SUMLV2         ; 4     ; Signed Integer                           ;
; SUMLV3         ; 2     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: halfband_2nd_sym:HB2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                           ;
; LENGTH         ; 15    ; Signed Integer                           ;
; DELAY          ; 4     ; Signed Integer                           ;
; SUMLV1         ; 8     ; Signed Integer                           ;
; SUMLV2         ; 4     ; Signed Integer                           ;
; SUMLV3         ; 2     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_2nd_sym:HB2|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: halfband_1st_sym:HB1|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                              ;
+---------------------------------------+-------------------------------------+
; Name                                  ; Value                               ;
+---------------------------------------+-------------------------------------+
; Number of entity instances            ; 16                                  ;
; Entity Instance                       ; halfband_2nd_sym:HB2|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_2nd_sym:HB2|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_2nd_sym:HB2|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_2nd_sym:HB2|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_2nd_sym:HB2|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_2nd_sym:HB2|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_2nd_sym:HB2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_2nd_sym:HB2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_1st_sym:HB1|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_1st_sym:HB1|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_1st_sym:HB1|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_1st_sym:HB1|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_1st_sym:HB1|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_1st_sym:HB1|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_1st_sym:HB1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; halfband_1st_sym:HB1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                  ;
;     -- LPM_WIDTHB                     ; 18                                  ;
;     -- LPM_WIDTHP                     ; 36                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
+---------------------------------------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 1134                        ;
;     ENA               ; 449                         ;
;     ENA SCLR          ; 126                         ;
;     SCLR              ; 126                         ;
;     plain             ; 433                         ;
; cycloneiii_lcell_comb ; 1978                        ;
;     arith             ; 476                         ;
;         3 data inputs ; 476                         ;
;     normal            ; 1502                        ;
;         0 data inputs ; 288                         ;
;         1 data inputs ; 288                         ;
;         2 data inputs ; 926                         ;
; cycloneiii_mac_mult   ; 16                          ;
; cycloneiii_mac_out    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.70                        ;
; Average LUT depth     ; 1.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Tue Apr  5 13:06:45 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning (12125): Using design file DUT.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: DUT File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 1
    Info (12023): Found entity 2: halfband_1st_sym File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 99
    Info (12023): Found entity 3: halfband_2nd_sym File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 236
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at DUT.v(91): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at DUT.v(94): variable "halfOut2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 94
Info (12128): Elaborating entity "halfband_1st_sym" for hierarchy "halfband_1st_sym:HB1" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 56
Info (12128): Elaborating entity "halfband_2nd_sym" for hierarchy "halfband_2nd_sym:HB2" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 88
Info (278001): Inferred 16 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_2nd_sym:HB2|Mult6" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 313
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_2nd_sym:HB2|Mult7" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 313
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_2nd_sym:HB2|Mult4" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 313
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_2nd_sym:HB2|Mult5" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 313
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_2nd_sym:HB2|Mult2" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 313
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_2nd_sym:HB2|Mult3" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 313
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_2nd_sym:HB2|Mult0" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 313
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_2nd_sym:HB2|Mult1" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 313
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_1st_sym:HB1|Mult6" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 180
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_1st_sym:HB1|Mult7" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 180
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_1st_sym:HB1|Mult4" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 180
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_1st_sym:HB1|Mult5" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 180
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_1st_sym:HB1|Mult2" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 180
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_1st_sym:HB1|Mult3" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 180
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_1st_sym:HB1|Mult0" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 180
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "halfband_1st_sym:HB1|Mult1" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 180
Info (12130): Elaborated megafunction instantiation "halfband_2nd_sym:HB2|lpm_mult:Mult6" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 313
Info (12133): Instantiated megafunction "halfband_2nd_sym:HB2|lpm_mult:Mult6" with the following parameter: File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 313
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf
    Info (12023): Found entity 1: mult_c6t File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/db/mult_c6t.tdf Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[6][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[7][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[4][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[5][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[2][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[3][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[0][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_2nd_sym:HB2|mult_out[1][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 252
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[4][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[5][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[2][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[3][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][24]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][23]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][22]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][21]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][20]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][19]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][18]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[0][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[1][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][25]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][26]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][27]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][28]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][29]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][30]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][31]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][32]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][33]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[6][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_1st_sym:HB1|mult_out[7][34]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 115
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[6][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[7][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[4][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[5][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[2][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[3][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[0][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_2nd_sym:HB2|Hsys[1][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 258
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[6][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[7][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[4][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[5][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[2][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[3][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[0][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][1]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][2]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][3]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][4]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][5]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][6]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][7]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][8]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][9]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][10]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][11]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][12]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][13]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][14]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][15]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][16]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
    Info (17048): Logic cell "halfband_1st_sym:HB1|Hsys[1][17]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 121
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 11
    Warning (15610): No output dependent on input pin "x_in[0]" File: /home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v Line: 12
Info (21057): Implemented 2127 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 2054 logic cells
    Info (21062): Implemented 32 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 779 megabytes
    Info: Processing ended: Tue Apr  5 13:06:52 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


