// Seed: 1732136847
`define pp_5 0
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4
);
  assign id_3 = 1;
  logic id_5 = id_5;
  assign id_3 = id_4 == id_5;
  logic id_6;
endmodule
