

================================================================
== Vitis HLS Report for 'kernel_matmul'
================================================================
* Date:           Mon Sep 15 13:34:09 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        matmul_simple_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176  |kernel_matmul_Pipeline_VITIS_LOOP_17_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187  |kernel_matmul_Pipeline_VITIS_LOOP_26_3  |      782|      782|  7.820 us|  7.820 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- VITIS_LOOP_23_2  |   606720|  1617920|       790|          -|          -|  768 ~ 2048|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      694|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        2|      3|     2337|     2886|     0|
|Memory               |        2|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        0|      177|     -|
|Register             |        -|      -|      678|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      3|     3015|     3757|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|  322|  552|    0|
    |gmem0_m_axi_U                                      |gmem0_m_axi                             |        1|   0|  612|  700|    0|
    |gmem1_m_axi_U                                      |gmem1_m_axi                             |        1|   0|  604|  650|    0|
    |grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176  |kernel_matmul_Pipeline_VITIS_LOOP_17_1  |        0|   0|  204|  221|    0|
    |grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187  |kernel_matmul_Pipeline_VITIS_LOOP_26_3  |        0|   3|  595|  763|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        2|   3| 2337| 2886|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |vec_local_U  |vec_local_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   32|     1|        24576|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        2|  0|   0|    0|   768|   32|     1|        24576|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln23_1_fu_301_p2     |         +|   0|  0|  69|          62|          62|
    |add_ln23_fu_311_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln31_fu_323_p2       |         +|   0|  0|  71|          64|          64|
    |empty_23_fu_218_p2       |      icmp|   0|  0|  39|          32|          11|
    |empty_24_fu_252_p2       |      icmp|   0|  0|  39|          32|           1|
    |empty_25_fu_270_p2       |      icmp|   0|  0|  39|          32|          13|
    |empty_fu_198_p2          |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln23_fu_306_p2      |      icmp|   0|  0|  71|          64|          64|
    |select_ln17_1_fu_230_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln17_fu_210_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln23_1_fu_282_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln23_fu_262_p3    |    select|   0|  0|  32|           1|          32|
    |xor_ln17_1_fu_224_p2     |       xor|   0|  0|  32|          32|           2|
    |xor_ln17_fu_204_p2       |       xor|   0|  0|  32|          32|           2|
    |xor_ln23_1_fu_276_p2     |       xor|   0|  0|  32|          32|           2|
    |xor_ln23_fu_257_p2       |       xor|   0|  0|  32|          32|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 694|         514|         353|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  59|         11|    1|         11|
    |gmem0_0_ARVALID     |   9|          2|    1|          2|
    |gmem0_0_RREADY      |   9|          2|    1|          2|
    |gmem0_blk_n_AW      |   9|          2|    1|          2|
    |gmem0_blk_n_B       |   9|          2|    1|          2|
    |gmem0_blk_n_W       |   9|          2|    1|          2|
    |gmem1_0_ARVALID     |   9|          2|    1|          2|
    |gmem1_0_RREADY      |   9|          2|    1|          2|
    |i_1_fu_114          |   9|          2|   64|        128|
    |phi_mul_fu_110      |   9|          2|   62|        124|
    |vec_local_address0  |  14|          3|   10|         30|
    |vec_local_ce0       |  14|          3|    1|          3|
    |vec_local_we0       |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 177|         37|  146|        312|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  10|   0|   10|          0|
    |col_size_read_reg_380                                           |  32|   0|   32|          0|
    |gmem0_addr_reg_436                                              |  64|   0|   64|          0|
    |grp_kernel_matmul_Pipeline_VITIS_LOOP_17_1_fu_176_ap_start_reg  |   1|   0|    1|          0|
    |grp_kernel_matmul_Pipeline_VITIS_LOOP_26_3_fu_187_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_114                                                      |  64|   0|   64|          0|
    |i_mat_read_reg_396                                              |  64|   0|   64|          0|
    |i_vec_read_reg_401                                              |  64|   0|   64|          0|
    |o_vec_read_reg_391                                              |  64|   0|   64|          0|
    |phi_mul_fu_110                                                  |  62|   0|   62|          0|
    |phi_mul_load_reg_428                                            |  62|   0|   62|          0|
    |select_ln17_1_reg_412                                           |  32|   0|   32|          0|
    |sext_ln23_reg_423                                               |  64|   0|   64|          0|
    |vec_size_cast_reg_418                                           |  62|   0|   62|          0|
    |vec_size_read_reg_386                                           |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 678|   0|  678|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  kernel_matmul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  kernel_matmul|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  kernel_matmul|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|          gmem1|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

