<dec f='codebrowser/include/hw/pci/pcie_aer.h' l='87' type='const VMStateDescription'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='71' u='a'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='71' u='a'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='71' u='a'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='71' u='a'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='71' u='a'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='71' u='a'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='71' u='a'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='71' u='a'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='94' u='a'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='94' u='a'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='94' u='a'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='94' u='a'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='94' u='a'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='94' u='a'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='94' u='a'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='94' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='169' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='169' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='169' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='169' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='169' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='169' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='169' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='169' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='141' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='141' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='141' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='141' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='141' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='141' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='141' u='a'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='141' u='a'/>
<def f='codebrowser/hw/pci/pcie_aer.c' l='810' ll='822' type='const VMStateDescription'/>
