WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2549068 heartbeat IPC: 3.92301 cumulative IPC: 3.92301 (Simulation time: 0 hr 0 min 22 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2549069 cumulative IPC: 3.92301 (Simulation time: 0 hr 0 min 22 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2549069 (Simulation time: 0 hr 0 min 22 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 6918633 heartbeat IPC: 2.28856 cumulative IPC: 2.28856 (Simulation time: 0 hr 0 min 58 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 11227450 heartbeat IPC: 2.32083 cumulative IPC: 2.30458 (Simulation time: 0 hr 1 min 35 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 15545360 heartbeat IPC: 2.31594 cumulative IPC: 2.30836 (Simulation time: 0 hr 2 min 11 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 19858655 heartbeat IPC: 2.31842 cumulative IPC: 2.31086 (Simulation time: 0 hr 2 min 48 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 26923499 heartbeat IPC: 1.41546 cumulative IPC: 2.05133 (Simulation time: 0 hr 3 min 34 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 24374432 cumulative IPC: 2.05134 (Simulation time: 0 hr 3 min 34 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 24374432 (Simulation time: 0 hr 3 min 34 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.05134 instructions: 50000004 cycles: 24374432
CPU 0 Branch Prediction Accuracy: 91.6321% MPKI: 0.6887 Average ROB Occupancy at Mispredict: 182.793
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.35788
BRANCH_DIRECT_CALL: 0.01318
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0.3147

LLC TOTAL       ACCESS:     837578  HIT:     659365  MISS:     178213
LLC LOAD         ACCESS:     715372  HIT:     564543  MISS:     150829
LLC RFO          ACCESS:      51912  HIT:      27234  MISS:      24678
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      66277  HIT:      66063  MISS:        214
LLC TRANSLATION  ACCESS:       4017  HIT:       1525  MISS:       2492
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 718.81 cycles
cpu0_DTLB TOTAL       ACCESS:   16765495  HIT:   13046132  MISS:    3719363
cpu0_DTLB LOAD         ACCESS:   16765495  HIT:   13046132  MISS:    3719363
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.61184 cycles
cpu0_ITLB TOTAL       ACCESS:    5930641  HIT:    5930523  MISS:        118
cpu0_ITLB LOAD         ACCESS:    5930641  HIT:    5930523  MISS:        118
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 209.543 cycles
cpu0_L1D TOTAL       ACCESS:   26019128  HIT:   15146453  MISS:   10872675
cpu0_L1D LOAD         ACCESS:   20840700  HIT:   11216426  MISS:    9624274
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5134506  HIT:    3929909  MISS:    1204597
cpu0_L1D TRANSLATION  ACCESS:      43922  HIT:        118  MISS:      43804
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.1465 cycles
cpu0_L1I TOTAL       ACCESS:    8279984  HIT:    6488350  MISS:    1791634
cpu0_L1I LOAD         ACCESS:    8279984  HIT:    6488350  MISS:    1791634
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.73594 cycles
cpu0_L2C TOTAL       ACCESS:    5357609  HIT:    4550737  MISS:     806872
cpu0_L2C LOAD         ACCESS:    4751774  HIT:    4036394  MISS:     715380
cpu0_L2C RFO          ACCESS:     298801  HIT:     246800  MISS:      52001
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     302513  HIT:     267039  MISS:      35474
cpu0_L2C TRANSLATION  ACCESS:       4521  HIT:        504  MISS:       4017
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 178.123 cycles
cpu0_STLB TOTAL       ACCESS:    2215859  HIT:    2212801  MISS:       3058
cpu0_STLB LOAD         ACCESS:    2215859  HIT:    2212801  MISS:       3058
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 895.769 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      81661
  ROW_BUFFER_MISS:      96338
 AVG DBUS CONGESTED CYCLE:       3.97
 WQ ROW_BUFFER_HIT:       5503
  ROW_BUFFER_MISS:      28583  FULL:          0
