// Seed: 2597090516
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  assign module_1.id_4 = 0;
endmodule
module module_0 #(
    parameter id_19 = 32'd13
) (
    input supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri id_4,
    input uwire id_5,
    output supply0 id_6,
    output uwire id_7,
    input supply0 id_8,
    input tri1 module_1,
    input wor id_10,
    output uwire id_11,
    input tri0 id_12,
    output tri id_13
    , id_22,
    output supply0 id_14,
    input tri id_15,
    output supply0 id_16,
    input supply1 id_17,
    input supply1 id_18,
    output wor _id_19,
    output tri0 id_20
);
  supply1 id_23 = -1;
  logic id_24;
  logic [1 'b0 : -1  ==  id_19] id_25 = 1;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_2
  );
endmodule
