// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "07/22/2021 20:58:54"

// 
// Device: Altera EP4CE10E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test_VGA (
	clk,
	rst,
	dat,
	sync,
	pclk,
	href,
	pwdn,
	xclk,
	resetcam,
	VGA_Hsync_n,
	VGA_Vsync_n,
	VGA_R,
	VGA_G,
	VGA_B,
	clkout,
	FILTER);
input 	clk;
input 	rst;
input 	[7:0] dat;
input 	sync;
input 	pclk;
input 	href;
output 	pwdn;
output 	xclk;
output 	resetcam;
output 	VGA_Hsync_n;
output 	VGA_Vsync_n;
output 	VGA_R;
output 	VGA_G;
output 	VGA_B;
output 	clkout;
input 	[7:0] FILTER;

// Design Ports Information
// dat[0]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[1]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[2]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[3]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[4]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[5]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[6]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[7]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pclk	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// href	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pwdn	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xclk	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetcam	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Hsync_n	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Vsync_n	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clkout	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FILTER[0]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FILTER[1]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FILTER[2]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FILTER[3]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FILTER[4]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FILTER[5]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FILTER[6]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FILTER[7]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \dat[0]~input_o ;
wire \dat[1]~input_o ;
wire \dat[2]~input_o ;
wire \dat[3]~input_o ;
wire \dat[4]~input_o ;
wire \dat[5]~input_o ;
wire \dat[6]~input_o ;
wire \dat[7]~input_o ;
wire \sync~input_o ;
wire \pclk~input_o ;
wire \href~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk31|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk31|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \rst~input_o ;
wire \clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \VGA640x480|countX[0]~11_combout ;
wire \~GND~combout ;
wire \VGA640x480|countX[10]~25_combout ;
wire \VGA640x480|countX[10]~26_combout ;
wire \VGA640x480|countX[10]~27_combout ;
wire \VGA640x480|countX[0]~12 ;
wire \VGA640x480|countX[1]~13_combout ;
wire \rst~_wirecell_combout ;
wire \VGA640x480|countX[1]~14 ;
wire \VGA640x480|countX[2]~15_combout ;
wire \VGA640x480|countX[2]~16 ;
wire \VGA640x480|countX[3]~17_combout ;
wire \VGA640x480|countX[3]~18 ;
wire \VGA640x480|countX[4]~19_combout ;
wire \VGA640x480|countX[4]~20 ;
wire \VGA640x480|countX[5]~21_combout ;
wire \VGA640x480|countX[5]~22 ;
wire \VGA640x480|countX[6]~23_combout ;
wire \VGA640x480|countX[6]~24 ;
wire \VGA640x480|countX[7]~28_combout ;
wire \VGA640x480|countX[7]~29 ;
wire \VGA640x480|countX[8]~30_combout ;
wire \VGA640x480|countX[8]~31 ;
wire \VGA640x480|countX[9]~32_combout ;
wire \VGA640x480|countX[9]~33 ;
wire \VGA640x480|countX[10]~34_combout ;
wire \VGA640x480|Hsync_n~0_combout ;
wire \VGA640x480|Hsync_n~1_combout ;
wire \VGA640x480|countY[0]~12_combout ;
wire \VGA640x480|LessThan6~1_combout ;
wire \VGA640x480|countY[6]~26 ;
wire \VGA640x480|countY[7]~27_combout ;
wire \VGA640x480|countY[7]~28 ;
wire \VGA640x480|countY[8]~29_combout ;
wire \VGA640x480|countY[8]~30 ;
wire \VGA640x480|countY[9]~31_combout ;
wire \VGA640x480|countY[9]~32 ;
wire \VGA640x480|countY[10]~33_combout ;
wire \VGA640x480|countY[10]~11_combout ;
wire \VGA640x480|countY[10]~18_combout ;
wire \VGA640x480|countY[0]~13 ;
wire \VGA640x480|countY[1]~14_combout ;
wire \VGA640x480|countY[1]~15 ;
wire \VGA640x480|countY[2]~16_combout ;
wire \VGA640x480|countY[2]~17 ;
wire \VGA640x480|countY[3]~19_combout ;
wire \VGA640x480|countY[3]~20 ;
wire \VGA640x480|countY[4]~21_combout ;
wire \VGA640x480|countY[4]~22 ;
wire \VGA640x480|countY[5]~23_combout ;
wire \VGA640x480|countY[5]~24 ;
wire \VGA640x480|countY[6]~25_combout ;
wire \VGA640x480|LessThan6~0_combout ;
wire \VGA640x480|Vsync_n~0_combout ;
wire \VGA640x480|Vsync_n~1_combout ;
wire \FILTER[5]~input_o ;
wire \FILTER[7]~input_o ;
wire \FILTER[4]~input_o ;
wire \FILTER[6]~input_o ;
wire \DP_RAM|Decoder0~1_combout ;
wire \FILTER[0]~input_o ;
wire \FILTER[2]~input_o ;
wire \FILTER[3]~input_o ;
wire \FILTER[1]~input_o ;
wire \DP_RAM|Decoder0~0_combout ;
wire \DP_RAM|Decoder0~2_combout ;
wire \VGA640x480|pixelOut[2]~0_combout ;
wire \VGA640x480|pixelOut[2]~1_combout ;
wire [10:0] \VGA640x480|countX ;
wire [10:0] \VGA640x480|countY ;
wire [2:0] \DP_RAM|data_out ;
wire [4:0] \clk31|altpll_component|auto_generated|wire_pll1_clk ;

wire [4:0] \clk31|altpll_component|auto_generated|pll1_CLK_bus ;

assign \clk31|altpll_component|auto_generated|wire_pll1_clk [0] = \clk31|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk31|altpll_component|auto_generated|wire_pll1_clk [1] = \clk31|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk31|altpll_component|auto_generated|wire_pll1_clk [2] = \clk31|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk31|altpll_component|auto_generated|wire_pll1_clk [3] = \clk31|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk31|altpll_component|auto_generated|wire_pll1_clk [4] = \clk31|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \pwdn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pwdn),
	.obar());
// synopsys translate_off
defparam \pwdn~output .bus_hold = "false";
defparam \pwdn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \xclk~output (
	.i(\clk31|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xclk),
	.obar());
// synopsys translate_off
defparam \xclk~output .bus_hold = "false";
defparam \xclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \resetcam~output (
	.i(\rst~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resetcam),
	.obar());
// synopsys translate_off
defparam \resetcam~output .bus_hold = "false";
defparam \resetcam~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \VGA_Hsync_n~output (
	.i(\VGA640x480|Hsync_n~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Hsync_n),
	.obar());
// synopsys translate_off
defparam \VGA_Hsync_n~output .bus_hold = "false";
defparam \VGA_Hsync_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \VGA_Vsync_n~output (
	.i(\VGA640x480|Vsync_n~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Vsync_n),
	.obar());
// synopsys translate_off
defparam \VGA_Vsync_n~output .bus_hold = "false";
defparam \VGA_Vsync_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \VGA_R~output (
	.i(\VGA640x480|pixelOut[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R),
	.obar());
// synopsys translate_off
defparam \VGA_R~output .bus_hold = "false";
defparam \VGA_R~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \VGA_G~output (
	.i(\VGA640x480|pixelOut[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G),
	.obar());
// synopsys translate_off
defparam \VGA_G~output .bus_hold = "false";
defparam \VGA_G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \VGA_B~output (
	.i(\VGA640x480|pixelOut[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B),
	.obar());
// synopsys translate_off
defparam \VGA_B~output .bus_hold = "false";
defparam \VGA_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \clkout~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clkout),
	.obar());
// synopsys translate_off
defparam \clkout~output .bus_hold = "false";
defparam \clkout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk31|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\clk31|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk31|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk31|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk31|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk31|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk31|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \clk31|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk31|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \clk31|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \clk31|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c1_high = 13;
defparam \clk31|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \clk31|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \clk31|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \clk31|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk31|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk31|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk31|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk31|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk31|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk31|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk31|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk31|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk31|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \clk31|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk31|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \clk31|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk31|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \clk31|altpll_component|auto_generated|pll1 .clk1_divide_by = 25;
defparam \clk31|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk31|altpll_component|auto_generated|pll1 .clk1_multiply_by = 12;
defparam \clk31|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk31|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk31|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk31|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk31|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk31|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk31|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk31|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk31|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk31|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk31|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk31|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clk31|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clk31|altpll_component|auto_generated|pll1 .m = 12;
defparam \clk31|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk31|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .n = 1;
defparam \clk31|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk31|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk31|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk31|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk31|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \clk31|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk31|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk31|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk31|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk31|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk31|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk31|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \clk31|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk31|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk31|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk31|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk31|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \clk31|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk31|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \VGA640x480|countX[0]~11 (
// Equation(s):
// \VGA640x480|countX[0]~11_combout  = \VGA640x480|countX [0] $ (VCC)
// \VGA640x480|countX[0]~12  = CARRY(\VGA640x480|countX [0])

	.dataa(\VGA640x480|countX [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA640x480|countX[0]~11_combout ),
	.cout(\VGA640x480|countX[0]~12 ));
// synopsys translate_off
defparam \VGA640x480|countX[0]~11 .lut_mask = 16'h55AA;
defparam \VGA640x480|countX[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \VGA640x480|countX[10]~25 (
// Equation(s):
// \VGA640x480|countX[10]~25_combout  = (!\VGA640x480|countX [7] & (!\VGA640x480|countX [3] & (!\VGA640x480|countX [4] & !\VGA640x480|countX [5])))

	.dataa(\VGA640x480|countX [7]),
	.datab(\VGA640x480|countX [3]),
	.datac(\VGA640x480|countX [4]),
	.datad(\VGA640x480|countX [5]),
	.cin(gnd),
	.combout(\VGA640x480|countX[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countX[10]~25 .lut_mask = 16'h0001;
defparam \VGA640x480|countX[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \VGA640x480|countX[10]~26 (
// Equation(s):
// \VGA640x480|countX[10]~26_combout  = (((!\VGA640x480|countX [7] & !\VGA640x480|countX [6])) # (!\VGA640x480|countX [9])) # (!\VGA640x480|countX [8])

	.dataa(\VGA640x480|countX [7]),
	.datab(\VGA640x480|countX [6]),
	.datac(\VGA640x480|countX [8]),
	.datad(\VGA640x480|countX [9]),
	.cin(gnd),
	.combout(\VGA640x480|countX[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countX[10]~26 .lut_mask = 16'h1FFF;
defparam \VGA640x480|countX[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \VGA640x480|countX[10]~27 (
// Equation(s):
// \VGA640x480|countX[10]~27_combout  = (\VGA640x480|countX [10]) # (((!\VGA640x480|countX[10]~25_combout  & !\VGA640x480|countX[10]~26_combout )) # (!\rst~input_o ))

	.dataa(\VGA640x480|countX [10]),
	.datab(\VGA640x480|countX[10]~25_combout ),
	.datac(\VGA640x480|countX[10]~26_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\VGA640x480|countX[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countX[10]~27 .lut_mask = 16'hABFF;
defparam \VGA640x480|countX[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \VGA640x480|countX[0] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[0]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[10]~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[0] .is_wysiwyg = "true";
defparam \VGA640x480|countX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \VGA640x480|countX[1]~13 (
// Equation(s):
// \VGA640x480|countX[1]~13_combout  = (\VGA640x480|countX [1] & (!\VGA640x480|countX[0]~12 )) # (!\VGA640x480|countX [1] & ((\VGA640x480|countX[0]~12 ) # (GND)))
// \VGA640x480|countX[1]~14  = CARRY((!\VGA640x480|countX[0]~12 ) # (!\VGA640x480|countX [1]))

	.dataa(gnd),
	.datab(\VGA640x480|countX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[0]~12 ),
	.combout(\VGA640x480|countX[1]~13_combout ),
	.cout(\VGA640x480|countX[1]~14 ));
// synopsys translate_off
defparam \VGA640x480|countX[1]~13 .lut_mask = 16'h3C3F;
defparam \VGA640x480|countX[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \rst~_wirecell (
// Equation(s):
// \rst~_wirecell_combout  = !\rst~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\rst~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \rst~_wirecell .lut_mask = 16'h00FF;
defparam \rst~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N9
dffeas \VGA640x480|countX[1] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[1]~13_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[10]~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[1] .is_wysiwyg = "true";
defparam \VGA640x480|countX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \VGA640x480|countX[2]~15 (
// Equation(s):
// \VGA640x480|countX[2]~15_combout  = (\VGA640x480|countX [2] & (\VGA640x480|countX[1]~14  $ (GND))) # (!\VGA640x480|countX [2] & (!\VGA640x480|countX[1]~14  & VCC))
// \VGA640x480|countX[2]~16  = CARRY((\VGA640x480|countX [2] & !\VGA640x480|countX[1]~14 ))

	.dataa(\VGA640x480|countX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[1]~14 ),
	.combout(\VGA640x480|countX[2]~15_combout ),
	.cout(\VGA640x480|countX[2]~16 ));
// synopsys translate_off
defparam \VGA640x480|countX[2]~15 .lut_mask = 16'hA50A;
defparam \VGA640x480|countX[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N11
dffeas \VGA640x480|countX[2] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[2]~15_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[10]~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[2] .is_wysiwyg = "true";
defparam \VGA640x480|countX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \VGA640x480|countX[3]~17 (
// Equation(s):
// \VGA640x480|countX[3]~17_combout  = (\VGA640x480|countX [3] & (!\VGA640x480|countX[2]~16 )) # (!\VGA640x480|countX [3] & ((\VGA640x480|countX[2]~16 ) # (GND)))
// \VGA640x480|countX[3]~18  = CARRY((!\VGA640x480|countX[2]~16 ) # (!\VGA640x480|countX [3]))

	.dataa(gnd),
	.datab(\VGA640x480|countX [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[2]~16 ),
	.combout(\VGA640x480|countX[3]~17_combout ),
	.cout(\VGA640x480|countX[3]~18 ));
// synopsys translate_off
defparam \VGA640x480|countX[3]~17 .lut_mask = 16'h3C3F;
defparam \VGA640x480|countX[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \VGA640x480|countX[3] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[3]~17_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[10]~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[3] .is_wysiwyg = "true";
defparam \VGA640x480|countX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \VGA640x480|countX[4]~19 (
// Equation(s):
// \VGA640x480|countX[4]~19_combout  = (\VGA640x480|countX [4] & (\VGA640x480|countX[3]~18  $ (GND))) # (!\VGA640x480|countX [4] & (!\VGA640x480|countX[3]~18  & VCC))
// \VGA640x480|countX[4]~20  = CARRY((\VGA640x480|countX [4] & !\VGA640x480|countX[3]~18 ))

	.dataa(gnd),
	.datab(\VGA640x480|countX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[3]~18 ),
	.combout(\VGA640x480|countX[4]~19_combout ),
	.cout(\VGA640x480|countX[4]~20 ));
// synopsys translate_off
defparam \VGA640x480|countX[4]~19 .lut_mask = 16'hC30C;
defparam \VGA640x480|countX[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N15
dffeas \VGA640x480|countX[4] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[4]~19_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[10]~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[4] .is_wysiwyg = "true";
defparam \VGA640x480|countX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \VGA640x480|countX[5]~21 (
// Equation(s):
// \VGA640x480|countX[5]~21_combout  = (\VGA640x480|countX [5] & (!\VGA640x480|countX[4]~20 )) # (!\VGA640x480|countX [5] & ((\VGA640x480|countX[4]~20 ) # (GND)))
// \VGA640x480|countX[5]~22  = CARRY((!\VGA640x480|countX[4]~20 ) # (!\VGA640x480|countX [5]))

	.dataa(gnd),
	.datab(\VGA640x480|countX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[4]~20 ),
	.combout(\VGA640x480|countX[5]~21_combout ),
	.cout(\VGA640x480|countX[5]~22 ));
// synopsys translate_off
defparam \VGA640x480|countX[5]~21 .lut_mask = 16'h3C3F;
defparam \VGA640x480|countX[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \VGA640x480|countX[5] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[5]~21_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[10]~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[5] .is_wysiwyg = "true";
defparam \VGA640x480|countX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \VGA640x480|countX[6]~23 (
// Equation(s):
// \VGA640x480|countX[6]~23_combout  = (\VGA640x480|countX [6] & (\VGA640x480|countX[5]~22  $ (GND))) # (!\VGA640x480|countX [6] & (!\VGA640x480|countX[5]~22  & VCC))
// \VGA640x480|countX[6]~24  = CARRY((\VGA640x480|countX [6] & !\VGA640x480|countX[5]~22 ))

	.dataa(gnd),
	.datab(\VGA640x480|countX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[5]~22 ),
	.combout(\VGA640x480|countX[6]~23_combout ),
	.cout(\VGA640x480|countX[6]~24 ));
// synopsys translate_off
defparam \VGA640x480|countX[6]~23 .lut_mask = 16'hC30C;
defparam \VGA640x480|countX[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N19
dffeas \VGA640x480|countX[6] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[6]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[10]~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[6] .is_wysiwyg = "true";
defparam \VGA640x480|countX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \VGA640x480|countX[7]~28 (
// Equation(s):
// \VGA640x480|countX[7]~28_combout  = (\VGA640x480|countX [7] & (!\VGA640x480|countX[6]~24 )) # (!\VGA640x480|countX [7] & ((\VGA640x480|countX[6]~24 ) # (GND)))
// \VGA640x480|countX[7]~29  = CARRY((!\VGA640x480|countX[6]~24 ) # (!\VGA640x480|countX [7]))

	.dataa(\VGA640x480|countX [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[6]~24 ),
	.combout(\VGA640x480|countX[7]~28_combout ),
	.cout(\VGA640x480|countX[7]~29 ));
// synopsys translate_off
defparam \VGA640x480|countX[7]~28 .lut_mask = 16'h5A5F;
defparam \VGA640x480|countX[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas \VGA640x480|countX[7] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[7]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[10]~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[7] .is_wysiwyg = "true";
defparam \VGA640x480|countX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \VGA640x480|countX[8]~30 (
// Equation(s):
// \VGA640x480|countX[8]~30_combout  = (\VGA640x480|countX [8] & (\VGA640x480|countX[7]~29  $ (GND))) # (!\VGA640x480|countX [8] & (!\VGA640x480|countX[7]~29  & VCC))
// \VGA640x480|countX[8]~31  = CARRY((\VGA640x480|countX [8] & !\VGA640x480|countX[7]~29 ))

	.dataa(\VGA640x480|countX [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[7]~29 ),
	.combout(\VGA640x480|countX[8]~30_combout ),
	.cout(\VGA640x480|countX[8]~31 ));
// synopsys translate_off
defparam \VGA640x480|countX[8]~30 .lut_mask = 16'hA50A;
defparam \VGA640x480|countX[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \VGA640x480|countX[8] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[8]~30_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[10]~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[8] .is_wysiwyg = "true";
defparam \VGA640x480|countX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \VGA640x480|countX[9]~32 (
// Equation(s):
// \VGA640x480|countX[9]~32_combout  = (\VGA640x480|countX [9] & (!\VGA640x480|countX[8]~31 )) # (!\VGA640x480|countX [9] & ((\VGA640x480|countX[8]~31 ) # (GND)))
// \VGA640x480|countX[9]~33  = CARRY((!\VGA640x480|countX[8]~31 ) # (!\VGA640x480|countX [9]))

	.dataa(gnd),
	.datab(\VGA640x480|countX [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countX[8]~31 ),
	.combout(\VGA640x480|countX[9]~32_combout ),
	.cout(\VGA640x480|countX[9]~33 ));
// synopsys translate_off
defparam \VGA640x480|countX[9]~32 .lut_mask = 16'h3C3F;
defparam \VGA640x480|countX[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \VGA640x480|countX[9] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[9]~32_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[10]~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[9] .is_wysiwyg = "true";
defparam \VGA640x480|countX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \VGA640x480|countX[10]~34 (
// Equation(s):
// \VGA640x480|countX[10]~34_combout  = \VGA640x480|countX [10] $ (!\VGA640x480|countX[9]~33 )

	.dataa(\VGA640x480|countX [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA640x480|countX[9]~33 ),
	.combout(\VGA640x480|countX[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countX[10]~34 .lut_mask = 16'hA5A5;
defparam \VGA640x480|countX[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \VGA640x480|countX[10] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countX[10]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countX[10]~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countX [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countX[10] .is_wysiwyg = "true";
defparam \VGA640x480|countX[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \VGA640x480|Hsync_n~0 (
// Equation(s):
// \VGA640x480|Hsync_n~0_combout  = (\VGA640x480|countX [6] $ (((!\VGA640x480|countX [5] & !\VGA640x480|countX [4])))) # (!\VGA640x480|countX [7])

	.dataa(\VGA640x480|countX [7]),
	.datab(\VGA640x480|countX [5]),
	.datac(\VGA640x480|countX [4]),
	.datad(\VGA640x480|countX [6]),
	.cin(gnd),
	.combout(\VGA640x480|Hsync_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|Hsync_n~0 .lut_mask = 16'hFD57;
defparam \VGA640x480|Hsync_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \VGA640x480|Hsync_n~1 (
// Equation(s):
// \VGA640x480|Hsync_n~1_combout  = (\VGA640x480|countX [10]) # ((\VGA640x480|Hsync_n~0_combout ) # ((\VGA640x480|countX [8]) # (!\VGA640x480|countX [9])))

	.dataa(\VGA640x480|countX [10]),
	.datab(\VGA640x480|Hsync_n~0_combout ),
	.datac(\VGA640x480|countX [8]),
	.datad(\VGA640x480|countX [9]),
	.cin(gnd),
	.combout(\VGA640x480|Hsync_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|Hsync_n~1 .lut_mask = 16'hFEFF;
defparam \VGA640x480|Hsync_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \VGA640x480|countY[0]~12 (
// Equation(s):
// \VGA640x480|countY[0]~12_combout  = \VGA640x480|countY [0] $ (VCC)
// \VGA640x480|countY[0]~13  = CARRY(\VGA640x480|countY [0])

	.dataa(gnd),
	.datab(\VGA640x480|countY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA640x480|countY[0]~12_combout ),
	.cout(\VGA640x480|countY[0]~13 ));
// synopsys translate_off
defparam \VGA640x480|countY[0]~12 .lut_mask = 16'h33CC;
defparam \VGA640x480|countY[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \VGA640x480|LessThan6~1 (
// Equation(s):
// \VGA640x480|LessThan6~1_combout  = ((!\VGA640x480|countY [3] & !\VGA640x480|countY [2])) # (!\VGA640x480|countY [4])

	.dataa(\VGA640x480|countY [3]),
	.datab(gnd),
	.datac(\VGA640x480|countY [4]),
	.datad(\VGA640x480|countY [2]),
	.cin(gnd),
	.combout(\VGA640x480|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|LessThan6~1 .lut_mask = 16'h0F5F;
defparam \VGA640x480|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \VGA640x480|countY[6]~25 (
// Equation(s):
// \VGA640x480|countY[6]~25_combout  = (\VGA640x480|countY [6] & (\VGA640x480|countY[5]~24  $ (GND))) # (!\VGA640x480|countY [6] & (!\VGA640x480|countY[5]~24  & VCC))
// \VGA640x480|countY[6]~26  = CARRY((\VGA640x480|countY [6] & !\VGA640x480|countY[5]~24 ))

	.dataa(gnd),
	.datab(\VGA640x480|countY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[5]~24 ),
	.combout(\VGA640x480|countY[6]~25_combout ),
	.cout(\VGA640x480|countY[6]~26 ));
// synopsys translate_off
defparam \VGA640x480|countY[6]~25 .lut_mask = 16'hC30C;
defparam \VGA640x480|countY[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \VGA640x480|countY[7]~27 (
// Equation(s):
// \VGA640x480|countY[7]~27_combout  = (\VGA640x480|countY [7] & (!\VGA640x480|countY[6]~26 )) # (!\VGA640x480|countY [7] & ((\VGA640x480|countY[6]~26 ) # (GND)))
// \VGA640x480|countY[7]~28  = CARRY((!\VGA640x480|countY[6]~26 ) # (!\VGA640x480|countY [7]))

	.dataa(\VGA640x480|countY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[6]~26 ),
	.combout(\VGA640x480|countY[7]~27_combout ),
	.cout(\VGA640x480|countY[7]~28 ));
// synopsys translate_off
defparam \VGA640x480|countY[7]~27 .lut_mask = 16'h5A5F;
defparam \VGA640x480|countY[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \VGA640x480|countY[7] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[7]~27_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countY[10]~18_combout ),
	.ena(\VGA640x480|countX[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[7] .is_wysiwyg = "true";
defparam \VGA640x480|countY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \VGA640x480|countY[8]~29 (
// Equation(s):
// \VGA640x480|countY[8]~29_combout  = (\VGA640x480|countY [8] & (\VGA640x480|countY[7]~28  $ (GND))) # (!\VGA640x480|countY [8] & (!\VGA640x480|countY[7]~28  & VCC))
// \VGA640x480|countY[8]~30  = CARRY((\VGA640x480|countY [8] & !\VGA640x480|countY[7]~28 ))

	.dataa(gnd),
	.datab(\VGA640x480|countY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[7]~28 ),
	.combout(\VGA640x480|countY[8]~29_combout ),
	.cout(\VGA640x480|countY[8]~30 ));
// synopsys translate_off
defparam \VGA640x480|countY[8]~29 .lut_mask = 16'hC30C;
defparam \VGA640x480|countY[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \VGA640x480|countY[8] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[8]~29_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countY[10]~18_combout ),
	.ena(\VGA640x480|countX[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[8] .is_wysiwyg = "true";
defparam \VGA640x480|countY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \VGA640x480|countY[9]~31 (
// Equation(s):
// \VGA640x480|countY[9]~31_combout  = (\VGA640x480|countY [9] & (!\VGA640x480|countY[8]~30 )) # (!\VGA640x480|countY [9] & ((\VGA640x480|countY[8]~30 ) # (GND)))
// \VGA640x480|countY[9]~32  = CARRY((!\VGA640x480|countY[8]~30 ) # (!\VGA640x480|countY [9]))

	.dataa(\VGA640x480|countY [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[8]~30 ),
	.combout(\VGA640x480|countY[9]~31_combout ),
	.cout(\VGA640x480|countY[9]~32 ));
// synopsys translate_off
defparam \VGA640x480|countY[9]~31 .lut_mask = 16'h5A5F;
defparam \VGA640x480|countY[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \VGA640x480|countY[9] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[9]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countY[10]~18_combout ),
	.ena(\VGA640x480|countX[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[9] .is_wysiwyg = "true";
defparam \VGA640x480|countY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \VGA640x480|countY[10]~33 (
// Equation(s):
// \VGA640x480|countY[10]~33_combout  = \VGA640x480|countY[9]~32  $ (!\VGA640x480|countY [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA640x480|countY [10]),
	.cin(\VGA640x480|countY[9]~32 ),
	.combout(\VGA640x480|countY[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countY[10]~33 .lut_mask = 16'hF00F;
defparam \VGA640x480|countY[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \VGA640x480|countY[10] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[10]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countY[10]~18_combout ),
	.ena(\VGA640x480|countX[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[10] .is_wysiwyg = "true";
defparam \VGA640x480|countY[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \VGA640x480|countY[10]~11 (
// Equation(s):
// \VGA640x480|countY[10]~11_combout  = (!\VGA640x480|countY [9] & !\VGA640x480|countY [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA640x480|countY [9]),
	.datad(\VGA640x480|countY [10]),
	.cin(gnd),
	.combout(\VGA640x480|countY[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countY[10]~11 .lut_mask = 16'h000F;
defparam \VGA640x480|countY[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \VGA640x480|countY[10]~18 (
// Equation(s):
// \VGA640x480|countY[10]~18_combout  = (((!\VGA640x480|LessThan6~1_combout  & \VGA640x480|LessThan6~0_combout )) # (!\rst~input_o )) # (!\VGA640x480|countY[10]~11_combout )

	.dataa(\VGA640x480|LessThan6~1_combout ),
	.datab(\VGA640x480|LessThan6~0_combout ),
	.datac(\VGA640x480|countY[10]~11_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\VGA640x480|countY[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|countY[10]~18 .lut_mask = 16'h4FFF;
defparam \VGA640x480|countY[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \VGA640x480|countY[0] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[0]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countY[10]~18_combout ),
	.ena(\VGA640x480|countX[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[0] .is_wysiwyg = "true";
defparam \VGA640x480|countY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \VGA640x480|countY[1]~14 (
// Equation(s):
// \VGA640x480|countY[1]~14_combout  = (\VGA640x480|countY [1] & (!\VGA640x480|countY[0]~13 )) # (!\VGA640x480|countY [1] & ((\VGA640x480|countY[0]~13 ) # (GND)))
// \VGA640x480|countY[1]~15  = CARRY((!\VGA640x480|countY[0]~13 ) # (!\VGA640x480|countY [1]))

	.dataa(\VGA640x480|countY [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[0]~13 ),
	.combout(\VGA640x480|countY[1]~14_combout ),
	.cout(\VGA640x480|countY[1]~15 ));
// synopsys translate_off
defparam \VGA640x480|countY[1]~14 .lut_mask = 16'h5A5F;
defparam \VGA640x480|countY[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \VGA640x480|countY[1] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[1]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countY[10]~18_combout ),
	.ena(\VGA640x480|countX[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[1] .is_wysiwyg = "true";
defparam \VGA640x480|countY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \VGA640x480|countY[2]~16 (
// Equation(s):
// \VGA640x480|countY[2]~16_combout  = (\VGA640x480|countY [2] & (\VGA640x480|countY[1]~15  $ (GND))) # (!\VGA640x480|countY [2] & (!\VGA640x480|countY[1]~15  & VCC))
// \VGA640x480|countY[2]~17  = CARRY((\VGA640x480|countY [2] & !\VGA640x480|countY[1]~15 ))

	.dataa(\VGA640x480|countY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[1]~15 ),
	.combout(\VGA640x480|countY[2]~16_combout ),
	.cout(\VGA640x480|countY[2]~17 ));
// synopsys translate_off
defparam \VGA640x480|countY[2]~16 .lut_mask = 16'hA50A;
defparam \VGA640x480|countY[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \VGA640x480|countY[2] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[2]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countY[10]~18_combout ),
	.ena(\VGA640x480|countX[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[2] .is_wysiwyg = "true";
defparam \VGA640x480|countY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \VGA640x480|countY[3]~19 (
// Equation(s):
// \VGA640x480|countY[3]~19_combout  = (\VGA640x480|countY [3] & (!\VGA640x480|countY[2]~17 )) # (!\VGA640x480|countY [3] & ((\VGA640x480|countY[2]~17 ) # (GND)))
// \VGA640x480|countY[3]~20  = CARRY((!\VGA640x480|countY[2]~17 ) # (!\VGA640x480|countY [3]))

	.dataa(gnd),
	.datab(\VGA640x480|countY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[2]~17 ),
	.combout(\VGA640x480|countY[3]~19_combout ),
	.cout(\VGA640x480|countY[3]~20 ));
// synopsys translate_off
defparam \VGA640x480|countY[3]~19 .lut_mask = 16'h3C3F;
defparam \VGA640x480|countY[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \VGA640x480|countY[3] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[3]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countY[10]~18_combout ),
	.ena(\VGA640x480|countX[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[3] .is_wysiwyg = "true";
defparam \VGA640x480|countY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \VGA640x480|countY[4]~21 (
// Equation(s):
// \VGA640x480|countY[4]~21_combout  = (\VGA640x480|countY [4] & (\VGA640x480|countY[3]~20  $ (GND))) # (!\VGA640x480|countY [4] & (!\VGA640x480|countY[3]~20  & VCC))
// \VGA640x480|countY[4]~22  = CARRY((\VGA640x480|countY [4] & !\VGA640x480|countY[3]~20 ))

	.dataa(gnd),
	.datab(\VGA640x480|countY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[3]~20 ),
	.combout(\VGA640x480|countY[4]~21_combout ),
	.cout(\VGA640x480|countY[4]~22 ));
// synopsys translate_off
defparam \VGA640x480|countY[4]~21 .lut_mask = 16'hC30C;
defparam \VGA640x480|countY[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \VGA640x480|countY[4] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[4]~21_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countY[10]~18_combout ),
	.ena(\VGA640x480|countX[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[4] .is_wysiwyg = "true";
defparam \VGA640x480|countY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \VGA640x480|countY[5]~23 (
// Equation(s):
// \VGA640x480|countY[5]~23_combout  = (\VGA640x480|countY [5] & (!\VGA640x480|countY[4]~22 )) # (!\VGA640x480|countY [5] & ((\VGA640x480|countY[4]~22 ) # (GND)))
// \VGA640x480|countY[5]~24  = CARRY((!\VGA640x480|countY[4]~22 ) # (!\VGA640x480|countY [5]))

	.dataa(gnd),
	.datab(\VGA640x480|countY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA640x480|countY[4]~22 ),
	.combout(\VGA640x480|countY[5]~23_combout ),
	.cout(\VGA640x480|countY[5]~24 ));
// synopsys translate_off
defparam \VGA640x480|countY[5]~23 .lut_mask = 16'h3C3F;
defparam \VGA640x480|countY[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \VGA640x480|countY[5] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[5]~23_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countY[10]~18_combout ),
	.ena(\VGA640x480|countX[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[5] .is_wysiwyg = "true";
defparam \VGA640x480|countY[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \VGA640x480|countY[6] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA640x480|countY[6]~25_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA640x480|countY[10]~18_combout ),
	.ena(\VGA640x480|countX[10]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA640x480|countY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA640x480|countY[6] .is_wysiwyg = "true";
defparam \VGA640x480|countY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \VGA640x480|LessThan6~0 (
// Equation(s):
// \VGA640x480|LessThan6~0_combout  = (\VGA640x480|countY [6] & (\VGA640x480|countY [7] & (\VGA640x480|countY [8] & \VGA640x480|countY [5])))

	.dataa(\VGA640x480|countY [6]),
	.datab(\VGA640x480|countY [7]),
	.datac(\VGA640x480|countY [8]),
	.datad(\VGA640x480|countY [5]),
	.cin(gnd),
	.combout(\VGA640x480|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|LessThan6~0 .lut_mask = 16'h8000;
defparam \VGA640x480|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \VGA640x480|Vsync_n~0 (
// Equation(s):
// \VGA640x480|Vsync_n~0_combout  = (\VGA640x480|countY [3]) # ((\VGA640x480|countY [2]) # ((!\VGA640x480|countY [1] & !\VGA640x480|countY [0])))

	.dataa(\VGA640x480|countY [1]),
	.datab(\VGA640x480|countY [0]),
	.datac(\VGA640x480|countY [3]),
	.datad(\VGA640x480|countY [2]),
	.cin(gnd),
	.combout(\VGA640x480|Vsync_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|Vsync_n~0 .lut_mask = 16'hFFF1;
defparam \VGA640x480|Vsync_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \VGA640x480|Vsync_n~1 (
// Equation(s):
// \VGA640x480|Vsync_n~1_combout  = (((\VGA640x480|Vsync_n~0_combout ) # (\VGA640x480|countY [4])) # (!\VGA640x480|countY[10]~11_combout )) # (!\VGA640x480|LessThan6~0_combout )

	.dataa(\VGA640x480|LessThan6~0_combout ),
	.datab(\VGA640x480|countY[10]~11_combout ),
	.datac(\VGA640x480|Vsync_n~0_combout ),
	.datad(\VGA640x480|countY [4]),
	.cin(gnd),
	.combout(\VGA640x480|Vsync_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|Vsync_n~1 .lut_mask = 16'hFFF7;
defparam \VGA640x480|Vsync_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \FILTER[5]~input (
	.i(FILTER[5]),
	.ibar(gnd),
	.o(\FILTER[5]~input_o ));
// synopsys translate_off
defparam \FILTER[5]~input .bus_hold = "false";
defparam \FILTER[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \FILTER[7]~input (
	.i(FILTER[7]),
	.ibar(gnd),
	.o(\FILTER[7]~input_o ));
// synopsys translate_off
defparam \FILTER[7]~input .bus_hold = "false";
defparam \FILTER[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \FILTER[4]~input (
	.i(FILTER[4]),
	.ibar(gnd),
	.o(\FILTER[4]~input_o ));
// synopsys translate_off
defparam \FILTER[4]~input .bus_hold = "false";
defparam \FILTER[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \FILTER[6]~input (
	.i(FILTER[6]),
	.ibar(gnd),
	.o(\FILTER[6]~input_o ));
// synopsys translate_off
defparam \FILTER[6]~input .bus_hold = "false";
defparam \FILTER[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N8
cycloneive_lcell_comb \DP_RAM|Decoder0~1 (
// Equation(s):
// \DP_RAM|Decoder0~1_combout  = (!\FILTER[5]~input_o  & (!\FILTER[7]~input_o  & (!\FILTER[4]~input_o  & !\FILTER[6]~input_o )))

	.dataa(\FILTER[5]~input_o ),
	.datab(\FILTER[7]~input_o ),
	.datac(\FILTER[4]~input_o ),
	.datad(\FILTER[6]~input_o ),
	.cin(gnd),
	.combout(\DP_RAM|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP_RAM|Decoder0~1 .lut_mask = 16'h0001;
defparam \DP_RAM|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \FILTER[0]~input (
	.i(FILTER[0]),
	.ibar(gnd),
	.o(\FILTER[0]~input_o ));
// synopsys translate_off
defparam \FILTER[0]~input .bus_hold = "false";
defparam \FILTER[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \FILTER[2]~input (
	.i(FILTER[2]),
	.ibar(gnd),
	.o(\FILTER[2]~input_o ));
// synopsys translate_off
defparam \FILTER[2]~input .bus_hold = "false";
defparam \FILTER[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \FILTER[3]~input (
	.i(FILTER[3]),
	.ibar(gnd),
	.o(\FILTER[3]~input_o ));
// synopsys translate_off
defparam \FILTER[3]~input .bus_hold = "false";
defparam \FILTER[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \FILTER[1]~input (
	.i(FILTER[1]),
	.ibar(gnd),
	.o(\FILTER[1]~input_o ));
// synopsys translate_off
defparam \FILTER[1]~input .bus_hold = "false";
defparam \FILTER[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N8
cycloneive_lcell_comb \DP_RAM|Decoder0~0 (
// Equation(s):
// \DP_RAM|Decoder0~0_combout  = (\FILTER[0]~input_o  & (!\FILTER[2]~input_o  & (!\FILTER[3]~input_o  & !\FILTER[1]~input_o )))

	.dataa(\FILTER[0]~input_o ),
	.datab(\FILTER[2]~input_o ),
	.datac(\FILTER[3]~input_o ),
	.datad(\FILTER[1]~input_o ),
	.cin(gnd),
	.combout(\DP_RAM|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP_RAM|Decoder0~0 .lut_mask = 16'h0002;
defparam \DP_RAM|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \DP_RAM|Decoder0~2 (
// Equation(s):
// \DP_RAM|Decoder0~2_combout  = (\DP_RAM|Decoder0~1_combout  & \DP_RAM|Decoder0~0_combout )

	.dataa(gnd),
	.datab(\DP_RAM|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\DP_RAM|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\DP_RAM|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP_RAM|Decoder0~2 .lut_mask = 16'hCC00;
defparam \DP_RAM|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \DP_RAM|data_out[0] (
	.clk(\clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DP_RAM|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP_RAM|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP_RAM|data_out[0] .is_wysiwyg = "true";
defparam \DP_RAM|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \VGA640x480|pixelOut[2]~0 (
// Equation(s):
// \VGA640x480|pixelOut[2]~0_combout  = (\DP_RAM|data_out [0] & (((!\VGA640x480|countX [7] & !\VGA640x480|countX [8])) # (!\VGA640x480|countX [9])))

	.dataa(\DP_RAM|data_out [0]),
	.datab(\VGA640x480|countX [9]),
	.datac(\VGA640x480|countX [7]),
	.datad(\VGA640x480|countX [8]),
	.cin(gnd),
	.combout(\VGA640x480|pixelOut[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|pixelOut[2]~0 .lut_mask = 16'h222A;
defparam \VGA640x480|pixelOut[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \VGA640x480|pixelOut[2]~1 (
// Equation(s):
// \VGA640x480|pixelOut[2]~1_combout  = (!\VGA640x480|countX [10] & \VGA640x480|pixelOut[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA640x480|countX [10]),
	.datad(\VGA640x480|pixelOut[2]~0_combout ),
	.cin(gnd),
	.combout(\VGA640x480|pixelOut[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA640x480|pixelOut[2]~1 .lut_mask = 16'h0F00;
defparam \VGA640x480|pixelOut[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \dat[0]~input (
	.i(dat[0]),
	.ibar(gnd),
	.o(\dat[0]~input_o ));
// synopsys translate_off
defparam \dat[0]~input .bus_hold = "false";
defparam \dat[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \dat[1]~input (
	.i(dat[1]),
	.ibar(gnd),
	.o(\dat[1]~input_o ));
// synopsys translate_off
defparam \dat[1]~input .bus_hold = "false";
defparam \dat[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \dat[2]~input (
	.i(dat[2]),
	.ibar(gnd),
	.o(\dat[2]~input_o ));
// synopsys translate_off
defparam \dat[2]~input .bus_hold = "false";
defparam \dat[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \dat[3]~input (
	.i(dat[3]),
	.ibar(gnd),
	.o(\dat[3]~input_o ));
// synopsys translate_off
defparam \dat[3]~input .bus_hold = "false";
defparam \dat[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \dat[4]~input (
	.i(dat[4]),
	.ibar(gnd),
	.o(\dat[4]~input_o ));
// synopsys translate_off
defparam \dat[4]~input .bus_hold = "false";
defparam \dat[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \dat[5]~input (
	.i(dat[5]),
	.ibar(gnd),
	.o(\dat[5]~input_o ));
// synopsys translate_off
defparam \dat[5]~input .bus_hold = "false";
defparam \dat[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \dat[6]~input (
	.i(dat[6]),
	.ibar(gnd),
	.o(\dat[6]~input_o ));
// synopsys translate_off
defparam \dat[6]~input .bus_hold = "false";
defparam \dat[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \dat[7]~input (
	.i(dat[7]),
	.ibar(gnd),
	.o(\dat[7]~input_o ));
// synopsys translate_off
defparam \dat[7]~input .bus_hold = "false";
defparam \dat[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \sync~input (
	.i(sync),
	.ibar(gnd),
	.o(\sync~input_o ));
// synopsys translate_off
defparam \sync~input .bus_hold = "false";
defparam \sync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \pclk~input (
	.i(pclk),
	.ibar(gnd),
	.o(\pclk~input_o ));
// synopsys translate_off
defparam \pclk~input .bus_hold = "false";
defparam \pclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \href~input (
	.i(href),
	.ibar(gnd),
	.o(\href~input_o ));
// synopsys translate_off
defparam \href~input .bus_hold = "false";
defparam \href~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
