
Stm32_ApiaryWaterDispensingSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011444  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b1c  08011618  08011618  00021618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012134  08012134  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08012134  08012134  00022134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801213c  0801213c  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801213c  0801213c  0002213c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012140  08012140  00022140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08012144  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000095b0  200001dc  08012320  000301dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  2000978c  08012320  0003978c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002382d  00000000  00000000  0003024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000503e  00000000  00000000  00053a7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c80  00000000  00000000  00058ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000161a  00000000  00000000  0005a740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002852d  00000000  00000000  0005bd5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025063  00000000  00000000  00084287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8268  00000000  00000000  000a92ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000872c  00000000  00000000  00191554  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  00199c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080115fc 	.word	0x080115fc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	080115fc 	.word	0x080115fc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_ldivmod>:
 8000c28:	b97b      	cbnz	r3, 8000c4a <__aeabi_ldivmod+0x22>
 8000c2a:	b972      	cbnz	r2, 8000c4a <__aeabi_ldivmod+0x22>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bfbe      	ittt	lt
 8000c30:	2000      	movlt	r0, #0
 8000c32:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c36:	e006      	blt.n	8000c46 <__aeabi_ldivmod+0x1e>
 8000c38:	bf08      	it	eq
 8000c3a:	2800      	cmpeq	r0, #0
 8000c3c:	bf1c      	itt	ne
 8000c3e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c42:	f04f 30ff 	movne.w	r0, #4294967295
 8000c46:	f000 b9bb 	b.w	8000fc0 <__aeabi_idiv0>
 8000c4a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c4e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c52:	2900      	cmp	r1, #0
 8000c54:	db09      	blt.n	8000c6a <__aeabi_ldivmod+0x42>
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	db1a      	blt.n	8000c90 <__aeabi_ldivmod+0x68>
 8000c5a:	f000 f84d 	bl	8000cf8 <__udivmoddi4>
 8000c5e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c66:	b004      	add	sp, #16
 8000c68:	4770      	bx	lr
 8000c6a:	4240      	negs	r0, r0
 8000c6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	db1b      	blt.n	8000cac <__aeabi_ldivmod+0x84>
 8000c74:	f000 f840 	bl	8000cf8 <__udivmoddi4>
 8000c78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c80:	b004      	add	sp, #16
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	4252      	negs	r2, r2
 8000c8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c8e:	4770      	bx	lr
 8000c90:	4252      	negs	r2, r2
 8000c92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c96:	f000 f82f 	bl	8000cf8 <__udivmoddi4>
 8000c9a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca2:	b004      	add	sp, #16
 8000ca4:	4240      	negs	r0, r0
 8000ca6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000caa:	4770      	bx	lr
 8000cac:	4252      	negs	r2, r2
 8000cae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb2:	f000 f821 	bl	8000cf8 <__udivmoddi4>
 8000cb6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cbe:	b004      	add	sp, #16
 8000cc0:	4252      	negs	r2, r2
 8000cc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b970 	b.w	8000fc0 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	460d      	mov	r5, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	460f      	mov	r7, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4694      	mov	ip, r2
 8000d0c:	d965      	bls.n	8000dda <__udivmoddi4+0xe2>
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	b143      	cbz	r3, 8000d26 <__udivmoddi4+0x2e>
 8000d14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d18:	f1c3 0220 	rsb	r2, r3, #32
 8000d1c:	409f      	lsls	r7, r3
 8000d1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d22:	4317      	orrs	r7, r2
 8000d24:	409c      	lsls	r4, r3
 8000d26:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d2a:	fa1f f58c 	uxth.w	r5, ip
 8000d2e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d32:	0c22      	lsrs	r2, r4, #16
 8000d34:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d38:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d3c:	fb01 f005 	mul.w	r0, r1, r5
 8000d40:	4290      	cmp	r0, r2
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d44:	eb1c 0202 	adds.w	r2, ip, r2
 8000d48:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d4c:	f080 811c 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d50:	4290      	cmp	r0, r2
 8000d52:	f240 8119 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d56:	3902      	subs	r1, #2
 8000d58:	4462      	add	r2, ip
 8000d5a:	1a12      	subs	r2, r2, r0
 8000d5c:	b2a4      	uxth	r4, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d6a:	fb00 f505 	mul.w	r5, r0, r5
 8000d6e:	42a5      	cmp	r5, r4
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x90>
 8000d72:	eb1c 0404 	adds.w	r4, ip, r4
 8000d76:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d7a:	f080 8107 	bcs.w	8000f8c <__udivmoddi4+0x294>
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	f240 8104 	bls.w	8000f8c <__udivmoddi4+0x294>
 8000d84:	4464      	add	r4, ip
 8000d86:	3802      	subs	r0, #2
 8000d88:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8c:	1b64      	subs	r4, r4, r5
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11e      	cbz	r6, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40dc      	lsrs	r4, r3
 8000d94:	2300      	movs	r3, #0
 8000d96:	e9c6 4300 	strd	r4, r3, [r6]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0xbc>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80ed 	beq.w	8000f82 <__udivmoddi4+0x28a>
 8000da8:	2100      	movs	r1, #0
 8000daa:	e9c6 0500 	strd	r0, r5, [r6]
 8000dae:	4608      	mov	r0, r1
 8000db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db4:	fab3 f183 	clz	r1, r3
 8000db8:	2900      	cmp	r1, #0
 8000dba:	d149      	bne.n	8000e50 <__udivmoddi4+0x158>
 8000dbc:	42ab      	cmp	r3, r5
 8000dbe:	d302      	bcc.n	8000dc6 <__udivmoddi4+0xce>
 8000dc0:	4282      	cmp	r2, r0
 8000dc2:	f200 80f8 	bhi.w	8000fb6 <__udivmoddi4+0x2be>
 8000dc6:	1a84      	subs	r4, r0, r2
 8000dc8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dcc:	2001      	movs	r0, #1
 8000dce:	4617      	mov	r7, r2
 8000dd0:	2e00      	cmp	r6, #0
 8000dd2:	d0e2      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	e9c6 4700 	strd	r4, r7, [r6]
 8000dd8:	e7df      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xe6>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f382 	clz	r3, r2
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f040 8090 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000de8:	1a8a      	subs	r2, r1, r2
 8000dea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dee:	fa1f fe8c 	uxth.w	lr, ip
 8000df2:	2101      	movs	r1, #1
 8000df4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000df8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dfc:	0c22      	lsrs	r2, r4, #16
 8000dfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e02:	fb0e f005 	mul.w	r0, lr, r5
 8000e06:	4290      	cmp	r0, r2
 8000e08:	d908      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e0e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4290      	cmp	r0, r2
 8000e16:	f200 80cb 	bhi.w	8000fb0 <__udivmoddi4+0x2b8>
 8000e1a:	4645      	mov	r5, r8
 8000e1c:	1a12      	subs	r2, r2, r0
 8000e1e:	b2a4      	uxth	r4, r4
 8000e20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e24:	fb07 2210 	mls	r2, r7, r0, r2
 8000e28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e2c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e30:	45a6      	cmp	lr, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x14e>
 8000e34:	eb1c 0404 	adds.w	r4, ip, r4
 8000e38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e3c:	d202      	bcs.n	8000e44 <__udivmoddi4+0x14c>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f200 80bb 	bhi.w	8000fba <__udivmoddi4+0x2c2>
 8000e44:	4610      	mov	r0, r2
 8000e46:	eba4 040e 	sub.w	r4, r4, lr
 8000e4a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e4e:	e79f      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e50:	f1c1 0720 	rsb	r7, r1, #32
 8000e54:	408b      	lsls	r3, r1
 8000e56:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e5e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e62:	fa20 f307 	lsr.w	r3, r0, r7
 8000e66:	40fd      	lsrs	r5, r7
 8000e68:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e6c:	4323      	orrs	r3, r4
 8000e6e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	fb09 5518 	mls	r5, r9, r8, r5
 8000e7a:	0c1c      	lsrs	r4, r3, #16
 8000e7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e80:	fb08 f50e 	mul.w	r5, r8, lr
 8000e84:	42a5      	cmp	r5, r4
 8000e86:	fa02 f201 	lsl.w	r2, r2, r1
 8000e8a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e98:	f080 8088 	bcs.w	8000fac <__udivmoddi4+0x2b4>
 8000e9c:	42a5      	cmp	r5, r4
 8000e9e:	f240 8085 	bls.w	8000fac <__udivmoddi4+0x2b4>
 8000ea2:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea6:	4464      	add	r4, ip
 8000ea8:	1b64      	subs	r4, r4, r5
 8000eaa:	b29d      	uxth	r5, r3
 8000eac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eb0:	fb09 4413 	mls	r4, r9, r3, r4
 8000eb4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000eb8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ebc:	45a6      	cmp	lr, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ec8:	d26c      	bcs.n	8000fa4 <__udivmoddi4+0x2ac>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	d96a      	bls.n	8000fa4 <__udivmoddi4+0x2ac>
 8000ece:	3b02      	subs	r3, #2
 8000ed0:	4464      	add	r4, ip
 8000ed2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ed6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eda:	eba4 040e 	sub.w	r4, r4, lr
 8000ede:	42ac      	cmp	r4, r5
 8000ee0:	46c8      	mov	r8, r9
 8000ee2:	46ae      	mov	lr, r5
 8000ee4:	d356      	bcc.n	8000f94 <__udivmoddi4+0x29c>
 8000ee6:	d053      	beq.n	8000f90 <__udivmoddi4+0x298>
 8000ee8:	b156      	cbz	r6, 8000f00 <__udivmoddi4+0x208>
 8000eea:	ebb0 0208 	subs.w	r2, r0, r8
 8000eee:	eb64 040e 	sbc.w	r4, r4, lr
 8000ef2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ef6:	40ca      	lsrs	r2, r1
 8000ef8:	40cc      	lsrs	r4, r1
 8000efa:	4317      	orrs	r7, r2
 8000efc:	e9c6 7400 	strd	r7, r4, [r6]
 8000f00:	4618      	mov	r0, r3
 8000f02:	2100      	movs	r1, #0
 8000f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f08:	f1c3 0120 	rsb	r1, r3, #32
 8000f0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f10:	fa20 f201 	lsr.w	r2, r0, r1
 8000f14:	fa25 f101 	lsr.w	r1, r5, r1
 8000f18:	409d      	lsls	r5, r3
 8000f1a:	432a      	orrs	r2, r5
 8000f1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f20:	fa1f fe8c 	uxth.w	lr, ip
 8000f24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f28:	fb07 1510 	mls	r5, r7, r0, r1
 8000f2c:	0c11      	lsrs	r1, r2, #16
 8000f2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f32:	fb00 f50e 	mul.w	r5, r0, lr
 8000f36:	428d      	cmp	r5, r1
 8000f38:	fa04 f403 	lsl.w	r4, r4, r3
 8000f3c:	d908      	bls.n	8000f50 <__udivmoddi4+0x258>
 8000f3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f46:	d22f      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f48:	428d      	cmp	r5, r1
 8000f4a:	d92d      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	4461      	add	r1, ip
 8000f50:	1b49      	subs	r1, r1, r5
 8000f52:	b292      	uxth	r2, r2
 8000f54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f58:	fb07 1115 	mls	r1, r7, r5, r1
 8000f5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f60:	fb05 f10e 	mul.w	r1, r5, lr
 8000f64:	4291      	cmp	r1, r2
 8000f66:	d908      	bls.n	8000f7a <__udivmoddi4+0x282>
 8000f68:	eb1c 0202 	adds.w	r2, ip, r2
 8000f6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f70:	d216      	bcs.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f72:	4291      	cmp	r1, r2
 8000f74:	d914      	bls.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f76:	3d02      	subs	r5, #2
 8000f78:	4462      	add	r2, ip
 8000f7a:	1a52      	subs	r2, r2, r1
 8000f7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f80:	e738      	b.n	8000df4 <__udivmoddi4+0xfc>
 8000f82:	4631      	mov	r1, r6
 8000f84:	4630      	mov	r0, r6
 8000f86:	e708      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000f88:	4639      	mov	r1, r7
 8000f8a:	e6e6      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	e6fb      	b.n	8000d88 <__udivmoddi4+0x90>
 8000f90:	4548      	cmp	r0, r9
 8000f92:	d2a9      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f94:	ebb9 0802 	subs.w	r8, r9, r2
 8000f98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	e7a3      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000fa0:	4645      	mov	r5, r8
 8000fa2:	e7ea      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fa4:	462b      	mov	r3, r5
 8000fa6:	e794      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa8:	4640      	mov	r0, r8
 8000faa:	e7d1      	b.n	8000f50 <__udivmoddi4+0x258>
 8000fac:	46d0      	mov	r8, sl
 8000fae:	e77b      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fb0:	3d02      	subs	r5, #2
 8000fb2:	4462      	add	r2, ip
 8000fb4:	e732      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e70a      	b.n	8000dd0 <__udivmoddi4+0xd8>
 8000fba:	4464      	add	r4, ip
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	e742      	b.n	8000e46 <__udivmoddi4+0x14e>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	font = font_t;
 8000fcc:	4a04      	ldr	r2, [pc, #16]	; (8000fe0 <GFX_SetFont+0x1c>)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6013      	str	r3, [r2, #0]
}
 8000fd2:	bf00      	nop
 8000fd4:	370c      	adds	r7, #12
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	200001f8 	.word	0x200001f8

08000fe4 <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, uint8_t color, uint8_t background)
{
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b089      	sub	sp, #36	; 0x24
 8000fe8:	af02      	add	r7, sp, #8
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	4611      	mov	r1, r2
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	71fb      	strb	r3, [r7, #7]
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	71bb      	strb	r3, [r7, #6]
	if(chr > 0x7E) return; // chr > '~'
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	2b7e      	cmp	r3, #126	; 0x7e
 8000ffe:	f200 80a3 	bhi.w	8001148 <GFX_DrawChar+0x164>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 8001002:	2300      	movs	r3, #0
 8001004:	75fb      	strb	r3, [r7, #23]
 8001006:	e096      	b.n	8001136 <GFX_DrawChar+0x152>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 8001008:	4b51      	ldr	r3, [pc, #324]	; (8001150 <GFX_DrawChar+0x16c>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	3b20      	subs	r3, #32
 8001010:	494f      	ldr	r1, [pc, #316]	; (8001150 <GFX_DrawChar+0x16c>)
 8001012:	6809      	ldr	r1, [r1, #0]
 8001014:	3101      	adds	r1, #1
 8001016:	7809      	ldrb	r1, [r1, #0]
 8001018:	fb03 f101 	mul.w	r1, r3, r1
 800101c:	7dfb      	ldrb	r3, [r7, #23]
 800101e:	440b      	add	r3, r1
 8001020:	3302      	adds	r3, #2
 8001022:	4413      	add	r3, r2
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 8001028:	2300      	movs	r3, #0
 800102a:	757b      	strb	r3, [r7, #21]
 800102c:	e078      	b.n	8001120 <GFX_DrawChar+0x13c>
        {
            if(line & 1) // Check last pixel in line
 800102e:	7dbb      	ldrb	r3, [r7, #22]
 8001030:	f003 0301 	and.w	r3, r3, #1
 8001034:	2b00      	cmp	r3, #0
 8001036:	d032      	beq.n	800109e <GFX_DrawChar+0xba>
            {
            	if(size == 1)
 8001038:	4b46      	ldr	r3, [pc, #280]	; (8001154 <GFX_DrawChar+0x170>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d113      	bne.n	8001068 <GFX_DrawChar+0x84>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 8001040:	7dfb      	ldrb	r3, [r7, #23]
 8001042:	b29a      	uxth	r2, r3
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	b29b      	uxth	r3, r3
 8001048:	4413      	add	r3, r2
 800104a:	b29b      	uxth	r3, r3
 800104c:	b218      	sxth	r0, r3
 800104e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001052:	b29a      	uxth	r2, r3
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	b29b      	uxth	r3, r3
 8001058:	4413      	add	r3, r2
 800105a:	b29b      	uxth	r3, r3
 800105c:	b21b      	sxth	r3, r3
 800105e:	79ba      	ldrb	r2, [r7, #6]
 8001060:	4619      	mov	r1, r3
 8001062:	f000 f9d1 	bl	8001408 <SSD1306_DrawPixel>
 8001066:	e052      	b.n	800110e <GFX_DrawChar+0x12a>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 8001068:	7dfb      	ldrb	r3, [r7, #23]
 800106a:	4a3a      	ldr	r2, [pc, #232]	; (8001154 <GFX_DrawChar+0x170>)
 800106c:	7812      	ldrb	r2, [r2, #0]
 800106e:	fb03 f202 	mul.w	r2, r3, r2
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	18d0      	adds	r0, r2, r3
 8001076:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800107a:	4a36      	ldr	r2, [pc, #216]	; (8001154 <GFX_DrawChar+0x170>)
 800107c:	7812      	ldrb	r2, [r2, #0]
 800107e:	fb03 f202 	mul.w	r2, r3, r2
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	18d1      	adds	r1, r2, r3
 8001086:	4b33      	ldr	r3, [pc, #204]	; (8001154 <GFX_DrawChar+0x170>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	b29a      	uxth	r2, r3
 800108c:	4b31      	ldr	r3, [pc, #196]	; (8001154 <GFX_DrawChar+0x170>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	b29c      	uxth	r4, r3
 8001092:	79bb      	ldrb	r3, [r7, #6]
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	4623      	mov	r3, r4
 8001098:	f000 f960 	bl	800135c <GFX_DrawFillRectangle>
 800109c:	e037      	b.n	800110e <GFX_DrawChar+0x12a>
            }
            else if(background == 0)
 800109e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d133      	bne.n	800110e <GFX_DrawChar+0x12a>
            {
            	if(size == 1)
 80010a6:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <GFX_DrawChar+0x170>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d114      	bne.n	80010d8 <GFX_DrawChar+0xf4>
					GFX_DrawPixel(x+i, y+j, background); // Draw black BG
 80010ae:	7dfb      	ldrb	r3, [r7, #23]
 80010b0:	b29a      	uxth	r2, r3
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	4413      	add	r3, r2
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	b218      	sxth	r0, r3
 80010bc:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	4413      	add	r3, r2
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80010d0:	4619      	mov	r1, r3
 80010d2:	f000 f999 	bl	8001408 <SSD1306_DrawPixel>
 80010d6:	e01a      	b.n	800110e <GFX_DrawChar+0x12a>
				else
					GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, background); // Or bigger
 80010d8:	7dfb      	ldrb	r3, [r7, #23]
 80010da:	4a1e      	ldr	r2, [pc, #120]	; (8001154 <GFX_DrawChar+0x170>)
 80010dc:	7812      	ldrb	r2, [r2, #0]
 80010de:	fb03 f202 	mul.w	r2, r3, r2
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	18d0      	adds	r0, r2, r3
 80010e6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80010ea:	4a1a      	ldr	r2, [pc, #104]	; (8001154 <GFX_DrawChar+0x170>)
 80010ec:	7812      	ldrb	r2, [r2, #0]
 80010ee:	fb03 f202 	mul.w	r2, r3, r2
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	18d1      	adds	r1, r2, r3
 80010f6:	4b17      	ldr	r3, [pc, #92]	; (8001154 <GFX_DrawChar+0x170>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	4b15      	ldr	r3, [pc, #84]	; (8001154 <GFX_DrawChar+0x170>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	b29c      	uxth	r4, r3
 8001102:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	4623      	mov	r3, r4
 800110a:	f000 f927 	bl	800135c <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 800110e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001112:	b2db      	uxtb	r3, r3
 8001114:	3301      	adds	r3, #1
 8001116:	b2db      	uxtb	r3, r3
 8001118:	757b      	strb	r3, [r7, #21]
 800111a:	7dbb      	ldrb	r3, [r7, #22]
 800111c:	085b      	lsrs	r3, r3, #1
 800111e:	75bb      	strb	r3, [r7, #22]
 8001120:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001124:	4a0a      	ldr	r2, [pc, #40]	; (8001150 <GFX_DrawChar+0x16c>)
 8001126:	6812      	ldr	r2, [r2, #0]
 8001128:	7812      	ldrb	r2, [r2, #0]
 800112a:	4293      	cmp	r3, r2
 800112c:	f6ff af7f 	blt.w	800102e <GFX_DrawChar+0x4a>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 8001130:	7dfb      	ldrb	r3, [r7, #23]
 8001132:	3301      	adds	r3, #1
 8001134:	75fb      	strb	r3, [r7, #23]
 8001136:	4b06      	ldr	r3, [pc, #24]	; (8001150 <GFX_DrawChar+0x16c>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	3301      	adds	r3, #1
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	7dfa      	ldrb	r2, [r7, #23]
 8001140:	429a      	cmp	r2, r3
 8001142:	f4ff af61 	bcc.w	8001008 <GFX_DrawChar+0x24>
 8001146:	e000      	b.n	800114a <GFX_DrawChar+0x166>
	if(chr > 0x7E) return; // chr > '~'
 8001148:	bf00      	nop
            }
        }
    }
}
 800114a:	371c      	adds	r7, #28
 800114c:	46bd      	mov	sp, r7
 800114e:	bd90      	pop	{r4, r7, pc}
 8001150:	200001f8 	.word	0x200001f8
 8001154:	20000000 	.word	0x20000000

08001158 <GFX_DrawString>:

void GFX_DrawString(int x, int y, char* str, uint8_t color, uint8_t background)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b088      	sub	sp, #32
 800115c:	af02      	add	r7, sp, #8
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
 8001164:	70fb      	strb	r3, [r7, #3]
	int x_tmp = x;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 8001170:	e03e      	b.n	80011f0 <GFX_DrawString+0x98>
	{
		GFX_DrawChar(x_tmp, y, znak, color, background); // Draw current char
 8001172:	78f9      	ldrb	r1, [r7, #3]
 8001174:	7cfa      	ldrb	r2, [r7, #19]
 8001176:	f897 3020 	ldrb.w	r3, [r7, #32]
 800117a:	9300      	str	r3, [sp, #0]
 800117c:	460b      	mov	r3, r1
 800117e:	68b9      	ldr	r1, [r7, #8]
 8001180:	6978      	ldr	r0, [r7, #20]
 8001182:	f7ff ff2f 	bl	8000fe4 <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 8001186:	4b20      	ldr	r3, [pc, #128]	; (8001208 <GFX_DrawString+0xb0>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	3301      	adds	r3, #1
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	461a      	mov	r2, r3
 8001190:	4b1e      	ldr	r3, [pc, #120]	; (800120c <GFX_DrawString+0xb4>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	fb02 f303 	mul.w	r3, r2, r3
 8001198:	3301      	adds	r3, #1
 800119a:	697a      	ldr	r2, [r7, #20]
 800119c:	4413      	add	r3, r2
 800119e:	617b      	str	r3, [r7, #20]

		if(background == 0) // Draw black space if needed
 80011a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d120      	bne.n	80011ea <GFX_DrawString+0x92>
		{
			for(uint8_t i=0; i<(font[0]*size); i++)
 80011a8:	2300      	movs	r3, #0
 80011aa:	74bb      	strb	r3, [r7, #18]
 80011ac:	e012      	b.n	80011d4 <GFX_DrawString+0x7c>
			{
				GFX_DrawPixel(x_tmp-1, y+i, PIXEL_BLACK);
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	3b01      	subs	r3, #1
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	b218      	sxth	r0, r3
 80011b8:	7cbb      	ldrb	r3, [r7, #18]
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	b29b      	uxth	r3, r3
 80011c0:	4413      	add	r3, r2
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	b21b      	sxth	r3, r3
 80011c6:	2200      	movs	r2, #0
 80011c8:	4619      	mov	r1, r3
 80011ca:	f000 f91d 	bl	8001408 <SSD1306_DrawPixel>
			for(uint8_t i=0; i<(font[0]*size); i++)
 80011ce:	7cbb      	ldrb	r3, [r7, #18]
 80011d0:	3301      	adds	r3, #1
 80011d2:	74bb      	strb	r3, [r7, #18]
 80011d4:	7cba      	ldrb	r2, [r7, #18]
 80011d6:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <GFX_DrawString+0xb0>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	4619      	mov	r1, r3
 80011de:	4b0b      	ldr	r3, [pc, #44]	; (800120c <GFX_DrawString+0xb4>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	fb01 f303 	mul.w	r3, r1, r3
 80011e6:	429a      	cmp	r2, r3
 80011e8:	dbe1      	blt.n	80011ae <GFX_DrawString+0x56>
			}
		}

		znak = *str; // Next char
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	1c5a      	adds	r2, r3, #1
 80011f4:	607a      	str	r2, [r7, #4]
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1ba      	bne.n	8001172 <GFX_DrawString+0x1a>
	}
}
 80011fc:	bf00      	nop
 80011fe:	bf00      	nop
 8001200:	3718      	adds	r7, #24
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	200001f8 	.word	0x200001f8
 800120c:	20000000 	.word	0x20000000

08001210 <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08c      	sub	sp, #48	; 0x30
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
 800121c:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 800121e:	683a      	ldr	r2, [r7, #0]
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001228:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800122c:	6879      	ldr	r1, [r7, #4]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	1acb      	subs	r3, r1, r3
 8001232:	2b00      	cmp	r3, #0
 8001234:	bfb8      	it	lt
 8001236:	425b      	neglt	r3, r3
 8001238:	429a      	cmp	r2, r3
 800123a:	bfcc      	ite	gt
 800123c:	2301      	movgt	r3, #1
 800123e:	2300      	movle	r3, #0
 8001240:	b2db      	uxtb	r3, r3
 8001242:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 8001244:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001248:	2b00      	cmp	r3, #0
 800124a:	d00b      	beq.n	8001264 <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	627b      	str	r3, [r7, #36]	; 0x24
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001256:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	623b      	str	r3, [r7, #32]
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	6a3b      	ldr	r3, [r7, #32]
 8001262:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 8001264:	68fa      	ldr	r2, [r7, #12]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	429a      	cmp	r2, r3
 800126a:	dd0b      	ble.n	8001284 <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	61fb      	str	r3, [r7, #28]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	61bb      	str	r3, [r7, #24]
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	60bb      	str	r3, [r7, #8]
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	b29a      	uxth	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	b29b      	uxth	r3, r3
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	b29b      	uxth	r3, r3
 8001290:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 8001292:	683a      	ldr	r2, [r7, #0]
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b00      	cmp	r3, #0
 800129a:	bfb8      	it	lt
 800129c:	425b      	neglt	r3, r3
 800129e:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 80012a0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012a4:	0fda      	lsrs	r2, r3, #31
 80012a6:	4413      	add	r3, r2
 80012a8:	105b      	asrs	r3, r3, #1
 80012aa:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 80012ac:	68ba      	ldr	r2, [r7, #8]
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	da02      	bge.n	80012ba <GFX_WriteLine+0xaa>
	        ystep = 1;
 80012b4:	2301      	movs	r3, #1
 80012b6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80012b8:	e030      	b.n	800131c <GFX_WriteLine+0x10c>
	    } else {
	        ystep = -1;
 80012ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012be:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 80012c0:	e02c      	b.n	800131c <GFX_WriteLine+0x10c>
	        if (steep) {
 80012c2:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d009      	beq.n	80012de <GFX_WriteLine+0xce>
	        	GFX_DrawPixel(y_start, x_start, color);
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	68fa      	ldr	r2, [r7, #12]
 80012d0:	b211      	sxth	r1, r2
 80012d2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80012d6:	4618      	mov	r0, r3
 80012d8:	f000 f896 	bl	8001408 <SSD1306_DrawPixel>
 80012dc:	e008      	b.n	80012f0 <GFX_WriteLine+0xe0>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	b21b      	sxth	r3, r3
 80012e2:	68ba      	ldr	r2, [r7, #8]
 80012e4:	b211      	sxth	r1, r2
 80012e6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 f88c 	bl	8001408 <SSD1306_DrawPixel>
	        }
	        err -= dy;
 80012f0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80012f2:	8abb      	ldrh	r3, [r7, #20]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 80012fa:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80012fe:	2b00      	cmp	r3, #0
 8001300:	da09      	bge.n	8001316 <GFX_WriteLine+0x106>
	            y_start += ystep;
 8001302:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8001306:	68ba      	ldr	r2, [r7, #8]
 8001308:	4413      	add	r3, r2
 800130a:	60bb      	str	r3, [r7, #8]
	            err += dx;
 800130c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800130e:	8afb      	ldrh	r3, [r7, #22]
 8001310:	4413      	add	r3, r2
 8001312:	b29b      	uxth	r3, r3
 8001314:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	3301      	adds	r3, #1
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fa      	ldr	r2, [r7, #12]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	429a      	cmp	r2, r3
 8001322:	ddce      	ble.n	80012c2 <GFX_WriteLine+0xb2>
	        }
	    }
}
 8001324:	bf00      	nop
 8001326:	bf00      	nop
 8001328:	3730      	adds	r7, #48	; 0x30
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, uint8_t color)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b086      	sub	sp, #24
 8001332:	af02      	add	r7, sp, #8
 8001334:	60f8      	str	r0, [r7, #12]
 8001336:	60b9      	str	r1, [r7, #8]
 8001338:	607a      	str	r2, [r7, #4]
 800133a:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 800133c:	68ba      	ldr	r2, [r7, #8]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4413      	add	r3, r2
 8001342:	1e5a      	subs	r2, r3, #1
 8001344:	78fb      	ldrb	r3, [r7, #3]
 8001346:	9300      	str	r3, [sp, #0]
 8001348:	4613      	mov	r3, r2
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	68b9      	ldr	r1, [r7, #8]
 800134e:	68f8      	ldr	r0, [r7, #12]
 8001350:	f7ff ff5e 	bl	8001210 <GFX_WriteLine>
}
 8001354:	bf00      	nop
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <GFX_DrawFillRectangle>:

}
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	4611      	mov	r1, r2
 8001368:	461a      	mov	r2, r3
 800136a:	460b      	mov	r3, r1
 800136c:	80fb      	strh	r3, [r7, #6]
 800136e:	4613      	mov	r3, r2
 8001370:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	617b      	str	r3, [r7, #20]
 8001376:	e009      	b.n	800138c <GFX_DrawFillRectangle+0x30>
    	GFX_DrawFastVLine(i, y, h, color);
 8001378:	88ba      	ldrh	r2, [r7, #4]
 800137a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800137e:	68b9      	ldr	r1, [r7, #8]
 8001380:	6978      	ldr	r0, [r7, #20]
 8001382:	f7ff ffd4 	bl	800132e <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	3301      	adds	r3, #1
 800138a:	617b      	str	r3, [r7, #20]
 800138c:	88fa      	ldrh	r2, [r7, #6]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	4413      	add	r3, r2
 8001392:	697a      	ldr	r2, [r7, #20]
 8001394:	429a      	cmp	r2, r3
 8001396:	dbef      	blt.n	8001378 <GFX_DrawFillRectangle+0x1c>
    }

}
 8001398:	bf00      	nop
 800139a:	bf00      	nop
 800139c:	3718      	adds	r7, #24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
	...

080013a4 <SSD1306_Command>:
I2C_HandleTypeDef *oled_i2c;

static uint8_t buffer[SSD1306_BUFFER_SIZE];

void SSD1306_Command(uint8_t Command)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af04      	add	r7, sp, #16
 80013aa:	4603      	mov	r3, r0
 80013ac:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADDRESS<<1), 0x00, 1, &Command, 1, SSD1306_TIMEOUT);
 80013ae:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <SSD1306_Command+0x2c>)
 80013b0:	6818      	ldr	r0, [r3, #0]
 80013b2:	2350      	movs	r3, #80	; 0x50
 80013b4:	9302      	str	r3, [sp, #8]
 80013b6:	2301      	movs	r3, #1
 80013b8:	9301      	str	r3, [sp, #4]
 80013ba:	1dfb      	adds	r3, r7, #7
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	2301      	movs	r3, #1
 80013c0:	2200      	movs	r2, #0
 80013c2:	2178      	movs	r1, #120	; 0x78
 80013c4:	f005 f8b8 	bl	8006538 <HAL_I2C_Mem_Write>
}
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	200001fc 	.word	0x200001fc

080013d4 <SSD1306_Data>:

void SSD1306_Data(uint8_t *Data, uint16_t Size)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af04      	add	r7, sp, #16
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	460b      	mov	r3, r1
 80013de:	807b      	strh	r3, [r7, #2]
	if(oled_i2c->hdmatx->State == HAL_DMA_STATE_READY)
	{
		HAL_I2C_Mem_Write_DMA(oled_i2c, (SSD1306_ADDRESS<<1), 0x40, 1, Data, Size);
	}
#else
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADDRESS<<1), 0x40, 1, Data, Size, SSD1306_TIMEOUT);
 80013e0:	4b08      	ldr	r3, [pc, #32]	; (8001404 <SSD1306_Data+0x30>)
 80013e2:	6818      	ldr	r0, [r3, #0]
 80013e4:	2350      	movs	r3, #80	; 0x50
 80013e6:	9302      	str	r3, [sp, #8]
 80013e8:	887b      	ldrh	r3, [r7, #2]
 80013ea:	9301      	str	r3, [sp, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	2301      	movs	r3, #1
 80013f2:	2240      	movs	r2, #64	; 0x40
 80013f4:	2178      	movs	r1, #120	; 0x78
 80013f6:	f005 f89f 	bl	8006538 <HAL_I2C_Mem_Write>
#endif
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	200001fc 	.word	0x200001fc

08001408 <SSD1306_DrawPixel>:
//
// Functions
//

void SSD1306_DrawPixel(int16_t x, int16_t y, uint8_t Color)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	80fb      	strh	r3, [r7, #6]
 8001412:	460b      	mov	r3, r1
 8001414:	80bb      	strh	r3, [r7, #4]
 8001416:	4613      	mov	r3, r2
 8001418:	70fb      	strb	r3, [r7, #3]
	if((x < 0) || (x >= SSD1306_LCDWIDTH) || (y < 0) || (y >= SSD1306_LCDHEIGHT))
 800141a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800141e:	2b00      	cmp	r3, #0
 8001420:	db79      	blt.n	8001516 <SSD1306_DrawPixel+0x10e>
 8001422:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001426:	2b7f      	cmp	r3, #127	; 0x7f
 8001428:	dc75      	bgt.n	8001516 <SSD1306_DrawPixel+0x10e>
 800142a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	db71      	blt.n	8001516 <SSD1306_DrawPixel+0x10e>
 8001432:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001436:	2b3f      	cmp	r3, #63	; 0x3f
 8001438:	dc6d      	bgt.n	8001516 <SSD1306_DrawPixel+0x10e>
	  return;

    switch(Color)
 800143a:	78fb      	ldrb	r3, [r7, #3]
 800143c:	2b02      	cmp	r3, #2
 800143e:	d049      	beq.n	80014d4 <SSD1306_DrawPixel+0xcc>
 8001440:	2b02      	cmp	r3, #2
 8001442:	dc69      	bgt.n	8001518 <SSD1306_DrawPixel+0x110>
 8001444:	2b00      	cmp	r3, #0
 8001446:	d022      	beq.n	800148e <SSD1306_DrawPixel+0x86>
 8001448:	2b01      	cmp	r3, #1
 800144a:	d165      	bne.n	8001518 <SSD1306_DrawPixel+0x110>
    {
    case SSD1306_WHITE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] |= (1 << (y & 7));
 800144c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001450:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001454:	2b00      	cmp	r3, #0
 8001456:	da00      	bge.n	800145a <SSD1306_DrawPixel+0x52>
 8001458:	3307      	adds	r3, #7
 800145a:	10db      	asrs	r3, r3, #3
 800145c:	b218      	sxth	r0, r3
 800145e:	4603      	mov	r3, r0
 8001460:	01db      	lsls	r3, r3, #7
 8001462:	4413      	add	r3, r2
 8001464:	4a2f      	ldr	r2, [pc, #188]	; (8001524 <SSD1306_DrawPixel+0x11c>)
 8001466:	5cd3      	ldrb	r3, [r2, r3]
 8001468:	b25a      	sxtb	r2, r3
 800146a:	88bb      	ldrh	r3, [r7, #4]
 800146c:	f003 0307 	and.w	r3, r3, #7
 8001470:	2101      	movs	r1, #1
 8001472:	fa01 f303 	lsl.w	r3, r1, r3
 8001476:	b25b      	sxtb	r3, r3
 8001478:	4313      	orrs	r3, r2
 800147a:	b259      	sxtb	r1, r3
 800147c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001480:	4603      	mov	r3, r0
 8001482:	01db      	lsls	r3, r3, #7
 8001484:	4413      	add	r3, r2
 8001486:	b2c9      	uxtb	r1, r1
 8001488:	4a26      	ldr	r2, [pc, #152]	; (8001524 <SSD1306_DrawPixel+0x11c>)
 800148a:	54d1      	strb	r1, [r2, r3]
      break;
 800148c:	e044      	b.n	8001518 <SSD1306_DrawPixel+0x110>
    case SSD1306_BLACK:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] &= ~(1 << (y & 7));
 800148e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001492:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001496:	2b00      	cmp	r3, #0
 8001498:	da00      	bge.n	800149c <SSD1306_DrawPixel+0x94>
 800149a:	3307      	adds	r3, #7
 800149c:	10db      	asrs	r3, r3, #3
 800149e:	b218      	sxth	r0, r3
 80014a0:	4603      	mov	r3, r0
 80014a2:	01db      	lsls	r3, r3, #7
 80014a4:	4413      	add	r3, r2
 80014a6:	4a1f      	ldr	r2, [pc, #124]	; (8001524 <SSD1306_DrawPixel+0x11c>)
 80014a8:	5cd3      	ldrb	r3, [r2, r3]
 80014aa:	b25a      	sxtb	r2, r3
 80014ac:	88bb      	ldrh	r3, [r7, #4]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	2101      	movs	r1, #1
 80014b4:	fa01 f303 	lsl.w	r3, r1, r3
 80014b8:	b25b      	sxtb	r3, r3
 80014ba:	43db      	mvns	r3, r3
 80014bc:	b25b      	sxtb	r3, r3
 80014be:	4013      	ands	r3, r2
 80014c0:	b259      	sxtb	r1, r3
 80014c2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014c6:	4603      	mov	r3, r0
 80014c8:	01db      	lsls	r3, r3, #7
 80014ca:	4413      	add	r3, r2
 80014cc:	b2c9      	uxtb	r1, r1
 80014ce:	4a15      	ldr	r2, [pc, #84]	; (8001524 <SSD1306_DrawPixel+0x11c>)
 80014d0:	54d1      	strb	r1, [r2, r3]
      break;
 80014d2:	e021      	b.n	8001518 <SSD1306_DrawPixel+0x110>
    case SSD1306_INVERSE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] ^= (1 << (y & 7));
 80014d4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	da00      	bge.n	80014e2 <SSD1306_DrawPixel+0xda>
 80014e0:	3307      	adds	r3, #7
 80014e2:	10db      	asrs	r3, r3, #3
 80014e4:	b218      	sxth	r0, r3
 80014e6:	4603      	mov	r3, r0
 80014e8:	01db      	lsls	r3, r3, #7
 80014ea:	4413      	add	r3, r2
 80014ec:	4a0d      	ldr	r2, [pc, #52]	; (8001524 <SSD1306_DrawPixel+0x11c>)
 80014ee:	5cd3      	ldrb	r3, [r2, r3]
 80014f0:	b25a      	sxtb	r2, r3
 80014f2:	88bb      	ldrh	r3, [r7, #4]
 80014f4:	f003 0307 	and.w	r3, r3, #7
 80014f8:	2101      	movs	r1, #1
 80014fa:	fa01 f303 	lsl.w	r3, r1, r3
 80014fe:	b25b      	sxtb	r3, r3
 8001500:	4053      	eors	r3, r2
 8001502:	b259      	sxtb	r1, r3
 8001504:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001508:	4603      	mov	r3, r0
 800150a:	01db      	lsls	r3, r3, #7
 800150c:	4413      	add	r3, r2
 800150e:	b2c9      	uxtb	r1, r1
 8001510:	4a04      	ldr	r2, [pc, #16]	; (8001524 <SSD1306_DrawPixel+0x11c>)
 8001512:	54d1      	strb	r1, [r2, r3]
      break;
 8001514:	e000      	b.n	8001518 <SSD1306_DrawPixel+0x110>
	  return;
 8001516:	bf00      	nop
    }
}
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	20000200 	.word	0x20000200

08001528 <SSD1306_Clear>:

void SSD1306_Clear(uint8_t Color)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	71fb      	strb	r3, [r7, #7]
	switch(Color)
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d008      	beq.n	800154a <SSD1306_Clear+0x22>
 8001538:	2b01      	cmp	r3, #1
 800153a:	d10d      	bne.n	8001558 <SSD1306_Clear+0x30>
	{
	case WHITE:
		memset(buffer, 0xFF, SSD1306_BUFFER_SIZE);
 800153c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001540:	21ff      	movs	r1, #255	; 0xff
 8001542:	4807      	ldr	r0, [pc, #28]	; (8001560 <SSD1306_Clear+0x38>)
 8001544:	f00e f8b3 	bl	800f6ae <memset>
		break;
 8001548:	e006      	b.n	8001558 <SSD1306_Clear+0x30>

	case BLACK:
		memset(buffer, 0x00, SSD1306_BUFFER_SIZE);
 800154a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800154e:	2100      	movs	r1, #0
 8001550:	4803      	ldr	r0, [pc, #12]	; (8001560 <SSD1306_Clear+0x38>)
 8001552:	f00e f8ac 	bl	800f6ae <memset>
		break;
 8001556:	bf00      	nop
	}
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20000200 	.word	0x20000200

08001564 <SSD1306_Display>:

void SSD1306_Display(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
//	SSD1306_Command(SSD1306_COLUMNADDR);
//	SSD1306_Command(0); // Column start address
//	SSD1306_Command(SSD1306_LCDWIDTH - 1); // Column end address
//
//	SSD1306_Data(buffer, SSD1306_BUFFER_SIZE);
	for (uint8_t i = 0; i < 8 ; i++)
 800156a:	2300      	movs	r3, #0
 800156c:	71fb      	strb	r3, [r7, #7]
 800156e:	e02d      	b.n	80015cc <SSD1306_Display+0x68>
		{
			osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8001570:	4b1a      	ldr	r3, [pc, #104]	; (80015dc <SSD1306_Display+0x78>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f04f 31ff 	mov.w	r1, #4294967295
 8001578:	4618      	mov	r0, r3
 800157a:	f009 fbe1 	bl	800ad40 <osMutexAcquire>
//	//		printf("TASK OLED I2C MUTEX is taken \n\r");
		    SSD1306_Command(SSD1306_PAGEADDR);
 800157e:	2022      	movs	r0, #34	; 0x22
 8001580:	f7ff ff10 	bl	80013a4 <SSD1306_Command>
		    SSD1306_Command(i);                      // Page start address
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff ff0c 	bl	80013a4 <SSD1306_Command>
			SSD1306_Command(i);                   // Page end (not really, but works here)
 800158c:	79fb      	ldrb	r3, [r7, #7]
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff ff08 	bl	80013a4 <SSD1306_Command>
			SSD1306_Command(SSD1306_COLUMNADDR);
 8001594:	2021      	movs	r0, #33	; 0x21
 8001596:	f7ff ff05 	bl	80013a4 <SSD1306_Command>
			SSD1306_Command(0); // Column start address
 800159a:	2000      	movs	r0, #0
 800159c:	f7ff ff02 	bl	80013a4 <SSD1306_Command>
			SSD1306_Command(SSD1306_LCDWIDTH - 1); // Column end address
 80015a0:	207f      	movs	r0, #127	; 0x7f
 80015a2:	f7ff feff 	bl	80013a4 <SSD1306_Command>

			SSD1306_Data(buffer+(i * SSD1306_LCDWIDTH), SSD1306_LCDWIDTH);
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	01db      	lsls	r3, r3, #7
 80015aa:	461a      	mov	r2, r3
 80015ac:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <SSD1306_Display+0x7c>)
 80015ae:	4413      	add	r3, r2
 80015b0:	2180      	movs	r1, #128	; 0x80
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff ff0e 	bl	80013d4 <SSD1306_Data>
			osMutexRelease(MutexI2C2Handle);
 80015b8:	4b08      	ldr	r3, [pc, #32]	; (80015dc <SSD1306_Display+0x78>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4618      	mov	r0, r3
 80015be:	f009 fc0a 	bl	800add6 <osMutexRelease>
	//		printf("TASK OLED I2C MUTEX is released \n\r");
			osThreadYield();
 80015c2:	f009 f91d 	bl	800a800 <osThreadYield>
	for (uint8_t i = 0; i < 8 ; i++)
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	3301      	adds	r3, #1
 80015ca:	71fb      	strb	r3, [r7, #7]
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	2b07      	cmp	r3, #7
 80015d0:	d9ce      	bls.n	8001570 <SSD1306_Display+0xc>
		}
}
 80015d2:	bf00      	nop
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000698 	.word	0x20000698
 80015e0:	20000200 	.word	0x20000200

080015e4 <SSD1306_Init>:

void SSD1306_Init(I2C_HandleTypeDef *i2c)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	oled_i2c = i2c;
 80015ec:	4a28      	ldr	r2, [pc, #160]	; (8001690 <SSD1306_Init+0xac>)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6013      	str	r3, [r2, #0]

	SSD1306_Command(SSD1306_DISPLAYOFF);
 80015f2:	20ae      	movs	r0, #174	; 0xae
 80015f4:	f7ff fed6 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYCLOCKDIV);
 80015f8:	20d5      	movs	r0, #213	; 0xd5
 80015fa:	f7ff fed3 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0x80);
 80015fe:	2080      	movs	r0, #128	; 0x80
 8001600:	f7ff fed0 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_LCDHEIGHT - 1);
 8001604:	203f      	movs	r0, #63	; 0x3f
 8001606:	f7ff fecd 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYOFFSET);
 800160a:	20d3      	movs	r0, #211	; 0xd3
 800160c:	f7ff feca 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0x00);
 8001610:	2000      	movs	r0, #0
 8001612:	f7ff fec7 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETSTARTLINE);
 8001616:	2040      	movs	r0, #64	; 0x40
 8001618:	f7ff fec4 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_CHARGEPUMP);
 800161c:	208d      	movs	r0, #141	; 0x8d
 800161e:	f7ff fec1 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0x14);
 8001622:	2014      	movs	r0, #20
 8001624:	f7ff febe 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_MEMORYMODE); // 0x20
 8001628:	2020      	movs	r0, #32
 800162a:	f7ff febb 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0x00); // 0x0 act like ks0108
 800162e:	2000      	movs	r0, #0
 8001630:	f7ff feb8 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_SEGREMAP | 0x1);
 8001634:	20a1      	movs	r0, #161	; 0xa1
 8001636:	f7ff feb5 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_COMSCANDEC);
 800163a:	20c8      	movs	r0, #200	; 0xc8
 800163c:	f7ff feb2 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETCOMPINS);
 8001640:	20da      	movs	r0, #218	; 0xda
 8001642:	f7ff feaf 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0x12);
 8001646:	2012      	movs	r0, #18
 8001648:	f7ff feac 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETCONTRAST);
 800164c:	2081      	movs	r0, #129	; 0x81
 800164e:	f7ff fea9 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0xFF);
 8001652:	20ff      	movs	r0, #255	; 0xff
 8001654:	f7ff fea6 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETPRECHARGE); // 0xd9
 8001658:	20d9      	movs	r0, #217	; 0xd9
 800165a:	f7ff fea3 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0xF1);
 800165e:	20f1      	movs	r0, #241	; 0xf1
 8001660:	f7ff fea0 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETVCOMDETECT); // 0xDB
 8001664:	20db      	movs	r0, #219	; 0xdb
 8001666:	f7ff fe9d 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0x40);
 800166a:	2040      	movs	r0, #64	; 0x40
 800166c:	f7ff fe9a 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_DISPLAYALLON_RESUME); // 0xA4
 8001670:	20a4      	movs	r0, #164	; 0xa4
 8001672:	f7ff fe97 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_NORMALDISPLAY);       // 0xA6
 8001676:	20a6      	movs	r0, #166	; 0xa6
 8001678:	f7ff fe94 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_DEACTIVATE_SCROLL);
 800167c:	202e      	movs	r0, #46	; 0x2e
 800167e:	f7ff fe91 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_DISPLAYON); // Main screen turn on
 8001682:	20af      	movs	r0, #175	; 0xaf
 8001684:	f7ff fe8e 	bl	80013a4 <SSD1306_Command>
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200001fc 	.word	0x200001fc

08001694 <BH1750_Init>:

//
//	Initialization.
//
BH1750_STATUS BH1750_Init(I2C_HandleTypeDef *hi2c)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
	bh1750_i2c = hi2c;
 800169c:	4a0a      	ldr	r2, [pc, #40]	; (80016c8 <BH1750_Init+0x34>)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6013      	str	r3, [r2, #0]
	if(BH1750_OK == BH1750_Reset())
 80016a2:	f000 f813 	bl	80016cc <BH1750_Reset>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d107      	bne.n	80016bc <BH1750_Init+0x28>
	{
		if(BH1750_OK == BH1750_SetMtreg(BH1750_DEFAULT_MTREG)) // Set default value;
 80016ac:	2045      	movs	r0, #69	; 0x45
 80016ae:	f000 f859 	bl	8001764 <BH1750_SetMtreg>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d101      	bne.n	80016bc <BH1750_Init+0x28>
			return BH1750_OK;
 80016b8:	2300      	movs	r3, #0
 80016ba:	e000      	b.n	80016be <BH1750_Init+0x2a>
	}
	return BH1750_ERROR;
 80016bc:	2301      	movs	r3, #1
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000600 	.word	0x20000600

080016cc <BH1750_Reset>:

//
//	Reset all registers to default value.
//
BH1750_STATUS BH1750_Reset(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af02      	add	r7, sp, #8
	uint8_t tmp = 0x07;
 80016d2:	2307      	movs	r3, #7
 80016d4:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp, 1, 10))
 80016d6:	4b09      	ldr	r3, [pc, #36]	; (80016fc <BH1750_Reset+0x30>)
 80016d8:	6818      	ldr	r0, [r3, #0]
 80016da:	1dfa      	adds	r2, r7, #7
 80016dc:	230a      	movs	r3, #10
 80016de:	9300      	str	r3, [sp, #0]
 80016e0:	2301      	movs	r3, #1
 80016e2:	2146      	movs	r1, #70	; 0x46
 80016e4:	f004 fc04 	bl	8005ef0 <HAL_I2C_Master_Transmit>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d101      	bne.n	80016f2 <BH1750_Reset+0x26>
		return BH1750_OK;
 80016ee:	2300      	movs	r3, #0
 80016f0:	e000      	b.n	80016f4 <BH1750_Reset+0x28>

	return BH1750_ERROR;
 80016f2:	2301      	movs	r3, #1
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20000600 	.word	0x20000600

08001700 <BH1750_SetMode>:

//
//	Set the mode of converting. Look into bh1750_mode enum.
//
BH1750_STATUS BH1750_SetMode(bh1750_mode Mode)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af02      	add	r7, sp, #8
 8001706:	4603      	mov	r3, r0
 8001708:	71fb      	strb	r3, [r7, #7]
	if(!((Mode >> 4) || (Mode >> 5))) return BH1750_ERROR;
 800170a:	79fb      	ldrb	r3, [r7, #7]
 800170c:	091b      	lsrs	r3, r3, #4
 800170e:	b2db      	uxtb	r3, r3
 8001710:	2b00      	cmp	r3, #0
 8001712:	d106      	bne.n	8001722 <BH1750_SetMode+0x22>
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	095b      	lsrs	r3, r3, #5
 8001718:	b2db      	uxtb	r3, r3
 800171a:	2b00      	cmp	r3, #0
 800171c:	d101      	bne.n	8001722 <BH1750_SetMode+0x22>
 800171e:	2301      	movs	r3, #1
 8001720:	e018      	b.n	8001754 <BH1750_SetMode+0x54>
	if((Mode & 0x0F) > 3) return BH1750_ERROR;
 8001722:	79fb      	ldrb	r3, [r7, #7]
 8001724:	f003 030c 	and.w	r3, r3, #12
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <BH1750_SetMode+0x30>
 800172c:	2301      	movs	r3, #1
 800172e:	e011      	b.n	8001754 <BH1750_SetMode+0x54>

	Bh1750_Mode = Mode;
 8001730:	79fa      	ldrb	r2, [r7, #7]
 8001732:	4b0a      	ldr	r3, [pc, #40]	; (800175c <BH1750_SetMode+0x5c>)
 8001734:	701a      	strb	r2, [r3, #0]
	if(HAL_OK == HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &Mode, 1, 10))
 8001736:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <BH1750_SetMode+0x60>)
 8001738:	6818      	ldr	r0, [r3, #0]
 800173a:	1dfa      	adds	r2, r7, #7
 800173c:	230a      	movs	r3, #10
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	2301      	movs	r3, #1
 8001742:	2146      	movs	r1, #70	; 0x46
 8001744:	f004 fbd4 	bl	8005ef0 <HAL_I2C_Master_Transmit>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d101      	bne.n	8001752 <BH1750_SetMode+0x52>
		return BH1750_OK;
 800174e:	2300      	movs	r3, #0
 8001750:	e000      	b.n	8001754 <BH1750_SetMode+0x54>

	return BH1750_ERROR;
 8001752:	2301      	movs	r3, #1
}
 8001754:	4618      	mov	r0, r3
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000604 	.word	0x20000604
 8001760:	20000600 	.word	0x20000600

08001764 <BH1750_SetMtreg>:

//
//	Set the Measurement Time register. It allows to increase or decrease the sensitivity.
//
BH1750_STATUS BH1750_SetMtreg(uint8_t Mtreg)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af02      	add	r7, sp, #8
 800176a:	4603      	mov	r3, r0
 800176c:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef retCode;
	if (Mtreg < 31 || Mtreg > 254) {
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	2b1e      	cmp	r3, #30
 8001772:	d902      	bls.n	800177a <BH1750_SetMtreg+0x16>
 8001774:	79fb      	ldrb	r3, [r7, #7]
 8001776:	2bff      	cmp	r3, #255	; 0xff
 8001778:	d101      	bne.n	800177e <BH1750_SetMtreg+0x1a>
		return BH1750_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e037      	b.n	80017ee <BH1750_SetMtreg+0x8a>
	}

	Bh1750_Mtreg = Mtreg;
 800177e:	4a1e      	ldr	r2, [pc, #120]	; (80017f8 <BH1750_SetMtreg+0x94>)
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	7013      	strb	r3, [r2, #0]

	uint8_t tmp[2];

	tmp[0] = (0x40 | (Mtreg >> 5));
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	095b      	lsrs	r3, r3, #5
 8001788:	b2db      	uxtb	r3, r3
 800178a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800178e:	b2db      	uxtb	r3, r3
 8001790:	733b      	strb	r3, [r7, #12]
	tmp[1] = (0x60 | (Mtreg & 0x1F));
 8001792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001796:	f003 031f 	and.w	r3, r3, #31
 800179a:	b25b      	sxtb	r3, r3
 800179c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80017a0:	b25b      	sxtb	r3, r3
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	737b      	strb	r3, [r7, #13]

	retCode = HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp[0], 1, 10);
 80017a6:	4b15      	ldr	r3, [pc, #84]	; (80017fc <BH1750_SetMtreg+0x98>)
 80017a8:	6818      	ldr	r0, [r3, #0]
 80017aa:	f107 020c 	add.w	r2, r7, #12
 80017ae:	230a      	movs	r3, #10
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	2301      	movs	r3, #1
 80017b4:	2146      	movs	r1, #70	; 0x46
 80017b6:	f004 fb9b 	bl	8005ef0 <HAL_I2C_Master_Transmit>
 80017ba:	4603      	mov	r3, r0
 80017bc:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK != retCode) {
 80017be:	7bfb      	ldrb	r3, [r7, #15]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <BH1750_SetMtreg+0x64>
		return BH1750_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	e012      	b.n	80017ee <BH1750_SetMtreg+0x8a>
	}

	retCode = HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp[1], 1, 10);
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <BH1750_SetMtreg+0x98>)
 80017ca:	6818      	ldr	r0, [r3, #0]
 80017cc:	f107 030c 	add.w	r3, r7, #12
 80017d0:	1c5a      	adds	r2, r3, #1
 80017d2:	230a      	movs	r3, #10
 80017d4:	9300      	str	r3, [sp, #0]
 80017d6:	2301      	movs	r3, #1
 80017d8:	2146      	movs	r1, #70	; 0x46
 80017da:	f004 fb89 	bl	8005ef0 <HAL_I2C_Master_Transmit>
 80017de:	4603      	mov	r3, r0
 80017e0:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK == retCode) {
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d101      	bne.n	80017ec <BH1750_SetMtreg+0x88>
		return BH1750_OK;
 80017e8:	2300      	movs	r3, #0
 80017ea:	e000      	b.n	80017ee <BH1750_SetMtreg+0x8a>
	}

	return BH1750_ERROR;
 80017ec:	2301      	movs	r3, #1
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20000605 	.word	0x20000605
 80017fc:	20000600 	.word	0x20000600

08001800 <BH1750_ReadLight>:

//
//	Read the converted value and calculate the result.
//
BH1750_STATUS BH1750_ReadLight(float *Result)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af02      	add	r7, sp, #8
 8001806:	6078      	str	r0, [r7, #4]
	float result;
	uint8_t tmp[2];

	if(HAL_OK == HAL_I2C_Master_Receive(bh1750_i2c, BH1750_ADDRESS, tmp, 2, 10))
 8001808:	4b25      	ldr	r3, [pc, #148]	; (80018a0 <BH1750_ReadLight+0xa0>)
 800180a:	6818      	ldr	r0, [r3, #0]
 800180c:	f107 0208 	add.w	r2, r7, #8
 8001810:	230a      	movs	r3, #10
 8001812:	9300      	str	r3, [sp, #0]
 8001814:	2302      	movs	r3, #2
 8001816:	2146      	movs	r1, #70	; 0x46
 8001818:	f004 fc68 	bl	80060ec <HAL_I2C_Master_Receive>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d138      	bne.n	8001894 <BH1750_ReadLight+0x94>
	{
		result = (tmp[0] << 8) | (tmp[1]);
 8001822:	7a3b      	ldrb	r3, [r7, #8]
 8001824:	021b      	lsls	r3, r3, #8
 8001826:	7a7a      	ldrb	r2, [r7, #9]
 8001828:	4313      	orrs	r3, r2
 800182a:	ee07 3a90 	vmov	s15, r3
 800182e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001832:	edc7 7a03 	vstr	s15, [r7, #12]

		if(Bh1750_Mtreg != BH1750_DEFAULT_MTREG)
 8001836:	4b1b      	ldr	r3, [pc, #108]	; (80018a4 <BH1750_ReadLight+0xa4>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b45      	cmp	r3, #69	; 0x45
 800183c:	d00f      	beq.n	800185e <BH1750_ReadLight+0x5e>
		{
			result *= (float)((uint8_t)BH1750_DEFAULT_MTREG/(float)Bh1750_Mtreg);
 800183e:	4b19      	ldr	r3, [pc, #100]	; (80018a4 <BH1750_ReadLight+0xa4>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	ee07 3a90 	vmov	s15, r3
 8001846:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800184a:	eddf 6a17 	vldr	s13, [pc, #92]	; 80018a8 <BH1750_ReadLight+0xa8>
 800184e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001852:	ed97 7a03 	vldr	s14, [r7, #12]
 8001856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800185a:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		if(Bh1750_Mode == ONETIME_HIGH_RES_MODE_2 || Bh1750_Mode == CONTINUOUS_HIGH_RES_MODE_2)
 800185e:	4b13      	ldr	r3, [pc, #76]	; (80018ac <BH1750_ReadLight+0xac>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b21      	cmp	r3, #33	; 0x21
 8001864:	d003      	beq.n	800186e <BH1750_ReadLight+0x6e>
 8001866:	4b11      	ldr	r3, [pc, #68]	; (80018ac <BH1750_ReadLight+0xac>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	2b11      	cmp	r3, #17
 800186c:	d107      	bne.n	800187e <BH1750_ReadLight+0x7e>
		{
			result /= 2.0;
 800186e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001872:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001876:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800187a:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		*Result = result / (float)BH1750_CONVERSION_FACTOR;
 800187e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001882:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80018b0 <BH1750_ReadLight+0xb0>
 8001886:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	edc3 7a00 	vstr	s15, [r3]
		return BH1750_OK;
 8001890:	2300      	movs	r3, #0
 8001892:	e000      	b.n	8001896 <BH1750_ReadLight+0x96>
	}
	return BH1750_ERROR;
 8001894:	2301      	movs	r3, #1
}
 8001896:	4618      	mov	r0, r3
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000600 	.word	0x20000600
 80018a4:	20000605 	.word	0x20000605
 80018a8:	428a0000 	.word	0x428a0000
 80018ac:	20000604 	.word	0x20000604
 80018b0:	3f99999a 	.word	0x3f99999a

080018b4 <BME280_Read8>:
int16_t t2, t3, p2, p3, p4, p5, p6, p7, p8, p9, h2, h4, h5;
uint16_t t1, p1;
int32_t t_fine;

uint8_t BME280_Read8(uint8_t addr)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b088      	sub	sp, #32
 80018b8:	af04      	add	r7, sp, #16
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]

	uint8_t tmp = 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Read(i2c_h, BME280_I2CADDR, addr, 1, &tmp, 1, 10);
 80018c2:	4b0a      	ldr	r3, [pc, #40]	; (80018ec <BME280_Read8+0x38>)
 80018c4:	6818      	ldr	r0, [r3, #0]
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	230a      	movs	r3, #10
 80018cc:	9302      	str	r3, [sp, #8]
 80018ce:	2301      	movs	r3, #1
 80018d0:	9301      	str	r3, [sp, #4]
 80018d2:	f107 030f 	add.w	r3, r7, #15
 80018d6:	9300      	str	r3, [sp, #0]
 80018d8:	2301      	movs	r3, #1
 80018da:	21ec      	movs	r1, #236	; 0xec
 80018dc:	f004 ff26 	bl	800672c <HAL_I2C_Mem_Read>
	return tmp;
 80018e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	20000608 	.word	0x20000608

080018f0 <BME280_Read16>:

uint16_t BME280_Read16(uint8_t addr)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b088      	sub	sp, #32
 80018f4:	af04      	add	r7, sp, #16
 80018f6:	4603      	mov	r3, r0
 80018f8:	71fb      	strb	r3, [r7, #7]

	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BME280_I2CADDR, addr, 1, tmp, 2, 10);
 80018fa:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <BME280_Read16+0x40>)
 80018fc:	6818      	ldr	r0, [r3, #0]
 80018fe:	79fb      	ldrb	r3, [r7, #7]
 8001900:	b29a      	uxth	r2, r3
 8001902:	230a      	movs	r3, #10
 8001904:	9302      	str	r3, [sp, #8]
 8001906:	2302      	movs	r3, #2
 8001908:	9301      	str	r3, [sp, #4]
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	9300      	str	r3, [sp, #0]
 8001910:	2301      	movs	r3, #1
 8001912:	21ec      	movs	r1, #236	; 0xec
 8001914:	f004 ff0a 	bl	800672c <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8001918:	7b3b      	ldrb	r3, [r7, #12]
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	b21a      	sxth	r2, r3
 800191e:	7b7b      	ldrb	r3, [r7, #13]
 8001920:	b21b      	sxth	r3, r3
 8001922:	4313      	orrs	r3, r2
 8001924:	b21b      	sxth	r3, r3
 8001926:	b29b      	uxth	r3, r3
}
 8001928:	4618      	mov	r0, r3
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20000608 	.word	0x20000608

08001934 <BME280_Read16LE>:

uint16_t BME280_Read16LE(uint8_t addr)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BME280_Read16(addr);
 800193e:	79fb      	ldrb	r3, [r7, #7]
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff ffd5 	bl	80018f0 <BME280_Read16>
 8001946:	4603      	mov	r3, r0
 8001948:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 800194a:	89fb      	ldrh	r3, [r7, #14]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	b29b      	uxth	r3, r3
 8001950:	b21a      	sxth	r2, r3
 8001952:	89fb      	ldrh	r3, [r7, #14]
 8001954:	021b      	lsls	r3, r3, #8
 8001956:	b21b      	sxth	r3, r3
 8001958:	4313      	orrs	r3, r2
 800195a:	b21b      	sxth	r3, r3
 800195c:	b29b      	uxth	r3, r3
}
 800195e:	4618      	mov	r0, r3
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
	...

08001968 <BME280_Write8>:

void BME280_Write8(uint8_t address, uint8_t data)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af04      	add	r7, sp, #16
 800196e:	4603      	mov	r3, r0
 8001970:	460a      	mov	r2, r1
 8001972:	71fb      	strb	r3, [r7, #7]
 8001974:	4613      	mov	r3, r2
 8001976:	71bb      	strb	r3, [r7, #6]

	HAL_I2C_Mem_Write(i2c_h, BME280_I2CADDR, address, 1, &data, 1, 10);
 8001978:	4b08      	ldr	r3, [pc, #32]	; (800199c <BME280_Write8+0x34>)
 800197a:	6818      	ldr	r0, [r3, #0]
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	b29a      	uxth	r2, r3
 8001980:	230a      	movs	r3, #10
 8001982:	9302      	str	r3, [sp, #8]
 8001984:	2301      	movs	r3, #1
 8001986:	9301      	str	r3, [sp, #4]
 8001988:	1dbb      	adds	r3, r7, #6
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	2301      	movs	r3, #1
 800198e:	21ec      	movs	r1, #236	; 0xec
 8001990:	f004 fdd2 	bl	8006538 <HAL_I2C_Mem_Write>
}
 8001994:	bf00      	nop
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000608 	.word	0x20000608

080019a0 <BME280_Read24>:

uint32_t BME280_Read24(uint8_t addr)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af04      	add	r7, sp, #16
 80019a6:	4603      	mov	r3, r0
 80019a8:	71fb      	strb	r3, [r7, #7]

	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BME280_I2CADDR, addr, 1, tmp, 3, 10);
 80019aa:	4b0d      	ldr	r3, [pc, #52]	; (80019e0 <BME280_Read24+0x40>)
 80019ac:	6818      	ldr	r0, [r3, #0]
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	230a      	movs	r3, #10
 80019b4:	9302      	str	r3, [sp, #8]
 80019b6:	2303      	movs	r3, #3
 80019b8:	9301      	str	r3, [sp, #4]
 80019ba:	f107 030c 	add.w	r3, r7, #12
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	2301      	movs	r3, #1
 80019c2:	21ec      	movs	r1, #236	; 0xec
 80019c4:	f004 feb2 	bl	800672c <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 80019c8:	7b3b      	ldrb	r3, [r7, #12]
 80019ca:	041a      	lsls	r2, r3, #16
 80019cc:	7b7b      	ldrb	r3, [r7, #13]
 80019ce:	021b      	lsls	r3, r3, #8
 80019d0:	4313      	orrs	r3, r2
 80019d2:	7bba      	ldrb	r2, [r7, #14]
 80019d4:	4313      	orrs	r3, r2
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	20000608 	.word	0x20000608

080019e4 <BME280_IsReadingCalibration>:
uint8_t BME280_IsReadingCalibration(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
	uint8_t Status = BME280_Read8(BME280_STATUS);
 80019ea:	20f3      	movs	r0, #243	; 0xf3
 80019ec:	f7ff ff62 	bl	80018b4 <BME280_Read8>
 80019f0:	4603      	mov	r3, r0
 80019f2:	71fb      	strb	r3, [r7, #7]

	return ((Status & 1) != 0);
 80019f4:	79fb      	ldrb	r3, [r7, #7]
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	bf14      	ite	ne
 80019fe:	2301      	movne	r3, #1
 8001a00:	2300      	moveq	r3, #0
 8001a02:	b2db      	uxtb	r3, r3
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <BME280_SetConfig>:

void BME280_SetConfig(uint8_t standby_time, uint8_t filter)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	460a      	mov	r2, r1
 8001a16:	71fb      	strb	r3, [r7, #7]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	71bb      	strb	r3, [r7, #6]
	BME280_Write8(BME280_CONFIG, (uint8_t)(((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	015b      	lsls	r3, r3, #5
 8001a20:	b25a      	sxtb	r2, r3
 8001a22:	79bb      	ldrb	r3, [r7, #6]
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	b25b      	sxtb	r3, r3
 8001a28:	f003 031c 	and.w	r3, r3, #28
 8001a2c:	b25b      	sxtb	r3, r3
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	b25b      	sxtb	r3, r3
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	f023 0303 	bic.w	r3, r3, #3
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	20f5      	movs	r0, #245	; 0xf5
 8001a3e:	f7ff ff93 	bl	8001968 <BME280_Write8>
}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
	...

08001a4c <BME280_Init>:


void BME280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t huminidity_oversampling, uint8_t mode)
{
 8001a4c:	b590      	push	{r4, r7, lr}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	4608      	mov	r0, r1
 8001a56:	4611      	mov	r1, r2
 8001a58:	461a      	mov	r2, r3
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	70fb      	strb	r3, [r7, #3]
 8001a5e:	460b      	mov	r3, r1
 8001a60:	70bb      	strb	r3, [r7, #2]
 8001a62:	4613      	mov	r3, r2
 8001a64:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 8001a66:	4a8f      	ldr	r2, [pc, #572]	; (8001ca4 <BME280_Init+0x258>)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6013      	str	r3, [r2, #0]
	uint8_t HumReg, i;

		if (mode > BME280_NORMALMODE)
 8001a6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a70:	2b03      	cmp	r3, #3
 8001a72:	d902      	bls.n	8001a7a <BME280_Init+0x2e>
		    mode = BME280_NORMALMODE;
 8001a74:	2303      	movs	r3, #3
 8001a76:	f887 3020 	strb.w	r3, [r7, #32]
		_mode = mode;
 8001a7a:	4a8b      	ldr	r2, [pc, #556]	; (8001ca8 <BME280_Init+0x25c>)
 8001a7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a80:	7013      	strb	r3, [r2, #0]
		if(mode == BME280_FORCEDMODE)
 8001a82:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d102      	bne.n	8001a90 <BME280_Init+0x44>
			mode = BME280_SLEEPMODE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	f887 3020 	strb.w	r3, [r7, #32]

		if (temperature_resolution > BME280_TEMPERATURE_20BIT)
 8001a90:	78fb      	ldrb	r3, [r7, #3]
 8001a92:	2b05      	cmp	r3, #5
 8001a94:	d901      	bls.n	8001a9a <BME280_Init+0x4e>
			temperature_resolution = BME280_TEMPERATURE_20BIT;
 8001a96:	2305      	movs	r3, #5
 8001a98:	70fb      	strb	r3, [r7, #3]
		_temperature_res = temperature_resolution;
 8001a9a:	4a84      	ldr	r2, [pc, #528]	; (8001cac <BME280_Init+0x260>)
 8001a9c:	78fb      	ldrb	r3, [r7, #3]
 8001a9e:	7013      	strb	r3, [r2, #0]

		if (pressure_oversampling > BME280_PRESSURE_ULTRAHIGHRES)
 8001aa0:	78bb      	ldrb	r3, [r7, #2]
 8001aa2:	2b05      	cmp	r3, #5
 8001aa4:	d901      	bls.n	8001aaa <BME280_Init+0x5e>
			pressure_oversampling = BME280_PRESSURE_ULTRAHIGHRES;
 8001aa6:	2305      	movs	r3, #5
 8001aa8:	70bb      	strb	r3, [r7, #2]
		_pressure_oversampling = pressure_oversampling;
 8001aaa:	4a81      	ldr	r2, [pc, #516]	; (8001cb0 <BME280_Init+0x264>)
 8001aac:	78bb      	ldrb	r3, [r7, #2]
 8001aae:	7013      	strb	r3, [r2, #0]

		if (huminidity_oversampling > BME280_HUMINIDITY_ULTRAHIGH)
 8001ab0:	787b      	ldrb	r3, [r7, #1]
 8001ab2:	2b05      	cmp	r3, #5
 8001ab4:	d901      	bls.n	8001aba <BME280_Init+0x6e>
			huminidity_oversampling = BME280_HUMINIDITY_ULTRAHIGH;
 8001ab6:	2305      	movs	r3, #5
 8001ab8:	707b      	strb	r3, [r7, #1]
		_huminidity_oversampling = huminidity_oversampling;
 8001aba:	4a7e      	ldr	r2, [pc, #504]	; (8001cb4 <BME280_Init+0x268>)
 8001abc:	787b      	ldrb	r3, [r7, #1]
 8001abe:	7013      	strb	r3, [r2, #0]

		while(BME280_Read8(BME280_CHIPID) != 0x60);
 8001ac0:	bf00      	nop
 8001ac2:	20d0      	movs	r0, #208	; 0xd0
 8001ac4:	f7ff fef6 	bl	80018b4 <BME280_Read8>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b60      	cmp	r3, #96	; 0x60
 8001acc:	d1f9      	bne.n	8001ac2 <BME280_Init+0x76>

		BME280_Write8(BME280_SOFTRESET, 0xB6);
 8001ace:	21b6      	movs	r1, #182	; 0xb6
 8001ad0:	20e0      	movs	r0, #224	; 0xe0
 8001ad2:	f7ff ff49 	bl	8001968 <BME280_Write8>

		for(i = 0; i<30; i++)
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	73fb      	strb	r3, [r7, #15]
 8001ada:	e005      	b.n	8001ae8 <BME280_Init+0x9c>
			HAL_Delay(10); // Wait  300 msfor wake up
 8001adc:	200a      	movs	r0, #10
 8001ade:	f003 fe0f 	bl	8005700 <HAL_Delay>
		for(i = 0; i<30; i++)
 8001ae2:	7bfb      	ldrb	r3, [r7, #15]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	73fb      	strb	r3, [r7, #15]
 8001ae8:	7bfb      	ldrb	r3, [r7, #15]
 8001aea:	2b1d      	cmp	r3, #29
 8001aec:	d9f6      	bls.n	8001adc <BME280_Init+0x90>

		while(BME280_IsReadingCalibration())
 8001aee:	e00b      	b.n	8001b08 <BME280_Init+0xbc>
			for(i = 0; i<10; i++)
 8001af0:	2300      	movs	r3, #0
 8001af2:	73fb      	strb	r3, [r7, #15]
 8001af4:	e005      	b.n	8001b02 <BME280_Init+0xb6>
				HAL_Delay(1);
 8001af6:	2001      	movs	r0, #1
 8001af8:	f003 fe02 	bl	8005700 <HAL_Delay>
			for(i = 0; i<10; i++)
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
 8001afe:	3301      	adds	r3, #1
 8001b00:	73fb      	strb	r3, [r7, #15]
 8001b02:	7bfb      	ldrb	r3, [r7, #15]
 8001b04:	2b09      	cmp	r3, #9
 8001b06:	d9f6      	bls.n	8001af6 <BME280_Init+0xaa>
		while(BME280_IsReadingCalibration())
 8001b08:	f7ff ff6c 	bl	80019e4 <BME280_IsReadingCalibration>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1ee      	bne.n	8001af0 <BME280_Init+0xa4>

		/* read calibration data */
		t1 = BME280_Read16LE(BME280_DIG_T1);
 8001b12:	2088      	movs	r0, #136	; 0x88
 8001b14:	f7ff ff0e 	bl	8001934 <BME280_Read16LE>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	4b66      	ldr	r3, [pc, #408]	; (8001cb8 <BME280_Init+0x26c>)
 8001b1e:	801a      	strh	r2, [r3, #0]
		t2 = BME280_Read16LE(BME280_DIG_T2);
 8001b20:	208a      	movs	r0, #138	; 0x8a
 8001b22:	f7ff ff07 	bl	8001934 <BME280_Read16LE>
 8001b26:	4603      	mov	r3, r0
 8001b28:	b21a      	sxth	r2, r3
 8001b2a:	4b64      	ldr	r3, [pc, #400]	; (8001cbc <BME280_Init+0x270>)
 8001b2c:	801a      	strh	r2, [r3, #0]
		t3 = BME280_Read16LE(BME280_DIG_T3);
 8001b2e:	208c      	movs	r0, #140	; 0x8c
 8001b30:	f7ff ff00 	bl	8001934 <BME280_Read16LE>
 8001b34:	4603      	mov	r3, r0
 8001b36:	b21a      	sxth	r2, r3
 8001b38:	4b61      	ldr	r3, [pc, #388]	; (8001cc0 <BME280_Init+0x274>)
 8001b3a:	801a      	strh	r2, [r3, #0]

		p1 = BME280_Read16LE(BME280_DIG_P1);
 8001b3c:	208e      	movs	r0, #142	; 0x8e
 8001b3e:	f7ff fef9 	bl	8001934 <BME280_Read16LE>
 8001b42:	4603      	mov	r3, r0
 8001b44:	461a      	mov	r2, r3
 8001b46:	4b5f      	ldr	r3, [pc, #380]	; (8001cc4 <BME280_Init+0x278>)
 8001b48:	801a      	strh	r2, [r3, #0]
		p2 = BME280_Read16LE(BME280_DIG_P2);
 8001b4a:	2090      	movs	r0, #144	; 0x90
 8001b4c:	f7ff fef2 	bl	8001934 <BME280_Read16LE>
 8001b50:	4603      	mov	r3, r0
 8001b52:	b21a      	sxth	r2, r3
 8001b54:	4b5c      	ldr	r3, [pc, #368]	; (8001cc8 <BME280_Init+0x27c>)
 8001b56:	801a      	strh	r2, [r3, #0]
		p3 = BME280_Read16LE(BME280_DIG_P3);
 8001b58:	2092      	movs	r0, #146	; 0x92
 8001b5a:	f7ff feeb 	bl	8001934 <BME280_Read16LE>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	b21a      	sxth	r2, r3
 8001b62:	4b5a      	ldr	r3, [pc, #360]	; (8001ccc <BME280_Init+0x280>)
 8001b64:	801a      	strh	r2, [r3, #0]
		p4 = BME280_Read16LE(BME280_DIG_P4);
 8001b66:	2094      	movs	r0, #148	; 0x94
 8001b68:	f7ff fee4 	bl	8001934 <BME280_Read16LE>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	b21a      	sxth	r2, r3
 8001b70:	4b57      	ldr	r3, [pc, #348]	; (8001cd0 <BME280_Init+0x284>)
 8001b72:	801a      	strh	r2, [r3, #0]
		p5 = BME280_Read16LE(BME280_DIG_P5);
 8001b74:	2096      	movs	r0, #150	; 0x96
 8001b76:	f7ff fedd 	bl	8001934 <BME280_Read16LE>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	b21a      	sxth	r2, r3
 8001b7e:	4b55      	ldr	r3, [pc, #340]	; (8001cd4 <BME280_Init+0x288>)
 8001b80:	801a      	strh	r2, [r3, #0]
		p6 = BME280_Read16LE(BME280_DIG_P6);
 8001b82:	2098      	movs	r0, #152	; 0x98
 8001b84:	f7ff fed6 	bl	8001934 <BME280_Read16LE>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	b21a      	sxth	r2, r3
 8001b8c:	4b52      	ldr	r3, [pc, #328]	; (8001cd8 <BME280_Init+0x28c>)
 8001b8e:	801a      	strh	r2, [r3, #0]
		p7 = BME280_Read16LE(BME280_DIG_P7);
 8001b90:	209a      	movs	r0, #154	; 0x9a
 8001b92:	f7ff fecf 	bl	8001934 <BME280_Read16LE>
 8001b96:	4603      	mov	r3, r0
 8001b98:	b21a      	sxth	r2, r3
 8001b9a:	4b50      	ldr	r3, [pc, #320]	; (8001cdc <BME280_Init+0x290>)
 8001b9c:	801a      	strh	r2, [r3, #0]
		p8 = BME280_Read16LE(BME280_DIG_P8);
 8001b9e:	209c      	movs	r0, #156	; 0x9c
 8001ba0:	f7ff fec8 	bl	8001934 <BME280_Read16LE>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	b21a      	sxth	r2, r3
 8001ba8:	4b4d      	ldr	r3, [pc, #308]	; (8001ce0 <BME280_Init+0x294>)
 8001baa:	801a      	strh	r2, [r3, #0]
		p9 = BME280_Read16LE(BME280_DIG_P9);
 8001bac:	209e      	movs	r0, #158	; 0x9e
 8001bae:	f7ff fec1 	bl	8001934 <BME280_Read16LE>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	b21a      	sxth	r2, r3
 8001bb6:	4b4b      	ldr	r3, [pc, #300]	; (8001ce4 <BME280_Init+0x298>)
 8001bb8:	801a      	strh	r2, [r3, #0]

		h1 = BME280_Read8(BME280_DIG_H1);
 8001bba:	20a1      	movs	r0, #161	; 0xa1
 8001bbc:	f7ff fe7a 	bl	80018b4 <BME280_Read8>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	4b48      	ldr	r3, [pc, #288]	; (8001ce8 <BME280_Init+0x29c>)
 8001bc6:	701a      	strb	r2, [r3, #0]
		h2 = BME280_Read16LE(BME280_DIG_H2);
 8001bc8:	20e1      	movs	r0, #225	; 0xe1
 8001bca:	f7ff feb3 	bl	8001934 <BME280_Read16LE>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	b21a      	sxth	r2, r3
 8001bd2:	4b46      	ldr	r3, [pc, #280]	; (8001cec <BME280_Init+0x2a0>)
 8001bd4:	801a      	strh	r2, [r3, #0]
		h3 = BME280_Read8(BME280_DIG_H3);
 8001bd6:	20e3      	movs	r0, #227	; 0xe3
 8001bd8:	f7ff fe6c 	bl	80018b4 <BME280_Read8>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	461a      	mov	r2, r3
 8001be0:	4b43      	ldr	r3, [pc, #268]	; (8001cf0 <BME280_Init+0x2a4>)
 8001be2:	701a      	strb	r2, [r3, #0]
		h4 = ((BME280_Read8(BME280_DIG_H4) << 4 ) | (BME280_Read8(BME280_DIG_H4+1) & 0xF));
 8001be4:	20e4      	movs	r0, #228	; 0xe4
 8001be6:	f7ff fe65 	bl	80018b4 <BME280_Read8>
 8001bea:	4603      	mov	r3, r0
 8001bec:	011b      	lsls	r3, r3, #4
 8001bee:	b21c      	sxth	r4, r3
 8001bf0:	20e5      	movs	r0, #229	; 0xe5
 8001bf2:	f7ff fe5f 	bl	80018b4 <BME280_Read8>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	b21b      	sxth	r3, r3
 8001bfa:	f003 030f 	and.w	r3, r3, #15
 8001bfe:	b21b      	sxth	r3, r3
 8001c00:	4323      	orrs	r3, r4
 8001c02:	b21a      	sxth	r2, r3
 8001c04:	4b3b      	ldr	r3, [pc, #236]	; (8001cf4 <BME280_Init+0x2a8>)
 8001c06:	801a      	strh	r2, [r3, #0]
		h5 = ((BME280_Read8(BME280_DIG_H5+1) << 4) | (BME280_Read8(BME280_DIG_H5) >> 4));
 8001c08:	20e6      	movs	r0, #230	; 0xe6
 8001c0a:	f7ff fe53 	bl	80018b4 <BME280_Read8>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	011b      	lsls	r3, r3, #4
 8001c12:	b21c      	sxth	r4, r3
 8001c14:	20e5      	movs	r0, #229	; 0xe5
 8001c16:	f7ff fe4d 	bl	80018b4 <BME280_Read8>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	091b      	lsrs	r3, r3, #4
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	b21b      	sxth	r3, r3
 8001c22:	4323      	orrs	r3, r4
 8001c24:	b21a      	sxth	r2, r3
 8001c26:	4b34      	ldr	r3, [pc, #208]	; (8001cf8 <BME280_Init+0x2ac>)
 8001c28:	801a      	strh	r2, [r3, #0]
		h6 = (int8_t)BME280_Read8(BME280_DIG_H6);
 8001c2a:	20e7      	movs	r0, #231	; 0xe7
 8001c2c:	f7ff fe42 	bl	80018b4 <BME280_Read8>
 8001c30:	4603      	mov	r3, r0
 8001c32:	b25a      	sxtb	r2, r3
 8001c34:	4b31      	ldr	r3, [pc, #196]	; (8001cfc <BME280_Init+0x2b0>)
 8001c36:	701a      	strb	r2, [r3, #0]

		HumReg = BME280_Read8(BME280_HUM_CONTROL);
 8001c38:	20f2      	movs	r0, #242	; 0xf2
 8001c3a:	f7ff fe3b 	bl	80018b4 <BME280_Read8>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	73bb      	strb	r3, [r7, #14]
		HumReg &= 0xF8;
 8001c42:	7bbb      	ldrb	r3, [r7, #14]
 8001c44:	f023 0307 	bic.w	r3, r3, #7
 8001c48:	73bb      	strb	r3, [r7, #14]
		HumReg |= _huminidity_oversampling;
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	; (8001cb4 <BME280_Init+0x268>)
 8001c4c:	781a      	ldrb	r2, [r3, #0]
 8001c4e:	7bbb      	ldrb	r3, [r7, #14]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	73bb      	strb	r3, [r7, #14]
		BME280_Write8(BME280_HUM_CONTROL, HumReg);
 8001c54:	7bbb      	ldrb	r3, [r7, #14]
 8001c56:	4619      	mov	r1, r3
 8001c58:	20f2      	movs	r0, #242	; 0xf2
 8001c5a:	f7ff fe85 	bl	8001968 <BME280_Write8>
		HumReg = BME280_Read8(BME280_HUM_CONTROL);
 8001c5e:	20f2      	movs	r0, #242	; 0xf2
 8001c60:	f7ff fe28 	bl	80018b4 <BME280_Read8>
 8001c64:	4603      	mov	r3, r0
 8001c66:	73bb      	strb	r3, [r7, #14]
		BME280_Write8(BME280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001c68:	78fb      	ldrb	r3, [r7, #3]
 8001c6a:	015b      	lsls	r3, r3, #5
 8001c6c:	b25a      	sxtb	r2, r3
 8001c6e:	78bb      	ldrb	r3, [r7, #2]
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	b25b      	sxtb	r3, r3
 8001c74:	4313      	orrs	r3, r2
 8001c76:	b25a      	sxtb	r2, r3
 8001c78:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	b25b      	sxtb	r3, r3
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	4619      	mov	r1, r3
 8001c84:	20f4      	movs	r0, #244	; 0xf4
 8001c86:	f7ff fe6f 	bl	8001968 <BME280_Write8>

		if(mode == BME280_NORMALMODE)
 8001c8a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c8e:	2b03      	cmp	r3, #3
 8001c90:	d103      	bne.n	8001c9a <BME280_Init+0x24e>
		{
			BME280_SetConfig(BME280_STANDBY_MS_0_5, BME280_FILTER_OFF);
 8001c92:	2100      	movs	r1, #0
 8001c94:	2000      	movs	r0, #0
 8001c96:	f7ff feb9 	bl	8001a0c <BME280_SetConfig>
		}
}
 8001c9a:	bf00      	nop
 8001c9c:	3714      	adds	r7, #20
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd90      	pop	{r4, r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000608 	.word	0x20000608
 8001ca8:	2000060f 	.word	0x2000060f
 8001cac:	2000060c 	.word	0x2000060c
 8001cb0:	2000060d 	.word	0x2000060d
 8001cb4:	2000060e 	.word	0x2000060e
 8001cb8:	2000062e 	.word	0x2000062e
 8001cbc:	20000614 	.word	0x20000614
 8001cc0:	20000616 	.word	0x20000616
 8001cc4:	20000630 	.word	0x20000630
 8001cc8:	20000618 	.word	0x20000618
 8001ccc:	2000061a 	.word	0x2000061a
 8001cd0:	2000061c 	.word	0x2000061c
 8001cd4:	2000061e 	.word	0x2000061e
 8001cd8:	20000620 	.word	0x20000620
 8001cdc:	20000622 	.word	0x20000622
 8001ce0:	20000624 	.word	0x20000624
 8001ce4:	20000626 	.word	0x20000626
 8001ce8:	20000610 	.word	0x20000610
 8001cec:	20000628 	.word	0x20000628
 8001cf0:	20000611 	.word	0x20000611
 8001cf4:	2000062a 	.word	0x2000062a
 8001cf8:	2000062c 	.word	0x2000062c
 8001cfc:	20000612 	.word	0x20000612

08001d00 <BME280_ReadTemperature>:

float BME280_ReadTemperature(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BME280_FORCEDMODE)
 8001d06:	4b3f      	ldr	r3, [pc, #252]	; (8001e04 <BME280_ReadTemperature+0x104>)
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d12b      	bne.n	8001d66 <BME280_ReadTemperature+0x66>
  {
	  uint8_t mode;
	  uint8_t ctrl = BME280_Read8(BME280_CONTROL);
 8001d0e:	20f4      	movs	r0, #244	; 0xf4
 8001d10:	f7ff fdd0 	bl	80018b4 <BME280_Read8>
 8001d14:	4603      	mov	r3, r0
 8001d16:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8001d18:	7dfb      	ldrb	r3, [r7, #23]
 8001d1a:	f023 0303 	bic.w	r3, r3, #3
 8001d1e:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BME280_FORCEDMODE;
 8001d20:	7dfb      	ldrb	r3, [r7, #23]
 8001d22:	f043 0301 	orr.w	r3, r3, #1
 8001d26:	75fb      	strb	r3, [r7, #23]
	  BME280_Write8(BME280_CONTROL, ctrl);
 8001d28:	7dfb      	ldrb	r3, [r7, #23]
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	20f4      	movs	r0, #244	; 0xf4
 8001d2e:	f7ff fe1b 	bl	8001968 <BME280_Write8>

	  mode = BME280_Read8(BME280_CONTROL); 	// Read written mode
 8001d32:	20f4      	movs	r0, #244	; 0xf4
 8001d34:	f7ff fdbe 	bl	80018b4 <BME280_Read8>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 8001d3c:	7dbb      	ldrb	r3, [r7, #22]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	75bb      	strb	r3, [r7, #22]

	  if(mode == BME280_FORCEDMODE)
 8001d44:	7dbb      	ldrb	r3, [r7, #22]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d10d      	bne.n	8001d66 <BME280_ReadTemperature+0x66>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BME280_Read8(BME280_CONTROL);
 8001d4a:	20f4      	movs	r0, #244	; 0xf4
 8001d4c:	f7ff fdb2 	bl	80018b4 <BME280_Read8>
 8001d50:	4603      	mov	r3, r0
 8001d52:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8001d54:	7dbb      	ldrb	r3, [r7, #22]
 8001d56:	f003 0303 	and.w	r3, r3, #3
 8001d5a:	75bb      	strb	r3, [r7, #22]
			  if(mode == BME280_SLEEPMODE)
 8001d5c:	7dbb      	ldrb	r3, [r7, #22]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d000      	beq.n	8001d64 <BME280_ReadTemperature+0x64>
			  mode = BME280_Read8(BME280_CONTROL);
 8001d62:	e7f2      	b.n	8001d4a <BME280_ReadTemperature+0x4a>
				  break;
 8001d64:	bf00      	nop
		  }
	  }
  }

  int32_t adc_T = BME280_Read24(BME280_TEMPDATA);
 8001d66:	20fa      	movs	r0, #250	; 0xfa
 8001d68:	f7ff fe1a 	bl	80019a0 <BME280_Read24>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	613b      	str	r3, [r7, #16]
  if (adc_T == 0x800000)
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001d76:	d102      	bne.n	8001d7e <BME280_ReadTemperature+0x7e>
	  return -99;
 8001d78:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001e08 <BME280_ReadTemperature+0x108>
 8001d7c:	e03b      	b.n	8001df6 <BME280_ReadTemperature+0xf6>

  adc_T >>= 4;
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	111b      	asrs	r3, r3, #4
 8001d82:	613b      	str	r3, [r7, #16]

  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	10da      	asrs	r2, r3, #3
 8001d88:	4b20      	ldr	r3, [pc, #128]	; (8001e0c <BME280_ReadTemperature+0x10c>)
 8001d8a:	881b      	ldrh	r3, [r3, #0]
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	1ad3      	subs	r3, r2, r3
		  ((int32_t)t2)) >> 11;
 8001d90:	4a1f      	ldr	r2, [pc, #124]	; (8001e10 <BME280_ReadTemperature+0x110>)
 8001d92:	f9b2 2000 	ldrsh.w	r2, [r2]
  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001d96:	fb02 f303 	mul.w	r3, r2, r3
 8001d9a:	12db      	asrs	r3, r3, #11
 8001d9c:	60fb      	str	r3, [r7, #12]

  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	111b      	asrs	r3, r3, #4
 8001da2:	4a1a      	ldr	r2, [pc, #104]	; (8001e0c <BME280_ReadTemperature+0x10c>)
 8001da4:	8812      	ldrh	r2, [r2, #0]
 8001da6:	1a9b      	subs	r3, r3, r2
		  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	1112      	asrs	r2, r2, #4
 8001dac:	4917      	ldr	r1, [pc, #92]	; (8001e0c <BME280_ReadTemperature+0x10c>)
 8001dae:	8809      	ldrh	r1, [r1, #0]
 8001db0:	1a52      	subs	r2, r2, r1
  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001db2:	fb02 f303 	mul.w	r3, r2, r3
		  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001db6:	131b      	asrs	r3, r3, #12
		  ((int32_t)t3)) >> 14;
 8001db8:	4a16      	ldr	r2, [pc, #88]	; (8001e14 <BME280_ReadTemperature+0x114>)
 8001dba:	f9b2 2000 	ldrsh.w	r2, [r2]
		  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001dbe:	fb02 f303 	mul.w	r3, r2, r3
  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001dc2:	139b      	asrs	r3, r3, #14
 8001dc4:	60bb      	str	r3, [r7, #8]

  t_fine = var1 + var2;
 8001dc6:	68fa      	ldr	r2, [r7, #12]
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	4413      	add	r3, r2
 8001dcc:	4a12      	ldr	r2, [pc, #72]	; (8001e18 <BME280_ReadTemperature+0x118>)
 8001dce:	6013      	str	r3, [r2, #0]

  float T  = (t_fine * 5 + 128) >> 8;
 8001dd0:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <BME280_ReadTemperature+0x118>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	4413      	add	r3, r2
 8001dda:	3380      	adds	r3, #128	; 0x80
 8001ddc:	121b      	asrs	r3, r3, #8
 8001dde:	ee07 3a90 	vmov	s15, r3
 8001de2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001de6:	edc7 7a01 	vstr	s15, [r7, #4]
  return T/100;
 8001dea:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dee:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001e1c <BME280_ReadTemperature+0x11c>
 8001df2:	ee87 7aa6 	vdiv.f32	s14, s15, s13

  return -99;
}
 8001df6:	eef0 7a47 	vmov.f32	s15, s14
 8001dfa:	eeb0 0a67 	vmov.f32	s0, s15
 8001dfe:	3718      	adds	r7, #24
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	2000060f 	.word	0x2000060f
 8001e08:	c2c60000 	.word	0xc2c60000
 8001e0c:	2000062e 	.word	0x2000062e
 8001e10:	20000614 	.word	0x20000614
 8001e14:	20000616 	.word	0x20000616
 8001e18:	20000634 	.word	0x20000634
 8001e1c:	42c80000 	.word	0x42c80000

08001e20 <BME280_ReadTemperatureAndPressureAndHuminidity>:
	  float h = (v_x1_u32r>>12);
	  return  h / 1024.0;
}

uint8_t BME280_ReadTemperatureAndPressureAndHuminidity(float *temperature, int32_t *pressure, float *huminidity)
{
 8001e20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e24:	b0d2      	sub	sp, #328	; 0x148
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
 8001e2c:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
 8001e30:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
	int64_t var1, var2, p;

	// Must be done first to get the t_fine variable set up
	*temperature = BME280_ReadTemperature();
 8001e34:	f7ff ff64 	bl	8001d00 <BME280_ReadTemperature>
 8001e38:	eef0 7a40 	vmov.f32	s15, s0
 8001e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001e40:	edc3 7a00 	vstr	s15, [r3]

	if(*temperature == -99)
 8001e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001e48:	edd3 7a00 	vldr	s15, [r3]
 8001e4c:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 800211c <BME280_ReadTemperatureAndPressureAndHuminidity+0x2fc>
 8001e50:	eef4 7a47 	vcmp.f32	s15, s14
 8001e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e58:	d101      	bne.n	8001e5e <BME280_ReadTemperatureAndPressureAndHuminidity+0x3e>
	  return -1;
 8001e5a:	23ff      	movs	r3, #255	; 0xff
 8001e5c:	e33f      	b.n	80024de <BME280_ReadTemperatureAndPressureAndHuminidity+0x6be>

	int32_t adc_P = BME280_Read24(BME280_PRESSUREDATA);
 8001e5e:	20f7      	movs	r0, #247	; 0xf7
 8001e60:	f7ff fd9e 	bl	80019a0 <BME280_Read24>
 8001e64:	4603      	mov	r3, r0
 8001e66:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
	adc_P >>= 4;
 8001e6a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001e6e:	111b      	asrs	r3, r3, #4
 8001e70:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144

	var1 = ((int64_t)t_fine) - 128000;
 8001e74:	4baa      	ldr	r3, [pc, #680]	; (8002120 <BME280_ReadTemperatureAndPressureAndHuminidity+0x300>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	17da      	asrs	r2, r3, #31
 8001e7a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001e7e:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001e82:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8001e86:	460b      	mov	r3, r1
 8001e88:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 8001e8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8001e8e:	4613      	mov	r3, r2
 8001e90:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001e94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e96:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001e9a:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
	var2 = var1 * var1 * (int64_t)p6;
 8001e9e:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001ea2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001ea6:	fb03 f102 	mul.w	r1, r3, r2
 8001eaa:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001eae:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001eb2:	fb02 f303 	mul.w	r3, r2, r3
 8001eb6:	18ca      	adds	r2, r1, r3
 8001eb8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001ebc:	fba3 4503 	umull	r4, r5, r3, r3
 8001ec0:	1953      	adds	r3, r2, r5
 8001ec2:	461d      	mov	r5, r3
 8001ec4:	4b97      	ldr	r3, [pc, #604]	; (8002124 <BME280_ReadTemperatureAndPressureAndHuminidity+0x304>)
 8001ec6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eca:	b21b      	sxth	r3, r3
 8001ecc:	17da      	asrs	r2, r3, #31
 8001ece:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001ed2:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001ed6:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8001eda:	4603      	mov	r3, r0
 8001edc:	fb03 f205 	mul.w	r2, r3, r5
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	fb04 f303 	mul.w	r3, r4, r3
 8001ee6:	4413      	add	r3, r2
 8001ee8:	4602      	mov	r2, r0
 8001eea:	fba4 8902 	umull	r8, r9, r4, r2
 8001eee:	444b      	add	r3, r9
 8001ef0:	4699      	mov	r9, r3
 8001ef2:	e9c7 894c 	strd	r8, r9, [r7, #304]	; 0x130
 8001ef6:	e9c7 894c 	strd	r8, r9, [r7, #304]	; 0x130
	var2 = var2 + ((var1*(int64_t)p5)<<17);
 8001efa:	4b8b      	ldr	r3, [pc, #556]	; (8002128 <BME280_ReadTemperatureAndPressureAndHuminidity+0x308>)
 8001efc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f00:	b21b      	sxth	r3, r3
 8001f02:	17da      	asrs	r2, r3, #31
 8001f04:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001f08:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001f0c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001f10:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	; 0xb8
 8001f14:	462a      	mov	r2, r5
 8001f16:	fb02 f203 	mul.w	r2, r2, r3
 8001f1a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001f1e:	4621      	mov	r1, r4
 8001f20:	fb01 f303 	mul.w	r3, r1, r3
 8001f24:	441a      	add	r2, r3
 8001f26:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001f2a:	4621      	mov	r1, r4
 8001f2c:	fba3 ab01 	umull	sl, fp, r3, r1
 8001f30:	eb02 030b 	add.w	r3, r2, fp
 8001f34:	469b      	mov	fp, r3
 8001f36:	f04f 0000 	mov.w	r0, #0
 8001f3a:	f04f 0100 	mov.w	r1, #0
 8001f3e:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8001f42:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8001f46:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8001f4a:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8001f4e:	1814      	adds	r4, r2, r0
 8001f50:	643c      	str	r4, [r7, #64]	; 0x40
 8001f52:	414b      	adcs	r3, r1
 8001f54:	647b      	str	r3, [r7, #68]	; 0x44
 8001f56:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001f5a:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
	var2 = var2 + (((int64_t)p4)<<35);
 8001f5e:	4b73      	ldr	r3, [pc, #460]	; (800212c <BME280_ReadTemperatureAndPressureAndHuminidity+0x30c>)
 8001f60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f64:	b21b      	sxth	r3, r3
 8001f66:	17da      	asrs	r2, r3, #31
 8001f68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001f6c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001f70:	f04f 0000 	mov.w	r0, #0
 8001f74:	f04f 0100 	mov.w	r1, #0
 8001f78:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001f7c:	00d9      	lsls	r1, r3, #3
 8001f7e:	2000      	movs	r0, #0
 8001f80:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8001f84:	1814      	adds	r4, r2, r0
 8001f86:	63bc      	str	r4, [r7, #56]	; 0x38
 8001f88:	414b      	adcs	r3, r1
 8001f8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f8c:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001f90:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
	var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001f94:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001f98:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001f9c:	fb03 f102 	mul.w	r1, r3, r2
 8001fa0:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001fa4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001fa8:	fb02 f303 	mul.w	r3, r2, r3
 8001fac:	18ca      	adds	r2, r1, r3
 8001fae:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001fb2:	fba3 1303 	umull	r1, r3, r3, r3
 8001fb6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001fba:	460b      	mov	r3, r1
 8001fbc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001fc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001fc4:	18d3      	adds	r3, r2, r3
 8001fc6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001fca:	4b59      	ldr	r3, [pc, #356]	; (8002130 <BME280_ReadTemperatureAndPressureAndHuminidity+0x310>)
 8001fcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fd0:	b21b      	sxth	r3, r3
 8001fd2:	17da      	asrs	r2, r3, #31
 8001fd4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001fd8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001fdc:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001fe0:	462b      	mov	r3, r5
 8001fe2:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8001fe6:	4642      	mov	r2, r8
 8001fe8:	fb02 f203 	mul.w	r2, r2, r3
 8001fec:	464b      	mov	r3, r9
 8001fee:	4621      	mov	r1, r4
 8001ff0:	fb01 f303 	mul.w	r3, r1, r3
 8001ff4:	4413      	add	r3, r2
 8001ff6:	4622      	mov	r2, r4
 8001ff8:	4641      	mov	r1, r8
 8001ffa:	fba2 1201 	umull	r1, r2, r2, r1
 8001ffe:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8002002:	460a      	mov	r2, r1
 8002004:	f8c7 20f8 	str.w	r2, [r7, #248]	; 0xf8
 8002008:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 800200c:	4413      	add	r3, r2
 800200e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002012:	f04f 0000 	mov.w	r0, #0
 8002016:	f04f 0100 	mov.w	r1, #0
 800201a:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 800201e:	4623      	mov	r3, r4
 8002020:	0a18      	lsrs	r0, r3, #8
 8002022:	462b      	mov	r3, r5
 8002024:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8002028:	462b      	mov	r3, r5
 800202a:	1219      	asrs	r1, r3, #8
			((var1 * (int64_t)p2)<<12);
 800202c:	4b41      	ldr	r3, [pc, #260]	; (8002134 <BME280_ReadTemperatureAndPressureAndHuminidity+0x314>)
 800202e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002032:	b21b      	sxth	r3, r3
 8002034:	17da      	asrs	r2, r3, #31
 8002036:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800203a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800203e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002042:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002046:	464a      	mov	r2, r9
 8002048:	fb02 f203 	mul.w	r2, r2, r3
 800204c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002050:	4644      	mov	r4, r8
 8002052:	fb04 f303 	mul.w	r3, r4, r3
 8002056:	441a      	add	r2, r3
 8002058:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800205c:	4644      	mov	r4, r8
 800205e:	fba3 4304 	umull	r4, r3, r3, r4
 8002062:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002066:	4623      	mov	r3, r4
 8002068:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800206c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002070:	18d3      	adds	r3, r2, r3
 8002072:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002076:	f04f 0200 	mov.w	r2, #0
 800207a:	f04f 0300 	mov.w	r3, #0
 800207e:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8002082:	464c      	mov	r4, r9
 8002084:	0323      	lsls	r3, r4, #12
 8002086:	4644      	mov	r4, r8
 8002088:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800208c:	4644      	mov	r4, r8
 800208e:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8002090:	1884      	adds	r4, r0, r2
 8002092:	633c      	str	r4, [r7, #48]	; 0x30
 8002094:	eb41 0303 	adc.w	r3, r1, r3
 8002098:	637b      	str	r3, [r7, #52]	; 0x34
 800209a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800209e:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 80020a2:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 80020a6:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 80020aa:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 80020ae:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 80020b2:	4b21      	ldr	r3, [pc, #132]	; (8002138 <BME280_ReadTemperatureAndPressureAndHuminidity+0x318>)
 80020b4:	881b      	ldrh	r3, [r3, #0]
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	2200      	movs	r2, #0
 80020ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80020be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80020c2:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 80020c6:	462b      	mov	r3, r5
 80020c8:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 80020cc:	4642      	mov	r2, r8
 80020ce:	fb02 f203 	mul.w	r2, r2, r3
 80020d2:	464b      	mov	r3, r9
 80020d4:	4621      	mov	r1, r4
 80020d6:	fb01 f303 	mul.w	r3, r1, r3
 80020da:	4413      	add	r3, r2
 80020dc:	4622      	mov	r2, r4
 80020de:	4641      	mov	r1, r8
 80020e0:	fba2 1201 	umull	r1, r2, r2, r1
 80020e4:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80020e8:	460a      	mov	r2, r1
 80020ea:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 80020ee:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80020f2:	4413      	add	r3, r2
 80020f4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80020f8:	f04f 0200 	mov.w	r2, #0
 80020fc:	f04f 0300 	mov.w	r3, #0
 8002100:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002104:	4629      	mov	r1, r5
 8002106:	104a      	asrs	r2, r1, #1
 8002108:	4629      	mov	r1, r5
 800210a:	17cb      	asrs	r3, r1, #31
 800210c:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138

	if (var1 == 0) {
 8002110:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 8002114:	4313      	orrs	r3, r2
 8002116:	d111      	bne.n	800213c <BME280_ReadTemperatureAndPressureAndHuminidity+0x31c>
		return 0;  // avoid exception caused by division by zero
 8002118:	2300      	movs	r3, #0
 800211a:	e1e0      	b.n	80024de <BME280_ReadTemperatureAndPressureAndHuminidity+0x6be>
 800211c:	c2c60000 	.word	0xc2c60000
 8002120:	20000634 	.word	0x20000634
 8002124:	20000620 	.word	0x20000620
 8002128:	2000061e 	.word	0x2000061e
 800212c:	2000061c 	.word	0x2000061c
 8002130:	2000061a 	.word	0x2000061a
 8002134:	20000618 	.word	0x20000618
 8002138:	20000630 	.word	0x20000630
	}
	p = 1048576 - adc_P;
 800213c:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002140:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8002144:	17da      	asrs	r2, r3, #31
 8002146:	62bb      	str	r3, [r7, #40]	; 0x28
 8002148:	62fa      	str	r2, [r7, #44]	; 0x2c
 800214a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800214e:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	p = (((p<<31) - var2)*3125) / var1;
 8002152:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002156:	105b      	asrs	r3, r3, #1
 8002158:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800215c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002160:	07db      	lsls	r3, r3, #31
 8002162:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002166:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 800216a:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 800216e:	4621      	mov	r1, r4
 8002170:	1a89      	subs	r1, r1, r2
 8002172:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8002176:	4629      	mov	r1, r5
 8002178:	eb61 0303 	sbc.w	r3, r1, r3
 800217c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002180:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8002184:	4622      	mov	r2, r4
 8002186:	462b      	mov	r3, r5
 8002188:	1891      	adds	r1, r2, r2
 800218a:	6239      	str	r1, [r7, #32]
 800218c:	415b      	adcs	r3, r3
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
 8002190:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002194:	4621      	mov	r1, r4
 8002196:	1851      	adds	r1, r2, r1
 8002198:	61b9      	str	r1, [r7, #24]
 800219a:	4629      	mov	r1, r5
 800219c:	414b      	adcs	r3, r1
 800219e:	61fb      	str	r3, [r7, #28]
 80021a0:	f04f 0200 	mov.w	r2, #0
 80021a4:	f04f 0300 	mov.w	r3, #0
 80021a8:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80021ac:	4649      	mov	r1, r9
 80021ae:	018b      	lsls	r3, r1, #6
 80021b0:	4641      	mov	r1, r8
 80021b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021b6:	4641      	mov	r1, r8
 80021b8:	018a      	lsls	r2, r1, #6
 80021ba:	4641      	mov	r1, r8
 80021bc:	1889      	adds	r1, r1, r2
 80021be:	6139      	str	r1, [r7, #16]
 80021c0:	4649      	mov	r1, r9
 80021c2:	eb43 0101 	adc.w	r1, r3, r1
 80021c6:	6179      	str	r1, [r7, #20]
 80021c8:	f04f 0200 	mov.w	r2, #0
 80021cc:	f04f 0300 	mov.w	r3, #0
 80021d0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80021d4:	4649      	mov	r1, r9
 80021d6:	008b      	lsls	r3, r1, #2
 80021d8:	4641      	mov	r1, r8
 80021da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80021de:	4641      	mov	r1, r8
 80021e0:	008a      	lsls	r2, r1, #2
 80021e2:	4610      	mov	r0, r2
 80021e4:	4619      	mov	r1, r3
 80021e6:	4603      	mov	r3, r0
 80021e8:	4622      	mov	r2, r4
 80021ea:	189b      	adds	r3, r3, r2
 80021ec:	60bb      	str	r3, [r7, #8]
 80021ee:	460b      	mov	r3, r1
 80021f0:	462a      	mov	r2, r5
 80021f2:	eb42 0303 	adc.w	r3, r2, r3
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	f04f 0300 	mov.w	r3, #0
 8002200:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8002204:	4649      	mov	r1, r9
 8002206:	008b      	lsls	r3, r1, #2
 8002208:	4641      	mov	r1, r8
 800220a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800220e:	4641      	mov	r1, r8
 8002210:	008a      	lsls	r2, r1, #2
 8002212:	4610      	mov	r0, r2
 8002214:	4619      	mov	r1, r3
 8002216:	4603      	mov	r3, r0
 8002218:	4622      	mov	r2, r4
 800221a:	189b      	adds	r3, r3, r2
 800221c:	67bb      	str	r3, [r7, #120]	; 0x78
 800221e:	462b      	mov	r3, r5
 8002220:	460a      	mov	r2, r1
 8002222:	eb42 0303 	adc.w	r3, r2, r3
 8002226:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002228:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 800222c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002230:	f7fe fcfa 	bl	8000c28 <__aeabi_ldivmod>
 8002234:	4602      	mov	r2, r0
 8002236:	460b      	mov	r3, r1
 8002238:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 800223c:	4bab      	ldr	r3, [pc, #684]	; (80024ec <BME280_ReadTemperatureAndPressureAndHuminidity+0x6cc>)
 800223e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002242:	b21b      	sxth	r3, r3
 8002244:	17da      	asrs	r2, r3, #31
 8002246:	673b      	str	r3, [r7, #112]	; 0x70
 8002248:	677a      	str	r2, [r7, #116]	; 0x74
 800224a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 800224e:	f04f 0000 	mov.w	r0, #0
 8002252:	f04f 0100 	mov.w	r1, #0
 8002256:	0b50      	lsrs	r0, r2, #13
 8002258:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800225c:	1359      	asrs	r1, r3, #13
 800225e:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8002262:	462b      	mov	r3, r5
 8002264:	fb00 f203 	mul.w	r2, r0, r3
 8002268:	4623      	mov	r3, r4
 800226a:	fb03 f301 	mul.w	r3, r3, r1
 800226e:	4413      	add	r3, r2
 8002270:	4622      	mov	r2, r4
 8002272:	fba2 1200 	umull	r1, r2, r2, r0
 8002276:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800227a:	460a      	mov	r2, r1
 800227c:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8002280:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002284:	4413      	add	r3, r2
 8002286:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800228a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 800228e:	f04f 0000 	mov.w	r0, #0
 8002292:	f04f 0100 	mov.w	r1, #0
 8002296:	0b50      	lsrs	r0, r2, #13
 8002298:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800229c:	1359      	asrs	r1, r3, #13
 800229e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 80022a2:	462b      	mov	r3, r5
 80022a4:	fb00 f203 	mul.w	r2, r0, r3
 80022a8:	4623      	mov	r3, r4
 80022aa:	fb03 f301 	mul.w	r3, r3, r1
 80022ae:	4413      	add	r3, r2
 80022b0:	4622      	mov	r2, r4
 80022b2:	fba2 1200 	umull	r1, r2, r2, r0
 80022b6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80022ba:	460a      	mov	r2, r1
 80022bc:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 80022c0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80022c4:	4413      	add	r3, r2
 80022c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80022ca:	f04f 0200 	mov.w	r2, #0
 80022ce:	f04f 0300 	mov.w	r3, #0
 80022d2:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 80022d6:	4621      	mov	r1, r4
 80022d8:	0e4a      	lsrs	r2, r1, #25
 80022da:	4629      	mov	r1, r5
 80022dc:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80022e0:	4629      	mov	r1, r5
 80022e2:	164b      	asrs	r3, r1, #25
 80022e4:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
	var2 = (((int64_t)p8) * p) >> 19;
 80022e8:	4b81      	ldr	r3, [pc, #516]	; (80024f0 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6d0>)
 80022ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022ee:	b21b      	sxth	r3, r3
 80022f0:	17da      	asrs	r2, r3, #31
 80022f2:	66bb      	str	r3, [r7, #104]	; 0x68
 80022f4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80022f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80022fa:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 80022fe:	462a      	mov	r2, r5
 8002300:	fb02 f203 	mul.w	r2, r2, r3
 8002304:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002308:	4621      	mov	r1, r4
 800230a:	fb01 f303 	mul.w	r3, r1, r3
 800230e:	4413      	add	r3, r2
 8002310:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8002314:	4621      	mov	r1, r4
 8002316:	fba2 1201 	umull	r1, r2, r2, r1
 800231a:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800231e:	460a      	mov	r2, r1
 8002320:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8002324:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8002328:	4413      	add	r3, r2
 800232a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800232e:	f04f 0200 	mov.w	r2, #0
 8002332:	f04f 0300 	mov.w	r3, #0
 8002336:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 800233a:	4621      	mov	r1, r4
 800233c:	0cca      	lsrs	r2, r1, #19
 800233e:	4629      	mov	r1, r5
 8002340:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8002344:	4629      	mov	r1, r5
 8002346:	14cb      	asrs	r3, r1, #19
 8002348:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130

	p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 800234c:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8002350:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 8002354:	1884      	adds	r4, r0, r2
 8002356:	663c      	str	r4, [r7, #96]	; 0x60
 8002358:	eb41 0303 	adc.w	r3, r1, r3
 800235c:	667b      	str	r3, [r7, #100]	; 0x64
 800235e:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8002362:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002366:	4621      	mov	r1, r4
 8002368:	1889      	adds	r1, r1, r2
 800236a:	65b9      	str	r1, [r7, #88]	; 0x58
 800236c:	4629      	mov	r1, r5
 800236e:	eb43 0101 	adc.w	r1, r3, r1
 8002372:	65f9      	str	r1, [r7, #92]	; 0x5c
 8002374:	f04f 0000 	mov.w	r0, #0
 8002378:	f04f 0100 	mov.w	r1, #0
 800237c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8002380:	4623      	mov	r3, r4
 8002382:	0a18      	lsrs	r0, r3, #8
 8002384:	462b      	mov	r3, r5
 8002386:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800238a:	462b      	mov	r3, r5
 800238c:	1219      	asrs	r1, r3, #8
 800238e:	4b59      	ldr	r3, [pc, #356]	; (80024f4 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6d4>)
 8002390:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002394:	b21b      	sxth	r3, r3
 8002396:	17da      	asrs	r2, r3, #31
 8002398:	653b      	str	r3, [r7, #80]	; 0x50
 800239a:	657a      	str	r2, [r7, #84]	; 0x54
 800239c:	f04f 0200 	mov.w	r2, #0
 80023a0:	f04f 0300 	mov.w	r3, #0
 80023a4:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80023a8:	464c      	mov	r4, r9
 80023aa:	0123      	lsls	r3, r4, #4
 80023ac:	4644      	mov	r4, r8
 80023ae:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80023b2:	4644      	mov	r4, r8
 80023b4:	0122      	lsls	r2, r4, #4
 80023b6:	1884      	adds	r4, r0, r2
 80023b8:	603c      	str	r4, [r7, #0]
 80023ba:	eb41 0303 	adc.w	r3, r1, r3
 80023be:	607b      	str	r3, [r7, #4]
 80023c0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80023c4:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	*pressure = (int32_t)p/256;
 80023c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	da00      	bge.n	80023d2 <BME280_ReadTemperatureAndPressureAndHuminidity+0x5b2>
 80023d0:	33ff      	adds	r3, #255	; 0xff
 80023d2:	121b      	asrs	r3, r3, #8
 80023d4:	461a      	mov	r2, r3
 80023d6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80023da:	601a      	str	r2, [r3, #0]

	// Pressure section
	int32_t adc_H = BME280_Read16(BME280_HUMIDDATA);
 80023dc:	20fd      	movs	r0, #253	; 0xfd
 80023de:	f7ff fa87 	bl	80018f0 <BME280_Read16>
 80023e2:	4603      	mov	r3, r0
 80023e4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	if (adc_H == 0x8000) // value in case humidity measurement was disabled
 80023e8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80023ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023f0:	d101      	bne.n	80023f6 <BME280_ReadTemperatureAndPressureAndHuminidity+0x5d6>
		return -1; //error
 80023f2:	23ff      	movs	r3, #255	; 0xff
 80023f4:	e073      	b.n	80024de <BME280_ReadTemperatureAndPressureAndHuminidity+0x6be>

	int32_t v_x1_u32r;

	v_x1_u32r = (t_fine - ((int32_t)76800));
 80023f6:	4b40      	ldr	r3, [pc, #256]	; (80024f8 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6d8>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80023fe:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

	v_x1_u32r = (((((adc_H << 14) - (((int32_t)h4) << 20) -
 8002402:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002406:	039a      	lsls	r2, r3, #14
 8002408:	4b3c      	ldr	r3, [pc, #240]	; (80024fc <BME280_ReadTemperatureAndPressureAndHuminidity+0x6dc>)
 800240a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800240e:	051b      	lsls	r3, r3, #20
 8002410:	1ad2      	subs	r2, r2, r3
				  (((int32_t)h5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8002412:	4b3b      	ldr	r3, [pc, #236]	; (8002500 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6e0>)
 8002414:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002418:	4619      	mov	r1, r3
 800241a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800241e:	fb01 f303 	mul.w	r3, r1, r3
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)h4) << 20) -
 8002422:	1ad3      	subs	r3, r2, r3
				  (((int32_t)h5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8002424:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8002428:	13db      	asrs	r3, r3, #15
			   (((((((v_x1_u32r * ((int32_t)h6)) >> 10) *
 800242a:	4a36      	ldr	r2, [pc, #216]	; (8002504 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6e4>)
 800242c:	f992 2000 	ldrsb.w	r2, [r2]
 8002430:	4611      	mov	r1, r2
 8002432:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8002436:	fb01 f202 	mul.w	r2, r1, r2
 800243a:	1292      	asrs	r2, r2, #10
					(((v_x1_u32r * ((int32_t)h3)) >> 11) + ((int32_t)32768))) >> 10) +
 800243c:	4932      	ldr	r1, [pc, #200]	; (8002508 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6e8>)
 800243e:	7809      	ldrb	r1, [r1, #0]
 8002440:	4608      	mov	r0, r1
 8002442:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 8002446:	fb00 f101 	mul.w	r1, r0, r1
 800244a:	12c9      	asrs	r1, r1, #11
 800244c:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
			   (((((((v_x1_u32r * ((int32_t)h6)) >> 10) *
 8002450:	fb01 f202 	mul.w	r2, r1, r2
					(((v_x1_u32r * ((int32_t)h3)) >> 11) + ((int32_t)32768))) >> 10) +
 8002454:	1292      	asrs	r2, r2, #10
 8002456:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
				  ((int32_t)2097152)) * ((int32_t)h2) + 8192) >> 14));
 800245a:	492c      	ldr	r1, [pc, #176]	; (800250c <BME280_ReadTemperatureAndPressureAndHuminidity+0x6ec>)
 800245c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8002460:	fb01 f202 	mul.w	r2, r1, r2
 8002464:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8002468:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)h4) << 20) -
 800246a:	fb02 f303 	mul.w	r3, r2, r3
 800246e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8002472:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002476:	13db      	asrs	r3, r3, #15
 8002478:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800247c:	13d2      	asrs	r2, r2, #15
 800247e:	fb02 f303 	mul.w	r3, r2, r3
 8002482:	11db      	asrs	r3, r3, #7
							 ((int32_t)h1)) >> 4));
 8002484:	4a22      	ldr	r2, [pc, #136]	; (8002510 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6f0>)
 8002486:	7812      	ldrb	r2, [r2, #0]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8002488:	fb02 f303 	mul.w	r3, r2, r3
							 ((int32_t)h1)) >> 4));
 800248c:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 800248e:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

	v_x1_u32r = (v_x1_u32r < 0) ? 0 : v_x1_u32r;
 8002498:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800249c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80024a0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	v_x1_u32r = (v_x1_u32r > 419430400) ? 419430400 : v_x1_u32r;
 80024a4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80024a8:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80024ac:	bfa8      	it	ge
 80024ae:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80024b2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	float h = (v_x1_u32r>>12);
 80024b6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80024ba:	131b      	asrs	r3, r3, #12
 80024bc:	ee07 3a90 	vmov	s15, r3
 80024c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024c4:	edc7 7a47 	vstr	s15, [r7, #284]	; 0x11c
	*huminidity = h / 1024.0;
 80024c8:	ed97 7a47 	vldr	s14, [r7, #284]	; 0x11c
 80024cc:	eddf 6a11 	vldr	s13, [pc, #68]	; 8002514 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6f4>
 80024d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024d8:	edc3 7a00 	vstr	s15, [r3]

	return 0;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	f507 77a4 	add.w	r7, r7, #328	; 0x148
 80024e4:	46bd      	mov	sp, r7
 80024e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024ea:	bf00      	nop
 80024ec:	20000626 	.word	0x20000626
 80024f0:	20000624 	.word	0x20000624
 80024f4:	20000622 	.word	0x20000622
 80024f8:	20000634 	.word	0x20000634
 80024fc:	2000062a 	.word	0x2000062a
 8002500:	2000062c 	.word	0x2000062c
 8002504:	20000612 	.word	0x20000612
 8002508:	20000611 	.word	0x20000611
 800250c:	20000628 	.word	0x20000628
 8002510:	20000610 	.word	0x20000610
 8002514:	44800000 	.word	0x44800000

08002518 <drv8835_mode_control>:
#include "stm32f4xx_hal_tim.h"



void drv8835_mode_control(DRV8835_Mode mode)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	71fb      	strb	r3, [r7, #7]
	if(mode == Phase_Enable_Mode)
 8002522:	79fb      	ldrb	r3, [r7, #7]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d105      	bne.n	8002534 <drv8835_mode_control+0x1c>
		HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, SET);
 8002528:	2201      	movs	r2, #1
 800252a:	2101      	movs	r1, #1
 800252c:	4807      	ldr	r0, [pc, #28]	; (800254c <drv8835_mode_control+0x34>)
 800252e:	f003 fb81 	bl	8005c34 <HAL_GPIO_WritePin>
	else if(mode == In_In_Mode)
		HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, RESET);
}
 8002532:	e007      	b.n	8002544 <drv8835_mode_control+0x2c>
	else if(mode == In_In_Mode)
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d104      	bne.n	8002544 <drv8835_mode_control+0x2c>
		HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, RESET);
 800253a:	2200      	movs	r2, #0
 800253c:	2101      	movs	r1, #1
 800253e:	4803      	ldr	r0, [pc, #12]	; (800254c <drv8835_mode_control+0x34>)
 8002540:	f003 fb78 	bl	8005c34 <HAL_GPIO_WritePin>
}
 8002544:	bf00      	nop
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40020800 	.word	0x40020800

08002550 <drv8835_set_motorA_direction>:

void drv8835_set_motorA_direction(DRV8835_Direction dir)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	4603      	mov	r3, r0
 8002558:	71fb      	strb	r3, [r7, #7]
	if(dir == CW)
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d106      	bne.n	800256e <drv8835_set_motorA_direction+0x1e>
		HAL_GPIO_WritePin(APHASE_GPIO_Port, APHASE_Pin, SET);
 8002560:	2201      	movs	r2, #1
 8002562:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002566:	4808      	ldr	r0, [pc, #32]	; (8002588 <drv8835_set_motorA_direction+0x38>)
 8002568:	f003 fb64 	bl	8005c34 <HAL_GPIO_WritePin>
	else if(dir == CCW)
		HAL_GPIO_WritePin(APHASE_GPIO_Port, APHASE_Pin, RESET);
}
 800256c:	e008      	b.n	8002580 <drv8835_set_motorA_direction+0x30>
	else if(dir == CCW)
 800256e:	79fb      	ldrb	r3, [r7, #7]
 8002570:	2b01      	cmp	r3, #1
 8002572:	d105      	bne.n	8002580 <drv8835_set_motorA_direction+0x30>
		HAL_GPIO_WritePin(APHASE_GPIO_Port, APHASE_Pin, RESET);
 8002574:	2200      	movs	r2, #0
 8002576:	f44f 7100 	mov.w	r1, #512	; 0x200
 800257a:	4803      	ldr	r0, [pc, #12]	; (8002588 <drv8835_set_motorA_direction+0x38>)
 800257c:	f003 fb5a 	bl	8005c34 <HAL_GPIO_WritePin>
}
 8002580:	bf00      	nop
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40020000 	.word	0x40020000

0800258c <drv8835_set_motorA_speed>:

void drv8835_set_motorA_speed(uint8_t speed)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	4603      	mov	r3, r0
 8002594:	71fb      	strb	r3, [r7, #7]
	if(speed >= htim8.Instance->ARR)
 8002596:	79fa      	ldrb	r2, [r7, #7]
 8002598:	4b09      	ldr	r3, [pc, #36]	; (80025c0 <drv8835_set_motorA_speed+0x34>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800259e:	429a      	cmp	r2, r3
 80025a0:	d303      	bcc.n	80025aa <drv8835_set_motorA_speed+0x1e>
		speed = htim8.Instance->ARR;
 80025a2:	4b07      	ldr	r3, [pc, #28]	; (80025c0 <drv8835_set_motorA_speed+0x34>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a8:	71fb      	strb	r3, [r7, #7]

	__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, speed);
 80025aa:	4b05      	ldr	r3, [pc, #20]	; (80025c0 <drv8835_set_motorA_speed+0x34>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	79fa      	ldrb	r2, [r7, #7]
 80025b0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80025b2:	bf00      	nop
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	200007c8 	.word	0x200007c8

080025c4 <drv8835_init>:

void drv8835_init()
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
	drv8835_mode_control(Phase_Enable_Mode);
 80025c8:	2001      	movs	r0, #1
 80025ca:	f7ff ffa5 	bl	8002518 <drv8835_mode_control>
	drv8835_set_motorA_direction(CCW);
 80025ce:	2001      	movs	r0, #1
 80025d0:	f7ff ffbe 	bl	8002550 <drv8835_set_motorA_direction>
	drv8835_set_motorA_speed(0);
 80025d4:	2000      	movs	r0, #0
 80025d6:	f7ff ffd9 	bl	800258c <drv8835_set_motorA_speed>

	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80025da:	2100      	movs	r1, #0
 80025dc:	4802      	ldr	r0, [pc, #8]	; (80025e8 <drv8835_init+0x24>)
 80025de:	f006 fdfd 	bl	80091dc <HAL_TIM_PWM_Start>
}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	200007c8 	.word	0x200007c8

080025ec <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of MutexPrintf */
  MutexPrintfHandle = osMutexNew(&MutexPrintf_attributes);
 80025f0:	4879      	ldr	r0, [pc, #484]	; (80027d8 <MX_FREERTOS_Init+0x1ec>)
 80025f2:	f008 fb1f 	bl	800ac34 <osMutexNew>
 80025f6:	4603      	mov	r3, r0
 80025f8:	4a78      	ldr	r2, [pc, #480]	; (80027dc <MX_FREERTOS_Init+0x1f0>)
 80025fa:	6013      	str	r3, [r2, #0]

  /* creation of MutexI2C */
  MutexI2CHandle = osMutexNew(&MutexI2C_attributes);
 80025fc:	4878      	ldr	r0, [pc, #480]	; (80027e0 <MX_FREERTOS_Init+0x1f4>)
 80025fe:	f008 fb19 	bl	800ac34 <osMutexNew>
 8002602:	4603      	mov	r3, r0
 8002604:	4a77      	ldr	r2, [pc, #476]	; (80027e4 <MX_FREERTOS_Init+0x1f8>)
 8002606:	6013      	str	r3, [r2, #0]

  /* creation of MutexRTC */
  MutexRTCHandle = osMutexNew(&MutexRTC_attributes);
 8002608:	4877      	ldr	r0, [pc, #476]	; (80027e8 <MX_FREERTOS_Init+0x1fc>)
 800260a:	f008 fb13 	bl	800ac34 <osMutexNew>
 800260e:	4603      	mov	r3, r0
 8002610:	4a76      	ldr	r2, [pc, #472]	; (80027ec <MX_FREERTOS_Init+0x200>)
 8002612:	6013      	str	r3, [r2, #0]

  /* creation of MutexAlarm */
  MutexAlarmHandle = osMutexNew(&MutexAlarm_attributes);
 8002614:	4876      	ldr	r0, [pc, #472]	; (80027f0 <MX_FREERTOS_Init+0x204>)
 8002616:	f008 fb0d 	bl	800ac34 <osMutexNew>
 800261a:	4603      	mov	r3, r0
 800261c:	4a75      	ldr	r2, [pc, #468]	; (80027f4 <MX_FREERTOS_Init+0x208>)
 800261e:	6013      	str	r3, [r2, #0]

  /* creation of MutexI2C2 */
  MutexI2C2Handle = osMutexNew(&MutexI2C2_attributes);
 8002620:	4875      	ldr	r0, [pc, #468]	; (80027f8 <MX_FREERTOS_Init+0x20c>)
 8002622:	f008 fb07 	bl	800ac34 <osMutexNew>
 8002626:	4603      	mov	r3, r0
 8002628:	4a74      	ldr	r2, [pc, #464]	; (80027fc <MX_FREERTOS_Init+0x210>)
 800262a:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of BinarySemBme280 */
  BinarySemBme280Handle = osSemaphoreNew(1, 1, &BinarySemBme280_attributes);
 800262c:	4a74      	ldr	r2, [pc, #464]	; (8002800 <MX_FREERTOS_Init+0x214>)
 800262e:	2101      	movs	r1, #1
 8002630:	2001      	movs	r0, #1
 8002632:	f008 fc0d 	bl	800ae50 <osSemaphoreNew>
 8002636:	4603      	mov	r3, r0
 8002638:	4a72      	ldr	r2, [pc, #456]	; (8002804 <MX_FREERTOS_Init+0x218>)
 800263a:	6013      	str	r3, [r2, #0]

  /* creation of BinarySemBH1750 */
  BinarySemBH1750Handle = osSemaphoreNew(1, 1, &BinarySemBH1750_attributes);
 800263c:	4a72      	ldr	r2, [pc, #456]	; (8002808 <MX_FREERTOS_Init+0x21c>)
 800263e:	2101      	movs	r1, #1
 8002640:	2001      	movs	r0, #1
 8002642:	f008 fc05 	bl	800ae50 <osSemaphoreNew>
 8002646:	4603      	mov	r3, r0
 8002648:	4a70      	ldr	r2, [pc, #448]	; (800280c <MX_FREERTOS_Init+0x220>)
 800264a:	6013      	str	r3, [r2, #0]

  /* creation of BinarySemRTC */
  BinarySemRTCHandle = osSemaphoreNew(1, 1, &BinarySemRTC_attributes);
 800264c:	4a70      	ldr	r2, [pc, #448]	; (8002810 <MX_FREERTOS_Init+0x224>)
 800264e:	2101      	movs	r1, #1
 8002650:	2001      	movs	r0, #1
 8002652:	f008 fbfd 	bl	800ae50 <osSemaphoreNew>
 8002656:	4603      	mov	r3, r0
 8002658:	4a6e      	ldr	r2, [pc, #440]	; (8002814 <MX_FREERTOS_Init+0x228>)
 800265a:	6013      	str	r3, [r2, #0]

  /* creation of BinarySemCountUp */
  BinarySemCountUpHandle = osSemaphoreNew(1, 1, &BinarySemCountUp_attributes);
 800265c:	4a6e      	ldr	r2, [pc, #440]	; (8002818 <MX_FREERTOS_Init+0x22c>)
 800265e:	2101      	movs	r1, #1
 8002660:	2001      	movs	r0, #1
 8002662:	f008 fbf5 	bl	800ae50 <osSemaphoreNew>
 8002666:	4603      	mov	r3, r0
 8002668:	4a6c      	ldr	r2, [pc, #432]	; (800281c <MX_FREERTOS_Init+0x230>)
 800266a:	6013      	str	r3, [r2, #0]

  /* creation of BinarySemCountDown */
  BinarySemCountDownHandle = osSemaphoreNew(1, 1, &BinarySemCountDown_attributes);
 800266c:	4a6c      	ldr	r2, [pc, #432]	; (8002820 <MX_FREERTOS_Init+0x234>)
 800266e:	2101      	movs	r1, #1
 8002670:	2001      	movs	r0, #1
 8002672:	f008 fbed 	bl	800ae50 <osSemaphoreNew>
 8002676:	4603      	mov	r3, r0
 8002678:	4a6a      	ldr	r2, [pc, #424]	; (8002824 <MX_FREERTOS_Init+0x238>)
 800267a:	6013      	str	r3, [r2, #0]

  /* creation of BinarySemSetAlarm */
  BinarySemSetAlarmHandle = osSemaphoreNew(1, 1, &BinarySemSetAlarm_attributes);
 800267c:	4a6a      	ldr	r2, [pc, #424]	; (8002828 <MX_FREERTOS_Init+0x23c>)
 800267e:	2101      	movs	r1, #1
 8002680:	2001      	movs	r0, #1
 8002682:	f008 fbe5 	bl	800ae50 <osSemaphoreNew>
 8002686:	4603      	mov	r3, r0
 8002688:	4a68      	ldr	r2, [pc, #416]	; (800282c <MX_FREERTOS_Init+0x240>)
 800268a:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of TimerBmeData */
  TimerBmeDataHandle = osTimerNew(CallbackTimerBmeData, osTimerPeriodic, NULL, &TimerBmeData_attributes);
 800268c:	4b68      	ldr	r3, [pc, #416]	; (8002830 <MX_FREERTOS_Init+0x244>)
 800268e:	2200      	movs	r2, #0
 8002690:	2101      	movs	r1, #1
 8002692:	4868      	ldr	r0, [pc, #416]	; (8002834 <MX_FREERTOS_Init+0x248>)
 8002694:	f008 fa24 	bl	800aae0 <osTimerNew>
 8002698:	4603      	mov	r3, r0
 800269a:	4a67      	ldr	r2, [pc, #412]	; (8002838 <MX_FREERTOS_Init+0x24c>)
 800269c:	6013      	str	r3, [r2, #0]

  /* creation of TimerBh1750Data */
  TimerBh1750DataHandle = osTimerNew(CallbackTimerBh1750Data, osTimerPeriodic, NULL, &TimerBh1750Data_attributes);
 800269e:	4b67      	ldr	r3, [pc, #412]	; (800283c <MX_FREERTOS_Init+0x250>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	2101      	movs	r1, #1
 80026a4:	4866      	ldr	r0, [pc, #408]	; (8002840 <MX_FREERTOS_Init+0x254>)
 80026a6:	f008 fa1b 	bl	800aae0 <osTimerNew>
 80026aa:	4603      	mov	r3, r0
 80026ac:	4a65      	ldr	r2, [pc, #404]	; (8002844 <MX_FREERTOS_Init+0x258>)
 80026ae:	6013      	str	r3, [r2, #0]

  /* creation of TimerRTC */
  TimerRTCHandle = osTimerNew(CallbackTimerRTC, osTimerPeriodic, NULL, &TimerRTC_attributes);
 80026b0:	4b65      	ldr	r3, [pc, #404]	; (8002848 <MX_FREERTOS_Init+0x25c>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	2101      	movs	r1, #1
 80026b6:	4865      	ldr	r0, [pc, #404]	; (800284c <MX_FREERTOS_Init+0x260>)
 80026b8:	f008 fa12 	bl	800aae0 <osTimerNew>
 80026bc:	4603      	mov	r3, r0
 80026be:	4a64      	ldr	r2, [pc, #400]	; (8002850 <MX_FREERTOS_Init+0x264>)
 80026c0:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of QueueBme */
  QueueBmeHandle = osMessageQueueNew (16, sizeof(BmeData_t), &QueueBme_attributes);
 80026c2:	4a64      	ldr	r2, [pc, #400]	; (8002854 <MX_FREERTOS_Init+0x268>)
 80026c4:	210c      	movs	r1, #12
 80026c6:	2010      	movs	r0, #16
 80026c8:	f008 fce2 	bl	800b090 <osMessageQueueNew>
 80026cc:	4603      	mov	r3, r0
 80026ce:	4a62      	ldr	r2, [pc, #392]	; (8002858 <MX_FREERTOS_Init+0x26c>)
 80026d0:	6013      	str	r3, [r2, #0]

  /* creation of QueueBh1750 */
  QueueBh1750Handle = osMessageQueueNew (16, sizeof(BHData_t), &QueueBh1750_attributes);
 80026d2:	4a62      	ldr	r2, [pc, #392]	; (800285c <MX_FREERTOS_Init+0x270>)
 80026d4:	2104      	movs	r1, #4
 80026d6:	2010      	movs	r0, #16
 80026d8:	f008 fcda 	bl	800b090 <osMessageQueueNew>
 80026dc:	4603      	mov	r3, r0
 80026de:	4a60      	ldr	r2, [pc, #384]	; (8002860 <MX_FREERTOS_Init+0x274>)
 80026e0:	6013      	str	r3, [r2, #0]

  /* creation of QueueRTCData */
  QueueRTCDataHandle = osMessageQueueNew (16, sizeof(RTC_DateTypeDef), &QueueRTCData_attributes);
 80026e2:	4a60      	ldr	r2, [pc, #384]	; (8002864 <MX_FREERTOS_Init+0x278>)
 80026e4:	2104      	movs	r1, #4
 80026e6:	2010      	movs	r0, #16
 80026e8:	f008 fcd2 	bl	800b090 <osMessageQueueNew>
 80026ec:	4603      	mov	r3, r0
 80026ee:	4a5e      	ldr	r2, [pc, #376]	; (8002868 <MX_FREERTOS_Init+0x27c>)
 80026f0:	6013      	str	r3, [r2, #0]

  /* creation of QueueRTCTime */
  QueueRTCTimeHandle = osMessageQueueNew (16, sizeof(RTC_TimeTypeDef), &QueueRTCTime_attributes);
 80026f2:	4a5e      	ldr	r2, [pc, #376]	; (800286c <MX_FREERTOS_Init+0x280>)
 80026f4:	2114      	movs	r1, #20
 80026f6:	2010      	movs	r0, #16
 80026f8:	f008 fcca 	bl	800b090 <osMessageQueueNew>
 80026fc:	4603      	mov	r3, r0
 80026fe:	4a5c      	ldr	r2, [pc, #368]	; (8002870 <MX_FREERTOS_Init+0x284>)
 8002700:	6013      	str	r3, [r2, #0]

  /* creation of QueueCounterPump */
  QueueCounterPumpHandle = osMessageQueueNew (16, sizeof(RTC_TimeTypeDef), &QueueCounterPump_attributes);
 8002702:	4a5c      	ldr	r2, [pc, #368]	; (8002874 <MX_FREERTOS_Init+0x288>)
 8002704:	2114      	movs	r1, #20
 8002706:	2010      	movs	r0, #16
 8002708:	f008 fcc2 	bl	800b090 <osMessageQueueNew>
 800270c:	4603      	mov	r3, r0
 800270e:	4a5a      	ldr	r2, [pc, #360]	; (8002878 <MX_FREERTOS_Init+0x28c>)
 8002710:	6013      	str	r3, [r2, #0]

  /* creation of QueueAlarm */
  QueueAlarmHandle = osMessageQueueNew (16, sizeof(RTC_TimeTypeDef), &QueueAlarm_attributes);
 8002712:	4a5a      	ldr	r2, [pc, #360]	; (800287c <MX_FREERTOS_Init+0x290>)
 8002714:	2114      	movs	r1, #20
 8002716:	2010      	movs	r0, #16
 8002718:	f008 fcba 	bl	800b090 <osMessageQueueNew>
 800271c:	4603      	mov	r3, r0
 800271e:	4a58      	ldr	r2, [pc, #352]	; (8002880 <MX_FREERTOS_Init+0x294>)
 8002720:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TaskLed */
  TaskLedHandle = osThreadNew(StartTaskL, NULL, &TaskLed_attributes);
 8002722:	4a58      	ldr	r2, [pc, #352]	; (8002884 <MX_FREERTOS_Init+0x298>)
 8002724:	2100      	movs	r1, #0
 8002726:	4858      	ldr	r0, [pc, #352]	; (8002888 <MX_FREERTOS_Init+0x29c>)
 8002728:	f007 ffd8 	bl	800a6dc <osThreadNew>
 800272c:	4603      	mov	r3, r0
 800272e:	4a57      	ldr	r2, [pc, #348]	; (800288c <MX_FREERTOS_Init+0x2a0>)
 8002730:	6013      	str	r3, [r2, #0]

  /* creation of TaskRTC */
  TaskRTCHandle = osThreadNew(StartTaskRTC, NULL, &TaskRTC_attributes);
 8002732:	4a57      	ldr	r2, [pc, #348]	; (8002890 <MX_FREERTOS_Init+0x2a4>)
 8002734:	2100      	movs	r1, #0
 8002736:	4857      	ldr	r0, [pc, #348]	; (8002894 <MX_FREERTOS_Init+0x2a8>)
 8002738:	f007 ffd0 	bl	800a6dc <osThreadNew>
 800273c:	4603      	mov	r3, r0
 800273e:	4a56      	ldr	r2, [pc, #344]	; (8002898 <MX_FREERTOS_Init+0x2ac>)
 8002740:	6013      	str	r3, [r2, #0]

  /* creation of TaskBme280 */
  TaskBme280Handle = osThreadNew(StartTaskBme280, NULL, &TaskBme280_attributes);
 8002742:	4a56      	ldr	r2, [pc, #344]	; (800289c <MX_FREERTOS_Init+0x2b0>)
 8002744:	2100      	movs	r1, #0
 8002746:	4856      	ldr	r0, [pc, #344]	; (80028a0 <MX_FREERTOS_Init+0x2b4>)
 8002748:	f007 ffc8 	bl	800a6dc <osThreadNew>
 800274c:	4603      	mov	r3, r0
 800274e:	4a55      	ldr	r2, [pc, #340]	; (80028a4 <MX_FREERTOS_Init+0x2b8>)
 8002750:	6013      	str	r3, [r2, #0]

  /* creation of TaskBH1750 */
  TaskBH1750Handle = osThreadNew(StartTaskBH1750, NULL, &TaskBH1750_attributes);
 8002752:	4a55      	ldr	r2, [pc, #340]	; (80028a8 <MX_FREERTOS_Init+0x2bc>)
 8002754:	2100      	movs	r1, #0
 8002756:	4855      	ldr	r0, [pc, #340]	; (80028ac <MX_FREERTOS_Init+0x2c0>)
 8002758:	f007 ffc0 	bl	800a6dc <osThreadNew>
 800275c:	4603      	mov	r3, r0
 800275e:	4a54      	ldr	r2, [pc, #336]	; (80028b0 <MX_FREERTOS_Init+0x2c4>)
 8002760:	6013      	str	r3, [r2, #0]

  /* creation of TaskSSD1306 */
  TaskSSD1306Handle = osThreadNew(StartTaskSSD1306, NULL, &TaskSSD1306_attributes);
 8002762:	4a54      	ldr	r2, [pc, #336]	; (80028b4 <MX_FREERTOS_Init+0x2c8>)
 8002764:	2100      	movs	r1, #0
 8002766:	4854      	ldr	r0, [pc, #336]	; (80028b8 <MX_FREERTOS_Init+0x2cc>)
 8002768:	f007 ffb8 	bl	800a6dc <osThreadNew>
 800276c:	4603      	mov	r3, r0
 800276e:	4a53      	ldr	r2, [pc, #332]	; (80028bc <MX_FREERTOS_Init+0x2d0>)
 8002770:	6013      	str	r3, [r2, #0]

  /* creation of TaskPumpON */
  TaskPumpONHandle = osThreadNew(StartTaskPumpON, NULL, &TaskPumpON_attributes);
 8002772:	4a53      	ldr	r2, [pc, #332]	; (80028c0 <MX_FREERTOS_Init+0x2d4>)
 8002774:	2100      	movs	r1, #0
 8002776:	4853      	ldr	r0, [pc, #332]	; (80028c4 <MX_FREERTOS_Init+0x2d8>)
 8002778:	f007 ffb0 	bl	800a6dc <osThreadNew>
 800277c:	4603      	mov	r3, r0
 800277e:	4a52      	ldr	r2, [pc, #328]	; (80028c8 <MX_FREERTOS_Init+0x2dc>)
 8002780:	6013      	str	r3, [r2, #0]

  /* creation of TaskPumpOFF */
  TaskPumpOFFHandle = osThreadNew(StartTaskPumpOFF, NULL, &TaskPumpOFF_attributes);
 8002782:	4a52      	ldr	r2, [pc, #328]	; (80028cc <MX_FREERTOS_Init+0x2e0>)
 8002784:	2100      	movs	r1, #0
 8002786:	4852      	ldr	r0, [pc, #328]	; (80028d0 <MX_FREERTOS_Init+0x2e4>)
 8002788:	f007 ffa8 	bl	800a6dc <osThreadNew>
 800278c:	4603      	mov	r3, r0
 800278e:	4a51      	ldr	r2, [pc, #324]	; (80028d4 <MX_FREERTOS_Init+0x2e8>)
 8002790:	6013      	str	r3, [r2, #0]

  /* creation of TaskCounterUp */
  TaskCounterUpHandle = osThreadNew(StartTaskCounterPumpUp, NULL, &TaskCounterUp_attributes);
 8002792:	4a51      	ldr	r2, [pc, #324]	; (80028d8 <MX_FREERTOS_Init+0x2ec>)
 8002794:	2100      	movs	r1, #0
 8002796:	4851      	ldr	r0, [pc, #324]	; (80028dc <MX_FREERTOS_Init+0x2f0>)
 8002798:	f007 ffa0 	bl	800a6dc <osThreadNew>
 800279c:	4603      	mov	r3, r0
 800279e:	4a50      	ldr	r2, [pc, #320]	; (80028e0 <MX_FREERTOS_Init+0x2f4>)
 80027a0:	6013      	str	r3, [r2, #0]

  /* creation of TaskCounterDown */
  TaskCounterDownHandle = osThreadNew(StartTaskCounterDown, NULL, &TaskCounterDown_attributes);
 80027a2:	4a50      	ldr	r2, [pc, #320]	; (80028e4 <MX_FREERTOS_Init+0x2f8>)
 80027a4:	2100      	movs	r1, #0
 80027a6:	4850      	ldr	r0, [pc, #320]	; (80028e8 <MX_FREERTOS_Init+0x2fc>)
 80027a8:	f007 ff98 	bl	800a6dc <osThreadNew>
 80027ac:	4603      	mov	r3, r0
 80027ae:	4a4f      	ldr	r2, [pc, #316]	; (80028ec <MX_FREERTOS_Init+0x300>)
 80027b0:	6013      	str	r3, [r2, #0]

  /* creation of TaskAlarmCountU */
  TaskAlarmCountUHandle = osThreadNew(StartTaskAlarmCounterUp, NULL, &TaskAlarmCountU_attributes);
 80027b2:	4a4f      	ldr	r2, [pc, #316]	; (80028f0 <MX_FREERTOS_Init+0x304>)
 80027b4:	2100      	movs	r1, #0
 80027b6:	484f      	ldr	r0, [pc, #316]	; (80028f4 <MX_FREERTOS_Init+0x308>)
 80027b8:	f007 ff90 	bl	800a6dc <osThreadNew>
 80027bc:	4603      	mov	r3, r0
 80027be:	4a4e      	ldr	r2, [pc, #312]	; (80028f8 <MX_FREERTOS_Init+0x30c>)
 80027c0:	6013      	str	r3, [r2, #0]

  /* creation of TaskAlarmCountD */
  TaskAlarmCountDHandle = osThreadNew(StartTaskAlarmCountDown, NULL, &TaskAlarmCountD_attributes);
 80027c2:	4a4e      	ldr	r2, [pc, #312]	; (80028fc <MX_FREERTOS_Init+0x310>)
 80027c4:	2100      	movs	r1, #0
 80027c6:	484e      	ldr	r0, [pc, #312]	; (8002900 <MX_FREERTOS_Init+0x314>)
 80027c8:	f007 ff88 	bl	800a6dc <osThreadNew>
 80027cc:	4603      	mov	r3, r0
 80027ce:	4a4d      	ldr	r2, [pc, #308]	; (8002904 <MX_FREERTOS_Init+0x318>)
 80027d0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80027d2:	bf00      	nop
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	08011ca4 	.word	0x08011ca4
 80027dc:	20000688 	.word	0x20000688
 80027e0:	08011cb4 	.word	0x08011cb4
 80027e4:	2000068c 	.word	0x2000068c
 80027e8:	08011cc4 	.word	0x08011cc4
 80027ec:	20000690 	.word	0x20000690
 80027f0:	08011cd4 	.word	0x08011cd4
 80027f4:	20000694 	.word	0x20000694
 80027f8:	08011ce4 	.word	0x08011ce4
 80027fc:	20000698 	.word	0x20000698
 8002800:	08011cf4 	.word	0x08011cf4
 8002804:	2000069c 	.word	0x2000069c
 8002808:	08011d04 	.word	0x08011d04
 800280c:	200006a0 	.word	0x200006a0
 8002810:	08011d14 	.word	0x08011d14
 8002814:	200006a4 	.word	0x200006a4
 8002818:	08011d24 	.word	0x08011d24
 800281c:	200006a8 	.word	0x200006a8
 8002820:	08011d34 	.word	0x08011d34
 8002824:	200006ac 	.word	0x200006ac
 8002828:	08011d44 	.word	0x08011d44
 800282c:	200006b0 	.word	0x200006b0
 8002830:	08011c74 	.word	0x08011c74
 8002834:	08003135 	.word	0x08003135
 8002838:	2000067c 	.word	0x2000067c
 800283c:	08011c84 	.word	0x08011c84
 8002840:	08003155 	.word	0x08003155
 8002844:	20000680 	.word	0x20000680
 8002848:	08011c94 	.word	0x08011c94
 800284c:	08003175 	.word	0x08003175
 8002850:	20000684 	.word	0x20000684
 8002854:	08011be4 	.word	0x08011be4
 8002858:	20000664 	.word	0x20000664
 800285c:	08011bfc 	.word	0x08011bfc
 8002860:	20000668 	.word	0x20000668
 8002864:	08011c14 	.word	0x08011c14
 8002868:	2000066c 	.word	0x2000066c
 800286c:	08011c2c 	.word	0x08011c2c
 8002870:	20000670 	.word	0x20000670
 8002874:	08011c44 	.word	0x08011c44
 8002878:	20000674 	.word	0x20000674
 800287c:	08011c5c 	.word	0x08011c5c
 8002880:	20000678 	.word	0x20000678
 8002884:	08011a58 	.word	0x08011a58
 8002888:	08002909 	.word	0x08002909
 800288c:	20000638 	.word	0x20000638
 8002890:	08011a7c 	.word	0x08011a7c
 8002894:	08002941 	.word	0x08002941
 8002898:	2000063c 	.word	0x2000063c
 800289c:	08011aa0 	.word	0x08011aa0
 80028a0:	08002b71 	.word	0x08002b71
 80028a4:	20000640 	.word	0x20000640
 80028a8:	08011ac4 	.word	0x08011ac4
 80028ac:	08002c59 	.word	0x08002c59
 80028b0:	20000644 	.word	0x20000644
 80028b4:	08011ae8 	.word	0x08011ae8
 80028b8:	08002d25 	.word	0x08002d25
 80028bc:	20000648 	.word	0x20000648
 80028c0:	08011b0c 	.word	0x08011b0c
 80028c4:	08002edd 	.word	0x08002edd
 80028c8:	2000064c 	.word	0x2000064c
 80028cc:	08011b30 	.word	0x08011b30
 80028d0:	08002f03 	.word	0x08002f03
 80028d4:	20000650 	.word	0x20000650
 80028d8:	08011b54 	.word	0x08011b54
 80028dc:	08002f21 	.word	0x08002f21
 80028e0:	20000654 	.word	0x20000654
 80028e4:	08011b78 	.word	0x08011b78
 80028e8:	08002f9d 	.word	0x08002f9d
 80028ec:	20000658 	.word	0x20000658
 80028f0:	08011b9c 	.word	0x08011b9c
 80028f4:	0800301d 	.word	0x0800301d
 80028f8:	2000065c 	.word	0x2000065c
 80028fc:	08011bc0 	.word	0x08011bc0
 8002900:	080030a5 	.word	0x080030a5
 8002904:	20000660 	.word	0x20000660

08002908 <StartTaskL>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTaskL */
void StartTaskL(void *argument)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskL */
	uint32_t tick4 = osKernelGetTickCount();
 8002910:	f007 fec6 	bl	800a6a0 <osKernelGetTickCount>
 8002914:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  tick4 += ((10000 * osKernelGetTickFreq()) / 1000);
 8002916:	f007 fed8 	bl	800a6ca <osKernelGetTickFreq>
 800291a:	4603      	mov	r3, r0
 800291c:	f242 7210 	movw	r2, #10000	; 0x2710
 8002920:	fb02 f303 	mul.w	r3, r2, r3
 8002924:	4a05      	ldr	r2, [pc, #20]	; (800293c <StartTaskL+0x34>)
 8002926:	fba2 2303 	umull	r2, r3, r2, r3
 800292a:	099b      	lsrs	r3, r3, #6
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	4413      	add	r3, r2
 8002930:	60fb      	str	r3, [r7, #12]
	  osDelayUntil(tick4);
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	f008 f891 	bl	800aa5a <osDelayUntil>
	  tick4 += ((10000 * osKernelGetTickFreq()) / 1000);
 8002938:	e7ed      	b.n	8002916 <StartTaskL+0xe>
 800293a:	bf00      	nop
 800293c:	10624dd3 	.word	0x10624dd3

08002940 <StartTaskRTC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskRTC */
void StartTaskRTC(void *argument)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b0a8      	sub	sp, #160	; 0xa0
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]





 	 _AlarmON.AlarmTime.Hours = 8 ;
 8002948:	2308      	movs	r3, #8
 800294a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 	 _AlarmON.AlarmTime.Minutes = 0 ;
 800294e:	2300      	movs	r3, #0
 8002950:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 	_AlarmON.AlarmTime.Seconds = 0 ;
 8002954:	2300      	movs	r3, #0
 8002956:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a


	 _AlarmOFF.AlarmTime.Hours = 8 ;
 800295a:	2308      	movs	r3, #8
 800295c:	f887 3020 	strb.w	r3, [r7, #32]
	 _AlarmOFF.AlarmTime.Minutes = 1 ;
 8002960:	2301      	movs	r3, #1
 8002962:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	_AlarmOFF.AlarmTime.Seconds = 0 ;
 8002966:	2300      	movs	r3, #0
 8002968:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22




 	HAL_RTC_Init(&hrtc);
 800296c:	4874      	ldr	r0, [pc, #464]	; (8002b40 <StartTaskRTC+0x200>)
 800296e:	f005 fef3 	bl	8008758 <HAL_RTC_Init>
	HAL_RTC_GetDate(&hrtc, &_RTCDate, RTC_FORMAT_BIN);
 8002972:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002976:	2200      	movs	r2, #0
 8002978:	4619      	mov	r1, r3
 800297a:	4871      	ldr	r0, [pc, #452]	; (8002b40 <StartTaskRTC+0x200>)
 800297c:	f006 f8de 	bl	8008b3c <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc, &_RTCTime, RTC_FORMAT_BIN);
 8002980:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002984:	2200      	movs	r2, #0
 8002986:	4619      	mov	r1, r3
 8002988:	486d      	ldr	r0, [pc, #436]	; (8002b40 <StartTaskRTC+0x200>)
 800298a:	f005 fff5 	bl	8008978 <HAL_RTC_GetTime>

	HAL_RTC_SetAlarm(&hrtc, &_AlarmON, RTC_FORMAT_BIN);
 800298e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002992:	2200      	movs	r2, #0
 8002994:	4619      	mov	r1, r3
 8002996:	486a      	ldr	r0, [pc, #424]	; (8002b40 <StartTaskRTC+0x200>)
 8002998:	f006 f91f 	bl	8008bda <HAL_RTC_SetAlarm>
	HAL_RTC_SetAlarm(&hrtc, &_AlarmOFF, RTC_FORMAT_BIN);
 800299c:	f107 0320 	add.w	r3, r7, #32
 80029a0:	2200      	movs	r2, #0
 80029a2:	4619      	mov	r1, r3
 80029a4:	4866      	ldr	r0, [pc, #408]	; (8002b40 <StartTaskRTC+0x200>)
 80029a6:	f006 f918 	bl	8008bda <HAL_RTC_SetAlarm>
//	_RTCTime.Seconds =0x0;
// 	HAL_RTC_SetDate(&hrtc, &_RTCDate, RTC_FORMAT_BIN);
// 	HAL_RTC_SetTime(&hrtc, &_RTCTime, RTC_FORMAT_BIN);


 	osTimerStart(TimerRTCHandle, 200);
 80029aa:	4b66      	ldr	r3, [pc, #408]	; (8002b44 <StartTaskRTC+0x204>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	21c8      	movs	r1, #200	; 0xc8
 80029b0:	4618      	mov	r0, r3
 80029b2:	f008 f911 	bl	800abd8 <osTimerStart>
 	uint32_t tick4 = osKernelGetTickCount();
 80029b6:	f007 fe73 	bl	800a6a0 <osKernelGetTickCount>
 80029ba:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
  for(;;)
  {
//	  osMessageQueuePut(QueueCounterPumpHandle, &_PumpOperatingTime, 0, 10);
//	  osMessageQueuePut(QueueAlarmHandle, &_AlarmPeriod, 0, 10);

	  HAL_RTC_GetDate(&hrtc, &_RTCDate, RTC_FORMAT_BIN);
 80029be:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80029c2:	2200      	movs	r2, #0
 80029c4:	4619      	mov	r1, r3
 80029c6:	485e      	ldr	r0, [pc, #376]	; (8002b40 <StartTaskRTC+0x200>)
 80029c8:	f006 f8b8 	bl	8008b3c <HAL_RTC_GetDate>
	  HAL_RTC_GetTime(&hrtc, &_RTCTime, RTC_FORMAT_BIN);
 80029cc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80029d0:	2200      	movs	r2, #0
 80029d2:	4619      	mov	r1, r3
 80029d4:	485a      	ldr	r0, [pc, #360]	; (8002b40 <StartTaskRTC+0x200>)
 80029d6:	f005 ffcf 	bl	8008978 <HAL_RTC_GetTime>

//	  osMessageQueueGet(QueueAlarmHandle, &_AlarmPeriod, 0, 10);
	  if(osOK == osSemaphoreAcquire(BinarySemSetAlarmHandle, 0))
 80029da:	4b5b      	ldr	r3, [pc, #364]	; (8002b48 <StartTaskRTC+0x208>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2100      	movs	r1, #0
 80029e0:	4618      	mov	r0, r3
 80029e2:	f008 fabf 	bl	800af64 <osSemaphoreAcquire>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d11a      	bne.n	8002a22 <StartTaskRTC+0xe2>
		{

		  	  osMessageQueueGet(QueueAlarmHandle, &_AlarmPeriod, 0, 100);
 80029ec:	4b57      	ldr	r3, [pc, #348]	; (8002b4c <StartTaskRTC+0x20c>)
 80029ee:	6818      	ldr	r0, [r3, #0]
 80029f0:	f107 0174 	add.w	r1, r7, #116	; 0x74
 80029f4:	2364      	movs	r3, #100	; 0x64
 80029f6:	2200      	movs	r2, #0
 80029f8:	f008 fc1e 	bl	800b238 <osMessageQueueGet>
		  	  osMessageQueueGet(QueueCounterPumpHandle, &_PumpOperatingTime, 0, 100);
 80029fc:	4b54      	ldr	r3, [pc, #336]	; (8002b50 <StartTaskRTC+0x210>)
 80029fe:	6818      	ldr	r0, [r3, #0]
 8002a00:	f107 010c 	add.w	r1, r7, #12
 8002a04:	2364      	movs	r3, #100	; 0x64
 8002a06:	2200      	movs	r2, #0
 8002a08:	f008 fc16 	bl	800b238 <osMessageQueueGet>
			  _AlarmOFF.AlarmTime.Minutes = _PumpOperatingTime.Minutes;
 8002a0c:	7b7b      	ldrb	r3, [r7, #13]
 8002a0e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			  HAL_RTC_SetAlarm(&hrtc, &_AlarmOFF, RTC_FORMAT_BIN);
 8002a12:	f107 0320 	add.w	r3, r7, #32
 8002a16:	2200      	movs	r2, #0
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4849      	ldr	r0, [pc, #292]	; (8002b40 <StartTaskRTC+0x200>)
 8002a1c:	f006 f8dd 	bl	8008bda <HAL_RTC_SetAlarm>
 8002a20:	e067      	b.n	8002af2 <StartTaskRTC+0x1b2>
		}



	  else if (_AlarmON.AlarmTime.Hours ==  _RTCTime.Hours && _AlarmON.AlarmTime.Minutes ==  _RTCTime.Minutes)
 8002a22:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 8002a26:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d131      	bne.n	8002a92 <StartTaskRTC+0x152>
 8002a2e:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 8002a32:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d12b      	bne.n	8002a92 <StartTaskRTC+0x152>
	  	  {
		  osMutexAcquire(MutexAlarmHandle, osWaitForever);
 8002a3a:	4b46      	ldr	r3, [pc, #280]	; (8002b54 <StartTaskRTC+0x214>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f04f 31ff 	mov.w	r1, #4294967295
 8002a42:	4618      	mov	r0, r3
 8002a44:	f008 f97c 	bl	800ad40 <osMutexAcquire>
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_SET);
 8002a48:	2201      	movs	r2, #1
 8002a4a:	2120      	movs	r1, #32
 8002a4c:	4842      	ldr	r0, [pc, #264]	; (8002b58 <StartTaskRTC+0x218>)
 8002a4e:	f003 f8f1 	bl	8005c34 <HAL_GPIO_WritePin>
			  osThreadFlagsSet(TaskPumpONHandle, 0x00000001U);
 8002a52:	4b42      	ldr	r3, [pc, #264]	; (8002b5c <StartTaskRTC+0x21c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2101      	movs	r1, #1
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f007 fef1 	bl	800a840 <osThreadFlagsSet>
			  _AlarmON.AlarmTime.Hours = _AlarmON.AlarmTime.Hours + 1;
 8002a5e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002a62:	3301      	adds	r3, #1
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48

			  if(_AlarmON.AlarmTime.Hours == 24)
 8002a6a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002a6e:	2b18      	cmp	r3, #24
 8002a70:	d102      	bne.n	8002a78 <StartTaskRTC+0x138>
				  {
					  _AlarmON.AlarmTime.Hours = 8;
 8002a72:	2308      	movs	r3, #8
 8002a74:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
				  }
			  HAL_RTC_SetAlarm(&hrtc, &_AlarmON, RTC_FORMAT_BIN);
 8002a78:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	4619      	mov	r1, r3
 8002a80:	482f      	ldr	r0, [pc, #188]	; (8002b40 <StartTaskRTC+0x200>)
 8002a82:	f006 f8aa 	bl	8008bda <HAL_RTC_SetAlarm>
			  osMutexRelease(MutexAlarmHandle);
 8002a86:	4b33      	ldr	r3, [pc, #204]	; (8002b54 <StartTaskRTC+0x214>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f008 f9a3 	bl	800add6 <osMutexRelease>
 8002a90:	e02f      	b.n	8002af2 <StartTaskRTC+0x1b2>
	  	  }
	  else if(_AlarmOFF.AlarmTime.Hours ==  _RTCTime.Hours && _AlarmOFF.AlarmTime.Minutes ==  _RTCTime.Minutes )
 8002a92:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002a96:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d129      	bne.n	8002af2 <StartTaskRTC+0x1b2>
 8002a9e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8002aa2:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d123      	bne.n	8002af2 <StartTaskRTC+0x1b2>
	  	  {
		  	  osMutexAcquire(MutexAlarmHandle, osWaitForever);
 8002aaa:	4b2a      	ldr	r3, [pc, #168]	; (8002b54 <StartTaskRTC+0x214>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f04f 31ff 	mov.w	r1, #4294967295
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f008 f944 	bl	800ad40 <osMutexAcquire>
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8002ab8:	2200      	movs	r2, #0
 8002aba:	2120      	movs	r1, #32
 8002abc:	4826      	ldr	r0, [pc, #152]	; (8002b58 <StartTaskRTC+0x218>)
 8002abe:	f003 f8b9 	bl	8005c34 <HAL_GPIO_WritePin>
			  osThreadFlagsSet(TaskPumpOFFHandle, 0x00000010U);
 8002ac2:	4b27      	ldr	r3, [pc, #156]	; (8002b60 <StartTaskRTC+0x220>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2110      	movs	r1, #16
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f007 feb9 	bl	800a840 <osThreadFlagsSet>

			  _AlarmOFF.AlarmTime.Hours = _AlarmOFF.AlarmTime.Hours + 1;
 8002ace:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	f887 3020 	strb.w	r3, [r7, #32]
			  HAL_RTC_SetAlarm(&hrtc, &_AlarmOFF, RTC_FORMAT_BIN);
 8002ada:	f107 0320 	add.w	r3, r7, #32
 8002ade:	2200      	movs	r2, #0
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4817      	ldr	r0, [pc, #92]	; (8002b40 <StartTaskRTC+0x200>)
 8002ae4:	f006 f879 	bl	8008bda <HAL_RTC_SetAlarm>
			  osMutexRelease(MutexAlarmHandle);
 8002ae8:	4b1a      	ldr	r3, [pc, #104]	; (8002b54 <StartTaskRTC+0x214>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f008 f972 	bl	800add6 <osMutexRelease>
//	  {
//
//
//		  CompareSeconds = RTCTime.Seconds;
//	  }
	  if (osOK == osSemaphoreAcquire(BinarySemRTCHandle, 0)) {
 8002af2:	4b1c      	ldr	r3, [pc, #112]	; (8002b64 <StartTaskRTC+0x224>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2100      	movs	r1, #0
 8002af8:	4618      	mov	r0, r3
 8002afa:	f008 fa33 	bl	800af64 <osSemaphoreAcquire>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d108      	bne.n	8002b16 <StartTaskRTC+0x1d6>
//	  	  			osMessageQueuePut(QueueRTCDataHandle, &_RTCDate, 0, osWaitForever);
	  	  			osMessageQueuePut(QueueRTCTimeHandle, &_RTCTime, 0, osWaitForever);
 8002b04:	4b18      	ldr	r3, [pc, #96]	; (8002b68 <StartTaskRTC+0x228>)
 8002b06:	6818      	ldr	r0, [r3, #0]
 8002b08:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8002b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b10:	2200      	movs	r2, #0
 8002b12:	f008 fb31 	bl	800b178 <osMessageQueuePut>
	  	  		}

	  tick4 += ((70 * osKernelGetTickFreq()) / 1000);
 8002b16:	f007 fdd8 	bl	800a6ca <osKernelGetTickFreq>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2246      	movs	r2, #70	; 0x46
 8002b1e:	fb02 f303 	mul.w	r3, r2, r3
 8002b22:	4a12      	ldr	r2, [pc, #72]	; (8002b6c <StartTaskRTC+0x22c>)
 8002b24:	fba2 2303 	umull	r2, r3, r2, r3
 8002b28:	099b      	lsrs	r3, r3, #6
 8002b2a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8002b2e:	4413      	add	r3, r2
 8002b30:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	  osDelayUntil(tick4);
 8002b34:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8002b38:	f007 ff8f 	bl	800aa5a <osDelayUntil>
	  HAL_RTC_GetDate(&hrtc, &_RTCDate, RTC_FORMAT_BIN);
 8002b3c:	e73f      	b.n	80029be <StartTaskRTC+0x7e>
 8002b3e:	bf00      	nop
 8002b40:	2000075c 	.word	0x2000075c
 8002b44:	20000684 	.word	0x20000684
 8002b48:	200006b0 	.word	0x200006b0
 8002b4c:	20000678 	.word	0x20000678
 8002b50:	20000674 	.word	0x20000674
 8002b54:	20000694 	.word	0x20000694
 8002b58:	40020000 	.word	0x40020000
 8002b5c:	2000064c 	.word	0x2000064c
 8002b60:	20000650 	.word	0x20000650
 8002b64:	200006a4 	.word	0x200006a4
 8002b68:	20000670 	.word	0x20000670
 8002b6c:	10624dd3 	.word	0x10624dd3

08002b70 <StartTaskBme280>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskBme280 */
void StartTaskBme280(void *argument)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b088      	sub	sp, #32
 8002b74:	af02      	add	r7, sp, #8
 8002b76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskBme280 */
	BmeData_t _BmeData;
	uint32_t tick3;
	osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002b78:	4b30      	ldr	r3, [pc, #192]	; (8002c3c <StartTaskBme280+0xcc>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b80:	4618      	mov	r0, r3
 8002b82:	f008 f8dd 	bl	800ad40 <osMutexAcquire>
	BME280_Init(&hi2c1, BME280_TEMPERATURE_16BIT, BME280_PRESSURE_ULTRALOWPOWER,
 8002b86:	2303      	movs	r3, #3
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	2101      	movs	r1, #1
 8002b90:	482b      	ldr	r0, [pc, #172]	; (8002c40 <StartTaskBme280+0xd0>)
 8002b92:	f7fe ff5b 	bl	8001a4c <BME280_Init>
	BME280_HUMINIDITY_STANDARD, BME280_NORMALMODE);
	BME280_SetConfig(BME280_STANDBY_MS_10, BME280_FILTER_OFF);
 8002b96:	2100      	movs	r1, #0
 8002b98:	2006      	movs	r0, #6
 8002b9a:	f7fe ff37 	bl	8001a0c <BME280_SetConfig>
	osMutexRelease(MutexI2CHandle);
 8002b9e:	4b27      	ldr	r3, [pc, #156]	; (8002c3c <StartTaskBme280+0xcc>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f008 f917 	bl	800add6 <osMutexRelease>
	osTimerStart(TimerBmeDataHandle, 100);
 8002ba8:	4b26      	ldr	r3, [pc, #152]	; (8002c44 <StartTaskBme280+0xd4>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2164      	movs	r1, #100	; 0x64
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f008 f812 	bl	800abd8 <osTimerStart>

	tick3 = osKernelGetTickCount();
 8002bb4:	f007 fd74 	bl	800a6a0 <osKernelGetTickCount>
 8002bb8:	6178      	str	r0, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	  osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002bba:	4b20      	ldr	r3, [pc, #128]	; (8002c3c <StartTaskBme280+0xcc>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f04f 31ff 	mov.w	r1, #4294967295
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f008 f8bc 	bl	800ad40 <osMutexAcquire>
	  BME280_ReadTemperatureAndPressureAndHuminidity(&_BmeData.Temperature,
 8002bc8:	f107 0208 	add.w	r2, r7, #8
 8002bcc:	f107 0308 	add.w	r3, r7, #8
 8002bd0:	f103 0108 	add.w	r1, r3, #8
 8002bd4:	f107 0308 	add.w	r3, r7, #8
 8002bd8:	3304      	adds	r3, #4
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff f920 	bl	8001e20 <BME280_ReadTemperatureAndPressureAndHuminidity>
	  				&_BmeData.Pressure, &_BmeData.Humidity);
	  osMutexRelease(MutexI2CHandle);
 8002be0:	4b16      	ldr	r3, [pc, #88]	; (8002c3c <StartTaskBme280+0xcc>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f008 f8f6 	bl	800add6 <osMutexRelease>

	  if (osOK == osSemaphoreAcquire(BinarySemBme280Handle, 0)) {
 8002bea:	4b17      	ldr	r3, [pc, #92]	; (8002c48 <StartTaskBme280+0xd8>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2100      	movs	r1, #0
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f008 f9b7 	bl	800af64 <osSemaphoreAcquire>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d108      	bne.n	8002c0e <StartTaskBme280+0x9e>
	  			osMessageQueuePut(QueueBmeHandle, &_BmeData, 0, osWaitForever);
 8002bfc:	4b13      	ldr	r3, [pc, #76]	; (8002c4c <StartTaskBme280+0xdc>)
 8002bfe:	6818      	ldr	r0, [r3, #0]
 8002c00:	f107 0108 	add.w	r1, r7, #8
 8002c04:	f04f 33ff 	mov.w	r3, #4294967295
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f008 fab5 	bl	800b178 <osMessageQueuePut>
	  		}
		printf("TASK BME280 \n\r ");
 8002c0e:	4810      	ldr	r0, [pc, #64]	; (8002c50 <StartTaskBme280+0xe0>)
 8002c10:	f002 f954 	bl	8004ebc <printf_>
//	  printf("Temperature: %.2f, Humidity: %.2f z \n\r", _BmeData.Temperature, _BmeData.Humidity);
//////    osDelay(100);
		tick3 += (80 * osKernelGetTickFreq()) / 1000;
 8002c14:	f007 fd59 	bl	800a6ca <osKernelGetTickFreq>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	4413      	add	r3, r2
 8002c20:	011b      	lsls	r3, r3, #4
 8002c22:	461a      	mov	r2, r3
 8002c24:	4b0b      	ldr	r3, [pc, #44]	; (8002c54 <StartTaskBme280+0xe4>)
 8002c26:	fba3 2302 	umull	r2, r3, r3, r2
 8002c2a:	099b      	lsrs	r3, r3, #6
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	4413      	add	r3, r2
 8002c30:	617b      	str	r3, [r7, #20]
		osDelayUntil(tick3);
 8002c32:	6978      	ldr	r0, [r7, #20]
 8002c34:	f007 ff11 	bl	800aa5a <osDelayUntil>
	  osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002c38:	e7bf      	b.n	8002bba <StartTaskBme280+0x4a>
 8002c3a:	bf00      	nop
 8002c3c:	2000068c 	.word	0x2000068c
 8002c40:	200006b4 	.word	0x200006b4
 8002c44:	2000067c 	.word	0x2000067c
 8002c48:	2000069c 	.word	0x2000069c
 8002c4c:	20000664 	.word	0x20000664
 8002c50:	080117d0 	.word	0x080117d0
 8002c54:	10624dd3 	.word	0x10624dd3

08002c58 <StartTaskBH1750>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskBH1750 */
void StartTaskBH1750(void *argument)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
	uint32_t tick4;
	BHData_t _BHData;

	//	float BH1750_lux;

	osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002c60:	4b29      	ldr	r3, [pc, #164]	; (8002d08 <StartTaskBH1750+0xb0>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f04f 31ff 	mov.w	r1, #4294967295
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f008 f869 	bl	800ad40 <osMutexAcquire>
	BH1750_Init(&hi2c1);
 8002c6e:	4827      	ldr	r0, [pc, #156]	; (8002d0c <StartTaskBH1750+0xb4>)
 8002c70:	f7fe fd10 	bl	8001694 <BH1750_Init>
	BH1750_SetMode(CONTINUOUS_HIGH_RES_MODE_2);
 8002c74:	2011      	movs	r0, #17
 8002c76:	f7fe fd43 	bl	8001700 <BH1750_SetMode>
	osMutexRelease(MutexI2CHandle);
 8002c7a:	4b23      	ldr	r3, [pc, #140]	; (8002d08 <StartTaskBH1750+0xb0>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f008 f8a9 	bl	800add6 <osMutexRelease>

	osTimerStart(TimerBh1750DataHandle, 100);
 8002c84:	4b22      	ldr	r3, [pc, #136]	; (8002d10 <StartTaskBH1750+0xb8>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2164      	movs	r1, #100	; 0x64
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f007 ffa4 	bl	800abd8 <osTimerStart>
	tick4 = osKernelGetTickCount();
 8002c90:	f007 fd06 	bl	800a6a0 <osKernelGetTickCount>
 8002c94:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  	  osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002c96:	4b1c      	ldr	r3, [pc, #112]	; (8002d08 <StartTaskBH1750+0xb0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f04f 31ff 	mov.w	r1, #4294967295
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f008 f84e 	bl	800ad40 <osMutexAcquire>

	  		BH1750_ReadLight(&_BHData.LightIntensity);
 8002ca4:	f107 0308 	add.w	r3, r7, #8
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7fe fda9 	bl	8001800 <BH1750_ReadLight>
	  //	  	  printf("Light: %.2f \n\r", _BhData.LightIntensity);
	  		osMutexRelease(MutexI2CHandle);
 8002cae:	4b16      	ldr	r3, [pc, #88]	; (8002d08 <StartTaskBH1750+0xb0>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f008 f88f 	bl	800add6 <osMutexRelease>

	  		if (osOK == osSemaphoreAcquire(BinarySemBH1750Handle, 0)) {
 8002cb8:	4b16      	ldr	r3, [pc, #88]	; (8002d14 <StartTaskBH1750+0xbc>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f008 f950 	bl	800af64 <osSemaphoreAcquire>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d108      	bne.n	8002cdc <StartTaskBH1750+0x84>
	  			osMessageQueuePut(QueueBh1750Handle, &_BHData, 0, osWaitForever);
 8002cca:	4b13      	ldr	r3, [pc, #76]	; (8002d18 <StartTaskBH1750+0xc0>)
 8002ccc:	6818      	ldr	r0, [r3, #0]
 8002cce:	f107 0108 	add.w	r1, r7, #8
 8002cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f008 fa4e 	bl	800b178 <osMessageQueuePut>
	  //	  	 	  if(BH1750_OK == BH1750_ReadLight(&BH1750_lux))
	  //	  	 	  	  {
	  //	  	 	  		  size = sprintf(buffer, "BH1750 Lux: %.2f\n\r", BH1750_lux);
	  //	  	 	  	  	  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, size, 100);
	  //	  	 	  	  }
	  		printf("TASK BH1750 \n\r ");
 8002cdc:	480f      	ldr	r0, [pc, #60]	; (8002d1c <StartTaskBH1750+0xc4>)
 8002cde:	f002 f8ed 	bl	8004ebc <printf_>
	  		tick4 += ((80 * osKernelGetTickFreq()) / 1000);
 8002ce2:	f007 fcf2 	bl	800a6ca <osKernelGetTickFreq>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	4613      	mov	r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	4413      	add	r3, r2
 8002cee:	011b      	lsls	r3, r3, #4
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	4b0b      	ldr	r3, [pc, #44]	; (8002d20 <StartTaskBH1750+0xc8>)
 8002cf4:	fba3 2302 	umull	r2, r3, r3, r2
 8002cf8:	099b      	lsrs	r3, r3, #6
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	4413      	add	r3, r2
 8002cfe:	60fb      	str	r3, [r7, #12]
	  		osDelayUntil(tick4);
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f007 feaa 	bl	800aa5a <osDelayUntil>
	  	  osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002d06:	e7c6      	b.n	8002c96 <StartTaskBH1750+0x3e>
 8002d08:	2000068c 	.word	0x2000068c
 8002d0c:	200006b4 	.word	0x200006b4
 8002d10:	20000680 	.word	0x20000680
 8002d14:	200006a0 	.word	0x200006a0
 8002d18:	20000668 	.word	0x20000668
 8002d1c:	080117e0 	.word	0x080117e0
 8002d20:	10624dd3 	.word	0x10624dd3

08002d24 <StartTaskSSD1306>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskSSD1306 */
void StartTaskSSD1306(void *argument)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b0c8      	sub	sp, #288	; 0x120
 8002d28:	af02      	add	r7, sp, #8
 8002d2a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002d2e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002d32:	6018      	str	r0, [r3, #0]
	RTC_TimeTypeDef _RTCTime;

	RTC_TimeTypeDef _PumpOperatingTime;
 	RTC_TimeTypeDef _AlarmPeriod;
	uint32_t tick2;
	_PumpOperatingTime.Hours = 0;
 8002d34:	2300      	movs	r3, #0
 8002d36:	773b      	strb	r3, [r7, #28]
	_PumpOperatingTime.Minutes = 1;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	777b      	strb	r3, [r7, #29]
	_PumpOperatingTime.Seconds = 0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	77bb      	strb	r3, [r7, #30]

	_AlarmPeriod.Hours = 1;
 8002d40:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002d44:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002d48:	2201      	movs	r2, #1
 8002d4a:	701a      	strb	r2, [r3, #0]
	_AlarmPeriod.Minutes = 0;
 8002d4c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002d50:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002d54:	2200      	movs	r2, #0
 8002d56:	705a      	strb	r2, [r3, #1]
	_AlarmPeriod.Seconds = 0;
 8002d58:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002d5c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002d60:	2200      	movs	r2, #0
 8002d62:	709a      	strb	r2, [r3, #2]

	osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8002d64:	4b51      	ldr	r3, [pc, #324]	; (8002eac <StartTaskSSD1306+0x188>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f04f 31ff 	mov.w	r1, #4294967295
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f007 ffe7 	bl	800ad40 <osMutexAcquire>
	SSD1306_Init(&hi2c2);
 8002d72:	484f      	ldr	r0, [pc, #316]	; (8002eb0 <StartTaskSSD1306+0x18c>)
 8002d74:	f7fe fc36 	bl	80015e4 <SSD1306_Init>
	osMutexRelease(MutexI2C2Handle);
 8002d78:	4b4c      	ldr	r3, [pc, #304]	; (8002eac <StartTaskSSD1306+0x188>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f008 f82a 	bl	800add6 <osMutexRelease>

	GFX_SetFont(font_8x5);
 8002d82:	484c      	ldr	r0, [pc, #304]	; (8002eb4 <StartTaskSSD1306+0x190>)
 8002d84:	f7fe f91e 	bl	8000fc4 <GFX_SetFont>
	SSD1306_Clear(BLACK);
 8002d88:	2000      	movs	r0, #0
 8002d8a:	f7fe fbcd 	bl	8001528 <SSD1306_Clear>
	SSD1306_Display();
 8002d8e:	f7fe fbe9 	bl	8001564 <SSD1306_Display>

	tick2 = osKernelGetTickCount();
 8002d92:	f007 fc85 	bl	800a6a0 <osKernelGetTickCount>
 8002d96:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

  /* Infinite loop */
  for(;;)
  {
	  SSD1306_Clear(BLACK);
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	f7fe fbc4 	bl	8001528 <SSD1306_Clear>
	  osMessageQueueGet(QueueBmeHandle, &_BmeData, 0, 10);
 8002da0:	4b45      	ldr	r3, [pc, #276]	; (8002eb8 <StartTaskSSD1306+0x194>)
 8002da2:	6818      	ldr	r0, [r3, #0]
 8002da4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8002da8:	230a      	movs	r3, #10
 8002daa:	2200      	movs	r2, #0
 8002dac:	f008 fa44 	bl	800b238 <osMessageQueueGet>
	  osMessageQueueGet(QueueBh1750Handle, &_BHData, 0, 10);
 8002db0:	4b42      	ldr	r3, [pc, #264]	; (8002ebc <StartTaskSSD1306+0x198>)
 8002db2:	6818      	ldr	r0, [r3, #0]
 8002db4:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8002db8:	230a      	movs	r3, #10
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f008 fa3c 	bl	800b238 <osMessageQueueGet>
//	  osMessageQueueGet(QueueRTCDataHandle, &_RTCDate, 0,osWaitForever);
	  osMessageQueueGet(QueueRTCTimeHandle, &_RTCTime, 0, 10);
 8002dc0:	4b3f      	ldr	r3, [pc, #252]	; (8002ec0 <StartTaskSSD1306+0x19c>)
 8002dc2:	6818      	ldr	r0, [r3, #0]
 8002dc4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002dc8:	230a      	movs	r3, #10
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f008 fa34 	bl	800b238 <osMessageQueueGet>

//	  osMessageQueueGet(QueueAlarmHandle, &_AlarmPeriodicty, 0, 50);


	  sprintf(MessageTemp, "Temperature: %.2f ", _BmeData.Temperature);
 8002dd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fd fbd8 	bl	8000588 <__aeabi_f2d>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	460b      	mov	r3, r1
 8002ddc:	f107 00f4 	add.w	r0, r7, #244	; 0xf4
 8002de0:	4938      	ldr	r1, [pc, #224]	; (8002ec4 <StartTaskSSD1306+0x1a0>)
 8002de2:	f002 f887 	bl	8004ef4 <sprintf_>
	  sprintf(MessageHum, "Humidity: %.2f", _BmeData.Humidity);
 8002de6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7fd fbcd 	bl	8000588 <__aeabi_f2d>
 8002dee:	4602      	mov	r2, r0
 8002df0:	460b      	mov	r3, r1
 8002df2:	f107 00d4 	add.w	r0, r7, #212	; 0xd4
 8002df6:	4934      	ldr	r1, [pc, #208]	; (8002ec8 <StartTaskSSD1306+0x1a4>)
 8002df8:	f002 f87c 	bl	8004ef4 <sprintf_>
	  sprintf(MessageInten, "Lx: %.2f,", _BHData.LightIntensity);
 8002dfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7fd fbc2 	bl	8000588 <__aeabi_f2d>
 8002e04:	4602      	mov	r2, r0
 8002e06:	460b      	mov	r3, r1
 8002e08:	f107 00b4 	add.w	r0, r7, #180	; 0xb4
 8002e0c:	492f      	ldr	r1, [pc, #188]	; (8002ecc <StartTaskSSD1306+0x1a8>)
 8002e0e:	f002 f871 	bl	8004ef4 <sprintf_>
//	  sprintf(MessageData, "Data: %02d.%02d.20%02d  Time: %02d:%02d:%02d:%02d",_RTCDate.Date,_RTCDate.Month,_RTCDate.Year,_RTCTime.Hours,_RTCTime.Minutes,_RTCTime.Seconds);
	  sprintf(MessageTime, "Time: %02d:%02d:%02d",_RTCTime.Hours,_RTCTime.Minutes,_RTCTime.Seconds);
 8002e12:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002e16:	461a      	mov	r2, r3
 8002e18:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002e22:	f107 0094 	add.w	r0, r7, #148	; 0x94
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	460b      	mov	r3, r1
 8002e2a:	4929      	ldr	r1, [pc, #164]	; (8002ed0 <StartTaskSSD1306+0x1ac>)
 8002e2c:	f002 f862 	bl	8004ef4 <sprintf_>
//	  sprintf(MessageTimePump, "Pump OP Time: %02d Min",_PumpOperatingTime.Minutes);
//	  sprintf(MessageFreqAlarm, "Alarm Period: %02d H", _AlarmPeriod.Hours);
	  GFX_DrawString(0, 0, MessageTime, WHITE, 0);
 8002e30:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8002e34:	2300      	movs	r3, #0
 8002e36:	9300      	str	r3, [sp, #0]
 8002e38:	2301      	movs	r3, #1
 8002e3a:	2100      	movs	r1, #0
 8002e3c:	2000      	movs	r0, #0
 8002e3e:	f7fe f98b 	bl	8001158 <GFX_DrawString>
	  GFX_DrawString(0, 10, MessageTemp, WHITE, 0);
 8002e42:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 8002e46:	2300      	movs	r3, #0
 8002e48:	9300      	str	r3, [sp, #0]
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	210a      	movs	r1, #10
 8002e4e:	2000      	movs	r0, #0
 8002e50:	f7fe f982 	bl	8001158 <GFX_DrawString>
	  GFX_DrawString(0, 20, MessageHum, WHITE, 0);
 8002e54:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 8002e58:	2300      	movs	r3, #0
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	2114      	movs	r1, #20
 8002e60:	2000      	movs	r0, #0
 8002e62:	f7fe f979 	bl	8001158 <GFX_DrawString>
	  GFX_DrawString(0, 30, MessageInten, WHITE, 0);
 8002e66:	f107 02b4 	add.w	r2, r7, #180	; 0xb4
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	9300      	str	r3, [sp, #0]
 8002e6e:	2301      	movs	r3, #1
 8002e70:	211e      	movs	r1, #30
 8002e72:	2000      	movs	r0, #0
 8002e74:	f7fe f970 	bl	8001158 <GFX_DrawString>
//	  GFX_DrawString(0, 40, MessageTimePump, WHITE, 0);
//	  GFX_DrawString(0, 50, MessageFreqAlarm, WHITE, 0);

	  SSD1306_Display();
 8002e78:	f7fe fb74 	bl	8001564 <SSD1306_Display>

	  printf("TASK OLED \n\r");
 8002e7c:	4815      	ldr	r0, [pc, #84]	; (8002ed4 <StartTaskSSD1306+0x1b0>)
 8002e7e:	f002 f81d 	bl	8004ebc <printf_>

//		printf("TASK OLED I2C MUTEX is released \n\r");
      tick2 += (200 * osKernelGetTickFreq()) / 1000;
 8002e82:	f007 fc22 	bl	800a6ca <osKernelGetTickFreq>
 8002e86:	4603      	mov	r3, r0
 8002e88:	22c8      	movs	r2, #200	; 0xc8
 8002e8a:	fb02 f303 	mul.w	r3, r2, r3
 8002e8e:	4a12      	ldr	r2, [pc, #72]	; (8002ed8 <StartTaskSSD1306+0x1b4>)
 8002e90:	fba2 2303 	umull	r2, r3, r2, r3
 8002e94:	099b      	lsrs	r3, r3, #6
 8002e96:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002e9a:	4413      	add	r3, r2
 8002e9c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	  osDelayUntil(tick2);
 8002ea0:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 8002ea4:	f007 fdd9 	bl	800aa5a <osDelayUntil>
	  SSD1306_Clear(BLACK);
 8002ea8:	e777      	b.n	8002d9a <StartTaskSSD1306+0x76>
 8002eaa:	bf00      	nop
 8002eac:	20000698 	.word	0x20000698
 8002eb0:	20000708 	.word	0x20000708
 8002eb4:	08011878 	.word	0x08011878
 8002eb8:	20000664 	.word	0x20000664
 8002ebc:	20000668 	.word	0x20000668
 8002ec0:	20000670 	.word	0x20000670
 8002ec4:	080117f0 	.word	0x080117f0
 8002ec8:	08011804 	.word	0x08011804
 8002ecc:	08011814 	.word	0x08011814
 8002ed0:	08011820 	.word	0x08011820
 8002ed4:	08011838 	.word	0x08011838
 8002ed8:	10624dd3 	.word	0x10624dd3

08002edc <StartTaskPumpON>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskPumpON */
void StartTaskPumpON(void *argument)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskPumpON */
	drv8835_init();
 8002ee4:	f7ff fb6e 	bl	80025c4 <drv8835_init>
  /* Infinite loop */
  for(;;)
  {


	  osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 8002ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8002eec:	2100      	movs	r1, #0
 8002eee:	2001      	movs	r0, #1
 8002ef0:	f007 fd32 	bl	800a958 <osThreadFlagsWait>
	  drv8835_set_motorA_speed(100);
 8002ef4:	2064      	movs	r0, #100	; 0x64
 8002ef6:	f7ff fb49 	bl	800258c <drv8835_set_motorA_speed>
	  osThreadFlagsClear(0x00000001U);
 8002efa:	2001      	movs	r0, #1
 8002efc:	f007 fcee 	bl	800a8dc <osThreadFlagsClear>
	  osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 8002f00:	e7f2      	b.n	8002ee8 <StartTaskPumpON+0xc>

08002f02 <StartTaskPumpOFF>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskPumpOFF */
void StartTaskPumpOFF(void *argument)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b082      	sub	sp, #8
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskPumpOFF */
  /* Infinite loop */
  for(;;)
  {

	  osThreadFlagsWait(0x00000010U, osFlagsWaitAny, osWaitForever);
 8002f0a:	f04f 32ff 	mov.w	r2, #4294967295
 8002f0e:	2100      	movs	r1, #0
 8002f10:	2010      	movs	r0, #16
 8002f12:	f007 fd21 	bl	800a958 <osThreadFlagsWait>


	  drv8835_set_motorA_speed(0);
 8002f16:	2000      	movs	r0, #0
 8002f18:	f7ff fb38 	bl	800258c <drv8835_set_motorA_speed>
	  osThreadFlagsWait(0x00000010U, osFlagsWaitAny, osWaitForever);
 8002f1c:	e7f5      	b.n	8002f0a <StartTaskPumpOFF+0x8>
	...

08002f20 <StartTaskCounterPumpUp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskCounterPumpUp */
void StartTaskCounterPumpUp(void *argument)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b088      	sub	sp, #32
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskCounterPumpUp */
	RTC_TimeTypeDef _PumpOperatingTime;
	uint32_t tick;

	tick= osKernelGetTickCount();
 8002f28:	f007 fbba 	bl	800a6a0 <osKernelGetTickCount>
 8002f2c:	61f8      	str	r0, [r7, #28]
  /* Infinite loop */
  for(;;)
  {

	  	  osThreadFlagsWait(0x00000100U, osFlagsWaitAll, osWaitForever);
 8002f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8002f32:	2101      	movs	r1, #1
 8002f34:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002f38:	f007 fd0e 	bl	800a958 <osThreadFlagsWait>
		  osMessageQueueGet(QueueCounterPumpHandle, &_PumpOperatingTime, 0, 100);
 8002f3c:	4b15      	ldr	r3, [pc, #84]	; (8002f94 <StartTaskCounterPumpUp+0x74>)
 8002f3e:	6818      	ldr	r0, [r3, #0]
 8002f40:	f107 0108 	add.w	r1, r7, #8
 8002f44:	2364      	movs	r3, #100	; 0x64
 8002f46:	2200      	movs	r2, #0
 8002f48:	f008 f976 	bl	800b238 <osMessageQueueGet>
	  	  _PumpOperatingTime.Minutes = _PumpOperatingTime.Minutes + 1;
 8002f4c:	7a7b      	ldrb	r3, [r7, #9]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	727b      	strb	r3, [r7, #9]

	  	  if(_PumpOperatingTime.Minutes >= 59  )
 8002f54:	7a7b      	ldrb	r3, [r7, #9]
 8002f56:	2b3a      	cmp	r3, #58	; 0x3a
 8002f58:	d901      	bls.n	8002f5e <StartTaskCounterPumpUp+0x3e>
	  	  {
	  		   _PumpOperatingTime.Minutes = 1;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	727b      	strb	r3, [r7, #9]
	  	  }

	  	  osMessageQueuePut(QueueCounterPumpHandle, &_PumpOperatingTime, 0, 100);
 8002f5e:	4b0d      	ldr	r3, [pc, #52]	; (8002f94 <StartTaskCounterPumpUp+0x74>)
 8002f60:	6818      	ldr	r0, [r3, #0]
 8002f62:	f107 0108 	add.w	r1, r7, #8
 8002f66:	2364      	movs	r3, #100	; 0x64
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f008 f905 	bl	800b178 <osMessageQueuePut>



	  	tick += (420 * osKernelGetTickFreq()) / 1000;
 8002f6e:	f007 fbac 	bl	800a6ca <osKernelGetTickFreq>
 8002f72:	4603      	mov	r3, r0
 8002f74:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8002f78:	fb02 f303 	mul.w	r3, r2, r3
 8002f7c:	4a06      	ldr	r2, [pc, #24]	; (8002f98 <StartTaskCounterPumpUp+0x78>)
 8002f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f82:	099b      	lsrs	r3, r3, #6
 8002f84:	69fa      	ldr	r2, [r7, #28]
 8002f86:	4413      	add	r3, r2
 8002f88:	61fb      	str	r3, [r7, #28]
	  	osDelayUntil(tick);
 8002f8a:	69f8      	ldr	r0, [r7, #28]
 8002f8c:	f007 fd65 	bl	800aa5a <osDelayUntil>
	  	  osThreadFlagsWait(0x00000100U, osFlagsWaitAll, osWaitForever);
 8002f90:	e7cd      	b.n	8002f2e <StartTaskCounterPumpUp+0xe>
 8002f92:	bf00      	nop
 8002f94:	20000674 	.word	0x20000674
 8002f98:	10624dd3 	.word	0x10624dd3

08002f9c <StartTaskCounterDown>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskCounterDown */
void StartTaskCounterDown(void *argument)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b088      	sub	sp, #32
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskCounterDown */
	RTC_TimeTypeDef _PumpOperatingTime;

	uint32_t tick;
	tick = osKernelGetTickCount();
 8002fa4:	f007 fb7c 	bl	800a6a0 <osKernelGetTickCount>
 8002fa8:	61f8      	str	r0, [r7, #28]
  /* Infinite loop */
  for(;;)
  {

	  	  	  osThreadFlagsWait(0x00001000U, osFlagsWaitAll, osWaitForever);
 8002faa:	f04f 32ff 	mov.w	r2, #4294967295
 8002fae:	2101      	movs	r1, #1
 8002fb0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002fb4:	f007 fcd0 	bl	800a958 <osThreadFlagsWait>

	  		  osMessageQueueGet(QueueCounterPumpHandle, &_PumpOperatingTime, 0, 100);
 8002fb8:	4b16      	ldr	r3, [pc, #88]	; (8003014 <StartTaskCounterDown+0x78>)
 8002fba:	6818      	ldr	r0, [r3, #0]
 8002fbc:	f107 0108 	add.w	r1, r7, #8
 8002fc0:	2364      	movs	r3, #100	; 0x64
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f008 f938 	bl	800b238 <osMessageQueueGet>
	  	      _PumpOperatingTime.Minutes = _PumpOperatingTime.Minutes - 1;
 8002fc8:	7a7b      	ldrb	r3, [r7, #9]
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	727b      	strb	r3, [r7, #9]

	  	  	  if(_PumpOperatingTime.Minutes == 0 ||_PumpOperatingTime.Minutes >= 60 )
 8002fd0:	7a7b      	ldrb	r3, [r7, #9]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d002      	beq.n	8002fdc <StartTaskCounterDown+0x40>
 8002fd6:	7a7b      	ldrb	r3, [r7, #9]
 8002fd8:	2b3b      	cmp	r3, #59	; 0x3b
 8002fda:	d901      	bls.n	8002fe0 <StartTaskCounterDown+0x44>
	  	  	  {
	  	  	        _PumpOperatingTime.Minutes = 59;
 8002fdc:	233b      	movs	r3, #59	; 0x3b
 8002fde:	727b      	strb	r3, [r7, #9]
	  	  	  }

	  	  	  osMessageQueuePut(QueueCounterPumpHandle, &_PumpOperatingTime,0,  100);
 8002fe0:	4b0c      	ldr	r3, [pc, #48]	; (8003014 <StartTaskCounterDown+0x78>)
 8002fe2:	6818      	ldr	r0, [r3, #0]
 8002fe4:	f107 0108 	add.w	r1, r7, #8
 8002fe8:	2364      	movs	r3, #100	; 0x64
 8002fea:	2200      	movs	r2, #0
 8002fec:	f008 f8c4 	bl	800b178 <osMessageQueuePut>



	 tick += (410 * osKernelGetTickFreq()) / 1000;
 8002ff0:	f007 fb6b 	bl	800a6ca <osKernelGetTickFreq>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	f44f 72cd 	mov.w	r2, #410	; 0x19a
 8002ffa:	fb02 f303 	mul.w	r3, r2, r3
 8002ffe:	4a06      	ldr	r2, [pc, #24]	; (8003018 <StartTaskCounterDown+0x7c>)
 8003000:	fba2 2303 	umull	r2, r3, r2, r3
 8003004:	099b      	lsrs	r3, r3, #6
 8003006:	69fa      	ldr	r2, [r7, #28]
 8003008:	4413      	add	r3, r2
 800300a:	61fb      	str	r3, [r7, #28]
	osDelayUntil(tick);
 800300c:	69f8      	ldr	r0, [r7, #28]
 800300e:	f007 fd24 	bl	800aa5a <osDelayUntil>
	  	  	  osThreadFlagsWait(0x00001000U, osFlagsWaitAll, osWaitForever);
 8003012:	e7ca      	b.n	8002faa <StartTaskCounterDown+0xe>
 8003014:	20000674 	.word	0x20000674
 8003018:	10624dd3 	.word	0x10624dd3

0800301c <StartTaskAlarmCounterUp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskAlarmCounterUp */
void StartTaskAlarmCounterUp(void *argument)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b088      	sub	sp, #32
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef _AlarmPeriod;



	uint32_t tick;
	tick = osKernelGetTickCount();
 8003024:	f007 fb3c 	bl	800a6a0 <osKernelGetTickCount>
 8003028:	61f8      	str	r0, [r7, #28]
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(0x00010000U, osFlagsWaitAll, osWaitForever);
 800302a:	f04f 32ff 	mov.w	r2, #4294967295
 800302e:	2101      	movs	r1, #1
 8003030:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003034:	f007 fc90 	bl	800a958 <osThreadFlagsWait>
	  	  osMessageQueueGet(QueueAlarmHandle, &_AlarmPeriod, 0, 100);
 8003038:	4b17      	ldr	r3, [pc, #92]	; (8003098 <StartTaskAlarmCounterUp+0x7c>)
 800303a:	6818      	ldr	r0, [r3, #0]
 800303c:	f107 0108 	add.w	r1, r7, #8
 8003040:	2364      	movs	r3, #100	; 0x64
 8003042:	2200      	movs	r2, #0
 8003044:	f008 f8f8 	bl	800b238 <osMessageQueueGet>
	  	_AlarmPeriod.Hours= _AlarmPeriod.Hours + 1;
 8003048:	7a3b      	ldrb	r3, [r7, #8]
 800304a:	3301      	adds	r3, #1
 800304c:	b2db      	uxtb	r3, r3
 800304e:	723b      	strb	r3, [r7, #8]

	  	  	  	  	  if(_AlarmPeriod.Hours >= 16 )
 8003050:	7a3b      	ldrb	r3, [r7, #8]
 8003052:	2b0f      	cmp	r3, #15
 8003054:	d901      	bls.n	800305a <StartTaskAlarmCounterUp+0x3e>
	  	  	  	  	  {
	  	  	  	  		  	 _AlarmPeriod.Hours = 1;
 8003056:	2301      	movs	r3, #1
 8003058:	723b      	strb	r3, [r7, #8]
	  	  	  	  	  }

	  	  osMessageQueuePut(QueueAlarmHandle, &_AlarmPeriod,0,  100);
 800305a:	4b0f      	ldr	r3, [pc, #60]	; (8003098 <StartTaskAlarmCounterUp+0x7c>)
 800305c:	6818      	ldr	r0, [r3, #0]
 800305e:	f107 0108 	add.w	r1, r7, #8
 8003062:	2364      	movs	r3, #100	; 0x64
 8003064:	2200      	movs	r2, #0
 8003066:	f008 f887 	bl	800b178 <osMessageQueuePut>
	  	osSemaphoreRelease(BinarySemSetAlarmHandle);
 800306a:	4b0c      	ldr	r3, [pc, #48]	; (800309c <StartTaskAlarmCounterUp+0x80>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4618      	mov	r0, r3
 8003070:	f007 ffca 	bl	800b008 <osSemaphoreRelease>

	  tick += (390 * osKernelGetTickFreq()) / 1000;
 8003074:	f007 fb29 	bl	800a6ca <osKernelGetTickFreq>
 8003078:	4603      	mov	r3, r0
 800307a:	f44f 72c3 	mov.w	r2, #390	; 0x186
 800307e:	fb02 f303 	mul.w	r3, r2, r3
 8003082:	4a07      	ldr	r2, [pc, #28]	; (80030a0 <StartTaskAlarmCounterUp+0x84>)
 8003084:	fba2 2303 	umull	r2, r3, r2, r3
 8003088:	099b      	lsrs	r3, r3, #6
 800308a:	69fa      	ldr	r2, [r7, #28]
 800308c:	4413      	add	r3, r2
 800308e:	61fb      	str	r3, [r7, #28]
	  	osDelayUntil(tick);
 8003090:	69f8      	ldr	r0, [r7, #28]
 8003092:	f007 fce2 	bl	800aa5a <osDelayUntil>
	  osThreadFlagsWait(0x00010000U, osFlagsWaitAll, osWaitForever);
 8003096:	e7c8      	b.n	800302a <StartTaskAlarmCounterUp+0xe>
 8003098:	20000678 	.word	0x20000678
 800309c:	200006b0 	.word	0x200006b0
 80030a0:	10624dd3 	.word	0x10624dd3

080030a4 <StartTaskAlarmCountDown>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskAlarmCountDown */
void StartTaskAlarmCountDown(void *argument)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b08e      	sub	sp, #56	; 0x38
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskAlarmCountDown */
	RTC_AlarmTypeDef _AlarmPeriod;
	uint32_t tick;
	tick = osKernelGetTickCount();
 80030ac:	f007 faf8 	bl	800a6a0 <osKernelGetTickCount>
 80030b0:	6378      	str	r0, [r7, #52]	; 0x34
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(0x00100000U, osFlagsWaitAll, osWaitForever);
 80030b2:	f04f 32ff 	mov.w	r2, #4294967295
 80030b6:	2101      	movs	r1, #1
 80030b8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80030bc:	f007 fc4c 	bl	800a958 <osThreadFlagsWait>
	  osMessageQueueGet(QueueAlarmHandle, &_AlarmPeriod, 0, 100);
 80030c0:	4b19      	ldr	r3, [pc, #100]	; (8003128 <StartTaskAlarmCountDown+0x84>)
 80030c2:	6818      	ldr	r0, [r3, #0]
 80030c4:	f107 010c 	add.w	r1, r7, #12
 80030c8:	2364      	movs	r3, #100	; 0x64
 80030ca:	2200      	movs	r2, #0
 80030cc:	f008 f8b4 	bl	800b238 <osMessageQueueGet>
	  _AlarmPeriod.AlarmTime.Hours= _AlarmPeriod.AlarmTime.Hours - 1;
 80030d0:	7b3b      	ldrb	r3, [r7, #12]
 80030d2:	3b01      	subs	r3, #1
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	733b      	strb	r3, [r7, #12]

	  	  	  	  if(_AlarmPeriod.AlarmTime.Hours == 0 ||_AlarmPeriod.AlarmTime.Hours >= 16 )
 80030d8:	7b3b      	ldrb	r3, [r7, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d002      	beq.n	80030e4 <StartTaskAlarmCountDown+0x40>
 80030de:	7b3b      	ldrb	r3, [r7, #12]
 80030e0:	2b0f      	cmp	r3, #15
 80030e2:	d901      	bls.n	80030e8 <StartTaskAlarmCountDown+0x44>
	  	  	  	  {
	  	  	  		  	  _AlarmPeriod.AlarmTime.Hours = 16;
 80030e4:	2310      	movs	r3, #16
 80030e6:	733b      	strb	r3, [r7, #12]
	  	  	  	  }

	  osMessageQueuePut(QueueAlarmHandle, &_AlarmPeriod,0,  100);
 80030e8:	4b0f      	ldr	r3, [pc, #60]	; (8003128 <StartTaskAlarmCountDown+0x84>)
 80030ea:	6818      	ldr	r0, [r3, #0]
 80030ec:	f107 010c 	add.w	r1, r7, #12
 80030f0:	2364      	movs	r3, #100	; 0x64
 80030f2:	2200      	movs	r2, #0
 80030f4:	f008 f840 	bl	800b178 <osMessageQueuePut>
	  osSemaphoreRelease(BinarySemSetAlarmHandle);;
 80030f8:	4b0c      	ldr	r3, [pc, #48]	; (800312c <StartTaskAlarmCountDown+0x88>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f007 ff83 	bl	800b008 <osSemaphoreRelease>

	  tick += (380 * osKernelGetTickFreq()) / 1000;
 8003102:	f007 fae2 	bl	800a6ca <osKernelGetTickFreq>
 8003106:	4603      	mov	r3, r0
 8003108:	f44f 72be 	mov.w	r2, #380	; 0x17c
 800310c:	fb02 f303 	mul.w	r3, r2, r3
 8003110:	4a07      	ldr	r2, [pc, #28]	; (8003130 <StartTaskAlarmCountDown+0x8c>)
 8003112:	fba2 2303 	umull	r2, r3, r2, r3
 8003116:	099b      	lsrs	r3, r3, #6
 8003118:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800311a:	4413      	add	r3, r2
 800311c:	637b      	str	r3, [r7, #52]	; 0x34
	  osDelayUntil(tick);
 800311e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003120:	f007 fc9b 	bl	800aa5a <osDelayUntil>
	  osThreadFlagsWait(0x00100000U, osFlagsWaitAll, osWaitForever);
 8003124:	e7c5      	b.n	80030b2 <StartTaskAlarmCountDown+0xe>
 8003126:	bf00      	nop
 8003128:	20000678 	.word	0x20000678
 800312c:	200006b0 	.word	0x200006b0
 8003130:	10624dd3 	.word	0x10624dd3

08003134 <CallbackTimerBmeData>:
  /* USER CODE END StartTaskAlarmCountDown */
}

/* CallbackTimerBmeData function */
void CallbackTimerBmeData(void *argument)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackTimerBmeData */
	osSemaphoreRelease(BinarySemBme280Handle);
 800313c:	4b04      	ldr	r3, [pc, #16]	; (8003150 <CallbackTimerBmeData+0x1c>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4618      	mov	r0, r3
 8003142:	f007 ff61 	bl	800b008 <osSemaphoreRelease>

  /* USER CODE END CallbackTimerBmeData */
}
 8003146:	bf00      	nop
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	2000069c 	.word	0x2000069c

08003154 <CallbackTimerBh1750Data>:

/* CallbackTimerBh1750Data function */
void CallbackTimerBh1750Data(void *argument)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackTimerBh1750Data */
	osSemaphoreRelease(BinarySemBH1750Handle);
 800315c:	4b04      	ldr	r3, [pc, #16]	; (8003170 <CallbackTimerBh1750Data+0x1c>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4618      	mov	r0, r3
 8003162:	f007 ff51 	bl	800b008 <osSemaphoreRelease>
  /* USER CODE END CallbackTimerBh1750Data */
}
 8003166:	bf00      	nop
 8003168:	3708      	adds	r7, #8
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	200006a0 	.word	0x200006a0

08003174 <CallbackTimerRTC>:

/* CallbackTimerRTC function */
void CallbackTimerRTC(void *argument)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackTimerRTC */
	osSemaphoreRelease(BinarySemRTCHandle);
 800317c:	4b04      	ldr	r3, [pc, #16]	; (8003190 <CallbackTimerRTC+0x1c>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4618      	mov	r0, r3
 8003182:	f007 ff41 	bl	800b008 <osSemaphoreRelease>
  /* USER CODE END CallbackTimerRTC */
}
 8003186:	bf00      	nop
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	200006a4 	.word	0x200006a4

08003194 <_putchar>:
//		__NOP();
//	}
//}


void _putchar(char character) {
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	71fb      	strb	r3, [r7, #7]
	// send char to console etc.
	osMutexAcquire(MutexPrintfHandle, osWaitForever);
 800319e:	4b0b      	ldr	r3, [pc, #44]	; (80031cc <_putchar+0x38>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f04f 31ff 	mov.w	r1, #4294967295
 80031a6:	4618      	mov	r0, r3
 80031a8:	f007 fdca 	bl	800ad40 <osMutexAcquire>
	HAL_UART_Transmit(&huart2, (uint8_t*)&character, 1, 1000);
 80031ac:	1df9      	adds	r1, r7, #7
 80031ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031b2:	2201      	movs	r2, #1
 80031b4:	4806      	ldr	r0, [pc, #24]	; (80031d0 <_putchar+0x3c>)
 80031b6:	f006 fe70 	bl	8009e9a <HAL_UART_Transmit>

	osMutexRelease(MutexPrintfHandle);
 80031ba:	4b04      	ldr	r3, [pc, #16]	; (80031cc <_putchar+0x38>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4618      	mov	r0, r3
 80031c0:	f007 fe09 	bl	800add6 <osMutexRelease>
}
 80031c4:	bf00      	nop
 80031c6:	3708      	adds	r7, #8
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	20000688 	.word	0x20000688
 80031d0:	20000810 	.word	0x20000810

080031d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b08a      	sub	sp, #40	; 0x28
 80031d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031da:	f107 0314 	add.w	r3, r7, #20
 80031de:	2200      	movs	r2, #0
 80031e0:	601a      	str	r2, [r3, #0]
 80031e2:	605a      	str	r2, [r3, #4]
 80031e4:	609a      	str	r2, [r3, #8]
 80031e6:	60da      	str	r2, [r3, #12]
 80031e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80031ea:	2300      	movs	r3, #0
 80031ec:	613b      	str	r3, [r7, #16]
 80031ee:	4b31      	ldr	r3, [pc, #196]	; (80032b4 <MX_GPIO_Init+0xe0>)
 80031f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f2:	4a30      	ldr	r2, [pc, #192]	; (80032b4 <MX_GPIO_Init+0xe0>)
 80031f4:	f043 0304 	orr.w	r3, r3, #4
 80031f8:	6313      	str	r3, [r2, #48]	; 0x30
 80031fa:	4b2e      	ldr	r3, [pc, #184]	; (80032b4 <MX_GPIO_Init+0xe0>)
 80031fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fe:	f003 0304 	and.w	r3, r3, #4
 8003202:	613b      	str	r3, [r7, #16]
 8003204:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003206:	2300      	movs	r3, #0
 8003208:	60fb      	str	r3, [r7, #12]
 800320a:	4b2a      	ldr	r3, [pc, #168]	; (80032b4 <MX_GPIO_Init+0xe0>)
 800320c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320e:	4a29      	ldr	r2, [pc, #164]	; (80032b4 <MX_GPIO_Init+0xe0>)
 8003210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003214:	6313      	str	r3, [r2, #48]	; 0x30
 8003216:	4b27      	ldr	r3, [pc, #156]	; (80032b4 <MX_GPIO_Init+0xe0>)
 8003218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800321e:	60fb      	str	r3, [r7, #12]
 8003220:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003222:	2300      	movs	r3, #0
 8003224:	60bb      	str	r3, [r7, #8]
 8003226:	4b23      	ldr	r3, [pc, #140]	; (80032b4 <MX_GPIO_Init+0xe0>)
 8003228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322a:	4a22      	ldr	r2, [pc, #136]	; (80032b4 <MX_GPIO_Init+0xe0>)
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	6313      	str	r3, [r2, #48]	; 0x30
 8003232:	4b20      	ldr	r3, [pc, #128]	; (80032b4 <MX_GPIO_Init+0xe0>)
 8003234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	60bb      	str	r3, [r7, #8]
 800323c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800323e:	2300      	movs	r3, #0
 8003240:	607b      	str	r3, [r7, #4]
 8003242:	4b1c      	ldr	r3, [pc, #112]	; (80032b4 <MX_GPIO_Init+0xe0>)
 8003244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003246:	4a1b      	ldr	r2, [pc, #108]	; (80032b4 <MX_GPIO_Init+0xe0>)
 8003248:	f043 0302 	orr.w	r3, r3, #2
 800324c:	6313      	str	r3, [r2, #48]	; 0x30
 800324e:	4b19      	ldr	r3, [pc, #100]	; (80032b4 <MX_GPIO_Init+0xe0>)
 8003250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	607b      	str	r3, [r7, #4]
 8003258:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 800325a:	2200      	movs	r2, #0
 800325c:	2101      	movs	r1, #1
 800325e:	4816      	ldr	r0, [pc, #88]	; (80032b8 <MX_GPIO_Init+0xe4>)
 8003260:	f002 fce8 	bl	8005c34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|APHASE_Pin, GPIO_PIN_RESET);
 8003264:	2200      	movs	r2, #0
 8003266:	f44f 7108 	mov.w	r1, #544	; 0x220
 800326a:	4814      	ldr	r0, [pc, #80]	; (80032bc <MX_GPIO_Init+0xe8>)
 800326c:	f002 fce2 	bl	8005c34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MODE_Pin;
 8003270:	2301      	movs	r3, #1
 8003272:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003274:	2301      	movs	r3, #1
 8003276:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003278:	2300      	movs	r3, #0
 800327a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800327c:	2300      	movs	r3, #0
 800327e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MODE_GPIO_Port, &GPIO_InitStruct);
 8003280:	f107 0314 	add.w	r3, r7, #20
 8003284:	4619      	mov	r1, r3
 8003286:	480c      	ldr	r0, [pc, #48]	; (80032b8 <MX_GPIO_Init+0xe4>)
 8003288:	f002 fb40 	bl	800590c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|APHASE_Pin;
 800328c:	f44f 7308 	mov.w	r3, #544	; 0x220
 8003290:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003292:	2301      	movs	r3, #1
 8003294:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003296:	2300      	movs	r3, #0
 8003298:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800329a:	2300      	movs	r3, #0
 800329c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800329e:	f107 0314 	add.w	r3, r7, #20
 80032a2:	4619      	mov	r1, r3
 80032a4:	4805      	ldr	r0, [pc, #20]	; (80032bc <MX_GPIO_Init+0xe8>)
 80032a6:	f002 fb31 	bl	800590c <HAL_GPIO_Init>

}
 80032aa:	bf00      	nop
 80032ac:	3728      	adds	r7, #40	; 0x28
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	40023800 	.word	0x40023800
 80032b8:	40020800 	.word	0x40020800
 80032bc:	40020000 	.word	0x40020000

080032c0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80032c4:	4b12      	ldr	r3, [pc, #72]	; (8003310 <MX_I2C1_Init+0x50>)
 80032c6:	4a13      	ldr	r2, [pc, #76]	; (8003314 <MX_I2C1_Init+0x54>)
 80032c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80032ca:	4b11      	ldr	r3, [pc, #68]	; (8003310 <MX_I2C1_Init+0x50>)
 80032cc:	4a12      	ldr	r2, [pc, #72]	; (8003318 <MX_I2C1_Init+0x58>)
 80032ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80032d0:	4b0f      	ldr	r3, [pc, #60]	; (8003310 <MX_I2C1_Init+0x50>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80032d6:	4b0e      	ldr	r3, [pc, #56]	; (8003310 <MX_I2C1_Init+0x50>)
 80032d8:	2200      	movs	r2, #0
 80032da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80032dc:	4b0c      	ldr	r3, [pc, #48]	; (8003310 <MX_I2C1_Init+0x50>)
 80032de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80032e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80032e4:	4b0a      	ldr	r3, [pc, #40]	; (8003310 <MX_I2C1_Init+0x50>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80032ea:	4b09      	ldr	r3, [pc, #36]	; (8003310 <MX_I2C1_Init+0x50>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80032f0:	4b07      	ldr	r3, [pc, #28]	; (8003310 <MX_I2C1_Init+0x50>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80032f6:	4b06      	ldr	r3, [pc, #24]	; (8003310 <MX_I2C1_Init+0x50>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80032fc:	4804      	ldr	r0, [pc, #16]	; (8003310 <MX_I2C1_Init+0x50>)
 80032fe:	f002 fcb3 	bl	8005c68 <HAL_I2C_Init>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d001      	beq.n	800330c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003308:	f000 f96e 	bl	80035e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800330c:	bf00      	nop
 800330e:	bd80      	pop	{r7, pc}
 8003310:	200006b4 	.word	0x200006b4
 8003314:	40005400 	.word	0x40005400
 8003318:	00061a80 	.word	0x00061a80

0800331c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003320:	4b12      	ldr	r3, [pc, #72]	; (800336c <MX_I2C2_Init+0x50>)
 8003322:	4a13      	ldr	r2, [pc, #76]	; (8003370 <MX_I2C2_Init+0x54>)
 8003324:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8003326:	4b11      	ldr	r3, [pc, #68]	; (800336c <MX_I2C2_Init+0x50>)
 8003328:	4a12      	ldr	r2, [pc, #72]	; (8003374 <MX_I2C2_Init+0x58>)
 800332a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800332c:	4b0f      	ldr	r3, [pc, #60]	; (800336c <MX_I2C2_Init+0x50>)
 800332e:	2200      	movs	r2, #0
 8003330:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003332:	4b0e      	ldr	r3, [pc, #56]	; (800336c <MX_I2C2_Init+0x50>)
 8003334:	2200      	movs	r2, #0
 8003336:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003338:	4b0c      	ldr	r3, [pc, #48]	; (800336c <MX_I2C2_Init+0x50>)
 800333a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800333e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003340:	4b0a      	ldr	r3, [pc, #40]	; (800336c <MX_I2C2_Init+0x50>)
 8003342:	2200      	movs	r2, #0
 8003344:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003346:	4b09      	ldr	r3, [pc, #36]	; (800336c <MX_I2C2_Init+0x50>)
 8003348:	2200      	movs	r2, #0
 800334a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800334c:	4b07      	ldr	r3, [pc, #28]	; (800336c <MX_I2C2_Init+0x50>)
 800334e:	2200      	movs	r2, #0
 8003350:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003352:	4b06      	ldr	r3, [pc, #24]	; (800336c <MX_I2C2_Init+0x50>)
 8003354:	2200      	movs	r2, #0
 8003356:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003358:	4804      	ldr	r0, [pc, #16]	; (800336c <MX_I2C2_Init+0x50>)
 800335a:	f002 fc85 	bl	8005c68 <HAL_I2C_Init>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003364:	f000 f940 	bl	80035e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003368:	bf00      	nop
 800336a:	bd80      	pop	{r7, pc}
 800336c:	20000708 	.word	0x20000708
 8003370:	40005800 	.word	0x40005800
 8003374:	00061a80 	.word	0x00061a80

08003378 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b08c      	sub	sp, #48	; 0x30
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003380:	f107 031c 	add.w	r3, r7, #28
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	605a      	str	r2, [r3, #4]
 800338a:	609a      	str	r2, [r3, #8]
 800338c:	60da      	str	r2, [r3, #12]
 800338e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a42      	ldr	r2, [pc, #264]	; (80034a0 <HAL_I2C_MspInit+0x128>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d12d      	bne.n	80033f6 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800339a:	2300      	movs	r3, #0
 800339c:	61bb      	str	r3, [r7, #24]
 800339e:	4b41      	ldr	r3, [pc, #260]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 80033a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a2:	4a40      	ldr	r2, [pc, #256]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 80033a4:	f043 0302 	orr.w	r3, r3, #2
 80033a8:	6313      	str	r3, [r2, #48]	; 0x30
 80033aa:	4b3e      	ldr	r3, [pc, #248]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 80033ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ae:	f003 0302 	and.w	r3, r3, #2
 80033b2:	61bb      	str	r3, [r7, #24]
 80033b4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80033b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80033ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033bc:	2312      	movs	r3, #18
 80033be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c0:	2300      	movs	r3, #0
 80033c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033c4:	2303      	movs	r3, #3
 80033c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80033c8:	2304      	movs	r3, #4
 80033ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033cc:	f107 031c 	add.w	r3, r7, #28
 80033d0:	4619      	mov	r1, r3
 80033d2:	4835      	ldr	r0, [pc, #212]	; (80034a8 <HAL_I2C_MspInit+0x130>)
 80033d4:	f002 fa9a 	bl	800590c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033d8:	2300      	movs	r3, #0
 80033da:	617b      	str	r3, [r7, #20]
 80033dc:	4b31      	ldr	r3, [pc, #196]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 80033de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e0:	4a30      	ldr	r2, [pc, #192]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 80033e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80033e6:	6413      	str	r3, [r2, #64]	; 0x40
 80033e8:	4b2e      	ldr	r3, [pc, #184]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 80033ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033f0:	617b      	str	r3, [r7, #20]
 80033f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80033f4:	e050      	b.n	8003498 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C2)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a2c      	ldr	r2, [pc, #176]	; (80034ac <HAL_I2C_MspInit+0x134>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d14b      	bne.n	8003498 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003400:	2300      	movs	r3, #0
 8003402:	613b      	str	r3, [r7, #16]
 8003404:	4b27      	ldr	r3, [pc, #156]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 8003406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003408:	4a26      	ldr	r2, [pc, #152]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 800340a:	f043 0302 	orr.w	r3, r3, #2
 800340e:	6313      	str	r3, [r2, #48]	; 0x30
 8003410:	4b24      	ldr	r3, [pc, #144]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 8003412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	613b      	str	r3, [r7, #16]
 800341a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800341c:	2300      	movs	r3, #0
 800341e:	60fb      	str	r3, [r7, #12]
 8003420:	4b20      	ldr	r3, [pc, #128]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 8003422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003424:	4a1f      	ldr	r2, [pc, #124]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 8003426:	f043 0304 	orr.w	r3, r3, #4
 800342a:	6313      	str	r3, [r2, #48]	; 0x30
 800342c:	4b1d      	ldr	r3, [pc, #116]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 800342e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003430:	f003 0304 	and.w	r3, r3, #4
 8003434:	60fb      	str	r3, [r7, #12]
 8003436:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003438:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800343c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800343e:	2312      	movs	r3, #18
 8003440:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003442:	2300      	movs	r3, #0
 8003444:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003446:	2303      	movs	r3, #3
 8003448:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800344a:	2304      	movs	r3, #4
 800344c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800344e:	f107 031c 	add.w	r3, r7, #28
 8003452:	4619      	mov	r1, r3
 8003454:	4814      	ldr	r0, [pc, #80]	; (80034a8 <HAL_I2C_MspInit+0x130>)
 8003456:	f002 fa59 	bl	800590c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800345a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800345e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003460:	2312      	movs	r3, #18
 8003462:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003464:	2300      	movs	r3, #0
 8003466:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003468:	2303      	movs	r3, #3
 800346a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800346c:	2304      	movs	r3, #4
 800346e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003470:	f107 031c 	add.w	r3, r7, #28
 8003474:	4619      	mov	r1, r3
 8003476:	480e      	ldr	r0, [pc, #56]	; (80034b0 <HAL_I2C_MspInit+0x138>)
 8003478:	f002 fa48 	bl	800590c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800347c:	2300      	movs	r3, #0
 800347e:	60bb      	str	r3, [r7, #8]
 8003480:	4b08      	ldr	r3, [pc, #32]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 8003482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003484:	4a07      	ldr	r2, [pc, #28]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 8003486:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800348a:	6413      	str	r3, [r2, #64]	; 0x40
 800348c:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <HAL_I2C_MspInit+0x12c>)
 800348e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003490:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003494:	60bb      	str	r3, [r7, #8]
 8003496:	68bb      	ldr	r3, [r7, #8]
}
 8003498:	bf00      	nop
 800349a:	3730      	adds	r7, #48	; 0x30
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	40005400 	.word	0x40005400
 80034a4:	40023800 	.word	0x40023800
 80034a8:	40020400 	.word	0x40020400
 80034ac:	40005800 	.word	0x40005800
 80034b0:	40020800 	.word	0x40020800

080034b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80034b8:	f002 f8e0 	bl	800567c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80034bc:	f000 f814 	bl	80034e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80034c0:	f7ff fe88 	bl	80031d4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80034c4:	f7ff fefc 	bl	80032c0 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80034c8:	f002 f83c 	bl	8005544 <MX_USART2_UART_Init>
  MX_RTC_Init();
 80034cc:	f001 fd2e 	bl	8004f2c <MX_RTC_Init>
  MX_TIM8_Init();
 80034d0:	f001 ff54 	bl	800537c <MX_TIM8_Init>
  MX_I2C2_Init();
 80034d4:	f7ff ff22 	bl	800331c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80034d8:	f007 f898 	bl	800a60c <osKernelInitialize>
  MX_FREERTOS_Init();
 80034dc:	f7ff f886 	bl	80025ec <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80034e0:	f007 f8b8 	bl	800a654 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80034e4:	e7fe      	b.n	80034e4 <main+0x30>
	...

080034e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b094      	sub	sp, #80	; 0x50
 80034ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034ee:	f107 031c 	add.w	r3, r7, #28
 80034f2:	2234      	movs	r2, #52	; 0x34
 80034f4:	2100      	movs	r1, #0
 80034f6:	4618      	mov	r0, r3
 80034f8:	f00c f8d9 	bl	800f6ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034fc:	f107 0308 	add.w	r3, r7, #8
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	605a      	str	r2, [r3, #4]
 8003506:	609a      	str	r2, [r3, #8]
 8003508:	60da      	str	r2, [r3, #12]
 800350a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800350c:	2300      	movs	r3, #0
 800350e:	607b      	str	r3, [r7, #4]
 8003510:	4b2a      	ldr	r3, [pc, #168]	; (80035bc <SystemClock_Config+0xd4>)
 8003512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003514:	4a29      	ldr	r2, [pc, #164]	; (80035bc <SystemClock_Config+0xd4>)
 8003516:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800351a:	6413      	str	r3, [r2, #64]	; 0x40
 800351c:	4b27      	ldr	r3, [pc, #156]	; (80035bc <SystemClock_Config+0xd4>)
 800351e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003520:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003524:	607b      	str	r3, [r7, #4]
 8003526:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003528:	2300      	movs	r3, #0
 800352a:	603b      	str	r3, [r7, #0]
 800352c:	4b24      	ldr	r3, [pc, #144]	; (80035c0 <SystemClock_Config+0xd8>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003534:	4a22      	ldr	r2, [pc, #136]	; (80035c0 <SystemClock_Config+0xd8>)
 8003536:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800353a:	6013      	str	r3, [r2, #0]
 800353c:	4b20      	ldr	r3, [pc, #128]	; (80035c0 <SystemClock_Config+0xd8>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003544:	603b      	str	r3, [r7, #0]
 8003546:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8003548:	2306      	movs	r3, #6
 800354a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800354c:	2301      	movs	r3, #1
 800354e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003550:	2301      	movs	r3, #1
 8003552:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003554:	2310      	movs	r3, #16
 8003556:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003558:	2302      	movs	r3, #2
 800355a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800355c:	2300      	movs	r3, #0
 800355e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003560:	2308      	movs	r3, #8
 8003562:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8003564:	2350      	movs	r3, #80	; 0x50
 8003566:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003568:	2302      	movs	r3, #2
 800356a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800356c:	2302      	movs	r3, #2
 800356e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003570:	2302      	movs	r3, #2
 8003572:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003574:	f107 031c 	add.w	r3, r7, #28
 8003578:	4618      	mov	r0, r3
 800357a:	f004 fe4f 	bl	800821c <HAL_RCC_OscConfig>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d001      	beq.n	8003588 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8003584:	f000 f830 	bl	80035e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003588:	230f      	movs	r3, #15
 800358a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800358c:	2302      	movs	r3, #2
 800358e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003590:	2300      	movs	r3, #0
 8003592:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003594:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003598:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800359a:	2300      	movs	r3, #0
 800359c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800359e:	f107 0308 	add.w	r3, r7, #8
 80035a2:	2102      	movs	r1, #2
 80035a4:	4618      	mov	r0, r3
 80035a6:	f003 ff93 	bl	80074d0 <HAL_RCC_ClockConfig>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80035b0:	f000 f81a 	bl	80035e8 <Error_Handler>
  }
}
 80035b4:	bf00      	nop
 80035b6:	3750      	adds	r7, #80	; 0x50
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	40023800 	.word	0x40023800
 80035c0:	40007000 	.word	0x40007000

080035c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a04      	ldr	r2, [pc, #16]	; (80035e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d101      	bne.n	80035da <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80035d6:	f002 f873 	bl	80056c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80035da:	bf00      	nop
 80035dc:	3708      	adds	r7, #8
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	40002000 	.word	0x40002000

080035e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035ec:	b672      	cpsid	i
}
 80035ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035f0:	e7fe      	b.n	80035f0 <Error_Handler+0x8>

080035f2 <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 80035f2:	b480      	push	{r7}
 80035f4:	b085      	sub	sp, #20
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
 80035fc:	603b      	str	r3, [r7, #0]
 80035fe:	4603      	mov	r3, r0
 8003600:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	429a      	cmp	r2, r3
 8003608:	d204      	bcs.n	8003614 <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 800360a:	68ba      	ldr	r2, [r7, #8]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4413      	add	r3, r2
 8003610:	7bfa      	ldrb	r2, [r7, #15]
 8003612:	701a      	strb	r2, [r3, #0]
  }
}
 8003614:	bf00      	nop
 8003616:	3714      	adds	r7, #20
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003620:	b480      	push	{r7}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
 8003626:	60b9      	str	r1, [r7, #8]
 8003628:	607a      	str	r2, [r7, #4]
 800362a:	603b      	str	r3, [r7, #0]
 800362c:	4603      	mov	r3, r0
 800362e:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8003630:	bf00      	nop
 8003632:	3714      	adds	r7, #20
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	60b9      	str	r1, [r7, #8]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	603b      	str	r3, [r7, #0]
 8003648:	4603      	mov	r3, r0
 800364a:	73fb      	strb	r3, [r7, #15]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 800364c:	7bfb      	ldrb	r3, [r7, #15]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <_out_char+0x1e>
    _putchar(character);
 8003652:	7bfb      	ldrb	r3, [r7, #15]
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff fd9d 	bl	8003194 <_putchar>
  }
}
 800365a:	bf00      	nop
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 8003662:	b480      	push	{r7}
 8003664:	b085      	sub	sp, #20
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
 800366a:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	60fb      	str	r3, [r7, #12]
 8003670:	e002      	b.n	8003678 <_strnlen_s+0x16>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	3301      	adds	r3, #1
 8003676:	60fb      	str	r3, [r7, #12]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d004      	beq.n	800368a <_strnlen_s+0x28>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	1e5a      	subs	r2, r3, #1
 8003684:	603a      	str	r2, [r7, #0]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1f3      	bne.n	8003672 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	1ad3      	subs	r3, r2, r3
}
 8003690:	4618      	mov	r0, r3
 8003692:	3714      	adds	r7, #20
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 80036a6:	79fb      	ldrb	r3, [r7, #7]
 80036a8:	2b2f      	cmp	r3, #47	; 0x2f
 80036aa:	d904      	bls.n	80036b6 <_is_digit+0x1a>
 80036ac:	79fb      	ldrb	r3, [r7, #7]
 80036ae:	2b39      	cmp	r3, #57	; 0x39
 80036b0:	d801      	bhi.n	80036b6 <_is_digit+0x1a>
 80036b2:	2301      	movs	r3, #1
 80036b4:	e000      	b.n	80036b8 <_is_digit+0x1c>
 80036b6:	2300      	movs	r3, #0
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	b2db      	uxtb	r3, r3
}
 80036be:	4618      	mov	r0, r3
 80036c0:	370c      	adds	r7, #12
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr

080036ca <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b084      	sub	sp, #16
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 80036d6:	e00e      	b.n	80036f6 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	4613      	mov	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	4618      	mov	r0, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	1c59      	adds	r1, r3, #1
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	6011      	str	r1, [r2, #0]
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	4403      	add	r3, r0
 80036f2:	3b30      	subs	r3, #48	; 0x30
 80036f4:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7ff ffcd 	bl	800369c <_is_digit>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1e7      	bne.n	80036d8 <_atoi+0xe>
  }
  return i;
 8003708:	68fb      	ldr	r3, [r7, #12]
}
 800370a:	4618      	mov	r0, r3
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8003712:	b590      	push	{r4, r7, lr}
 8003714:	b087      	sub	sp, #28
 8003716:	af00      	add	r7, sp, #0
 8003718:	60f8      	str	r0, [r7, #12]
 800371a:	60b9      	str	r1, [r7, #8]
 800371c:	607a      	str	r2, [r7, #4]
 800371e:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d125      	bne.n	800377a <_out_rev+0x68>
 800372e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003730:	f003 0301 	and.w	r3, r3, #1
 8003734:	2b00      	cmp	r3, #0
 8003736:	d120      	bne.n	800377a <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 8003738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800373a:	617b      	str	r3, [r7, #20]
 800373c:	e00a      	b.n	8003754 <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	1c53      	adds	r3, r2, #1
 8003742:	607b      	str	r3, [r7, #4]
 8003744:	68fc      	ldr	r4, [r7, #12]
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	68b9      	ldr	r1, [r7, #8]
 800374a:	2020      	movs	r0, #32
 800374c:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	3301      	adds	r3, #1
 8003752:	617b      	str	r3, [r7, #20]
 8003754:	697a      	ldr	r2, [r7, #20]
 8003756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003758:	429a      	cmp	r2, r3
 800375a:	d3f0      	bcc.n	800373e <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 800375c:	e00d      	b.n	800377a <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 800375e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003760:	3b01      	subs	r3, #1
 8003762:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003764:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003768:	4413      	add	r3, r2
 800376a:	7818      	ldrb	r0, [r3, #0]
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	1c53      	adds	r3, r2, #1
 8003770:	607b      	str	r3, [r7, #4]
 8003772:	68fc      	ldr	r4, [r7, #12]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	68b9      	ldr	r1, [r7, #8]
 8003778:	47a0      	blx	r4
  while (len) {
 800377a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1ee      	bne.n	800375e <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8003780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00e      	beq.n	80037a8 <_out_rev+0x96>
    while (idx - start_idx < width) {
 800378a:	e007      	b.n	800379c <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	1c53      	adds	r3, r2, #1
 8003790:	607b      	str	r3, [r7, #4]
 8003792:	68fc      	ldr	r4, [r7, #12]
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	68b9      	ldr	r1, [r7, #8]
 8003798:	2020      	movs	r0, #32
 800379a:	47a0      	blx	r4
    while (idx - start_idx < width) {
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d8f1      	bhi.n	800378c <_out_rev+0x7a>
    }
  }

  return idx;
 80037a8:	687b      	ldr	r3, [r7, #4]
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	371c      	adds	r7, #28
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd90      	pop	{r4, r7, pc}

080037b2 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b088      	sub	sp, #32
 80037b6:	af04      	add	r7, sp, #16
 80037b8:	60f8      	str	r0, [r7, #12]
 80037ba:	60b9      	str	r1, [r7, #8]
 80037bc:	607a      	str	r2, [r7, #4]
 80037be:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 80037c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d136      	bne.n	8003838 <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80037ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d018      	beq.n	8003802 <_ntoa_format+0x50>
 80037d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d013      	beq.n	8003802 <_ntoa_format+0x50>
 80037da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d104      	bne.n	80037ec <_ntoa_format+0x3a>
 80037e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e4:	f003 030c 	and.w	r3, r3, #12
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d00a      	beq.n	8003802 <_ntoa_format+0x50>
      width--;
 80037ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037ee:	3b01      	subs	r3, #1
 80037f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80037f2:	e006      	b.n	8003802 <_ntoa_format+0x50>
      buf[len++] = '0';
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	1c5a      	adds	r2, r3, #1
 80037f8:	61fa      	str	r2, [r7, #28]
 80037fa:	69ba      	ldr	r2, [r7, #24]
 80037fc:	4413      	add	r3, r2
 80037fe:	2230      	movs	r2, #48	; 0x30
 8003800:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003802:	69fa      	ldr	r2, [r7, #28]
 8003804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003806:	429a      	cmp	r2, r3
 8003808:	d20a      	bcs.n	8003820 <_ntoa_format+0x6e>
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	2b1f      	cmp	r3, #31
 800380e:	d9f1      	bls.n	80037f4 <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003810:	e006      	b.n	8003820 <_ntoa_format+0x6e>
      buf[len++] = '0';
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	1c5a      	adds	r2, r3, #1
 8003816:	61fa      	str	r2, [r7, #28]
 8003818:	69ba      	ldr	r2, [r7, #24]
 800381a:	4413      	add	r3, r2
 800381c:	2230      	movs	r2, #48	; 0x30
 800381e:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	2b00      	cmp	r3, #0
 8003828:	d006      	beq.n	8003838 <_ntoa_format+0x86>
 800382a:	69fa      	ldr	r2, [r7, #28]
 800382c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800382e:	429a      	cmp	r2, r3
 8003830:	d202      	bcs.n	8003838 <_ntoa_format+0x86>
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	2b1f      	cmp	r3, #31
 8003836:	d9ec      	bls.n	8003812 <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8003838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800383a:	f003 0310 	and.w	r3, r3, #16
 800383e:	2b00      	cmp	r3, #0
 8003840:	d058      	beq.n	80038f4 <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8003842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003844:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003848:	2b00      	cmp	r3, #0
 800384a:	d116      	bne.n	800387a <_ntoa_format+0xc8>
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d013      	beq.n	800387a <_ntoa_format+0xc8>
 8003852:	69fa      	ldr	r2, [r7, #28]
 8003854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003856:	429a      	cmp	r2, r3
 8003858:	d003      	beq.n	8003862 <_ntoa_format+0xb0>
 800385a:	69fa      	ldr	r2, [r7, #28]
 800385c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800385e:	429a      	cmp	r2, r3
 8003860:	d10b      	bne.n	800387a <_ntoa_format+0xc8>
      len--;
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	3b01      	subs	r3, #1
 8003866:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d005      	beq.n	800387a <_ntoa_format+0xc8>
 800386e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003870:	2b10      	cmp	r3, #16
 8003872:	d102      	bne.n	800387a <_ntoa_format+0xc8>
        len--;
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	3b01      	subs	r3, #1
 8003878:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800387a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387c:	2b10      	cmp	r3, #16
 800387e:	d10f      	bne.n	80038a0 <_ntoa_format+0xee>
 8003880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003882:	f003 0320 	and.w	r3, r3, #32
 8003886:	2b00      	cmp	r3, #0
 8003888:	d10a      	bne.n	80038a0 <_ntoa_format+0xee>
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	2b1f      	cmp	r3, #31
 800388e:	d807      	bhi.n	80038a0 <_ntoa_format+0xee>
      buf[len++] = 'x';
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	1c5a      	adds	r2, r3, #1
 8003894:	61fa      	str	r2, [r7, #28]
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	4413      	add	r3, r2
 800389a:	2278      	movs	r2, #120	; 0x78
 800389c:	701a      	strb	r2, [r3, #0]
 800389e:	e01f      	b.n	80038e0 <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80038a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a2:	2b10      	cmp	r3, #16
 80038a4:	d10f      	bne.n	80038c6 <_ntoa_format+0x114>
 80038a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038a8:	f003 0320 	and.w	r3, r3, #32
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d00a      	beq.n	80038c6 <_ntoa_format+0x114>
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	2b1f      	cmp	r3, #31
 80038b4:	d807      	bhi.n	80038c6 <_ntoa_format+0x114>
      buf[len++] = 'X';
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	1c5a      	adds	r2, r3, #1
 80038ba:	61fa      	str	r2, [r7, #28]
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	4413      	add	r3, r2
 80038c0:	2258      	movs	r2, #88	; 0x58
 80038c2:	701a      	strb	r2, [r3, #0]
 80038c4:	e00c      	b.n	80038e0 <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80038c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d109      	bne.n	80038e0 <_ntoa_format+0x12e>
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	2b1f      	cmp	r3, #31
 80038d0:	d806      	bhi.n	80038e0 <_ntoa_format+0x12e>
      buf[len++] = 'b';
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	1c5a      	adds	r2, r3, #1
 80038d6:	61fa      	str	r2, [r7, #28]
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	4413      	add	r3, r2
 80038dc:	2262      	movs	r2, #98	; 0x62
 80038de:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	2b1f      	cmp	r3, #31
 80038e4:	d806      	bhi.n	80038f4 <_ntoa_format+0x142>
      buf[len++] = '0';
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	1c5a      	adds	r2, r3, #1
 80038ea:	61fa      	str	r2, [r7, #28]
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	4413      	add	r3, r2
 80038f0:	2230      	movs	r2, #48	; 0x30
 80038f2:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	2b1f      	cmp	r3, #31
 80038f8:	d824      	bhi.n	8003944 <_ntoa_format+0x192>
    if (negative) {
 80038fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d007      	beq.n	8003912 <_ntoa_format+0x160>
      buf[len++] = '-';
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	1c5a      	adds	r2, r3, #1
 8003906:	61fa      	str	r2, [r7, #28]
 8003908:	69ba      	ldr	r2, [r7, #24]
 800390a:	4413      	add	r3, r2
 800390c:	222d      	movs	r2, #45	; 0x2d
 800390e:	701a      	strb	r2, [r3, #0]
 8003910:	e018      	b.n	8003944 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 8003912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003914:	f003 0304 	and.w	r3, r3, #4
 8003918:	2b00      	cmp	r3, #0
 800391a:	d007      	beq.n	800392c <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	1c5a      	adds	r2, r3, #1
 8003920:	61fa      	str	r2, [r7, #28]
 8003922:	69ba      	ldr	r2, [r7, #24]
 8003924:	4413      	add	r3, r2
 8003926:	222b      	movs	r2, #43	; 0x2b
 8003928:	701a      	strb	r2, [r3, #0]
 800392a:	e00b      	b.n	8003944 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 800392c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800392e:	f003 0308 	and.w	r3, r3, #8
 8003932:	2b00      	cmp	r3, #0
 8003934:	d006      	beq.n	8003944 <_ntoa_format+0x192>
      buf[len++] = ' ';
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	1c5a      	adds	r2, r3, #1
 800393a:	61fa      	str	r2, [r7, #28]
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	4413      	add	r3, r2
 8003940:	2220      	movs	r2, #32
 8003942:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8003944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003946:	9303      	str	r3, [sp, #12]
 8003948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800394a:	9302      	str	r3, [sp, #8]
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	9301      	str	r3, [sp, #4]
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	9300      	str	r3, [sp, #0]
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	68b9      	ldr	r1, [r7, #8]
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f7ff fed9 	bl	8003712 <_out_rev>
 8003960:	4603      	mov	r3, r0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3710      	adds	r7, #16
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b096      	sub	sp, #88	; 0x58
 800396e:	af08      	add	r7, sp, #32
 8003970:	60f8      	str	r0, [r7, #12]
 8003972:	60b9      	str	r1, [r7, #8]
 8003974:	607a      	str	r2, [r7, #4]
 8003976:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003978:	2300      	movs	r3, #0
 800397a:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 800397c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800397e:	2b00      	cmp	r3, #0
 8003980:	d103      	bne.n	800398a <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8003982:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003984:	f023 0310 	bic.w	r3, r3, #16
 8003988:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 800398a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800398c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003990:	2b00      	cmp	r3, #0
 8003992:	d002      	beq.n	800399a <_ntoa_long+0x30>
 8003994:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003996:	2b00      	cmp	r3, #0
 8003998:	d032      	beq.n	8003a00 <_ntoa_long+0x96>
    do {
      const char digit = (char)(value % base);
 800399a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800399c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800399e:	fbb3 f2f2 	udiv	r2, r3, r2
 80039a2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80039a4:	fb01 f202 	mul.w	r2, r1, r2
 80039a8:	1a9b      	subs	r3, r3, r2
 80039aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 80039ae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80039b2:	2b09      	cmp	r3, #9
 80039b4:	d804      	bhi.n	80039c0 <_ntoa_long+0x56>
 80039b6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80039ba:	3330      	adds	r3, #48	; 0x30
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	e00d      	b.n	80039dc <_ntoa_long+0x72>
 80039c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039c2:	f003 0320 	and.w	r3, r3, #32
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <_ntoa_long+0x64>
 80039ca:	2241      	movs	r2, #65	; 0x41
 80039cc:	e000      	b.n	80039d0 <_ntoa_long+0x66>
 80039ce:	2261      	movs	r2, #97	; 0x61
 80039d0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80039d4:	4413      	add	r3, r2
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	3b0a      	subs	r3, #10
 80039da:	b2da      	uxtb	r2, r3
 80039dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039de:	1c59      	adds	r1, r3, #1
 80039e0:	6379      	str	r1, [r7, #52]	; 0x34
 80039e2:	3338      	adds	r3, #56	; 0x38
 80039e4:	443b      	add	r3, r7
 80039e6:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 80039ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80039ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f2:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 80039f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d002      	beq.n	8003a00 <_ntoa_long+0x96>
 80039fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039fc:	2b1f      	cmp	r3, #31
 80039fe:	d9cc      	bls.n	800399a <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003a00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a02:	9306      	str	r3, [sp, #24]
 8003a04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a06:	9305      	str	r3, [sp, #20]
 8003a08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a0a:	9304      	str	r3, [sp, #16]
 8003a0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a0e:	9303      	str	r3, [sp, #12]
 8003a10:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003a14:	9302      	str	r3, [sp, #8]
 8003a16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a18:	9301      	str	r3, [sp, #4]
 8003a1a:	f107 0310 	add.w	r3, r7, #16
 8003a1e:	9300      	str	r3, [sp, #0]
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	68b9      	ldr	r1, [r7, #8]
 8003a26:	68f8      	ldr	r0, [r7, #12]
 8003a28:	f7ff fec3 	bl	80037b2 <_ntoa_format>
 8003a2c:	4603      	mov	r3, r0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3738      	adds	r7, #56	; 0x38
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003a36:	b580      	push	{r7, lr}
 8003a38:	b096      	sub	sp, #88	; 0x58
 8003a3a:	af08      	add	r7, sp, #32
 8003a3c:	60f8      	str	r0, [r7, #12]
 8003a3e:	60b9      	str	r1, [r7, #8]
 8003a40:	607a      	str	r2, [r7, #4]
 8003a42:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003a44:	2300      	movs	r3, #0
 8003a46:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8003a48:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	d103      	bne.n	8003a58 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8003a50:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a52:	f023 0310 	bic.w	r3, r3, #16
 8003a56:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003a58:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <_ntoa_long_long+0x34>
 8003a62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a66:	4313      	orrs	r3, r2
 8003a68:	d037      	beq.n	8003ada <_ntoa_long_long+0xa4>
    do {
      const char digit = (char)(value % base);
 8003a6a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003a6e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003a72:	f7fd f929 	bl	8000cc8 <__aeabi_uldivmod>
 8003a76:	4613      	mov	r3, r2
 8003a78:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003a7c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003a80:	2b09      	cmp	r3, #9
 8003a82:	d804      	bhi.n	8003a8e <_ntoa_long_long+0x58>
 8003a84:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003a88:	3330      	adds	r3, #48	; 0x30
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	e00d      	b.n	8003aaa <_ntoa_long_long+0x74>
 8003a8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a90:	f003 0320 	and.w	r3, r3, #32
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d001      	beq.n	8003a9c <_ntoa_long_long+0x66>
 8003a98:	2241      	movs	r2, #65	; 0x41
 8003a9a:	e000      	b.n	8003a9e <_ntoa_long_long+0x68>
 8003a9c:	2261      	movs	r2, #97	; 0x61
 8003a9e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003aa2:	4413      	add	r3, r2
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	3b0a      	subs	r3, #10
 8003aa8:	b2da      	uxtb	r2, r3
 8003aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003aac:	1c59      	adds	r1, r3, #1
 8003aae:	6379      	str	r1, [r7, #52]	; 0x34
 8003ab0:	3338      	adds	r3, #56	; 0x38
 8003ab2:	443b      	add	r3, r7
 8003ab4:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003ab8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003abc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003ac0:	f7fd f902 	bl	8000cc8 <__aeabi_uldivmod>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	460b      	mov	r3, r1
 8003ac8:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003acc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	d002      	beq.n	8003ada <_ntoa_long_long+0xa4>
 8003ad4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ad6:	2b1f      	cmp	r3, #31
 8003ad8:	d9c7      	bls.n	8003a6a <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003ada:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003adc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003ade:	9206      	str	r2, [sp, #24]
 8003ae0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003ae2:	9205      	str	r2, [sp, #20]
 8003ae4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ae6:	9204      	str	r2, [sp, #16]
 8003ae8:	9303      	str	r3, [sp, #12]
 8003aea:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8003aee:	9302      	str	r3, [sp, #8]
 8003af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003af2:	9301      	str	r3, [sp, #4]
 8003af4:	f107 0310 	add.w	r3, r7, #16
 8003af8:	9300      	str	r3, [sp, #0]
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	68b9      	ldr	r1, [r7, #8]
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	f7ff fe56 	bl	80037b2 <_ntoa_format>
 8003b06:	4603      	mov	r3, r0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3738      	adds	r7, #56	; 0x38
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003b10:	b590      	push	{r4, r7, lr}
 8003b12:	b09d      	sub	sp, #116	; 0x74
 8003b14:	af04      	add	r7, sp, #16
 8003b16:	6178      	str	r0, [r7, #20]
 8003b18:	6139      	str	r1, [r7, #16]
 8003b1a:	60fa      	str	r2, [r7, #12]
 8003b1c:	60bb      	str	r3, [r7, #8]
 8003b1e:	ed87 0b00 	vstr	d0, [r7]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8003b22:	2300      	movs	r3, #0
 8003b24:	65fb      	str	r3, [r7, #92]	; 0x5c
  double diff = 0.0;
 8003b26:	f04f 0200 	mov.w	r2, #0
 8003b2a:	f04f 0300 	mov.w	r3, #0
 8003b2e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 8003b32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b36:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003b3a:	f7fc ffe5 	bl	8000b08 <__aeabi_dcmpeq>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d10f      	bne.n	8003b64 <_ftoa+0x54>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8003b44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b46:	9303      	str	r3, [sp, #12]
 8003b48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b4a:	9302      	str	r3, [sp, #8]
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	9301      	str	r3, [sp, #4]
 8003b50:	4ba7      	ldr	r3, [pc, #668]	; (8003df0 <_ftoa+0x2e0>)
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	6939      	ldr	r1, [r7, #16]
 8003b5a:	6978      	ldr	r0, [r7, #20]
 8003b5c:	f7ff fdd9 	bl	8003712 <_out_rev>
 8003b60:	4603      	mov	r3, r0
 8003b62:	e222      	b.n	8003faa <_ftoa+0x49a>
  if (value < -DBL_MAX)
 8003b64:	f04f 32ff 	mov.w	r2, #4294967295
 8003b68:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8003b6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003b70:	f7fc ffd4 	bl	8000b1c <__aeabi_dcmplt>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00f      	beq.n	8003b9a <_ftoa+0x8a>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8003b7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b7c:	9303      	str	r3, [sp, #12]
 8003b7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b80:	9302      	str	r3, [sp, #8]
 8003b82:	2304      	movs	r3, #4
 8003b84:	9301      	str	r3, [sp, #4]
 8003b86:	4b9b      	ldr	r3, [pc, #620]	; (8003df4 <_ftoa+0x2e4>)
 8003b88:	9300      	str	r3, [sp, #0]
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	68fa      	ldr	r2, [r7, #12]
 8003b8e:	6939      	ldr	r1, [r7, #16]
 8003b90:	6978      	ldr	r0, [r7, #20]
 8003b92:	f7ff fdbe 	bl	8003712 <_out_rev>
 8003b96:	4603      	mov	r3, r0
 8003b98:	e207      	b.n	8003faa <_ftoa+0x49a>
  if (value > DBL_MAX)
 8003b9a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b9e:	4b96      	ldr	r3, [pc, #600]	; (8003df8 <_ftoa+0x2e8>)
 8003ba0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ba4:	f7fc ffd8 	bl	8000b58 <__aeabi_dcmpgt>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d01d      	beq.n	8003bea <_ftoa+0xda>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8003bae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <_ftoa+0xac>
 8003bb8:	4b90      	ldr	r3, [pc, #576]	; (8003dfc <_ftoa+0x2ec>)
 8003bba:	e000      	b.n	8003bbe <_ftoa+0xae>
 8003bbc:	4b90      	ldr	r3, [pc, #576]	; (8003e00 <_ftoa+0x2f0>)
 8003bbe:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003bc0:	f002 0204 	and.w	r2, r2, #4
 8003bc4:	2a00      	cmp	r2, #0
 8003bc6:	d001      	beq.n	8003bcc <_ftoa+0xbc>
 8003bc8:	2204      	movs	r2, #4
 8003bca:	e000      	b.n	8003bce <_ftoa+0xbe>
 8003bcc:	2203      	movs	r2, #3
 8003bce:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003bd0:	9103      	str	r1, [sp, #12]
 8003bd2:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8003bd4:	9102      	str	r1, [sp, #8]
 8003bd6:	9201      	str	r2, [sp, #4]
 8003bd8:	9300      	str	r3, [sp, #0]
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	6939      	ldr	r1, [r7, #16]
 8003be0:	6978      	ldr	r0, [r7, #20]
 8003be2:	f7ff fd96 	bl	8003712 <_out_rev>
 8003be6:	4603      	mov	r3, r0
 8003be8:	e1df      	b.n	8003faa <_ftoa+0x49a>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8003bea:	a37d      	add	r3, pc, #500	; (adr r3, 8003de0 <_ftoa+0x2d0>)
 8003bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003bf4:	f7fc ffb0 	bl	8000b58 <__aeabi_dcmpgt>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d109      	bne.n	8003c12 <_ftoa+0x102>
 8003bfe:	a37a      	add	r3, pc, #488	; (adr r3, 8003de8 <_ftoa+0x2d8>)
 8003c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c08:	f7fc ff88 	bl	8000b1c <__aeabi_dcmplt>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00f      	beq.n	8003c32 <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8003c12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c14:	9302      	str	r3, [sp, #8]
 8003c16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c18:	9301      	str	r3, [sp, #4]
 8003c1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	ed97 0b00 	vldr	d0, [r7]
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	6939      	ldr	r1, [r7, #16]
 8003c28:	6978      	ldr	r0, [r7, #20]
 8003c2a:	f000 f9c9 	bl	8003fc0 <_etoa>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	e1bb      	b.n	8003faa <_ftoa+0x49a>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8003c32:	2300      	movs	r3, #0
 8003c34:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
  if (value < 0) {
 8003c38:	f04f 0200 	mov.w	r2, #0
 8003c3c:	f04f 0300 	mov.w	r3, #0
 8003c40:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c44:	f7fc ff6a 	bl	8000b1c <__aeabi_dcmplt>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00e      	beq.n	8003c6c <_ftoa+0x15c>
    negative = true;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    value = 0 - value;
 8003c54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c58:	f04f 0000 	mov.w	r0, #0
 8003c5c:	f04f 0100 	mov.w	r1, #0
 8003c60:	f7fc fb32 	bl	80002c8 <__aeabi_dsub>
 8003c64:	4602      	mov	r2, r0
 8003c66:	460b      	mov	r3, r1
 8003c68:	e9c7 2300 	strd	r2, r3, [r7]
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8003c6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d10d      	bne.n	8003c92 <_ftoa+0x182>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003c76:	2306      	movs	r3, #6
 8003c78:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003c7a:	e00a      	b.n	8003c92 <_ftoa+0x182>
    buf[len++] = '0';
 8003c7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c7e:	1c5a      	adds	r2, r3, #1
 8003c80:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003c82:	3360      	adds	r3, #96	; 0x60
 8003c84:	443b      	add	r3, r7
 8003c86:	2230      	movs	r2, #48	; 0x30
 8003c88:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 8003c8c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003c92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c94:	2b1f      	cmp	r3, #31
 8003c96:	d802      	bhi.n	8003c9e <_ftoa+0x18e>
 8003c98:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c9a:	2b09      	cmp	r3, #9
 8003c9c:	d8ee      	bhi.n	8003c7c <_ftoa+0x16c>
  }

  int whole = (int)value;
 8003c9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ca2:	f7fc ff79 	bl	8000b98 <__aeabi_d2iz>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	657b      	str	r3, [r7, #84]	; 0x54
  double tmp = (value - whole) * pow10[prec];
 8003caa:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003cac:	f7fc fc5a 	bl	8000564 <__aeabi_i2d>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003cb8:	f7fc fb06 	bl	80002c8 <__aeabi_dsub>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	4610      	mov	r0, r2
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	4a4f      	ldr	r2, [pc, #316]	; (8003e04 <_ftoa+0x2f4>)
 8003cc6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003cc8:	00db      	lsls	r3, r3, #3
 8003cca:	4413      	add	r3, r2
 8003ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd0:	f7fc fcb2 	bl	8000638 <__aeabi_dmul>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  unsigned long frac = (unsigned long)tmp;
 8003cdc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003ce0:	f7fc ff82 	bl	8000be8 <__aeabi_d2uiz>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	653b      	str	r3, [r7, #80]	; 0x50
  diff = tmp - frac;
 8003ce8:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003cea:	f7fc fc2b 	bl	8000544 <__aeabi_ui2d>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003cf6:	f7fc fae7 	bl	80002c8 <__aeabi_dsub>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  if (diff > 0.5) {
 8003d02:	f04f 0200 	mov.w	r2, #0
 8003d06:	4b40      	ldr	r3, [pc, #256]	; (8003e08 <_ftoa+0x2f8>)
 8003d08:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003d0c:	f7fc ff24 	bl	8000b58 <__aeabi_dcmpgt>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d016      	beq.n	8003d44 <_ftoa+0x234>
    ++frac;
 8003d16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d18:	3301      	adds	r3, #1
 8003d1a:	653b      	str	r3, [r7, #80]	; 0x50
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8003d1c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003d1e:	f7fc fc11 	bl	8000544 <__aeabi_ui2d>
 8003d22:	4a38      	ldr	r2, [pc, #224]	; (8003e04 <_ftoa+0x2f4>)
 8003d24:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d26:	00db      	lsls	r3, r3, #3
 8003d28:	4413      	add	r3, r2
 8003d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2e:	f7fc ff09 	bl	8000b44 <__aeabi_dcmpge>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d01a      	beq.n	8003d6e <_ftoa+0x25e>
      frac = 0;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	653b      	str	r3, [r7, #80]	; 0x50
      ++whole;
 8003d3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d3e:	3301      	adds	r3, #1
 8003d40:	657b      	str	r3, [r7, #84]	; 0x54
 8003d42:	e014      	b.n	8003d6e <_ftoa+0x25e>
    }
  }
  else if (diff < 0.5) {
 8003d44:	f04f 0200 	mov.w	r2, #0
 8003d48:	4b2f      	ldr	r3, [pc, #188]	; (8003e08 <_ftoa+0x2f8>)
 8003d4a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003d4e:	f7fc fee5 	bl	8000b1c <__aeabi_dcmplt>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10a      	bne.n	8003d6e <_ftoa+0x25e>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8003d58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d004      	beq.n	8003d68 <_ftoa+0x258>
 8003d5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d60:	f003 0301 	and.w	r3, r3, #1
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d002      	beq.n	8003d6e <_ftoa+0x25e>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8003d68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	653b      	str	r3, [r7, #80]	; 0x50
  }

  if (prec == 0U) {
 8003d6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d14b      	bne.n	8003e0c <_ftoa+0x2fc>
    diff = value - (double)whole;
 8003d74:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003d76:	f7fc fbf5 	bl	8000564 <__aeabi_i2d>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003d82:	f7fc faa1 	bl	80002c8 <__aeabi_dsub>
 8003d86:	4602      	mov	r2, r0
 8003d88:	460b      	mov	r3, r1
 8003d8a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8003d8e:	2301      	movs	r3, #1
 8003d90:	461c      	mov	r4, r3
 8003d92:	f04f 0200 	mov.w	r2, #0
 8003d96:	4b1c      	ldr	r3, [pc, #112]	; (8003e08 <_ftoa+0x2f8>)
 8003d98:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003d9c:	f7fc febe 	bl	8000b1c <__aeabi_dcmplt>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <_ftoa+0x29a>
 8003da6:	2300      	movs	r3, #0
 8003da8:	461c      	mov	r4, r3
 8003daa:	b2e3      	uxtb	r3, r4
 8003dac:	f083 0301 	eor.w	r3, r3, #1
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d109      	bne.n	8003dca <_ftoa+0x2ba>
 8003db6:	f04f 0200 	mov.w	r2, #0
 8003dba:	4b13      	ldr	r3, [pc, #76]	; (8003e08 <_ftoa+0x2f8>)
 8003dbc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003dc0:	f7fc feca 	bl	8000b58 <__aeabi_dcmpgt>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d064      	beq.n	8003e94 <_ftoa+0x384>
 8003dca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	f000 8081 	beq.w	8003ed8 <_ftoa+0x3c8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 8003dd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dd8:	3301      	adds	r3, #1
 8003dda:	657b      	str	r3, [r7, #84]	; 0x54
 8003ddc:	e07c      	b.n	8003ed8 <_ftoa+0x3c8>
 8003dde:	bf00      	nop
 8003de0:	00000000 	.word	0x00000000
 8003de4:	41cdcd65 	.word	0x41cdcd65
 8003de8:	00000000 	.word	0x00000000
 8003dec:	c1cdcd65 	.word	0xc1cdcd65
 8003df0:	08011848 	.word	0x08011848
 8003df4:	0801184c 	.word	0x0801184c
 8003df8:	7fefffff 	.word	0x7fefffff
 8003dfc:	08011854 	.word	0x08011854
 8003e00:	0801185c 	.word	0x0801185c
 8003e04:	08011d58 	.word	0x08011d58
 8003e08:	3fe00000 	.word	0x3fe00000
    }
  }
  else {
    unsigned int count = prec;
 8003e0c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e0e:	64fb      	str	r3, [r7, #76]	; 0x4c
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003e10:	e01f      	b.n	8003e52 <_ftoa+0x342>
      --count;
 8003e12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e14:	3b01      	subs	r3, #1
 8003e16:	64fb      	str	r3, [r7, #76]	; 0x4c
      buf[len++] = (char)(48U + (frac % 10U));
 8003e18:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003e1a:	4b66      	ldr	r3, [pc, #408]	; (8003fb4 <_ftoa+0x4a4>)
 8003e1c:	fba3 2301 	umull	r2, r3, r3, r1
 8003e20:	08da      	lsrs	r2, r3, #3
 8003e22:	4613      	mov	r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	4413      	add	r3, r2
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	1aca      	subs	r2, r1, r3
 8003e2c:	b2d2      	uxtb	r2, r2
 8003e2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e30:	1c59      	adds	r1, r3, #1
 8003e32:	65f9      	str	r1, [r7, #92]	; 0x5c
 8003e34:	3230      	adds	r2, #48	; 0x30
 8003e36:	b2d2      	uxtb	r2, r2
 8003e38:	3360      	adds	r3, #96	; 0x60
 8003e3a:	443b      	add	r3, r7
 8003e3c:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 8003e40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e42:	4a5c      	ldr	r2, [pc, #368]	; (8003fb4 <_ftoa+0x4a4>)
 8003e44:	fba2 2303 	umull	r2, r3, r2, r3
 8003e48:	08db      	lsrs	r3, r3, #3
 8003e4a:	653b      	str	r3, [r7, #80]	; 0x50
 8003e4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d003      	beq.n	8003e5a <_ftoa+0x34a>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003e52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e54:	2b1f      	cmp	r3, #31
 8003e56:	d9dc      	bls.n	8003e12 <_ftoa+0x302>
 8003e58:	e009      	b.n	8003e6e <_ftoa+0x35e>
        break;
 8003e5a:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003e5c:	e007      	b.n	8003e6e <_ftoa+0x35e>
      buf[len++] = '0';
 8003e5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e60:	1c5a      	adds	r2, r3, #1
 8003e62:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003e64:	3360      	adds	r3, #96	; 0x60
 8003e66:	443b      	add	r3, r7
 8003e68:	2230      	movs	r2, #48	; 0x30
 8003e6a:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003e6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e70:	2b1f      	cmp	r3, #31
 8003e72:	d804      	bhi.n	8003e7e <_ftoa+0x36e>
 8003e74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e76:	1e5a      	subs	r2, r3, #1
 8003e78:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1ef      	bne.n	8003e5e <_ftoa+0x34e>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003e7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e80:	2b1f      	cmp	r3, #31
 8003e82:	d829      	bhi.n	8003ed8 <_ftoa+0x3c8>
      // add decimal
      buf[len++] = '.';
 8003e84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e86:	1c5a      	adds	r2, r3, #1
 8003e88:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003e8a:	3360      	adds	r3, #96	; 0x60
 8003e8c:	443b      	add	r3, r7
 8003e8e:	222e      	movs	r2, #46	; 0x2e
 8003e90:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003e94:	e020      	b.n	8003ed8 <_ftoa+0x3c8>
    buf[len++] = (char)(48 + (whole % 10));
 8003e96:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e98:	4b47      	ldr	r3, [pc, #284]	; (8003fb8 <_ftoa+0x4a8>)
 8003e9a:	fb83 1302 	smull	r1, r3, r3, r2
 8003e9e:	1099      	asrs	r1, r3, #2
 8003ea0:	17d3      	asrs	r3, r2, #31
 8003ea2:	1ac9      	subs	r1, r1, r3
 8003ea4:	460b      	mov	r3, r1
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	440b      	add	r3, r1
 8003eaa:	005b      	lsls	r3, r3, #1
 8003eac:	1ad1      	subs	r1, r2, r3
 8003eae:	b2ca      	uxtb	r2, r1
 8003eb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003eb2:	1c59      	adds	r1, r3, #1
 8003eb4:	65f9      	str	r1, [r7, #92]	; 0x5c
 8003eb6:	3230      	adds	r2, #48	; 0x30
 8003eb8:	b2d2      	uxtb	r2, r2
 8003eba:	3360      	adds	r3, #96	; 0x60
 8003ebc:	443b      	add	r3, r7
 8003ebe:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 8003ec2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ec4:	4a3c      	ldr	r2, [pc, #240]	; (8003fb8 <_ftoa+0x4a8>)
 8003ec6:	fb82 1203 	smull	r1, r2, r2, r3
 8003eca:	1092      	asrs	r2, r2, #2
 8003ecc:	17db      	asrs	r3, r3, #31
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	657b      	str	r3, [r7, #84]	; 0x54
 8003ed2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d003      	beq.n	8003ee0 <_ftoa+0x3d0>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003ed8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003eda:	2b1f      	cmp	r3, #31
 8003edc:	d9db      	bls.n	8003e96 <_ftoa+0x386>
 8003ede:	e000      	b.n	8003ee2 <_ftoa+0x3d2>
      break;
 8003ee0:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8003ee2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d123      	bne.n	8003f34 <_ftoa+0x424>
 8003eec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d01e      	beq.n	8003f34 <_ftoa+0x424>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003ef6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d014      	beq.n	8003f26 <_ftoa+0x416>
 8003efc:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d104      	bne.n	8003f0e <_ftoa+0x3fe>
 8003f04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f06:	f003 030c 	and.w	r3, r3, #12
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00b      	beq.n	8003f26 <_ftoa+0x416>
      width--;
 8003f0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f10:	3b01      	subs	r3, #1
 8003f12:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003f14:	e007      	b.n	8003f26 <_ftoa+0x416>
      buf[len++] = '0';
 8003f16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f18:	1c5a      	adds	r2, r3, #1
 8003f1a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003f1c:	3360      	adds	r3, #96	; 0x60
 8003f1e:	443b      	add	r3, r7
 8003f20:	2230      	movs	r2, #48	; 0x30
 8003f22:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003f26:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003f28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d202      	bcs.n	8003f34 <_ftoa+0x424>
 8003f2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f30:	2b1f      	cmp	r3, #31
 8003f32:	d9f0      	bls.n	8003f16 <_ftoa+0x406>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003f34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f36:	2b1f      	cmp	r3, #31
 8003f38:	d827      	bhi.n	8003f8a <_ftoa+0x47a>
    if (negative) {
 8003f3a:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d008      	beq.n	8003f54 <_ftoa+0x444>
      buf[len++] = '-';
 8003f42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f44:	1c5a      	adds	r2, r3, #1
 8003f46:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003f48:	3360      	adds	r3, #96	; 0x60
 8003f4a:	443b      	add	r3, r7
 8003f4c:	222d      	movs	r2, #45	; 0x2d
 8003f4e:	f803 2c48 	strb.w	r2, [r3, #-72]
 8003f52:	e01a      	b.n	8003f8a <_ftoa+0x47a>
    }
    else if (flags & FLAGS_PLUS) {
 8003f54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f56:	f003 0304 	and.w	r3, r3, #4
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d008      	beq.n	8003f70 <_ftoa+0x460>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003f5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003f64:	3360      	adds	r3, #96	; 0x60
 8003f66:	443b      	add	r3, r7
 8003f68:	222b      	movs	r2, #43	; 0x2b
 8003f6a:	f803 2c48 	strb.w	r2, [r3, #-72]
 8003f6e:	e00c      	b.n	8003f8a <_ftoa+0x47a>
    }
    else if (flags & FLAGS_SPACE) {
 8003f70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f72:	f003 0308 	and.w	r3, r3, #8
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d007      	beq.n	8003f8a <_ftoa+0x47a>
      buf[len++] = ' ';
 8003f7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003f80:	3360      	adds	r3, #96	; 0x60
 8003f82:	443b      	add	r3, r7
 8003f84:	2220      	movs	r2, #32
 8003f86:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8003f8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f8c:	9303      	str	r3, [sp, #12]
 8003f8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f90:	9302      	str	r3, [sp, #8]
 8003f92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f94:	9301      	str	r3, [sp, #4]
 8003f96:	f107 0318 	add.w	r3, r7, #24
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	68fa      	ldr	r2, [r7, #12]
 8003fa0:	6939      	ldr	r1, [r7, #16]
 8003fa2:	6978      	ldr	r0, [r7, #20]
 8003fa4:	f7ff fbb5 	bl	8003712 <_out_rev>
 8003fa8:	4603      	mov	r3, r0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3764      	adds	r7, #100	; 0x64
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd90      	pop	{r4, r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	cccccccd 	.word	0xcccccccd
 8003fb8:	66666667 	.word	0x66666667
 8003fbc:	00000000 	.word	0x00000000

08003fc0 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fc4:	b09f      	sub	sp, #124	; 0x7c
 8003fc6:	af06      	add	r7, sp, #24
 8003fc8:	6278      	str	r0, [r7, #36]	; 0x24
 8003fca:	6239      	str	r1, [r7, #32]
 8003fcc:	61fa      	str	r2, [r7, #28]
 8003fce:	61bb      	str	r3, [r7, #24]
 8003fd0:	ed87 0b04 	vstr	d0, [r7, #16]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 8003fd4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003fd8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003fdc:	f7fc fd94 	bl	8000b08 <__aeabi_dcmpeq>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d014      	beq.n	8004010 <_etoa+0x50>
 8003fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8003fea:	4bc1      	ldr	r3, [pc, #772]	; (80042f0 <_etoa+0x330>)
 8003fec:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003ff0:	f7fc fdb2 	bl	8000b58 <__aeabi_dcmpgt>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d10a      	bne.n	8004010 <_etoa+0x50>
 8003ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8003ffe:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8004002:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004006:	f7fc fd89 	bl	8000b1c <__aeabi_dcmplt>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d012      	beq.n	8004036 <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8004010:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004014:	9302      	str	r3, [sp, #8]
 8004016:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800401a:	9301      	str	r3, [sp, #4]
 800401c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	ed97 0b04 	vldr	d0, [r7, #16]
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	69fa      	ldr	r2, [r7, #28]
 800402a:	6a39      	ldr	r1, [r7, #32]
 800402c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800402e:	f7ff fd6f 	bl	8003b10 <_ftoa>
 8004032:	4603      	mov	r3, r0
 8004034:	e23f      	b.n	80044b6 <_etoa+0x4f6>
  }

  // determine the sign
  const bool negative = value < 0;
 8004036:	2301      	movs	r3, #1
 8004038:	461e      	mov	r6, r3
 800403a:	f04f 0200 	mov.w	r2, #0
 800403e:	f04f 0300 	mov.w	r3, #0
 8004042:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004046:	f7fc fd69 	bl	8000b1c <__aeabi_dcmplt>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d101      	bne.n	8004054 <_etoa+0x94>
 8004050:	2300      	movs	r3, #0
 8004052:	461e      	mov	r6, r3
 8004054:	f887 6053 	strb.w	r6, [r7, #83]	; 0x53
  if (negative) {
 8004058:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800405c:	2b00      	cmp	r3, #0
 800405e:	d009      	beq.n	8004074 <_etoa+0xb4>
    value = -value;
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	603b      	str	r3, [r7, #0]
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800406a:	607b      	str	r3, [r7, #4]
 800406c:	ed97 7b00 	vldr	d7, [r7]
 8004070:	ed87 7b04 	vstr	d7, [r7, #16]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 8004074:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004078:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800407c:	2b00      	cmp	r3, #0
 800407e:	d102      	bne.n	8004086 <_etoa+0xc6>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004080:	2306      	movs	r3, #6
 8004082:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 8004086:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800408a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 800408e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004092:	f04f 0200 	mov.w	r2, #0
 8004096:	f04f 0300 	mov.w	r3, #0
 800409a:	0d0a      	lsrs	r2, r1, #20
 800409c:	2300      	movs	r3, #0
 800409e:	4613      	mov	r3, r2
 80040a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040a4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80040a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 80040aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80040ae:	4690      	mov	r8, r2
 80040b0:	f3c3 0913 	ubfx	r9, r3, #0, #20
 80040b4:	4644      	mov	r4, r8
 80040b6:	f049 557f 	orr.w	r5, r9, #1069547520	; 0x3fc00000
 80040ba:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80040be:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80040c2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80040c4:	f7fc fa4e 	bl	8000564 <__aeabi_i2d>
 80040c8:	a37d      	add	r3, pc, #500	; (adr r3, 80042c0 <_etoa+0x300>)
 80040ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ce:	f7fc fab3 	bl	8000638 <__aeabi_dmul>
 80040d2:	4602      	mov	r2, r0
 80040d4:	460b      	mov	r3, r1
 80040d6:	4610      	mov	r0, r2
 80040d8:	4619      	mov	r1, r3
 80040da:	a37b      	add	r3, pc, #492	; (adr r3, 80042c8 <_etoa+0x308>)
 80040dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e0:	f7fc f8f4 	bl	80002cc <__adddf3>
 80040e4:	4602      	mov	r2, r0
 80040e6:	460b      	mov	r3, r1
 80040e8:	4614      	mov	r4, r2
 80040ea:	461d      	mov	r5, r3
 80040ec:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80040f0:	f04f 0200 	mov.w	r2, #0
 80040f4:	4b7f      	ldr	r3, [pc, #508]	; (80042f4 <_etoa+0x334>)
 80040f6:	f7fc f8e7 	bl	80002c8 <__aeabi_dsub>
 80040fa:	4602      	mov	r2, r0
 80040fc:	460b      	mov	r3, r1
 80040fe:	4610      	mov	r0, r2
 8004100:	4619      	mov	r1, r3
 8004102:	a373      	add	r3, pc, #460	; (adr r3, 80042d0 <_etoa+0x310>)
 8004104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004108:	f7fc fa96 	bl	8000638 <__aeabi_dmul>
 800410c:	4602      	mov	r2, r0
 800410e:	460b      	mov	r3, r1
 8004110:	4620      	mov	r0, r4
 8004112:	4629      	mov	r1, r5
 8004114:	f7fc f8da 	bl	80002cc <__adddf3>
 8004118:	4602      	mov	r2, r0
 800411a:	460b      	mov	r3, r1
 800411c:	4610      	mov	r0, r2
 800411e:	4619      	mov	r1, r3
 8004120:	f7fc fd3a 	bl	8000b98 <__aeabi_d2iz>
 8004124:	4603      	mov	r3, r0
 8004126:	65fb      	str	r3, [r7, #92]	; 0x5c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8004128:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800412a:	f7fc fa1b 	bl	8000564 <__aeabi_i2d>
 800412e:	a36a      	add	r3, pc, #424	; (adr r3, 80042d8 <_etoa+0x318>)
 8004130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004134:	f7fc fa80 	bl	8000638 <__aeabi_dmul>
 8004138:	4602      	mov	r2, r0
 800413a:	460b      	mov	r3, r1
 800413c:	4610      	mov	r0, r2
 800413e:	4619      	mov	r1, r3
 8004140:	f04f 0200 	mov.w	r2, #0
 8004144:	4b6c      	ldr	r3, [pc, #432]	; (80042f8 <_etoa+0x338>)
 8004146:	f7fc f8c1 	bl	80002cc <__adddf3>
 800414a:	4602      	mov	r2, r0
 800414c:	460b      	mov	r3, r1
 800414e:	4610      	mov	r0, r2
 8004150:	4619      	mov	r1, r3
 8004152:	f7fc fd21 	bl	8000b98 <__aeabi_d2iz>
 8004156:	4603      	mov	r3, r0
 8004158:	64fb      	str	r3, [r7, #76]	; 0x4c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 800415a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800415c:	f7fc fa02 	bl	8000564 <__aeabi_i2d>
 8004160:	a35f      	add	r3, pc, #380	; (adr r3, 80042e0 <_etoa+0x320>)
 8004162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004166:	f7fc fa67 	bl	8000638 <__aeabi_dmul>
 800416a:	4602      	mov	r2, r0
 800416c:	460b      	mov	r3, r1
 800416e:	4614      	mov	r4, r2
 8004170:	461d      	mov	r5, r3
 8004172:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004174:	f7fc f9f6 	bl	8000564 <__aeabi_i2d>
 8004178:	a35b      	add	r3, pc, #364	; (adr r3, 80042e8 <_etoa+0x328>)
 800417a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800417e:	f7fc fa5b 	bl	8000638 <__aeabi_dmul>
 8004182:	4602      	mov	r2, r0
 8004184:	460b      	mov	r3, r1
 8004186:	4620      	mov	r0, r4
 8004188:	4629      	mov	r1, r5
 800418a:	f7fc f89d 	bl	80002c8 <__aeabi_dsub>
 800418e:	4602      	mov	r2, r0
 8004190:	460b      	mov	r3, r1
 8004192:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  const double z2 = z * z;
 8004196:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800419a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800419e:	f7fc fa4b 	bl	8000638 <__aeabi_dmul>
 80041a2:	4602      	mov	r2, r0
 80041a4:	460b      	mov	r3, r1
 80041a6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 80041aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041ac:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 80041b0:	17da      	asrs	r2, r3, #31
 80041b2:	469a      	mov	sl, r3
 80041b4:	4693      	mov	fp, r2
 80041b6:	f04f 0200 	mov.w	r2, #0
 80041ba:	f04f 0300 	mov.w	r3, #0
 80041be:	ea4f 530a 	mov.w	r3, sl, lsl #20
 80041c2:	2200      	movs	r2, #0
 80041c4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80041c8:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 80041cc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	f7fc f87a 	bl	80002cc <__adddf3>
 80041d8:	4602      	mov	r2, r0
 80041da:	460b      	mov	r3, r1
 80041dc:	4690      	mov	r8, r2
 80041de:	4699      	mov	r9, r3
 80041e0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80041e4:	f04f 0000 	mov.w	r0, #0
 80041e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80041ec:	f7fc f86c 	bl	80002c8 <__aeabi_dsub>
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
 80041f4:	4692      	mov	sl, r2
 80041f6:	469b      	mov	fp, r3
 80041f8:	f04f 0200 	mov.w	r2, #0
 80041fc:	4b3f      	ldr	r3, [pc, #252]	; (80042fc <_etoa+0x33c>)
 80041fe:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004202:	f7fc fb43 	bl	800088c <__aeabi_ddiv>
 8004206:	4602      	mov	r2, r0
 8004208:	460b      	mov	r3, r1
 800420a:	4610      	mov	r0, r2
 800420c:	4619      	mov	r1, r3
 800420e:	f04f 0200 	mov.w	r2, #0
 8004212:	4b3b      	ldr	r3, [pc, #236]	; (8004300 <_etoa+0x340>)
 8004214:	f7fc f85a 	bl	80002cc <__adddf3>
 8004218:	4602      	mov	r2, r0
 800421a:	460b      	mov	r3, r1
 800421c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004220:	f7fc fb34 	bl	800088c <__aeabi_ddiv>
 8004224:	4602      	mov	r2, r0
 8004226:	460b      	mov	r3, r1
 8004228:	4610      	mov	r0, r2
 800422a:	4619      	mov	r1, r3
 800422c:	f04f 0200 	mov.w	r2, #0
 8004230:	4b34      	ldr	r3, [pc, #208]	; (8004304 <_etoa+0x344>)
 8004232:	f7fc f84b 	bl	80002cc <__adddf3>
 8004236:	4602      	mov	r2, r0
 8004238:	460b      	mov	r3, r1
 800423a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800423e:	f7fc fb25 	bl	800088c <__aeabi_ddiv>
 8004242:	4602      	mov	r2, r0
 8004244:	460b      	mov	r3, r1
 8004246:	4650      	mov	r0, sl
 8004248:	4659      	mov	r1, fp
 800424a:	f7fc f83f 	bl	80002cc <__adddf3>
 800424e:	4602      	mov	r2, r0
 8004250:	460b      	mov	r3, r1
 8004252:	4640      	mov	r0, r8
 8004254:	4649      	mov	r1, r9
 8004256:	f7fc fb19 	bl	800088c <__aeabi_ddiv>
 800425a:	4602      	mov	r2, r0
 800425c:	460b      	mov	r3, r1
 800425e:	4610      	mov	r0, r2
 8004260:	4619      	mov	r1, r3
 8004262:	f04f 0200 	mov.w	r2, #0
 8004266:	4b28      	ldr	r3, [pc, #160]	; (8004308 <_etoa+0x348>)
 8004268:	f7fc f830 	bl	80002cc <__adddf3>
 800426c:	4602      	mov	r2, r0
 800426e:	460b      	mov	r3, r1
 8004270:	4620      	mov	r0, r4
 8004272:	4629      	mov	r1, r5
 8004274:	f7fc f9e0 	bl	8000638 <__aeabi_dmul>
 8004278:	4602      	mov	r2, r0
 800427a:	460b      	mov	r3, r1
 800427c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // correct for rounding errors
  if (value < conv.F) {
 8004280:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004284:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004288:	f7fc fc48 	bl	8000b1c <__aeabi_dcmplt>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00d      	beq.n	80042ae <_etoa+0x2ee>
    expval--;
 8004292:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004294:	3b01      	subs	r3, #1
 8004296:	65fb      	str	r3, [r7, #92]	; 0x5c
    conv.F /= 10;
 8004298:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800429c:	f04f 0200 	mov.w	r2, #0
 80042a0:	4b17      	ldr	r3, [pc, #92]	; (8004300 <_etoa+0x340>)
 80042a2:	f7fc faf3 	bl	800088c <__aeabi_ddiv>
 80042a6:	4602      	mov	r2, r0
 80042a8:	460b      	mov	r3, r1
 80042aa:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 80042ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042b0:	2b63      	cmp	r3, #99	; 0x63
 80042b2:	dc2b      	bgt.n	800430c <_etoa+0x34c>
 80042b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042b6:	f113 0f63 	cmn.w	r3, #99	; 0x63
 80042ba:	db27      	blt.n	800430c <_etoa+0x34c>
 80042bc:	2304      	movs	r3, #4
 80042be:	e026      	b.n	800430e <_etoa+0x34e>
 80042c0:	509f79fb 	.word	0x509f79fb
 80042c4:	3fd34413 	.word	0x3fd34413
 80042c8:	8b60c8b3 	.word	0x8b60c8b3
 80042cc:	3fc68a28 	.word	0x3fc68a28
 80042d0:	636f4361 	.word	0x636f4361
 80042d4:	3fd287a7 	.word	0x3fd287a7
 80042d8:	0979a371 	.word	0x0979a371
 80042dc:	400a934f 	.word	0x400a934f
 80042e0:	bbb55516 	.word	0xbbb55516
 80042e4:	40026bb1 	.word	0x40026bb1
 80042e8:	fefa39ef 	.word	0xfefa39ef
 80042ec:	3fe62e42 	.word	0x3fe62e42
 80042f0:	7fefffff 	.word	0x7fefffff
 80042f4:	3ff80000 	.word	0x3ff80000
 80042f8:	3fe00000 	.word	0x3fe00000
 80042fc:	402c0000 	.word	0x402c0000
 8004300:	40240000 	.word	0x40240000
 8004304:	40180000 	.word	0x40180000
 8004308:	3ff00000 	.word	0x3ff00000
 800430c:	2305      	movs	r3, #5
 800430e:	65bb      	str	r3, [r7, #88]	; 0x58

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8004310:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004314:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004318:	2b00      	cmp	r3, #0
 800431a:	d03d      	beq.n	8004398 <_etoa+0x3d8>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 800431c:	a368      	add	r3, pc, #416	; (adr r3, 80044c0 <_etoa+0x500>)
 800431e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004322:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004326:	f7fc fc0d 	bl	8000b44 <__aeabi_dcmpge>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d024      	beq.n	800437a <_etoa+0x3ba>
 8004330:	a365      	add	r3, pc, #404	; (adr r3, 80044c8 <_etoa+0x508>)
 8004332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004336:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800433a:	f7fc fbef 	bl	8000b1c <__aeabi_dcmplt>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d01a      	beq.n	800437a <_etoa+0x3ba>
      if ((int)prec > expval) {
 8004344:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004348:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800434a:	429a      	cmp	r2, r3
 800434c:	da07      	bge.n	800435e <_etoa+0x39e>
        prec = (unsigned)((int)prec - expval - 1);
 800434e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8004352:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	3b01      	subs	r3, #1
 8004358:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800435c:	e002      	b.n	8004364 <_etoa+0x3a4>
      }
      else {
        prec = 0;
 800435e:	2300      	movs	r3, #0
 8004360:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8004364:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004368:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800436c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      // no characters in exponent
      minwidth = 0U;
 8004370:	2300      	movs	r3, #0
 8004372:	65bb      	str	r3, [r7, #88]	; 0x58
      expval   = 0;
 8004374:	2300      	movs	r3, #0
 8004376:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004378:	e00e      	b.n	8004398 <_etoa+0x3d8>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 800437a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00a      	beq.n	8004398 <_etoa+0x3d8>
 8004382:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004386:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800438a:	2b00      	cmp	r3, #0
 800438c:	d004      	beq.n	8004398 <_etoa+0x3d8>
        --prec;
 800438e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004392:	3b01      	subs	r3, #1
 8004394:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8004398:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800439c:	657b      	str	r3, [r7, #84]	; 0x54
  if (width > minwidth) {
 800439e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80043a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d904      	bls.n	80043b2 <_etoa+0x3f2>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 80043a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80043aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	657b      	str	r3, [r7, #84]	; 0x54
 80043b0:	e001      	b.n	80043b6 <_etoa+0x3f6>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 80043b2:	2300      	movs	r3, #0
 80043b4:	657b      	str	r3, [r7, #84]	; 0x54
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 80043b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d004      	beq.n	80043cc <_etoa+0x40c>
 80043c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <_etoa+0x40c>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 80043c8:	2300      	movs	r3, #0
 80043ca:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // rescale the float value
  if (expval) {
 80043cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d009      	beq.n	80043e6 <_etoa+0x426>
    value /= conv.F;
 80043d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80043d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80043da:	f7fc fa57 	bl	800088c <__aeabi_ddiv>
 80043de:	4602      	mov	r2, r0
 80043e0:	460b      	mov	r3, r1
 80043e2:	e9c7 2304 	strd	r2, r3, [r7, #16]
  }

  // output the floating part
  const size_t start_idx = idx;
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	637b      	str	r3, [r7, #52]	; 0x34
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 80043ea:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d006      	beq.n	8004400 <_etoa+0x440>
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	60bb      	str	r3, [r7, #8]
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80043fc:	60fb      	str	r3, [r7, #12]
 80043fe:	e003      	b.n	8004408 <_etoa+0x448>
 8004400:	ed97 7b04 	vldr	d7, [r7, #16]
 8004404:	ed87 7b02 	vstr	d7, [r7, #8]
 8004408:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800440c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004410:	9302      	str	r3, [sp, #8]
 8004412:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004414:	9301      	str	r3, [sp, #4]
 8004416:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800441a:	9300      	str	r3, [sp, #0]
 800441c:	ed97 0b02 	vldr	d0, [r7, #8]
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	69fa      	ldr	r2, [r7, #28]
 8004424:	6a39      	ldr	r1, [r7, #32]
 8004426:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004428:	f7ff fb72 	bl	8003b10 <_ftoa>
 800442c:	61f8      	str	r0, [r7, #28]

  // output the exponent part
  if (minwidth) {
 800442e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004430:	2b00      	cmp	r3, #0
 8004432:	d03f      	beq.n	80044b4 <_etoa+0x4f4>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8004434:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004438:	f003 0320 	and.w	r3, r3, #32
 800443c:	2b00      	cmp	r3, #0
 800443e:	d001      	beq.n	8004444 <_etoa+0x484>
 8004440:	2045      	movs	r0, #69	; 0x45
 8004442:	e000      	b.n	8004446 <_etoa+0x486>
 8004444:	2065      	movs	r0, #101	; 0x65
 8004446:	69fa      	ldr	r2, [r7, #28]
 8004448:	1c53      	adds	r3, r2, #1
 800444a:	61fb      	str	r3, [r7, #28]
 800444c:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	6a39      	ldr	r1, [r7, #32]
 8004452:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 8004454:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004456:	2b00      	cmp	r3, #0
 8004458:	bfb8      	it	lt
 800445a:	425b      	neglt	r3, r3
 800445c:	4618      	mov	r0, r3
 800445e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004460:	0fdb      	lsrs	r3, r3, #31
 8004462:	b2db      	uxtb	r3, r3
 8004464:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004466:	3a01      	subs	r2, #1
 8004468:	2105      	movs	r1, #5
 800446a:	9105      	str	r1, [sp, #20]
 800446c:	9204      	str	r2, [sp, #16]
 800446e:	2200      	movs	r2, #0
 8004470:	9203      	str	r2, [sp, #12]
 8004472:	220a      	movs	r2, #10
 8004474:	9202      	str	r2, [sp, #8]
 8004476:	9301      	str	r3, [sp, #4]
 8004478:	9000      	str	r0, [sp, #0]
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	69fa      	ldr	r2, [r7, #28]
 800447e:	6a39      	ldr	r1, [r7, #32]
 8004480:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004482:	f7ff fa72 	bl	800396a <_ntoa_long>
 8004486:	61f8      	str	r0, [r7, #28]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8004488:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800448c:	f003 0302 	and.w	r3, r3, #2
 8004490:	2b00      	cmp	r3, #0
 8004492:	d00f      	beq.n	80044b4 <_etoa+0x4f4>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8004494:	e007      	b.n	80044a6 <_etoa+0x4e6>
 8004496:	69fa      	ldr	r2, [r7, #28]
 8004498:	1c53      	adds	r3, r2, #1
 800449a:	61fb      	str	r3, [r7, #28]
 800449c:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	6a39      	ldr	r1, [r7, #32]
 80044a2:	2020      	movs	r0, #32
 80044a4:	47a0      	blx	r4
 80044a6:	69fa      	ldr	r2, [r7, #28]
 80044a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d8f0      	bhi.n	8004496 <_etoa+0x4d6>
    }
  }
  return idx;
 80044b4:	69fb      	ldr	r3, [r7, #28]
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3764      	adds	r7, #100	; 0x64
 80044ba:	46bd      	mov	sp, r7
 80044bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044c0:	eb1c432d 	.word	0xeb1c432d
 80044c4:	3f1a36e2 	.word	0x3f1a36e2
 80044c8:	00000000 	.word	0x00000000
 80044cc:	412e8480 	.word	0x412e8480

080044d0 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 80044d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044d4:	b0a3      	sub	sp, #140	; 0x8c
 80044d6:	af0a      	add	r7, sp, #40	; 0x28
 80044d8:	6178      	str	r0, [r7, #20]
 80044da:	6139      	str	r1, [r7, #16]
 80044dc:	60fa      	str	r2, [r7, #12]
 80044de:	60bb      	str	r3, [r7, #8]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 80044e0:	2300      	movs	r3, #0
 80044e2:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!buffer) {
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	f040 84cf 	bne.w	8004e8a <_vsnprintf+0x9ba>
    // use null output function
    out = _out_null;
 80044ec:	4ba8      	ldr	r3, [pc, #672]	; (8004790 <_vsnprintf+0x2c0>)
 80044ee:	617b      	str	r3, [r7, #20]
  }

  while (*format)
 80044f0:	f000 bccb 	b.w	8004e8a <_vsnprintf+0x9ba>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	2b25      	cmp	r3, #37	; 0x25
 80044fa:	d00d      	beq.n	8004518 <_vsnprintf+0x48>
      // no
      out(*format, buffer, idx++, maxlen);
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	7818      	ldrb	r0, [r3, #0]
 8004500:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004502:	1c53      	adds	r3, r2, #1
 8004504:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004506:	697c      	ldr	r4, [r7, #20]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6939      	ldr	r1, [r7, #16]
 800450c:	47a0      	blx	r4
      format++;
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	3301      	adds	r3, #1
 8004512:	60bb      	str	r3, [r7, #8]
      continue;
 8004514:	f000 bcb9 	b.w	8004e8a <_vsnprintf+0x9ba>
    }
    else {
      // yes, evaluate it
      format++;
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	3301      	adds	r3, #1
 800451c:	60bb      	str	r3, [r7, #8]
    }

    // evaluate flags
    flags = 0U;
 800451e:	2300      	movs	r3, #0
 8004520:	65fb      	str	r3, [r7, #92]	; 0x5c
    do {
      switch (*format) {
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	3b20      	subs	r3, #32
 8004528:	2b10      	cmp	r3, #16
 800452a:	d857      	bhi.n	80045dc <_vsnprintf+0x10c>
 800452c:	a201      	add	r2, pc, #4	; (adr r2, 8004534 <_vsnprintf+0x64>)
 800452e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004532:	bf00      	nop
 8004534:	080045b5 	.word	0x080045b5
 8004538:	080045dd 	.word	0x080045dd
 800453c:	080045dd 	.word	0x080045dd
 8004540:	080045c9 	.word	0x080045c9
 8004544:	080045dd 	.word	0x080045dd
 8004548:	080045dd 	.word	0x080045dd
 800454c:	080045dd 	.word	0x080045dd
 8004550:	080045dd 	.word	0x080045dd
 8004554:	080045dd 	.word	0x080045dd
 8004558:	080045dd 	.word	0x080045dd
 800455c:	080045dd 	.word	0x080045dd
 8004560:	080045a1 	.word	0x080045a1
 8004564:	080045dd 	.word	0x080045dd
 8004568:	0800458d 	.word	0x0800458d
 800456c:	080045dd 	.word	0x080045dd
 8004570:	080045dd 	.word	0x080045dd
 8004574:	08004579 	.word	0x08004579
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004578:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800457a:	f043 0301 	orr.w	r3, r3, #1
 800457e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	3301      	adds	r3, #1
 8004584:	60bb      	str	r3, [r7, #8]
 8004586:	2301      	movs	r3, #1
 8004588:	653b      	str	r3, [r7, #80]	; 0x50
 800458a:	e02a      	b.n	80045e2 <_vsnprintf+0x112>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 800458c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800458e:	f043 0302 	orr.w	r3, r3, #2
 8004592:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	3301      	adds	r3, #1
 8004598:	60bb      	str	r3, [r7, #8]
 800459a:	2301      	movs	r3, #1
 800459c:	653b      	str	r3, [r7, #80]	; 0x50
 800459e:	e020      	b.n	80045e2 <_vsnprintf+0x112>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 80045a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045a2:	f043 0304 	orr.w	r3, r3, #4
 80045a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	3301      	adds	r3, #1
 80045ac:	60bb      	str	r3, [r7, #8]
 80045ae:	2301      	movs	r3, #1
 80045b0:	653b      	str	r3, [r7, #80]	; 0x50
 80045b2:	e016      	b.n	80045e2 <_vsnprintf+0x112>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 80045b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045b6:	f043 0308 	orr.w	r3, r3, #8
 80045ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	3301      	adds	r3, #1
 80045c0:	60bb      	str	r3, [r7, #8]
 80045c2:	2301      	movs	r3, #1
 80045c4:	653b      	str	r3, [r7, #80]	; 0x50
 80045c6:	e00c      	b.n	80045e2 <_vsnprintf+0x112>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 80045c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045ca:	f043 0310 	orr.w	r3, r3, #16
 80045ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	3301      	adds	r3, #1
 80045d4:	60bb      	str	r3, [r7, #8]
 80045d6:	2301      	movs	r3, #1
 80045d8:	653b      	str	r3, [r7, #80]	; 0x50
 80045da:	e002      	b.n	80045e2 <_vsnprintf+0x112>
        default :                                   n = 0U; break;
 80045dc:	2300      	movs	r3, #0
 80045de:	653b      	str	r3, [r7, #80]	; 0x50
 80045e0:	bf00      	nop
      }
    } while (n);
 80045e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d19c      	bne.n	8004522 <_vsnprintf+0x52>

    // evaluate width field
    width = 0U;
 80045e8:	2300      	movs	r3, #0
 80045ea:	65bb      	str	r3, [r7, #88]	; 0x58
    if (_is_digit(*format)) {
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f7ff f853 	bl	800369c <_is_digit>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d006      	beq.n	800460a <_vsnprintf+0x13a>
      width = _atoi(&format);
 80045fc:	f107 0308 	add.w	r3, r7, #8
 8004600:	4618      	mov	r0, r3
 8004602:	f7ff f862 	bl	80036ca <_atoi>
 8004606:	65b8      	str	r0, [r7, #88]	; 0x58
 8004608:	e01a      	b.n	8004640 <_vsnprintf+0x170>
    }
    else if (*format == '*') {
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	2b2a      	cmp	r3, #42	; 0x2a
 8004610:	d116      	bne.n	8004640 <_vsnprintf+0x170>
      const int w = va_arg(va, int);
 8004612:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004616:	1d1a      	adds	r2, r3, #4
 8004618:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	63bb      	str	r3, [r7, #56]	; 0x38
      if (w < 0) {
 8004620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004622:	2b00      	cmp	r3, #0
 8004624:	da07      	bge.n	8004636 <_vsnprintf+0x166>
        flags |= FLAGS_LEFT;    // reverse padding
 8004626:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004628:	f043 0302 	orr.w	r3, r3, #2
 800462c:	65fb      	str	r3, [r7, #92]	; 0x5c
        width = (unsigned int)-w;
 800462e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004630:	425b      	negs	r3, r3
 8004632:	65bb      	str	r3, [r7, #88]	; 0x58
 8004634:	e001      	b.n	800463a <_vsnprintf+0x16a>
      }
      else {
        width = (unsigned int)w;
 8004636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004638:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      format++;
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	3301      	adds	r3, #1
 800463e:	60bb      	str	r3, [r7, #8]
    }

    // evaluate precision field
    precision = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	657b      	str	r3, [r7, #84]	; 0x54
    if (*format == '.') {
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	2b2e      	cmp	r3, #46	; 0x2e
 800464a:	d127      	bne.n	800469c <_vsnprintf+0x1cc>
      flags |= FLAGS_PRECISION;
 800464c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800464e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004652:	65fb      	str	r3, [r7, #92]	; 0x5c
      format++;
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	3301      	adds	r3, #1
 8004658:	60bb      	str	r3, [r7, #8]
      if (_is_digit(*format)) {
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	4618      	mov	r0, r3
 8004660:	f7ff f81c 	bl	800369c <_is_digit>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d006      	beq.n	8004678 <_vsnprintf+0x1a8>
        precision = _atoi(&format);
 800466a:	f107 0308 	add.w	r3, r7, #8
 800466e:	4618      	mov	r0, r3
 8004670:	f7ff f82b 	bl	80036ca <_atoi>
 8004674:	6578      	str	r0, [r7, #84]	; 0x54
 8004676:	e011      	b.n	800469c <_vsnprintf+0x1cc>
      }
      else if (*format == '*') {
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	2b2a      	cmp	r3, #42	; 0x2a
 800467e:	d10d      	bne.n	800469c <_vsnprintf+0x1cc>
        const int prec = (int)va_arg(va, int);
 8004680:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004684:	1d1a      	adds	r2, r3, #4
 8004686:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	637b      	str	r3, [r7, #52]	; 0x34
        precision = prec > 0 ? (unsigned int)prec : 0U;
 800468e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004690:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004694:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	3301      	adds	r3, #1
 800469a:	60bb      	str	r3, [r7, #8]
      }
    }

    // evaluate length field
    switch (*format) {
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	3b68      	subs	r3, #104	; 0x68
 80046a2:	2b12      	cmp	r3, #18
 80046a4:	d866      	bhi.n	8004774 <_vsnprintf+0x2a4>
 80046a6:	a201      	add	r2, pc, #4	; (adr r2, 80046ac <_vsnprintf+0x1dc>)
 80046a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ac:	0800471f 	.word	0x0800471f
 80046b0:	08004775 	.word	0x08004775
 80046b4:	08004755 	.word	0x08004755
 80046b8:	08004775 	.word	0x08004775
 80046bc:	080046f9 	.word	0x080046f9
 80046c0:	08004775 	.word	0x08004775
 80046c4:	08004775 	.word	0x08004775
 80046c8:	08004775 	.word	0x08004775
 80046cc:	08004775 	.word	0x08004775
 80046d0:	08004775 	.word	0x08004775
 80046d4:	08004775 	.word	0x08004775
 80046d8:	08004775 	.word	0x08004775
 80046dc:	08004745 	.word	0x08004745
 80046e0:	08004775 	.word	0x08004775
 80046e4:	08004775 	.word	0x08004775
 80046e8:	08004775 	.word	0x08004775
 80046ec:	08004775 	.word	0x08004775
 80046f0:	08004775 	.word	0x08004775
 80046f4:	08004765 	.word	0x08004765
      case 'l' :
        flags |= FLAGS_LONG;
 80046f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046fe:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	3301      	adds	r3, #1
 8004704:	60bb      	str	r3, [r7, #8]
        if (*format == 'l') {
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	781b      	ldrb	r3, [r3, #0]
 800470a:	2b6c      	cmp	r3, #108	; 0x6c
 800470c:	d134      	bne.n	8004778 <_vsnprintf+0x2a8>
          flags |= FLAGS_LONG_LONG;
 800470e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004710:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004714:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	3301      	adds	r3, #1
 800471a:	60bb      	str	r3, [r7, #8]
        }
        break;
 800471c:	e02c      	b.n	8004778 <_vsnprintf+0x2a8>
      case 'h' :
        flags |= FLAGS_SHORT;
 800471e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004720:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004724:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	3301      	adds	r3, #1
 800472a:	60bb      	str	r3, [r7, #8]
        if (*format == 'h') {
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	2b68      	cmp	r3, #104	; 0x68
 8004732:	d123      	bne.n	800477c <_vsnprintf+0x2ac>
          flags |= FLAGS_CHAR;
 8004734:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800473a:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	3301      	adds	r3, #1
 8004740:	60bb      	str	r3, [r7, #8]
        }
        break;
 8004742:	e01b      	b.n	800477c <_vsnprintf+0x2ac>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004744:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004746:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800474a:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	3301      	adds	r3, #1
 8004750:	60bb      	str	r3, [r7, #8]
        break;
 8004752:	e014      	b.n	800477e <_vsnprintf+0x2ae>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004754:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004756:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800475a:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	3301      	adds	r3, #1
 8004760:	60bb      	str	r3, [r7, #8]
        break;
 8004762:	e00c      	b.n	800477e <_vsnprintf+0x2ae>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004764:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004766:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800476a:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	3301      	adds	r3, #1
 8004770:	60bb      	str	r3, [r7, #8]
        break;
 8004772:	e004      	b.n	800477e <_vsnprintf+0x2ae>
      default :
        break;
 8004774:	bf00      	nop
 8004776:	e002      	b.n	800477e <_vsnprintf+0x2ae>
        break;
 8004778:	bf00      	nop
 800477a:	e000      	b.n	800477e <_vsnprintf+0x2ae>
        break;
 800477c:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	2b67      	cmp	r3, #103	; 0x67
 8004784:	f300 80b8 	bgt.w	80048f8 <_vsnprintf+0x428>
 8004788:	2b25      	cmp	r3, #37	; 0x25
 800478a:	da27      	bge.n	80047dc <_vsnprintf+0x30c>
 800478c:	e370      	b.n	8004e70 <_vsnprintf+0x9a0>
 800478e:	bf00      	nop
 8004790:	08003621 	.word	0x08003621
 8004794:	3b69      	subs	r3, #105	; 0x69
 8004796:	2201      	movs	r2, #1
 8004798:	fa02 f303 	lsl.w	r3, r2, r3
 800479c:	f249 0241 	movw	r2, #36929	; 0x9041
 80047a0:	401a      	ands	r2, r3
 80047a2:	2a00      	cmp	r2, #0
 80047a4:	bf14      	ite	ne
 80047a6:	2201      	movne	r2, #1
 80047a8:	2200      	moveq	r2, #0
 80047aa:	b2d2      	uxtb	r2, r2
 80047ac:	2a00      	cmp	r2, #0
 80047ae:	f040 80aa 	bne.w	8004906 <_vsnprintf+0x436>
 80047b2:	f003 0280 	and.w	r2, r3, #128	; 0x80
 80047b6:	2a00      	cmp	r2, #0
 80047b8:	bf14      	ite	ne
 80047ba:	2201      	movne	r2, #1
 80047bc:	2200      	moveq	r2, #0
 80047be:	b2d2      	uxtb	r2, r2
 80047c0:	2a00      	cmp	r2, #0
 80047c2:	f040 82fb 	bne.w	8004dbc <_vsnprintf+0x8ec>
 80047c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	bf14      	ite	ne
 80047ce:	2301      	movne	r3, #1
 80047d0:	2300      	moveq	r3, #0
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f040 828d 	bne.w	8004cf4 <_vsnprintf+0x824>
 80047da:	e349      	b.n	8004e70 <_vsnprintf+0x9a0>
 80047dc:	3b25      	subs	r3, #37	; 0x25
 80047de:	2b42      	cmp	r3, #66	; 0x42
 80047e0:	f200 8346 	bhi.w	8004e70 <_vsnprintf+0x9a0>
 80047e4:	a201      	add	r2, pc, #4	; (adr r2, 80047ec <_vsnprintf+0x31c>)
 80047e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ea:	bf00      	nop
 80047ec:	08004e59 	.word	0x08004e59
 80047f0:	08004e71 	.word	0x08004e71
 80047f4:	08004e71 	.word	0x08004e71
 80047f8:	08004e71 	.word	0x08004e71
 80047fc:	08004e71 	.word	0x08004e71
 8004800:	08004e71 	.word	0x08004e71
 8004804:	08004e71 	.word	0x08004e71
 8004808:	08004e71 	.word	0x08004e71
 800480c:	08004e71 	.word	0x08004e71
 8004810:	08004e71 	.word	0x08004e71
 8004814:	08004e71 	.word	0x08004e71
 8004818:	08004e71 	.word	0x08004e71
 800481c:	08004e71 	.word	0x08004e71
 8004820:	08004e71 	.word	0x08004e71
 8004824:	08004e71 	.word	0x08004e71
 8004828:	08004e71 	.word	0x08004e71
 800482c:	08004e71 	.word	0x08004e71
 8004830:	08004e71 	.word	0x08004e71
 8004834:	08004e71 	.word	0x08004e71
 8004838:	08004e71 	.word	0x08004e71
 800483c:	08004e71 	.word	0x08004e71
 8004840:	08004e71 	.word	0x08004e71
 8004844:	08004e71 	.word	0x08004e71
 8004848:	08004e71 	.word	0x08004e71
 800484c:	08004e71 	.word	0x08004e71
 8004850:	08004e71 	.word	0x08004e71
 8004854:	08004e71 	.word	0x08004e71
 8004858:	08004e71 	.word	0x08004e71
 800485c:	08004e71 	.word	0x08004e71
 8004860:	08004e71 	.word	0x08004e71
 8004864:	08004e71 	.word	0x08004e71
 8004868:	08004e71 	.word	0x08004e71
 800486c:	08004c0d 	.word	0x08004c0d
 8004870:	08004bbd 	.word	0x08004bbd
 8004874:	08004c0d 	.word	0x08004c0d
 8004878:	08004e71 	.word	0x08004e71
 800487c:	08004e71 	.word	0x08004e71
 8004880:	08004e71 	.word	0x08004e71
 8004884:	08004e71 	.word	0x08004e71
 8004888:	08004e71 	.word	0x08004e71
 800488c:	08004e71 	.word	0x08004e71
 8004890:	08004e71 	.word	0x08004e71
 8004894:	08004e71 	.word	0x08004e71
 8004898:	08004e71 	.word	0x08004e71
 800489c:	08004e71 	.word	0x08004e71
 80048a0:	08004e71 	.word	0x08004e71
 80048a4:	08004e71 	.word	0x08004e71
 80048a8:	08004e71 	.word	0x08004e71
 80048ac:	08004e71 	.word	0x08004e71
 80048b0:	08004e71 	.word	0x08004e71
 80048b4:	08004e71 	.word	0x08004e71
 80048b8:	08004907 	.word	0x08004907
 80048bc:	08004e71 	.word	0x08004e71
 80048c0:	08004e71 	.word	0x08004e71
 80048c4:	08004e71 	.word	0x08004e71
 80048c8:	08004e71 	.word	0x08004e71
 80048cc:	08004e71 	.word	0x08004e71
 80048d0:	08004e71 	.word	0x08004e71
 80048d4:	08004e71 	.word	0x08004e71
 80048d8:	08004e71 	.word	0x08004e71
 80048dc:	08004e71 	.word	0x08004e71
 80048e0:	08004907 	.word	0x08004907
 80048e4:	08004c7d 	.word	0x08004c7d
 80048e8:	08004907 	.word	0x08004907
 80048ec:	08004c0d 	.word	0x08004c0d
 80048f0:	08004bbd 	.word	0x08004bbd
 80048f4:	08004c0d 	.word	0x08004c0d
 80048f8:	2b78      	cmp	r3, #120	; 0x78
 80048fa:	f300 82b9 	bgt.w	8004e70 <_vsnprintf+0x9a0>
 80048fe:	2b69      	cmp	r3, #105	; 0x69
 8004900:	f6bf af48 	bge.w	8004794 <_vsnprintf+0x2c4>
 8004904:	e2b4      	b.n	8004e70 <_vsnprintf+0x9a0>
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	2b78      	cmp	r3, #120	; 0x78
 800490c:	d003      	beq.n	8004916 <_vsnprintf+0x446>
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	2b58      	cmp	r3, #88	; 0x58
 8004914:	d102      	bne.n	800491c <_vsnprintf+0x44c>
          base = 16U;
 8004916:	2310      	movs	r3, #16
 8004918:	64bb      	str	r3, [r7, #72]	; 0x48
 800491a:	e013      	b.n	8004944 <_vsnprintf+0x474>
        }
        else if (*format == 'o') {
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	2b6f      	cmp	r3, #111	; 0x6f
 8004922:	d102      	bne.n	800492a <_vsnprintf+0x45a>
          base =  8U;
 8004924:	2308      	movs	r3, #8
 8004926:	64bb      	str	r3, [r7, #72]	; 0x48
 8004928:	e00c      	b.n	8004944 <_vsnprintf+0x474>
        }
        else if (*format == 'b') {
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	2b62      	cmp	r3, #98	; 0x62
 8004930:	d102      	bne.n	8004938 <_vsnprintf+0x468>
          base =  2U;
 8004932:	2302      	movs	r3, #2
 8004934:	64bb      	str	r3, [r7, #72]	; 0x48
 8004936:	e005      	b.n	8004944 <_vsnprintf+0x474>
        }
        else {
          base = 10U;
 8004938:	230a      	movs	r3, #10
 800493a:	64bb      	str	r3, [r7, #72]	; 0x48
          flags &= ~FLAGS_HASH;   // no hash for dec format
 800493c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800493e:	f023 0310 	bic.w	r3, r3, #16
 8004942:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        // uppercase
        if (*format == 'X') {
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	2b58      	cmp	r3, #88	; 0x58
 800494a:	d103      	bne.n	8004954 <_vsnprintf+0x484>
          flags |= FLAGS_UPPERCASE;
 800494c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800494e:	f043 0320 	orr.w	r3, r3, #32
 8004952:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	2b69      	cmp	r3, #105	; 0x69
 800495a:	d007      	beq.n	800496c <_vsnprintf+0x49c>
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	2b64      	cmp	r3, #100	; 0x64
 8004962:	d003      	beq.n	800496c <_vsnprintf+0x49c>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8004964:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004966:	f023 030c 	bic.w	r3, r3, #12
 800496a:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 800496c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800496e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004972:	2b00      	cmp	r3, #0
 8004974:	d003      	beq.n	800497e <_vsnprintf+0x4ae>
          flags &= ~FLAGS_ZEROPAD;
 8004976:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004978:	f023 0301 	bic.w	r3, r3, #1
 800497c:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	2b69      	cmp	r3, #105	; 0x69
 8004984:	d004      	beq.n	8004990 <_vsnprintf+0x4c0>
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	781b      	ldrb	r3, [r3, #0]
 800498a:	2b64      	cmp	r3, #100	; 0x64
 800498c:	f040 8098 	bne.w	8004ac0 <_vsnprintf+0x5f0>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8004990:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004992:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004996:	2b00      	cmp	r3, #0
 8004998:	d031      	beq.n	80049fe <_vsnprintf+0x52e>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 800499a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800499e:	3307      	adds	r3, #7
 80049a0:	f023 0307 	bic.w	r3, r3, #7
 80049a4:	f103 0208 	add.w	r2, r3, #8
 80049a8:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80049ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b0:	e9c7 2306 	strd	r2, r3, [r7, #24]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 80049b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	da06      	bge.n	80049ca <_vsnprintf+0x4fa>
 80049bc:	2100      	movs	r1, #0
 80049be:	f1d2 0800 	rsbs	r8, r2, #0
 80049c2:	eb61 0903 	sbc.w	r9, r1, r3
 80049c6:	4642      	mov	r2, r8
 80049c8:	464b      	mov	r3, r9
 80049ca:	69f9      	ldr	r1, [r7, #28]
 80049cc:	0fc9      	lsrs	r1, r1, #31
 80049ce:	b2c9      	uxtb	r1, r1
 80049d0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80049d2:	2400      	movs	r4, #0
 80049d4:	4682      	mov	sl, r0
 80049d6:	46a3      	mov	fp, r4
 80049d8:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80049da:	9008      	str	r0, [sp, #32]
 80049dc:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80049de:	9007      	str	r0, [sp, #28]
 80049e0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80049e2:	9006      	str	r0, [sp, #24]
 80049e4:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80049e8:	9102      	str	r1, [sp, #8]
 80049ea:	e9cd 2300 	strd	r2, r3, [sp]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80049f2:	6939      	ldr	r1, [r7, #16]
 80049f4:	6978      	ldr	r0, [r7, #20]
 80049f6:	f7ff f81e 	bl	8003a36 <_ntoa_long_long>
 80049fa:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 80049fc:	e0da      	b.n	8004bb4 <_vsnprintf+0x6e4>
#endif
          }
          else if (flags & FLAGS_LONG) {
 80049fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d020      	beq.n	8004a4a <_vsnprintf+0x57a>
            const long value = va_arg(va, long);
 8004a08:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a0c:	1d1a      	adds	r2, r3, #4
 8004a0e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	bfb8      	it	lt
 8004a1c:	425b      	neglt	r3, r3
 8004a1e:	4619      	mov	r1, r3
 8004a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a22:	0fdb      	lsrs	r3, r3, #31
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004a28:	9205      	str	r2, [sp, #20]
 8004a2a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a2c:	9204      	str	r2, [sp, #16]
 8004a2e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004a30:	9203      	str	r2, [sp, #12]
 8004a32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a34:	9202      	str	r2, [sp, #8]
 8004a36:	9301      	str	r3, [sp, #4]
 8004a38:	9100      	str	r1, [sp, #0]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a3e:	6939      	ldr	r1, [r7, #16]
 8004a40:	6978      	ldr	r0, [r7, #20]
 8004a42:	f7fe ff92 	bl	800396a <_ntoa_long>
 8004a46:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004a48:	e0b4      	b.n	8004bb4 <_vsnprintf+0x6e4>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8004a4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d007      	beq.n	8004a64 <_vsnprintf+0x594>
 8004a54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a58:	1d1a      	adds	r2, r3, #4
 8004a5a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	e012      	b.n	8004a8a <_vsnprintf+0x5ba>
 8004a64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d007      	beq.n	8004a7e <_vsnprintf+0x5ae>
 8004a6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a72:	1d1a      	adds	r2, r3, #4
 8004a74:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	b21b      	sxth	r3, r3
 8004a7c:	e005      	b.n	8004a8a <_vsnprintf+0x5ba>
 8004a7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a82:	1d1a      	adds	r2, r3, #4
 8004a84:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	bfb8      	it	lt
 8004a92:	425b      	neglt	r3, r3
 8004a94:	4619      	mov	r1, r3
 8004a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a98:	0fdb      	lsrs	r3, r3, #31
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004a9e:	9205      	str	r2, [sp, #20]
 8004aa0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004aa2:	9204      	str	r2, [sp, #16]
 8004aa4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004aa6:	9203      	str	r2, [sp, #12]
 8004aa8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004aaa:	9202      	str	r2, [sp, #8]
 8004aac:	9301      	str	r3, [sp, #4]
 8004aae:	9100      	str	r1, [sp, #0]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ab4:	6939      	ldr	r1, [r7, #16]
 8004ab6:	6978      	ldr	r0, [r7, #20]
 8004ab8:	f7fe ff57 	bl	800396a <_ntoa_long>
 8004abc:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004abe:	e079      	b.n	8004bb4 <_vsnprintf+0x6e4>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8004ac0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ac2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d022      	beq.n	8004b10 <_vsnprintf+0x640>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8004aca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ace:	3307      	adds	r3, #7
 8004ad0:	f023 0307 	bic.w	r3, r3, #7
 8004ad4:	f103 0208 	add.w	r2, r3, #8
 8004ad8:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004ae2:	2000      	movs	r0, #0
 8004ae4:	460d      	mov	r5, r1
 8004ae6:	4606      	mov	r6, r0
 8004ae8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004aea:	9108      	str	r1, [sp, #32]
 8004aec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004aee:	9107      	str	r1, [sp, #28]
 8004af0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004af2:	9106      	str	r1, [sp, #24]
 8004af4:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8004af8:	2100      	movs	r1, #0
 8004afa:	9102      	str	r1, [sp, #8]
 8004afc:	e9cd 2300 	strd	r2, r3, [sp]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b04:	6939      	ldr	r1, [r7, #16]
 8004b06:	6978      	ldr	r0, [r7, #20]
 8004b08:	f7fe ff95 	bl	8003a36 <_ntoa_long_long>
 8004b0c:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004b0e:	e051      	b.n	8004bb4 <_vsnprintf+0x6e4>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004b10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d018      	beq.n	8004b4c <_vsnprintf+0x67c>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8004b1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b1e:	1d1a      	adds	r2, r3, #4
 8004b20:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004b28:	9205      	str	r2, [sp, #20]
 8004b2a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b2c:	9204      	str	r2, [sp, #16]
 8004b2e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004b30:	9203      	str	r2, [sp, #12]
 8004b32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b34:	9202      	str	r2, [sp, #8]
 8004b36:	2200      	movs	r2, #0
 8004b38:	9201      	str	r2, [sp, #4]
 8004b3a:	9300      	str	r3, [sp, #0]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b40:	6939      	ldr	r1, [r7, #16]
 8004b42:	6978      	ldr	r0, [r7, #20]
 8004b44:	f7fe ff11 	bl	800396a <_ntoa_long>
 8004b48:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004b4a:	e033      	b.n	8004bb4 <_vsnprintf+0x6e4>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8004b4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d007      	beq.n	8004b66 <_vsnprintf+0x696>
 8004b56:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b5a:	1d1a      	adds	r2, r3, #4
 8004b5c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	e012      	b.n	8004b8c <_vsnprintf+0x6bc>
 8004b66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d007      	beq.n	8004b80 <_vsnprintf+0x6b0>
 8004b70:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b74:	1d1a      	adds	r2, r3, #4
 8004b76:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	e005      	b.n	8004b8c <_vsnprintf+0x6bc>
 8004b80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b84:	1d1a      	adds	r2, r3, #4
 8004b86:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8004b8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b90:	9305      	str	r3, [sp, #20]
 8004b92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b94:	9304      	str	r3, [sp, #16]
 8004b96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b98:	9303      	str	r3, [sp, #12]
 8004b9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b9c:	9302      	str	r3, [sp, #8]
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	9301      	str	r3, [sp, #4]
 8004ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ba4:	9300      	str	r3, [sp, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004baa:	6939      	ldr	r1, [r7, #16]
 8004bac:	6978      	ldr	r0, [r7, #20]
 8004bae:	f7fe fedc 	bl	800396a <_ntoa_long>
 8004bb2:	64f8      	str	r0, [r7, #76]	; 0x4c
          }
        }
        format++;
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	3301      	adds	r3, #1
 8004bb8:	60bb      	str	r3, [r7, #8]
        break;
 8004bba:	e166      	b.n	8004e8a <_vsnprintf+0x9ba>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	2b46      	cmp	r3, #70	; 0x46
 8004bc2:	d103      	bne.n	8004bcc <_vsnprintf+0x6fc>
 8004bc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bc6:	f043 0320 	orr.w	r3, r3, #32
 8004bca:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004bcc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004bd0:	3307      	adds	r3, #7
 8004bd2:	f023 0307 	bic.w	r3, r3, #7
 8004bd6:	f103 0208 	add.w	r2, r3, #8
 8004bda:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004bde:	ed93 7b00 	vldr	d7, [r3]
 8004be2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004be4:	9302      	str	r3, [sp, #8]
 8004be6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004be8:	9301      	str	r3, [sp, #4]
 8004bea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bec:	9300      	str	r3, [sp, #0]
 8004bee:	eeb0 0a47 	vmov.f32	s0, s14
 8004bf2:	eef0 0a67 	vmov.f32	s1, s15
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bfa:	6939      	ldr	r1, [r7, #16]
 8004bfc:	6978      	ldr	r0, [r7, #20]
 8004bfe:	f7fe ff87 	bl	8003b10 <_ftoa>
 8004c02:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	3301      	adds	r3, #1
 8004c08:	60bb      	str	r3, [r7, #8]
        break;
 8004c0a:	e13e      	b.n	8004e8a <_vsnprintf+0x9ba>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	781b      	ldrb	r3, [r3, #0]
 8004c10:	2b67      	cmp	r3, #103	; 0x67
 8004c12:	d003      	beq.n	8004c1c <_vsnprintf+0x74c>
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	781b      	ldrb	r3, [r3, #0]
 8004c18:	2b47      	cmp	r3, #71	; 0x47
 8004c1a:	d103      	bne.n	8004c24 <_vsnprintf+0x754>
 8004c1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c1e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004c22:	65fb      	str	r3, [r7, #92]	; 0x5c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	2b45      	cmp	r3, #69	; 0x45
 8004c2a:	d003      	beq.n	8004c34 <_vsnprintf+0x764>
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	2b47      	cmp	r3, #71	; 0x47
 8004c32:	d103      	bne.n	8004c3c <_vsnprintf+0x76c>
 8004c34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c36:	f043 0320 	orr.w	r3, r3, #32
 8004c3a:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004c3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c40:	3307      	adds	r3, #7
 8004c42:	f023 0307 	bic.w	r3, r3, #7
 8004c46:	f103 0208 	add.w	r2, r3, #8
 8004c4a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004c4e:	ed93 7b00 	vldr	d7, [r3]
 8004c52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c54:	9302      	str	r3, [sp, #8]
 8004c56:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c58:	9301      	str	r3, [sp, #4]
 8004c5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c5c:	9300      	str	r3, [sp, #0]
 8004c5e:	eeb0 0a47 	vmov.f32	s0, s14
 8004c62:	eef0 0a67 	vmov.f32	s1, s15
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c6a:	6939      	ldr	r1, [r7, #16]
 8004c6c:	6978      	ldr	r0, [r7, #20]
 8004c6e:	f7ff f9a7 	bl	8003fc0 <_etoa>
 8004c72:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	3301      	adds	r3, #1
 8004c78:	60bb      	str	r3, [r7, #8]
        break;
 8004c7a:	e106      	b.n	8004e8a <_vsnprintf+0x9ba>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	647b      	str	r3, [r7, #68]	; 0x44
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8004c80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d10e      	bne.n	8004ca8 <_vsnprintf+0x7d8>
          while (l++ < width) {
 8004c8a:	e007      	b.n	8004c9c <_vsnprintf+0x7cc>
            out(' ', buffer, idx++, maxlen);
 8004c8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c8e:	1c53      	adds	r3, r2, #1
 8004c90:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c92:	697c      	ldr	r4, [r7, #20]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6939      	ldr	r1, [r7, #16]
 8004c98:	2020      	movs	r0, #32
 8004c9a:	47a0      	blx	r4
          while (l++ < width) {
 8004c9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c9e:	1c5a      	adds	r2, r3, #1
 8004ca0:	647a      	str	r2, [r7, #68]	; 0x44
 8004ca2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d8f1      	bhi.n	8004c8c <_vsnprintf+0x7bc>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8004ca8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004cac:	1d1a      	adds	r2, r3, #4
 8004cae:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	b2d8      	uxtb	r0, r3
 8004cb6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004cb8:	1c53      	adds	r3, r2, #1
 8004cba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cbc:	697c      	ldr	r4, [r7, #20]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6939      	ldr	r1, [r7, #16]
 8004cc2:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 8004cc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00e      	beq.n	8004cec <_vsnprintf+0x81c>
          while (l++ < width) {
 8004cce:	e007      	b.n	8004ce0 <_vsnprintf+0x810>
            out(' ', buffer, idx++, maxlen);
 8004cd0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004cd2:	1c53      	adds	r3, r2, #1
 8004cd4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cd6:	697c      	ldr	r4, [r7, #20]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6939      	ldr	r1, [r7, #16]
 8004cdc:	2020      	movs	r0, #32
 8004cde:	47a0      	blx	r4
          while (l++ < width) {
 8004ce0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ce2:	1c5a      	adds	r2, r3, #1
 8004ce4:	647a      	str	r2, [r7, #68]	; 0x44
 8004ce6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d8f1      	bhi.n	8004cd0 <_vsnprintf+0x800>
          }
        }
        format++;
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	3301      	adds	r3, #1
 8004cf0:	60bb      	str	r3, [r7, #8]
        break;
 8004cf2:	e0ca      	b.n	8004e8a <_vsnprintf+0x9ba>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 8004cf4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004cf8:	1d1a      	adds	r2, r3, #4
 8004cfa:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	643b      	str	r3, [r7, #64]	; 0x40
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8004d02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d001      	beq.n	8004d0c <_vsnprintf+0x83c>
 8004d08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d0a:	e001      	b.n	8004d10 <_vsnprintf+0x840>
 8004d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8004d10:	4619      	mov	r1, r3
 8004d12:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004d14:	f7fe fca5 	bl	8003662 <_strnlen_s>
 8004d18:	63f8      	str	r0, [r7, #60]	; 0x3c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8004d1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d005      	beq.n	8004d30 <_vsnprintf+0x860>
          l = (l < precision ? l : precision);
 8004d24:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	bf28      	it	cs
 8004d2c:	4613      	movcs	r3, r2
 8004d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        if (!(flags & FLAGS_LEFT)) {
 8004d30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d32:	f003 0302 	and.w	r3, r3, #2
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d11a      	bne.n	8004d70 <_vsnprintf+0x8a0>
          while (l++ < width) {
 8004d3a:	e007      	b.n	8004d4c <_vsnprintf+0x87c>
            out(' ', buffer, idx++, maxlen);
 8004d3c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d3e:	1c53      	adds	r3, r2, #1
 8004d40:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d42:	697c      	ldr	r4, [r7, #20]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6939      	ldr	r1, [r7, #16]
 8004d48:	2020      	movs	r0, #32
 8004d4a:	47a0      	blx	r4
          while (l++ < width) {
 8004d4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d4e:	1c5a      	adds	r2, r3, #1
 8004d50:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004d52:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d8f1      	bhi.n	8004d3c <_vsnprintf+0x86c>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004d58:	e00a      	b.n	8004d70 <_vsnprintf+0x8a0>
          out(*(p++), buffer, idx++, maxlen);
 8004d5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d5c:	1c5a      	adds	r2, r3, #1
 8004d5e:	643a      	str	r2, [r7, #64]	; 0x40
 8004d60:	7818      	ldrb	r0, [r3, #0]
 8004d62:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d64:	1c53      	adds	r3, r2, #1
 8004d66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d68:	697c      	ldr	r4, [r7, #20]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6939      	ldr	r1, [r7, #16]
 8004d6e:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004d70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d72:	781b      	ldrb	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d009      	beq.n	8004d8c <_vsnprintf+0x8bc>
 8004d78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d0eb      	beq.n	8004d5a <_vsnprintf+0x88a>
 8004d82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d84:	1e5a      	subs	r2, r3, #1
 8004d86:	657a      	str	r2, [r7, #84]	; 0x54
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d1e6      	bne.n	8004d5a <_vsnprintf+0x88a>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8004d8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d8e:	f003 0302 	and.w	r3, r3, #2
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00e      	beq.n	8004db4 <_vsnprintf+0x8e4>
          while (l++ < width) {
 8004d96:	e007      	b.n	8004da8 <_vsnprintf+0x8d8>
            out(' ', buffer, idx++, maxlen);
 8004d98:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d9a:	1c53      	adds	r3, r2, #1
 8004d9c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d9e:	697c      	ldr	r4, [r7, #20]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6939      	ldr	r1, [r7, #16]
 8004da4:	2020      	movs	r0, #32
 8004da6:	47a0      	blx	r4
          while (l++ < width) {
 8004da8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004daa:	1c5a      	adds	r2, r3, #1
 8004dac:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004dae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d8f1      	bhi.n	8004d98 <_vsnprintf+0x8c8>
          }
        }
        format++;
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	3301      	adds	r3, #1
 8004db8:	60bb      	str	r3, [r7, #8]
        break;
 8004dba:	e066      	b.n	8004e8a <_vsnprintf+0x9ba>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8004dbc:	2308      	movs	r3, #8
 8004dbe:	65bb      	str	r3, [r7, #88]	; 0x58
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8004dc0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dc2:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 8004dc6:	65fb      	str	r3, [r7, #92]	; 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8004dc8:	2300      	movs	r3, #0
 8004dca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (is_ll) {
 8004dce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d023      	beq.n	8004e1e <_vsnprintf+0x94e>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 8004dd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004dda:	1d1a      	adds	r2, r3, #4
 8004ddc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	461a      	mov	r2, r3
 8004de4:	2300      	movs	r3, #0
 8004de6:	603a      	str	r2, [r7, #0]
 8004de8:	607b      	str	r3, [r7, #4]
 8004dea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dec:	9308      	str	r3, [sp, #32]
 8004dee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004df0:	9307      	str	r3, [sp, #28]
 8004df2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004df4:	9306      	str	r3, [sp, #24]
 8004df6:	f04f 0210 	mov.w	r2, #16
 8004dfa:	f04f 0300 	mov.w	r3, #0
 8004dfe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004e02:	2300      	movs	r3, #0
 8004e04:	9302      	str	r3, [sp, #8]
 8004e06:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004e0a:	e9cd 3400 	strd	r3, r4, [sp]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e12:	6939      	ldr	r1, [r7, #16]
 8004e14:	6978      	ldr	r0, [r7, #20]
 8004e16:	f7fe fe0e 	bl	8003a36 <_ntoa_long_long>
 8004e1a:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004e1c:	e018      	b.n	8004e50 <_vsnprintf+0x980>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8004e1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e22:	1d1a      	adds	r2, r3, #4
 8004e24:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e2e:	9305      	str	r3, [sp, #20]
 8004e30:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e32:	9304      	str	r3, [sp, #16]
 8004e34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e36:	9303      	str	r3, [sp, #12]
 8004e38:	2310      	movs	r3, #16
 8004e3a:	9302      	str	r3, [sp, #8]
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	9301      	str	r3, [sp, #4]
 8004e40:	9200      	str	r2, [sp, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e46:	6939      	ldr	r1, [r7, #16]
 8004e48:	6978      	ldr	r0, [r7, #20]
 8004e4a:	f7fe fd8e 	bl	800396a <_ntoa_long>
 8004e4e:	64f8      	str	r0, [r7, #76]	; 0x4c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	3301      	adds	r3, #1
 8004e54:	60bb      	str	r3, [r7, #8]
        break;
 8004e56:	e018      	b.n	8004e8a <_vsnprintf+0x9ba>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 8004e58:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e5a:	1c53      	adds	r3, r2, #1
 8004e5c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e5e:	697c      	ldr	r4, [r7, #20]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6939      	ldr	r1, [r7, #16]
 8004e64:	2025      	movs	r0, #37	; 0x25
 8004e66:	47a0      	blx	r4
        format++;
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	60bb      	str	r3, [r7, #8]
        break;
 8004e6e:	e00c      	b.n	8004e8a <_vsnprintf+0x9ba>

      default :
        out(*format, buffer, idx++, maxlen);
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	7818      	ldrb	r0, [r3, #0]
 8004e74:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e76:	1c53      	adds	r3, r2, #1
 8004e78:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e7a:	697c      	ldr	r4, [r7, #20]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6939      	ldr	r1, [r7, #16]
 8004e80:	47a0      	blx	r4
        format++;
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	3301      	adds	r3, #1
 8004e86:	60bb      	str	r3, [r7, #8]
        break;
 8004e88:	bf00      	nop
  while (*format)
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	f47f ab30 	bne.w	80044f4 <_vsnprintf+0x24>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8004e94:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d302      	bcc.n	8004ea2 <_vsnprintf+0x9d2>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	1e5a      	subs	r2, r3, #1
 8004ea0:	e000      	b.n	8004ea4 <_vsnprintf+0x9d4>
 8004ea2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ea4:	697c      	ldr	r4, [r7, #20]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6939      	ldr	r1, [r7, #16]
 8004eaa:	2000      	movs	r0, #0
 8004eac:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8004eae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3764      	adds	r7, #100	; 0x64
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004eba:	bf00      	nop

08004ebc <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8004ebc:	b40f      	push	{r0, r1, r2, r3}
 8004ebe:	b580      	push	{r7, lr}
 8004ec0:	b086      	sub	sp, #24
 8004ec2:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8004ec4:	f107 031c 	add.w	r3, r7, #28
 8004ec8:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8004eca:	1d39      	adds	r1, r7, #4
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ed6:	4806      	ldr	r0, [pc, #24]	; (8004ef0 <printf_+0x34>)
 8004ed8:	f7ff fafa 	bl	80044d0 <_vsnprintf>
 8004edc:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8004ede:	68fb      	ldr	r3, [r7, #12]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3710      	adds	r7, #16
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004eea:	b004      	add	sp, #16
 8004eec:	4770      	bx	lr
 8004eee:	bf00      	nop
 8004ef0:	0800363d 	.word	0x0800363d

08004ef4 <sprintf_>:


int sprintf_(char* buffer, const char* format, ...)
{
 8004ef4:	b40e      	push	{r1, r2, r3}
 8004ef6:	b580      	push	{r7, lr}
 8004ef8:	b087      	sub	sp, #28
 8004efa:	af02      	add	r7, sp, #8
 8004efc:	6078      	str	r0, [r7, #4]
  va_list va;
  va_start(va, format);
 8004efe:	f107 0320 	add.w	r3, r7, #32
 8004f02:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	f04f 32ff 	mov.w	r2, #4294967295
 8004f0e:	6879      	ldr	r1, [r7, #4]
 8004f10:	4805      	ldr	r0, [pc, #20]	; (8004f28 <sprintf_+0x34>)
 8004f12:	f7ff fadd 	bl	80044d0 <_vsnprintf>
 8004f16:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8004f18:	68fb      	ldr	r3, [r7, #12]
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3714      	adds	r7, #20
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f24:	b003      	add	sp, #12
 8004f26:	4770      	bx	lr
 8004f28:	080035f3 	.word	0x080035f3

08004f2c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b086      	sub	sp, #24
 8004f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004f32:	1d3b      	adds	r3, r7, #4
 8004f34:	2200      	movs	r2, #0
 8004f36:	601a      	str	r2, [r3, #0]
 8004f38:	605a      	str	r2, [r3, #4]
 8004f3a:	609a      	str	r2, [r3, #8]
 8004f3c:	60da      	str	r2, [r3, #12]
 8004f3e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004f40:	2300      	movs	r3, #0
 8004f42:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004f44:	4b24      	ldr	r3, [pc, #144]	; (8004fd8 <MX_RTC_Init+0xac>)
 8004f46:	4a25      	ldr	r2, [pc, #148]	; (8004fdc <MX_RTC_Init+0xb0>)
 8004f48:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004f4a:	4b23      	ldr	r3, [pc, #140]	; (8004fd8 <MX_RTC_Init+0xac>)
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004f50:	4b21      	ldr	r3, [pc, #132]	; (8004fd8 <MX_RTC_Init+0xac>)
 8004f52:	227f      	movs	r2, #127	; 0x7f
 8004f54:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004f56:	4b20      	ldr	r3, [pc, #128]	; (8004fd8 <MX_RTC_Init+0xac>)
 8004f58:	22ff      	movs	r2, #255	; 0xff
 8004f5a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004f5c:	4b1e      	ldr	r3, [pc, #120]	; (8004fd8 <MX_RTC_Init+0xac>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004f62:	4b1d      	ldr	r3, [pc, #116]	; (8004fd8 <MX_RTC_Init+0xac>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004f68:	4b1b      	ldr	r3, [pc, #108]	; (8004fd8 <MX_RTC_Init+0xac>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004f6e:	481a      	ldr	r0, [pc, #104]	; (8004fd8 <MX_RTC_Init+0xac>)
 8004f70:	f003 fbf2 	bl	8008758 <HAL_RTC_Init>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d001      	beq.n	8004f7e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8004f7a:	f7fe fb35 	bl	80035e8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 7;
 8004f7e:	2307      	movs	r3, #7
 8004f80:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 8004f82:	233b      	movs	r3, #59	; 0x3b
 8004f84:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 30;
 8004f86:	231e      	movs	r3, #30
 8004f88:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8004f92:	1d3b      	adds	r3, r7, #4
 8004f94:	2200      	movs	r2, #0
 8004f96:	4619      	mov	r1, r3
 8004f98:	480f      	ldr	r0, [pc, #60]	; (8004fd8 <MX_RTC_Init+0xac>)
 8004f9a:	f003 fc53 	bl	8008844 <HAL_RTC_SetTime>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d001      	beq.n	8004fa8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8004fa4:	f7fe fb20 	bl	80035e8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8004fa8:	2305      	movs	r3, #5
 8004faa:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MARCH;
 8004fac:	2303      	movs	r3, #3
 8004fae:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 24;
 8004fb4:	2318      	movs	r3, #24
 8004fb6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8004fb8:	463b      	mov	r3, r7
 8004fba:	2200      	movs	r2, #0
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	4806      	ldr	r0, [pc, #24]	; (8004fd8 <MX_RTC_Init+0xac>)
 8004fc0:	f003 fd38 	bl	8008a34 <HAL_RTC_SetDate>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d001      	beq.n	8004fce <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8004fca:	f7fe fb0d 	bl	80035e8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004fce:	bf00      	nop
 8004fd0:	3718      	adds	r7, #24
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	2000075c 	.word	0x2000075c
 8004fdc:	40002800 	.word	0x40002800

08004fe0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b09a      	sub	sp, #104	; 0x68
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004fe8:	f107 030c 	add.w	r3, r7, #12
 8004fec:	225c      	movs	r2, #92	; 0x5c
 8004fee:	2100      	movs	r1, #0
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f00a fb5c 	bl	800f6ae <memset>
  if(rtcHandle->Instance==RTC)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a0c      	ldr	r2, [pc, #48]	; (800502c <HAL_RTC_MspInit+0x4c>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d111      	bne.n	8005024 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005000:	2320      	movs	r3, #32
 8005002:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8005004:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005008:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800500a:	f107 030c 	add.w	r3, r7, #12
 800500e:	4618      	mov	r0, r3
 8005010:	f002 fbaa 	bl	8007768 <HAL_RCCEx_PeriphCLKConfig>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d001      	beq.n	800501e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800501a:	f7fe fae5 	bl	80035e8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800501e:	4b04      	ldr	r3, [pc, #16]	; (8005030 <HAL_RTC_MspInit+0x50>)
 8005020:	2201      	movs	r2, #1
 8005022:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8005024:	bf00      	nop
 8005026:	3768      	adds	r7, #104	; 0x68
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	40002800 	.word	0x40002800
 8005030:	42470e3c 	.word	0x42470e3c

08005034 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800503a:	2300      	movs	r3, #0
 800503c:	607b      	str	r3, [r7, #4]
 800503e:	4b12      	ldr	r3, [pc, #72]	; (8005088 <HAL_MspInit+0x54>)
 8005040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005042:	4a11      	ldr	r2, [pc, #68]	; (8005088 <HAL_MspInit+0x54>)
 8005044:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005048:	6453      	str	r3, [r2, #68]	; 0x44
 800504a:	4b0f      	ldr	r3, [pc, #60]	; (8005088 <HAL_MspInit+0x54>)
 800504c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800504e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005052:	607b      	str	r3, [r7, #4]
 8005054:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005056:	2300      	movs	r3, #0
 8005058:	603b      	str	r3, [r7, #0]
 800505a:	4b0b      	ldr	r3, [pc, #44]	; (8005088 <HAL_MspInit+0x54>)
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	4a0a      	ldr	r2, [pc, #40]	; (8005088 <HAL_MspInit+0x54>)
 8005060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005064:	6413      	str	r3, [r2, #64]	; 0x40
 8005066:	4b08      	ldr	r3, [pc, #32]	; (8005088 <HAL_MspInit+0x54>)
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800506e:	603b      	str	r3, [r7, #0]
 8005070:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005072:	2200      	movs	r2, #0
 8005074:	210f      	movs	r1, #15
 8005076:	f06f 0001 	mvn.w	r0, #1
 800507a:	f000 fc1d 	bl	80058b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800507e:	bf00      	nop
 8005080:	3708      	adds	r7, #8
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop
 8005088:	40023800 	.word	0x40023800

0800508c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b08e      	sub	sp, #56	; 0x38
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8005098:	2300      	movs	r3, #0
 800509a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 800509c:	2300      	movs	r3, #0
 800509e:	60fb      	str	r3, [r7, #12]
 80050a0:	4b33      	ldr	r3, [pc, #204]	; (8005170 <HAL_InitTick+0xe4>)
 80050a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a4:	4a32      	ldr	r2, [pc, #200]	; (8005170 <HAL_InitTick+0xe4>)
 80050a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050aa:	6413      	str	r3, [r2, #64]	; 0x40
 80050ac:	4b30      	ldr	r3, [pc, #192]	; (8005170 <HAL_InitTick+0xe4>)
 80050ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050b4:	60fb      	str	r3, [r7, #12]
 80050b6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80050b8:	f107 0210 	add.w	r2, r7, #16
 80050bc:	f107 0314 	add.w	r3, r7, #20
 80050c0:	4611      	mov	r1, r2
 80050c2:	4618      	mov	r0, r3
 80050c4:	f002 fb1e 	bl	8007704 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80050c8:	6a3b      	ldr	r3, [r7, #32]
 80050ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80050cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d103      	bne.n	80050da <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80050d2:	f002 faef 	bl	80076b4 <HAL_RCC_GetPCLK1Freq>
 80050d6:	6378      	str	r0, [r7, #52]	; 0x34
 80050d8:	e004      	b.n	80050e4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80050da:	f002 faeb 	bl	80076b4 <HAL_RCC_GetPCLK1Freq>
 80050de:	4603      	mov	r3, r0
 80050e0:	005b      	lsls	r3, r3, #1
 80050e2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80050e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050e6:	4a23      	ldr	r2, [pc, #140]	; (8005174 <HAL_InitTick+0xe8>)
 80050e8:	fba2 2303 	umull	r2, r3, r2, r3
 80050ec:	0c9b      	lsrs	r3, r3, #18
 80050ee:	3b01      	subs	r3, #1
 80050f0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 80050f2:	4b21      	ldr	r3, [pc, #132]	; (8005178 <HAL_InitTick+0xec>)
 80050f4:	4a21      	ldr	r2, [pc, #132]	; (800517c <HAL_InitTick+0xf0>)
 80050f6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 80050f8:	4b1f      	ldr	r3, [pc, #124]	; (8005178 <HAL_InitTick+0xec>)
 80050fa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80050fe:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8005100:	4a1d      	ldr	r2, [pc, #116]	; (8005178 <HAL_InitTick+0xec>)
 8005102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005104:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8005106:	4b1c      	ldr	r3, [pc, #112]	; (8005178 <HAL_InitTick+0xec>)
 8005108:	2200      	movs	r2, #0
 800510a:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800510c:	4b1a      	ldr	r3, [pc, #104]	; (8005178 <HAL_InitTick+0xec>)
 800510e:	2200      	movs	r2, #0
 8005110:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005112:	4b19      	ldr	r3, [pc, #100]	; (8005178 <HAL_InitTick+0xec>)
 8005114:	2200      	movs	r2, #0
 8005116:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8005118:	4817      	ldr	r0, [pc, #92]	; (8005178 <HAL_InitTick+0xec>)
 800511a:	f003 ff45 	bl	8008fa8 <HAL_TIM_Base_Init>
 800511e:	4603      	mov	r3, r0
 8005120:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8005124:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005128:	2b00      	cmp	r3, #0
 800512a:	d11b      	bne.n	8005164 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 800512c:	4812      	ldr	r0, [pc, #72]	; (8005178 <HAL_InitTick+0xec>)
 800512e:	f003 ff95 	bl	800905c <HAL_TIM_Base_Start_IT>
 8005132:	4603      	mov	r3, r0
 8005134:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8005138:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800513c:	2b00      	cmp	r3, #0
 800513e:	d111      	bne.n	8005164 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8005140:	202d      	movs	r0, #45	; 0x2d
 8005142:	f000 fbd5 	bl	80058f0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2b0f      	cmp	r3, #15
 800514a:	d808      	bhi.n	800515e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 800514c:	2200      	movs	r2, #0
 800514e:	6879      	ldr	r1, [r7, #4]
 8005150:	202d      	movs	r0, #45	; 0x2d
 8005152:	f000 fbb1 	bl	80058b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005156:	4a0a      	ldr	r2, [pc, #40]	; (8005180 <HAL_InitTick+0xf4>)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6013      	str	r3, [r2, #0]
 800515c:	e002      	b.n	8005164 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8005164:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8005168:	4618      	mov	r0, r3
 800516a:	3738      	adds	r7, #56	; 0x38
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}
 8005170:	40023800 	.word	0x40023800
 8005174:	431bde83 	.word	0x431bde83
 8005178:	2000077c 	.word	0x2000077c
 800517c:	40002000 	.word	0x40002000
 8005180:	20000008 	.word	0x20000008

08005184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005184:	b480      	push	{r7}
 8005186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005188:	e7fe      	b.n	8005188 <NMI_Handler+0x4>

0800518a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800518a:	b480      	push	{r7}
 800518c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800518e:	e7fe      	b.n	800518e <HardFault_Handler+0x4>

08005190 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005190:	b480      	push	{r7}
 8005192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005194:	e7fe      	b.n	8005194 <MemManage_Handler+0x4>

08005196 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005196:	b480      	push	{r7}
 8005198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800519a:	e7fe      	b.n	800519a <BusFault_Handler+0x4>

0800519c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800519c:	b480      	push	{r7}
 800519e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80051a0:	e7fe      	b.n	80051a0 <UsageFault_Handler+0x4>

080051a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80051a2:	b480      	push	{r7}
 80051a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80051a6:	bf00      	nop
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80051b4:	4803      	ldr	r0, [pc, #12]	; (80051c4 <TIM8_TRG_COM_TIM14_IRQHandler+0x14>)
 80051b6:	f004 f8d9 	bl	800936c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim14);
 80051ba:	4803      	ldr	r0, [pc, #12]	; (80051c8 <TIM8_TRG_COM_TIM14_IRQHandler+0x18>)
 80051bc:	f004 f8d6 	bl	800936c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80051c0:	bf00      	nop
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	200007c8 	.word	0x200007c8
 80051c8:	2000077c 	.word	0x2000077c

080051cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80051cc:	b480      	push	{r7}
 80051ce:	af00      	add	r7, sp, #0
  return 1;
 80051d0:	2301      	movs	r3, #1
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <_kill>:

int _kill(int pid, int sig)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80051e6:	f00a fb0b 	bl	800f800 <__errno>
 80051ea:	4603      	mov	r3, r0
 80051ec:	2216      	movs	r2, #22
 80051ee:	601a      	str	r2, [r3, #0]
  return -1;
 80051f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3708      	adds	r7, #8
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}

080051fc <_exit>:

void _exit (int status)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005204:	f04f 31ff 	mov.w	r1, #4294967295
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f7ff ffe7 	bl	80051dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800520e:	e7fe      	b.n	800520e <_exit+0x12>

08005210 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b086      	sub	sp, #24
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800521c:	2300      	movs	r3, #0
 800521e:	617b      	str	r3, [r7, #20]
 8005220:	e00a      	b.n	8005238 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005222:	f3af 8000 	nop.w
 8005226:	4601      	mov	r1, r0
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	1c5a      	adds	r2, r3, #1
 800522c:	60ba      	str	r2, [r7, #8]
 800522e:	b2ca      	uxtb	r2, r1
 8005230:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	3301      	adds	r3, #1
 8005236:	617b      	str	r3, [r7, #20]
 8005238:	697a      	ldr	r2, [r7, #20]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	429a      	cmp	r2, r3
 800523e:	dbf0      	blt.n	8005222 <_read+0x12>
  }

  return len;
 8005240:	687b      	ldr	r3, [r7, #4]
}
 8005242:	4618      	mov	r0, r3
 8005244:	3718      	adds	r7, #24
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800524a:	b580      	push	{r7, lr}
 800524c:	b086      	sub	sp, #24
 800524e:	af00      	add	r7, sp, #0
 8005250:	60f8      	str	r0, [r7, #12]
 8005252:	60b9      	str	r1, [r7, #8]
 8005254:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005256:	2300      	movs	r3, #0
 8005258:	617b      	str	r3, [r7, #20]
 800525a:	e009      	b.n	8005270 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	1c5a      	adds	r2, r3, #1
 8005260:	60ba      	str	r2, [r7, #8]
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	4618      	mov	r0, r3
 8005266:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	3301      	adds	r3, #1
 800526e:	617b      	str	r3, [r7, #20]
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	429a      	cmp	r2, r3
 8005276:	dbf1      	blt.n	800525c <_write+0x12>
  }
  return len;
 8005278:	687b      	ldr	r3, [r7, #4]
}
 800527a:	4618      	mov	r0, r3
 800527c:	3718      	adds	r7, #24
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}

08005282 <_close>:

int _close(int file)
{
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800528a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800528e:	4618      	mov	r0, r3
 8005290:	370c      	adds	r7, #12
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr

0800529a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800529a:	b480      	push	{r7}
 800529c:	b083      	sub	sp, #12
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
 80052a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80052aa:	605a      	str	r2, [r3, #4]
  return 0;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	370c      	adds	r7, #12
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr

080052ba <_isatty>:

int _isatty(int file)
{
 80052ba:	b480      	push	{r7}
 80052bc:	b083      	sub	sp, #12
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80052c2:	2301      	movs	r3, #1
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3714      	adds	r7, #20
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr
	...

080052ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b086      	sub	sp, #24
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80052f4:	4a14      	ldr	r2, [pc, #80]	; (8005348 <_sbrk+0x5c>)
 80052f6:	4b15      	ldr	r3, [pc, #84]	; (800534c <_sbrk+0x60>)
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005300:	4b13      	ldr	r3, [pc, #76]	; (8005350 <_sbrk+0x64>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d102      	bne.n	800530e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005308:	4b11      	ldr	r3, [pc, #68]	; (8005350 <_sbrk+0x64>)
 800530a:	4a12      	ldr	r2, [pc, #72]	; (8005354 <_sbrk+0x68>)
 800530c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800530e:	4b10      	ldr	r3, [pc, #64]	; (8005350 <_sbrk+0x64>)
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4413      	add	r3, r2
 8005316:	693a      	ldr	r2, [r7, #16]
 8005318:	429a      	cmp	r2, r3
 800531a:	d207      	bcs.n	800532c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800531c:	f00a fa70 	bl	800f800 <__errno>
 8005320:	4603      	mov	r3, r0
 8005322:	220c      	movs	r2, #12
 8005324:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005326:	f04f 33ff 	mov.w	r3, #4294967295
 800532a:	e009      	b.n	8005340 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800532c:	4b08      	ldr	r3, [pc, #32]	; (8005350 <_sbrk+0x64>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005332:	4b07      	ldr	r3, [pc, #28]	; (8005350 <_sbrk+0x64>)
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4413      	add	r3, r2
 800533a:	4a05      	ldr	r2, [pc, #20]	; (8005350 <_sbrk+0x64>)
 800533c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800533e:	68fb      	ldr	r3, [r7, #12]
}
 8005340:	4618      	mov	r0, r3
 8005342:	3718      	adds	r7, #24
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}
 8005348:	20020000 	.word	0x20020000
 800534c:	00000800 	.word	0x00000800
 8005350:	200007c4 	.word	0x200007c4
 8005354:	20009790 	.word	0x20009790

08005358 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005358:	b480      	push	{r7}
 800535a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800535c:	4b06      	ldr	r3, [pc, #24]	; (8005378 <SystemInit+0x20>)
 800535e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005362:	4a05      	ldr	r2, [pc, #20]	; (8005378 <SystemInit+0x20>)
 8005364:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005368:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800536c:	bf00      	nop
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr
 8005376:	bf00      	nop
 8005378:	e000ed00 	.word	0xe000ed00

0800537c <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b092      	sub	sp, #72	; 0x48
 8005380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005382:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005386:	2200      	movs	r2, #0
 8005388:	601a      	str	r2, [r3, #0]
 800538a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800538c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005390:	2200      	movs	r2, #0
 8005392:	601a      	str	r2, [r3, #0]
 8005394:	605a      	str	r2, [r3, #4]
 8005396:	609a      	str	r2, [r3, #8]
 8005398:	60da      	str	r2, [r3, #12]
 800539a:	611a      	str	r2, [r3, #16]
 800539c:	615a      	str	r2, [r3, #20]
 800539e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80053a0:	1d3b      	adds	r3, r7, #4
 80053a2:	2220      	movs	r2, #32
 80053a4:	2100      	movs	r1, #0
 80053a6:	4618      	mov	r0, r3
 80053a8:	f00a f981 	bl	800f6ae <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80053ac:	4b32      	ldr	r3, [pc, #200]	; (8005478 <MX_TIM8_Init+0xfc>)
 80053ae:	4a33      	ldr	r2, [pc, #204]	; (800547c <MX_TIM8_Init+0x100>)
 80053b0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 39;
 80053b2:	4b31      	ldr	r3, [pc, #196]	; (8005478 <MX_TIM8_Init+0xfc>)
 80053b4:	2227      	movs	r2, #39	; 0x27
 80053b6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053b8:	4b2f      	ldr	r3, [pc, #188]	; (8005478 <MX_TIM8_Init+0xfc>)
 80053ba:	2200      	movs	r2, #0
 80053bc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 80053be:	4b2e      	ldr	r3, [pc, #184]	; (8005478 <MX_TIM8_Init+0xfc>)
 80053c0:	2263      	movs	r2, #99	; 0x63
 80053c2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053c4:	4b2c      	ldr	r3, [pc, #176]	; (8005478 <MX_TIM8_Init+0xfc>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80053ca:	4b2b      	ldr	r3, [pc, #172]	; (8005478 <MX_TIM8_Init+0xfc>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053d0:	4b29      	ldr	r3, [pc, #164]	; (8005478 <MX_TIM8_Init+0xfc>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80053d6:	4828      	ldr	r0, [pc, #160]	; (8005478 <MX_TIM8_Init+0xfc>)
 80053d8:	f003 feb0 	bl	800913c <HAL_TIM_PWM_Init>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d001      	beq.n	80053e6 <MX_TIM8_Init+0x6a>
  {
    Error_Handler();
 80053e2:	f7fe f901 	bl	80035e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80053e6:	2300      	movs	r3, #0
 80053e8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053ea:	2300      	movs	r3, #0
 80053ec:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80053ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80053f2:	4619      	mov	r1, r3
 80053f4:	4820      	ldr	r0, [pc, #128]	; (8005478 <MX_TIM8_Init+0xfc>)
 80053f6:	f004 fc21 	bl	8009c3c <HAL_TIMEx_MasterConfigSynchronization>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d001      	beq.n	8005404 <MX_TIM8_Init+0x88>
  {
    Error_Handler();
 8005400:	f7fe f8f2 	bl	80035e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005404:	2360      	movs	r3, #96	; 0x60
 8005406:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8005408:	2300      	movs	r3, #0
 800540a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800540c:	2300      	movs	r3, #0
 800540e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005410:	2300      	movs	r3, #0
 8005412:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005414:	2300      	movs	r3, #0
 8005416:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005418:	2300      	movs	r3, #0
 800541a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800541c:	2300      	movs	r3, #0
 800541e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005424:	2200      	movs	r2, #0
 8005426:	4619      	mov	r1, r3
 8005428:	4813      	ldr	r0, [pc, #76]	; (8005478 <MX_TIM8_Init+0xfc>)
 800542a:	f004 f8a7 	bl	800957c <HAL_TIM_PWM_ConfigChannel>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d001      	beq.n	8005438 <MX_TIM8_Init+0xbc>
  {
    Error_Handler();
 8005434:	f7fe f8d8 	bl	80035e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005438:	2300      	movs	r3, #0
 800543a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800543c:	2300      	movs	r3, #0
 800543e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005440:	2300      	movs	r3, #0
 8005442:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005444:	2300      	movs	r3, #0
 8005446:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005448:	2300      	movs	r3, #0
 800544a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800544c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005450:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005452:	2300      	movs	r3, #0
 8005454:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8005456:	1d3b      	adds	r3, r7, #4
 8005458:	4619      	mov	r1, r3
 800545a:	4807      	ldr	r0, [pc, #28]	; (8005478 <MX_TIM8_Init+0xfc>)
 800545c:	f004 fc6a 	bl	8009d34 <HAL_TIMEx_ConfigBreakDeadTime>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d001      	beq.n	800546a <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8005466:	f7fe f8bf 	bl	80035e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800546a:	4803      	ldr	r0, [pc, #12]	; (8005478 <MX_TIM8_Init+0xfc>)
 800546c:	f000 f830 	bl	80054d0 <HAL_TIM_MspPostInit>

}
 8005470:	bf00      	nop
 8005472:	3748      	adds	r7, #72	; 0x48
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	200007c8 	.word	0x200007c8
 800547c:	40010400 	.word	0x40010400

08005480 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a0e      	ldr	r2, [pc, #56]	; (80054c8 <HAL_TIM_PWM_MspInit+0x48>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d115      	bne.n	80054be <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005492:	2300      	movs	r3, #0
 8005494:	60fb      	str	r3, [r7, #12]
 8005496:	4b0d      	ldr	r3, [pc, #52]	; (80054cc <HAL_TIM_PWM_MspInit+0x4c>)
 8005498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800549a:	4a0c      	ldr	r2, [pc, #48]	; (80054cc <HAL_TIM_PWM_MspInit+0x4c>)
 800549c:	f043 0302 	orr.w	r3, r3, #2
 80054a0:	6453      	str	r3, [r2, #68]	; 0x44
 80054a2:	4b0a      	ldr	r3, [pc, #40]	; (80054cc <HAL_TIM_PWM_MspInit+0x4c>)
 80054a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a6:	f003 0302 	and.w	r3, r3, #2
 80054aa:	60fb      	str	r3, [r7, #12]
 80054ac:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 15, 0);
 80054ae:	2200      	movs	r2, #0
 80054b0:	210f      	movs	r1, #15
 80054b2:	202d      	movs	r0, #45	; 0x2d
 80054b4:	f000 fa00 	bl	80058b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80054b8:	202d      	movs	r0, #45	; 0x2d
 80054ba:	f000 fa19 	bl	80058f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80054be:	bf00      	nop
 80054c0:	3710      	adds	r7, #16
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	40010400 	.word	0x40010400
 80054cc:	40023800 	.word	0x40023800

080054d0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b088      	sub	sp, #32
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054d8:	f107 030c 	add.w	r3, r7, #12
 80054dc:	2200      	movs	r2, #0
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	605a      	str	r2, [r3, #4]
 80054e2:	609a      	str	r2, [r3, #8]
 80054e4:	60da      	str	r2, [r3, #12]
 80054e6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a12      	ldr	r2, [pc, #72]	; (8005538 <HAL_TIM_MspPostInit+0x68>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d11d      	bne.n	800552e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80054f2:	2300      	movs	r3, #0
 80054f4:	60bb      	str	r3, [r7, #8]
 80054f6:	4b11      	ldr	r3, [pc, #68]	; (800553c <HAL_TIM_MspPostInit+0x6c>)
 80054f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fa:	4a10      	ldr	r2, [pc, #64]	; (800553c <HAL_TIM_MspPostInit+0x6c>)
 80054fc:	f043 0304 	orr.w	r3, r3, #4
 8005500:	6313      	str	r3, [r2, #48]	; 0x30
 8005502:	4b0e      	ldr	r3, [pc, #56]	; (800553c <HAL_TIM_MspPostInit+0x6c>)
 8005504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005506:	f003 0304 	and.w	r3, r3, #4
 800550a:	60bb      	str	r3, [r7, #8]
 800550c:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = AENABLE_Pin;
 800550e:	2340      	movs	r3, #64	; 0x40
 8005510:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005512:	2302      	movs	r3, #2
 8005514:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005516:	2300      	movs	r3, #0
 8005518:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800551a:	2300      	movs	r3, #0
 800551c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800551e:	2303      	movs	r3, #3
 8005520:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AENABLE_GPIO_Port, &GPIO_InitStruct);
 8005522:	f107 030c 	add.w	r3, r7, #12
 8005526:	4619      	mov	r1, r3
 8005528:	4805      	ldr	r0, [pc, #20]	; (8005540 <HAL_TIM_MspPostInit+0x70>)
 800552a:	f000 f9ef 	bl	800590c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800552e:	bf00      	nop
 8005530:	3720      	adds	r7, #32
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	40010400 	.word	0x40010400
 800553c:	40023800 	.word	0x40023800
 8005540:	40020800 	.word	0x40020800

08005544 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005548:	4b11      	ldr	r3, [pc, #68]	; (8005590 <MX_USART2_UART_Init+0x4c>)
 800554a:	4a12      	ldr	r2, [pc, #72]	; (8005594 <MX_USART2_UART_Init+0x50>)
 800554c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800554e:	4b10      	ldr	r3, [pc, #64]	; (8005590 <MX_USART2_UART_Init+0x4c>)
 8005550:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005554:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005556:	4b0e      	ldr	r3, [pc, #56]	; (8005590 <MX_USART2_UART_Init+0x4c>)
 8005558:	2200      	movs	r2, #0
 800555a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800555c:	4b0c      	ldr	r3, [pc, #48]	; (8005590 <MX_USART2_UART_Init+0x4c>)
 800555e:	2200      	movs	r2, #0
 8005560:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005562:	4b0b      	ldr	r3, [pc, #44]	; (8005590 <MX_USART2_UART_Init+0x4c>)
 8005564:	2200      	movs	r2, #0
 8005566:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005568:	4b09      	ldr	r3, [pc, #36]	; (8005590 <MX_USART2_UART_Init+0x4c>)
 800556a:	220c      	movs	r2, #12
 800556c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800556e:	4b08      	ldr	r3, [pc, #32]	; (8005590 <MX_USART2_UART_Init+0x4c>)
 8005570:	2200      	movs	r2, #0
 8005572:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005574:	4b06      	ldr	r3, [pc, #24]	; (8005590 <MX_USART2_UART_Init+0x4c>)
 8005576:	2200      	movs	r2, #0
 8005578:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800557a:	4805      	ldr	r0, [pc, #20]	; (8005590 <MX_USART2_UART_Init+0x4c>)
 800557c:	f004 fc40 	bl	8009e00 <HAL_UART_Init>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d001      	beq.n	800558a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005586:	f7fe f82f 	bl	80035e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800558a:	bf00      	nop
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	20000810 	.word	0x20000810
 8005594:	40004400 	.word	0x40004400

08005598 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b08a      	sub	sp, #40	; 0x28
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055a0:	f107 0314 	add.w	r3, r7, #20
 80055a4:	2200      	movs	r2, #0
 80055a6:	601a      	str	r2, [r3, #0]
 80055a8:	605a      	str	r2, [r3, #4]
 80055aa:	609a      	str	r2, [r3, #8]
 80055ac:	60da      	str	r2, [r3, #12]
 80055ae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a19      	ldr	r2, [pc, #100]	; (800561c <HAL_UART_MspInit+0x84>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d12b      	bne.n	8005612 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80055ba:	2300      	movs	r3, #0
 80055bc:	613b      	str	r3, [r7, #16]
 80055be:	4b18      	ldr	r3, [pc, #96]	; (8005620 <HAL_UART_MspInit+0x88>)
 80055c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c2:	4a17      	ldr	r2, [pc, #92]	; (8005620 <HAL_UART_MspInit+0x88>)
 80055c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055c8:	6413      	str	r3, [r2, #64]	; 0x40
 80055ca:	4b15      	ldr	r3, [pc, #84]	; (8005620 <HAL_UART_MspInit+0x88>)
 80055cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055d2:	613b      	str	r3, [r7, #16]
 80055d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055d6:	2300      	movs	r3, #0
 80055d8:	60fb      	str	r3, [r7, #12]
 80055da:	4b11      	ldr	r3, [pc, #68]	; (8005620 <HAL_UART_MspInit+0x88>)
 80055dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055de:	4a10      	ldr	r2, [pc, #64]	; (8005620 <HAL_UART_MspInit+0x88>)
 80055e0:	f043 0301 	orr.w	r3, r3, #1
 80055e4:	6313      	str	r3, [r2, #48]	; 0x30
 80055e6:	4b0e      	ldr	r3, [pc, #56]	; (8005620 <HAL_UART_MspInit+0x88>)
 80055e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	60fb      	str	r3, [r7, #12]
 80055f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80055f2:	230c      	movs	r3, #12
 80055f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055f6:	2302      	movs	r3, #2
 80055f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055fa:	2300      	movs	r3, #0
 80055fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055fe:	2303      	movs	r3, #3
 8005600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005602:	2307      	movs	r3, #7
 8005604:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005606:	f107 0314 	add.w	r3, r7, #20
 800560a:	4619      	mov	r1, r3
 800560c:	4805      	ldr	r0, [pc, #20]	; (8005624 <HAL_UART_MspInit+0x8c>)
 800560e:	f000 f97d 	bl	800590c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005612:	bf00      	nop
 8005614:	3728      	adds	r7, #40	; 0x28
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	40004400 	.word	0x40004400
 8005620:	40023800 	.word	0x40023800
 8005624:	40020000 	.word	0x40020000

08005628 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005628:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005660 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800562c:	480d      	ldr	r0, [pc, #52]	; (8005664 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800562e:	490e      	ldr	r1, [pc, #56]	; (8005668 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005630:	4a0e      	ldr	r2, [pc, #56]	; (800566c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005632:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005634:	e002      	b.n	800563c <LoopCopyDataInit>

08005636 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005636:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005638:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800563a:	3304      	adds	r3, #4

0800563c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800563c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800563e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005640:	d3f9      	bcc.n	8005636 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005642:	4a0b      	ldr	r2, [pc, #44]	; (8005670 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005644:	4c0b      	ldr	r4, [pc, #44]	; (8005674 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005646:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005648:	e001      	b.n	800564e <LoopFillZerobss>

0800564a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800564a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800564c:	3204      	adds	r2, #4

0800564e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800564e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005650:	d3fb      	bcc.n	800564a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005652:	f7ff fe81 	bl	8005358 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005656:	f00a f8d9 	bl	800f80c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800565a:	f7fd ff2b 	bl	80034b4 <main>
  bx  lr    
 800565e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005660:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005664:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005668:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800566c:	08012144 	.word	0x08012144
  ldr r2, =_sbss
 8005670:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8005674:	2000978c 	.word	0x2000978c

08005678 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005678:	e7fe      	b.n	8005678 <ADC_IRQHandler>
	...

0800567c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005680:	4b0e      	ldr	r3, [pc, #56]	; (80056bc <HAL_Init+0x40>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a0d      	ldr	r2, [pc, #52]	; (80056bc <HAL_Init+0x40>)
 8005686:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800568a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800568c:	4b0b      	ldr	r3, [pc, #44]	; (80056bc <HAL_Init+0x40>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a0a      	ldr	r2, [pc, #40]	; (80056bc <HAL_Init+0x40>)
 8005692:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005696:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005698:	4b08      	ldr	r3, [pc, #32]	; (80056bc <HAL_Init+0x40>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a07      	ldr	r2, [pc, #28]	; (80056bc <HAL_Init+0x40>)
 800569e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80056a4:	2003      	movs	r0, #3
 80056a6:	f000 f8fc 	bl	80058a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80056aa:	200f      	movs	r0, #15
 80056ac:	f7ff fcee 	bl	800508c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80056b0:	f7ff fcc0 	bl	8005034 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	40023c00 	.word	0x40023c00

080056c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80056c0:	b480      	push	{r7}
 80056c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80056c4:	4b06      	ldr	r3, [pc, #24]	; (80056e0 <HAL_IncTick+0x20>)
 80056c6:	781b      	ldrb	r3, [r3, #0]
 80056c8:	461a      	mov	r2, r3
 80056ca:	4b06      	ldr	r3, [pc, #24]	; (80056e4 <HAL_IncTick+0x24>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4413      	add	r3, r2
 80056d0:	4a04      	ldr	r2, [pc, #16]	; (80056e4 <HAL_IncTick+0x24>)
 80056d2:	6013      	str	r3, [r2, #0]
}
 80056d4:	bf00      	nop
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
 80056de:	bf00      	nop
 80056e0:	2000000c 	.word	0x2000000c
 80056e4:	20000854 	.word	0x20000854

080056e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80056e8:	b480      	push	{r7}
 80056ea:	af00      	add	r7, sp, #0
  return uwTick;
 80056ec:	4b03      	ldr	r3, [pc, #12]	; (80056fc <HAL_GetTick+0x14>)
 80056ee:	681b      	ldr	r3, [r3, #0]
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	20000854 	.word	0x20000854

08005700 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005708:	f7ff ffee 	bl	80056e8 <HAL_GetTick>
 800570c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005718:	d005      	beq.n	8005726 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800571a:	4b0a      	ldr	r3, [pc, #40]	; (8005744 <HAL_Delay+0x44>)
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	461a      	mov	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	4413      	add	r3, r2
 8005724:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005726:	bf00      	nop
 8005728:	f7ff ffde 	bl	80056e8 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	68fa      	ldr	r2, [r7, #12]
 8005734:	429a      	cmp	r2, r3
 8005736:	d8f7      	bhi.n	8005728 <HAL_Delay+0x28>
  {
  }
}
 8005738:	bf00      	nop
 800573a:	bf00      	nop
 800573c:	3710      	adds	r7, #16
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	2000000c 	.word	0x2000000c

08005748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f003 0307 	and.w	r3, r3, #7
 8005756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005758:	4b0c      	ldr	r3, [pc, #48]	; (800578c <__NVIC_SetPriorityGrouping+0x44>)
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800575e:	68ba      	ldr	r2, [r7, #8]
 8005760:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005764:	4013      	ands	r3, r2
 8005766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005770:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005774:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800577a:	4a04      	ldr	r2, [pc, #16]	; (800578c <__NVIC_SetPriorityGrouping+0x44>)
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	60d3      	str	r3, [r2, #12]
}
 8005780:	bf00      	nop
 8005782:	3714      	adds	r7, #20
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr
 800578c:	e000ed00 	.word	0xe000ed00

08005790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005790:	b480      	push	{r7}
 8005792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005794:	4b04      	ldr	r3, [pc, #16]	; (80057a8 <__NVIC_GetPriorityGrouping+0x18>)
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	0a1b      	lsrs	r3, r3, #8
 800579a:	f003 0307 	and.w	r3, r3, #7
}
 800579e:	4618      	mov	r0, r3
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr
 80057a8:	e000ed00 	.word	0xe000ed00

080057ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	4603      	mov	r3, r0
 80057b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	db0b      	blt.n	80057d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057be:	79fb      	ldrb	r3, [r7, #7]
 80057c0:	f003 021f 	and.w	r2, r3, #31
 80057c4:	4907      	ldr	r1, [pc, #28]	; (80057e4 <__NVIC_EnableIRQ+0x38>)
 80057c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ca:	095b      	lsrs	r3, r3, #5
 80057cc:	2001      	movs	r0, #1
 80057ce:	fa00 f202 	lsl.w	r2, r0, r2
 80057d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80057d6:	bf00      	nop
 80057d8:	370c      	adds	r7, #12
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	e000e100 	.word	0xe000e100

080057e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	4603      	mov	r3, r0
 80057f0:	6039      	str	r1, [r7, #0]
 80057f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	db0a      	blt.n	8005812 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	b2da      	uxtb	r2, r3
 8005800:	490c      	ldr	r1, [pc, #48]	; (8005834 <__NVIC_SetPriority+0x4c>)
 8005802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005806:	0112      	lsls	r2, r2, #4
 8005808:	b2d2      	uxtb	r2, r2
 800580a:	440b      	add	r3, r1
 800580c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005810:	e00a      	b.n	8005828 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	b2da      	uxtb	r2, r3
 8005816:	4908      	ldr	r1, [pc, #32]	; (8005838 <__NVIC_SetPriority+0x50>)
 8005818:	79fb      	ldrb	r3, [r7, #7]
 800581a:	f003 030f 	and.w	r3, r3, #15
 800581e:	3b04      	subs	r3, #4
 8005820:	0112      	lsls	r2, r2, #4
 8005822:	b2d2      	uxtb	r2, r2
 8005824:	440b      	add	r3, r1
 8005826:	761a      	strb	r2, [r3, #24]
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr
 8005834:	e000e100 	.word	0xe000e100
 8005838:	e000ed00 	.word	0xe000ed00

0800583c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800583c:	b480      	push	{r7}
 800583e:	b089      	sub	sp, #36	; 0x24
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f003 0307 	and.w	r3, r3, #7
 800584e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	f1c3 0307 	rsb	r3, r3, #7
 8005856:	2b04      	cmp	r3, #4
 8005858:	bf28      	it	cs
 800585a:	2304      	movcs	r3, #4
 800585c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	3304      	adds	r3, #4
 8005862:	2b06      	cmp	r3, #6
 8005864:	d902      	bls.n	800586c <NVIC_EncodePriority+0x30>
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	3b03      	subs	r3, #3
 800586a:	e000      	b.n	800586e <NVIC_EncodePriority+0x32>
 800586c:	2300      	movs	r3, #0
 800586e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005870:	f04f 32ff 	mov.w	r2, #4294967295
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	fa02 f303 	lsl.w	r3, r2, r3
 800587a:	43da      	mvns	r2, r3
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	401a      	ands	r2, r3
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005884:	f04f 31ff 	mov.w	r1, #4294967295
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	fa01 f303 	lsl.w	r3, r1, r3
 800588e:	43d9      	mvns	r1, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005894:	4313      	orrs	r3, r2
         );
}
 8005896:	4618      	mov	r0, r3
 8005898:	3724      	adds	r7, #36	; 0x24
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr

080058a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b082      	sub	sp, #8
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7ff ff4c 	bl	8005748 <__NVIC_SetPriorityGrouping>
}
 80058b0:	bf00      	nop
 80058b2:	3708      	adds	r7, #8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b086      	sub	sp, #24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	4603      	mov	r3, r0
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	607a      	str	r2, [r7, #4]
 80058c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80058c6:	2300      	movs	r3, #0
 80058c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80058ca:	f7ff ff61 	bl	8005790 <__NVIC_GetPriorityGrouping>
 80058ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	68b9      	ldr	r1, [r7, #8]
 80058d4:	6978      	ldr	r0, [r7, #20]
 80058d6:	f7ff ffb1 	bl	800583c <NVIC_EncodePriority>
 80058da:	4602      	mov	r2, r0
 80058dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058e0:	4611      	mov	r1, r2
 80058e2:	4618      	mov	r0, r3
 80058e4:	f7ff ff80 	bl	80057e8 <__NVIC_SetPriority>
}
 80058e8:	bf00      	nop
 80058ea:	3718      	adds	r7, #24
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b082      	sub	sp, #8
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	4603      	mov	r3, r0
 80058f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80058fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058fe:	4618      	mov	r0, r3
 8005900:	f7ff ff54 	bl	80057ac <__NVIC_EnableIRQ>
}
 8005904:	bf00      	nop
 8005906:	3708      	adds	r7, #8
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}

0800590c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800590c:	b480      	push	{r7}
 800590e:	b089      	sub	sp, #36	; 0x24
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005916:	2300      	movs	r3, #0
 8005918:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800591a:	2300      	movs	r3, #0
 800591c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800591e:	2300      	movs	r3, #0
 8005920:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005922:	2300      	movs	r3, #0
 8005924:	61fb      	str	r3, [r7, #28]
 8005926:	e165      	b.n	8005bf4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005928:	2201      	movs	r2, #1
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	fa02 f303 	lsl.w	r3, r2, r3
 8005930:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	697a      	ldr	r2, [r7, #20]
 8005938:	4013      	ands	r3, r2
 800593a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800593c:	693a      	ldr	r2, [r7, #16]
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	429a      	cmp	r2, r3
 8005942:	f040 8154 	bne.w	8005bee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f003 0303 	and.w	r3, r3, #3
 800594e:	2b01      	cmp	r3, #1
 8005950:	d005      	beq.n	800595e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800595a:	2b02      	cmp	r3, #2
 800595c:	d130      	bne.n	80059c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	005b      	lsls	r3, r3, #1
 8005968:	2203      	movs	r2, #3
 800596a:	fa02 f303 	lsl.w	r3, r2, r3
 800596e:	43db      	mvns	r3, r3
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	4013      	ands	r3, r2
 8005974:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	68da      	ldr	r2, [r3, #12]
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	005b      	lsls	r3, r3, #1
 800597e:	fa02 f303 	lsl.w	r3, r2, r3
 8005982:	69ba      	ldr	r2, [r7, #24]
 8005984:	4313      	orrs	r3, r2
 8005986:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	69ba      	ldr	r2, [r7, #24]
 800598c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005994:	2201      	movs	r2, #1
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	fa02 f303 	lsl.w	r3, r2, r3
 800599c:	43db      	mvns	r3, r3
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	4013      	ands	r3, r2
 80059a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	091b      	lsrs	r3, r3, #4
 80059aa:	f003 0201 	and.w	r2, r3, #1
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	fa02 f303 	lsl.w	r3, r2, r3
 80059b4:	69ba      	ldr	r2, [r7, #24]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	69ba      	ldr	r2, [r7, #24]
 80059be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	f003 0303 	and.w	r3, r3, #3
 80059c8:	2b03      	cmp	r3, #3
 80059ca:	d017      	beq.n	80059fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	005b      	lsls	r3, r3, #1
 80059d6:	2203      	movs	r2, #3
 80059d8:	fa02 f303 	lsl.w	r3, r2, r3
 80059dc:	43db      	mvns	r3, r3
 80059de:	69ba      	ldr	r2, [r7, #24]
 80059e0:	4013      	ands	r3, r2
 80059e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	689a      	ldr	r2, [r3, #8]
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	005b      	lsls	r3, r3, #1
 80059ec:	fa02 f303 	lsl.w	r3, r2, r3
 80059f0:	69ba      	ldr	r2, [r7, #24]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	69ba      	ldr	r2, [r7, #24]
 80059fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	f003 0303 	and.w	r3, r3, #3
 8005a04:	2b02      	cmp	r3, #2
 8005a06:	d123      	bne.n	8005a50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	08da      	lsrs	r2, r3, #3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	3208      	adds	r2, #8
 8005a10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	f003 0307 	and.w	r3, r3, #7
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	220f      	movs	r2, #15
 8005a20:	fa02 f303 	lsl.w	r3, r2, r3
 8005a24:	43db      	mvns	r3, r3
 8005a26:	69ba      	ldr	r2, [r7, #24]
 8005a28:	4013      	ands	r3, r2
 8005a2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	691a      	ldr	r2, [r3, #16]
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	f003 0307 	and.w	r3, r3, #7
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3c:	69ba      	ldr	r2, [r7, #24]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	08da      	lsrs	r2, r3, #3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	3208      	adds	r2, #8
 8005a4a:	69b9      	ldr	r1, [r7, #24]
 8005a4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	005b      	lsls	r3, r3, #1
 8005a5a:	2203      	movs	r2, #3
 8005a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a60:	43db      	mvns	r3, r3
 8005a62:	69ba      	ldr	r2, [r7, #24]
 8005a64:	4013      	ands	r3, r2
 8005a66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f003 0203 	and.w	r2, r3, #3
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	005b      	lsls	r3, r3, #1
 8005a74:	fa02 f303 	lsl.w	r3, r2, r3
 8005a78:	69ba      	ldr	r2, [r7, #24]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	69ba      	ldr	r2, [r7, #24]
 8005a82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f000 80ae 	beq.w	8005bee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a92:	2300      	movs	r3, #0
 8005a94:	60fb      	str	r3, [r7, #12]
 8005a96:	4b5d      	ldr	r3, [pc, #372]	; (8005c0c <HAL_GPIO_Init+0x300>)
 8005a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a9a:	4a5c      	ldr	r2, [pc, #368]	; (8005c0c <HAL_GPIO_Init+0x300>)
 8005a9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8005aa2:	4b5a      	ldr	r3, [pc, #360]	; (8005c0c <HAL_GPIO_Init+0x300>)
 8005aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005aaa:	60fb      	str	r3, [r7, #12]
 8005aac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005aae:	4a58      	ldr	r2, [pc, #352]	; (8005c10 <HAL_GPIO_Init+0x304>)
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	089b      	lsrs	r3, r3, #2
 8005ab4:	3302      	adds	r3, #2
 8005ab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	f003 0303 	and.w	r3, r3, #3
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	220f      	movs	r2, #15
 8005ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aca:	43db      	mvns	r3, r3
 8005acc:	69ba      	ldr	r2, [r7, #24]
 8005ace:	4013      	ands	r3, r2
 8005ad0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a4f      	ldr	r2, [pc, #316]	; (8005c14 <HAL_GPIO_Init+0x308>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d025      	beq.n	8005b26 <HAL_GPIO_Init+0x21a>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a4e      	ldr	r2, [pc, #312]	; (8005c18 <HAL_GPIO_Init+0x30c>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d01f      	beq.n	8005b22 <HAL_GPIO_Init+0x216>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a4d      	ldr	r2, [pc, #308]	; (8005c1c <HAL_GPIO_Init+0x310>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d019      	beq.n	8005b1e <HAL_GPIO_Init+0x212>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a4c      	ldr	r2, [pc, #304]	; (8005c20 <HAL_GPIO_Init+0x314>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d013      	beq.n	8005b1a <HAL_GPIO_Init+0x20e>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a4b      	ldr	r2, [pc, #300]	; (8005c24 <HAL_GPIO_Init+0x318>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d00d      	beq.n	8005b16 <HAL_GPIO_Init+0x20a>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a4a      	ldr	r2, [pc, #296]	; (8005c28 <HAL_GPIO_Init+0x31c>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d007      	beq.n	8005b12 <HAL_GPIO_Init+0x206>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a49      	ldr	r2, [pc, #292]	; (8005c2c <HAL_GPIO_Init+0x320>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d101      	bne.n	8005b0e <HAL_GPIO_Init+0x202>
 8005b0a:	2306      	movs	r3, #6
 8005b0c:	e00c      	b.n	8005b28 <HAL_GPIO_Init+0x21c>
 8005b0e:	2307      	movs	r3, #7
 8005b10:	e00a      	b.n	8005b28 <HAL_GPIO_Init+0x21c>
 8005b12:	2305      	movs	r3, #5
 8005b14:	e008      	b.n	8005b28 <HAL_GPIO_Init+0x21c>
 8005b16:	2304      	movs	r3, #4
 8005b18:	e006      	b.n	8005b28 <HAL_GPIO_Init+0x21c>
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e004      	b.n	8005b28 <HAL_GPIO_Init+0x21c>
 8005b1e:	2302      	movs	r3, #2
 8005b20:	e002      	b.n	8005b28 <HAL_GPIO_Init+0x21c>
 8005b22:	2301      	movs	r3, #1
 8005b24:	e000      	b.n	8005b28 <HAL_GPIO_Init+0x21c>
 8005b26:	2300      	movs	r3, #0
 8005b28:	69fa      	ldr	r2, [r7, #28]
 8005b2a:	f002 0203 	and.w	r2, r2, #3
 8005b2e:	0092      	lsls	r2, r2, #2
 8005b30:	4093      	lsls	r3, r2
 8005b32:	69ba      	ldr	r2, [r7, #24]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b38:	4935      	ldr	r1, [pc, #212]	; (8005c10 <HAL_GPIO_Init+0x304>)
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	089b      	lsrs	r3, r3, #2
 8005b3e:	3302      	adds	r3, #2
 8005b40:	69ba      	ldr	r2, [r7, #24]
 8005b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b46:	4b3a      	ldr	r3, [pc, #232]	; (8005c30 <HAL_GPIO_Init+0x324>)
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	43db      	mvns	r3, r3
 8005b50:	69ba      	ldr	r2, [r7, #24]
 8005b52:	4013      	ands	r3, r2
 8005b54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d003      	beq.n	8005b6a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8005b62:	69ba      	ldr	r2, [r7, #24]
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005b6a:	4a31      	ldr	r2, [pc, #196]	; (8005c30 <HAL_GPIO_Init+0x324>)
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b70:	4b2f      	ldr	r3, [pc, #188]	; (8005c30 <HAL_GPIO_Init+0x324>)
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	43db      	mvns	r3, r3
 8005b7a:	69ba      	ldr	r2, [r7, #24]
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d003      	beq.n	8005b94 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005b8c:	69ba      	ldr	r2, [r7, #24]
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b94:	4a26      	ldr	r2, [pc, #152]	; (8005c30 <HAL_GPIO_Init+0x324>)
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005b9a:	4b25      	ldr	r3, [pc, #148]	; (8005c30 <HAL_GPIO_Init+0x324>)
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	43db      	mvns	r3, r3
 8005ba4:	69ba      	ldr	r2, [r7, #24]
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d003      	beq.n	8005bbe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005bb6:	69ba      	ldr	r2, [r7, #24]
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005bbe:	4a1c      	ldr	r2, [pc, #112]	; (8005c30 <HAL_GPIO_Init+0x324>)
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005bc4:	4b1a      	ldr	r3, [pc, #104]	; (8005c30 <HAL_GPIO_Init+0x324>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	43db      	mvns	r3, r3
 8005bce:	69ba      	ldr	r2, [r7, #24]
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d003      	beq.n	8005be8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005be0:	69ba      	ldr	r2, [r7, #24]
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005be8:	4a11      	ldr	r2, [pc, #68]	; (8005c30 <HAL_GPIO_Init+0x324>)
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	61fb      	str	r3, [r7, #28]
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	2b0f      	cmp	r3, #15
 8005bf8:	f67f ae96 	bls.w	8005928 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005bfc:	bf00      	nop
 8005bfe:	bf00      	nop
 8005c00:	3724      	adds	r7, #36	; 0x24
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	40023800 	.word	0x40023800
 8005c10:	40013800 	.word	0x40013800
 8005c14:	40020000 	.word	0x40020000
 8005c18:	40020400 	.word	0x40020400
 8005c1c:	40020800 	.word	0x40020800
 8005c20:	40020c00 	.word	0x40020c00
 8005c24:	40021000 	.word	0x40021000
 8005c28:	40021400 	.word	0x40021400
 8005c2c:	40021800 	.word	0x40021800
 8005c30:	40013c00 	.word	0x40013c00

08005c34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	807b      	strh	r3, [r7, #2]
 8005c40:	4613      	mov	r3, r2
 8005c42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005c44:	787b      	ldrb	r3, [r7, #1]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d003      	beq.n	8005c52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c4a:	887a      	ldrh	r2, [r7, #2]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005c50:	e003      	b.n	8005c5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005c52:	887b      	ldrh	r3, [r7, #2]
 8005c54:	041a      	lsls	r2, r3, #16
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	619a      	str	r2, [r3, #24]
}
 8005c5a:	bf00      	nop
 8005c5c:	370c      	adds	r7, #12
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr
	...

08005c68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d101      	bne.n	8005c7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e12b      	b.n	8005ed2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d106      	bne.n	8005c94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f7fd fb72 	bl	8003378 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2224      	movs	r2, #36	; 0x24
 8005c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 0201 	bic.w	r2, r2, #1
 8005caa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005cba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005cca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005ccc:	f001 fcf2 	bl	80076b4 <HAL_RCC_GetPCLK1Freq>
 8005cd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	4a81      	ldr	r2, [pc, #516]	; (8005edc <HAL_I2C_Init+0x274>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d807      	bhi.n	8005cec <HAL_I2C_Init+0x84>
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	4a80      	ldr	r2, [pc, #512]	; (8005ee0 <HAL_I2C_Init+0x278>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	bf94      	ite	ls
 8005ce4:	2301      	movls	r3, #1
 8005ce6:	2300      	movhi	r3, #0
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	e006      	b.n	8005cfa <HAL_I2C_Init+0x92>
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	4a7d      	ldr	r2, [pc, #500]	; (8005ee4 <HAL_I2C_Init+0x27c>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	bf94      	ite	ls
 8005cf4:	2301      	movls	r3, #1
 8005cf6:	2300      	movhi	r3, #0
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d001      	beq.n	8005d02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e0e7      	b.n	8005ed2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	4a78      	ldr	r2, [pc, #480]	; (8005ee8 <HAL_I2C_Init+0x280>)
 8005d06:	fba2 2303 	umull	r2, r3, r2, r3
 8005d0a:	0c9b      	lsrs	r3, r3, #18
 8005d0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	68ba      	ldr	r2, [r7, #8]
 8005d1e:	430a      	orrs	r2, r1
 8005d20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	6a1b      	ldr	r3, [r3, #32]
 8005d28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	4a6a      	ldr	r2, [pc, #424]	; (8005edc <HAL_I2C_Init+0x274>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d802      	bhi.n	8005d3c <HAL_I2C_Init+0xd4>
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	3301      	adds	r3, #1
 8005d3a:	e009      	b.n	8005d50 <HAL_I2C_Init+0xe8>
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005d42:	fb02 f303 	mul.w	r3, r2, r3
 8005d46:	4a69      	ldr	r2, [pc, #420]	; (8005eec <HAL_I2C_Init+0x284>)
 8005d48:	fba2 2303 	umull	r2, r3, r2, r3
 8005d4c:	099b      	lsrs	r3, r3, #6
 8005d4e:	3301      	adds	r3, #1
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	430b      	orrs	r3, r1
 8005d56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	69db      	ldr	r3, [r3, #28]
 8005d5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005d62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	495c      	ldr	r1, [pc, #368]	; (8005edc <HAL_I2C_Init+0x274>)
 8005d6c:	428b      	cmp	r3, r1
 8005d6e:	d819      	bhi.n	8005da4 <HAL_I2C_Init+0x13c>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	1e59      	subs	r1, r3, #1
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	005b      	lsls	r3, r3, #1
 8005d7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d7e:	1c59      	adds	r1, r3, #1
 8005d80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005d84:	400b      	ands	r3, r1
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00a      	beq.n	8005da0 <HAL_I2C_Init+0x138>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	1e59      	subs	r1, r3, #1
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	005b      	lsls	r3, r3, #1
 8005d94:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d98:	3301      	adds	r3, #1
 8005d9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d9e:	e051      	b.n	8005e44 <HAL_I2C_Init+0x1dc>
 8005da0:	2304      	movs	r3, #4
 8005da2:	e04f      	b.n	8005e44 <HAL_I2C_Init+0x1dc>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d111      	bne.n	8005dd0 <HAL_I2C_Init+0x168>
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	1e58      	subs	r0, r3, #1
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6859      	ldr	r1, [r3, #4]
 8005db4:	460b      	mov	r3, r1
 8005db6:	005b      	lsls	r3, r3, #1
 8005db8:	440b      	add	r3, r1
 8005dba:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	bf0c      	ite	eq
 8005dc8:	2301      	moveq	r3, #1
 8005dca:	2300      	movne	r3, #0
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	e012      	b.n	8005df6 <HAL_I2C_Init+0x18e>
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	1e58      	subs	r0, r3, #1
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6859      	ldr	r1, [r3, #4]
 8005dd8:	460b      	mov	r3, r1
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	440b      	add	r3, r1
 8005dde:	0099      	lsls	r1, r3, #2
 8005de0:	440b      	add	r3, r1
 8005de2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005de6:	3301      	adds	r3, #1
 8005de8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	bf0c      	ite	eq
 8005df0:	2301      	moveq	r3, #1
 8005df2:	2300      	movne	r3, #0
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d001      	beq.n	8005dfe <HAL_I2C_Init+0x196>
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e022      	b.n	8005e44 <HAL_I2C_Init+0x1dc>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d10e      	bne.n	8005e24 <HAL_I2C_Init+0x1bc>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	1e58      	subs	r0, r3, #1
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6859      	ldr	r1, [r3, #4]
 8005e0e:	460b      	mov	r3, r1
 8005e10:	005b      	lsls	r3, r3, #1
 8005e12:	440b      	add	r3, r1
 8005e14:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e18:	3301      	adds	r3, #1
 8005e1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e22:	e00f      	b.n	8005e44 <HAL_I2C_Init+0x1dc>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	1e58      	subs	r0, r3, #1
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6859      	ldr	r1, [r3, #4]
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	440b      	add	r3, r1
 8005e32:	0099      	lsls	r1, r3, #2
 8005e34:	440b      	add	r3, r1
 8005e36:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e3a:	3301      	adds	r3, #1
 8005e3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e44:	6879      	ldr	r1, [r7, #4]
 8005e46:	6809      	ldr	r1, [r1, #0]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	69da      	ldr	r2, [r3, #28]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a1b      	ldr	r3, [r3, #32]
 8005e5e:	431a      	orrs	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	430a      	orrs	r2, r1
 8005e66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005e72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	6911      	ldr	r1, [r2, #16]
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	68d2      	ldr	r2, [r2, #12]
 8005e7e:	4311      	orrs	r1, r2
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	6812      	ldr	r2, [r2, #0]
 8005e84:	430b      	orrs	r3, r1
 8005e86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	695a      	ldr	r2, [r3, #20]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	699b      	ldr	r3, [r3, #24]
 8005e9a:	431a      	orrs	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	430a      	orrs	r2, r1
 8005ea2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f042 0201 	orr.w	r2, r2, #1
 8005eb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2220      	movs	r2, #32
 8005ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	000186a0 	.word	0x000186a0
 8005ee0:	001e847f 	.word	0x001e847f
 8005ee4:	003d08ff 	.word	0x003d08ff
 8005ee8:	431bde83 	.word	0x431bde83
 8005eec:	10624dd3 	.word	0x10624dd3

08005ef0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b088      	sub	sp, #32
 8005ef4:	af02      	add	r7, sp, #8
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	607a      	str	r2, [r7, #4]
 8005efa:	461a      	mov	r2, r3
 8005efc:	460b      	mov	r3, r1
 8005efe:	817b      	strh	r3, [r7, #10]
 8005f00:	4613      	mov	r3, r2
 8005f02:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f04:	f7ff fbf0 	bl	80056e8 <HAL_GetTick>
 8005f08:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	2b20      	cmp	r3, #32
 8005f14:	f040 80e0 	bne.w	80060d8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	9300      	str	r3, [sp, #0]
 8005f1c:	2319      	movs	r3, #25
 8005f1e:	2201      	movs	r2, #1
 8005f20:	4970      	ldr	r1, [pc, #448]	; (80060e4 <HAL_I2C_Master_Transmit+0x1f4>)
 8005f22:	68f8      	ldr	r0, [r7, #12]
 8005f24:	f001 f8f6 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d001      	beq.n	8005f32 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005f2e:	2302      	movs	r3, #2
 8005f30:	e0d3      	b.n	80060da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d101      	bne.n	8005f40 <HAL_I2C_Master_Transmit+0x50>
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	e0cc      	b.n	80060da <HAL_I2C_Master_Transmit+0x1ea>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0301 	and.w	r3, r3, #1
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d007      	beq.n	8005f66 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f042 0201 	orr.w	r2, r2, #1
 8005f64:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f74:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2221      	movs	r2, #33	; 0x21
 8005f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2210      	movs	r2, #16
 8005f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	893a      	ldrh	r2, [r7, #8]
 8005f96:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	4a50      	ldr	r2, [pc, #320]	; (80060e8 <HAL_I2C_Master_Transmit+0x1f8>)
 8005fa6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005fa8:	8979      	ldrh	r1, [r7, #10]
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	6a3a      	ldr	r2, [r7, #32]
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	f000 fde2 	bl	8006b78 <I2C_MasterRequestWrite>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d001      	beq.n	8005fbe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e08d      	b.n	80060da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	613b      	str	r3, [r7, #16]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	695b      	ldr	r3, [r3, #20]
 8005fc8:	613b      	str	r3, [r7, #16]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	613b      	str	r3, [r7, #16]
 8005fd2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005fd4:	e066      	b.n	80060a4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fd6:	697a      	ldr	r2, [r7, #20]
 8005fd8:	6a39      	ldr	r1, [r7, #32]
 8005fda:	68f8      	ldr	r0, [r7, #12]
 8005fdc:	f001 f970 	bl	80072c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d00d      	beq.n	8006002 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fea:	2b04      	cmp	r3, #4
 8005fec:	d107      	bne.n	8005ffe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ffc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e06b      	b.n	80060da <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006006:	781a      	ldrb	r2, [r3, #0]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006012:	1c5a      	adds	r2, r3, #1
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800601c:	b29b      	uxth	r3, r3
 800601e:	3b01      	subs	r3, #1
 8006020:	b29a      	uxth	r2, r3
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800602a:	3b01      	subs	r3, #1
 800602c:	b29a      	uxth	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	f003 0304 	and.w	r3, r3, #4
 800603c:	2b04      	cmp	r3, #4
 800603e:	d11b      	bne.n	8006078 <HAL_I2C_Master_Transmit+0x188>
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006044:	2b00      	cmp	r3, #0
 8006046:	d017      	beq.n	8006078 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604c:	781a      	ldrb	r2, [r3, #0]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006058:	1c5a      	adds	r2, r3, #1
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006062:	b29b      	uxth	r3, r3
 8006064:	3b01      	subs	r3, #1
 8006066:	b29a      	uxth	r2, r3
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006070:	3b01      	subs	r3, #1
 8006072:	b29a      	uxth	r2, r3
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006078:	697a      	ldr	r2, [r7, #20]
 800607a:	6a39      	ldr	r1, [r7, #32]
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f001 f960 	bl	8007342 <I2C_WaitOnBTFFlagUntilTimeout>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d00d      	beq.n	80060a4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608c:	2b04      	cmp	r3, #4
 800608e:	d107      	bne.n	80060a0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800609e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e01a      	b.n	80060da <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d194      	bne.n	8005fd6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2220      	movs	r2, #32
 80060c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2200      	movs	r2, #0
 80060d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80060d4:	2300      	movs	r3, #0
 80060d6:	e000      	b.n	80060da <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80060d8:	2302      	movs	r3, #2
  }
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3718      	adds	r7, #24
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	00100002 	.word	0x00100002
 80060e8:	ffff0000 	.word	0xffff0000

080060ec <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b08c      	sub	sp, #48	; 0x30
 80060f0:	af02      	add	r7, sp, #8
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	607a      	str	r2, [r7, #4]
 80060f6:	461a      	mov	r2, r3
 80060f8:	460b      	mov	r3, r1
 80060fa:	817b      	strh	r3, [r7, #10]
 80060fc:	4613      	mov	r3, r2
 80060fe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006100:	f7ff faf2 	bl	80056e8 <HAL_GetTick>
 8006104:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b20      	cmp	r3, #32
 8006110:	f040 820b 	bne.w	800652a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006116:	9300      	str	r3, [sp, #0]
 8006118:	2319      	movs	r3, #25
 800611a:	2201      	movs	r2, #1
 800611c:	497c      	ldr	r1, [pc, #496]	; (8006310 <HAL_I2C_Master_Receive+0x224>)
 800611e:	68f8      	ldr	r0, [r7, #12]
 8006120:	f000 fff8 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d001      	beq.n	800612e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800612a:	2302      	movs	r3, #2
 800612c:	e1fe      	b.n	800652c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006134:	2b01      	cmp	r3, #1
 8006136:	d101      	bne.n	800613c <HAL_I2C_Master_Receive+0x50>
 8006138:	2302      	movs	r3, #2
 800613a:	e1f7      	b.n	800652c <HAL_I2C_Master_Receive+0x440>
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	2b01      	cmp	r3, #1
 8006150:	d007      	beq.n	8006162 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f042 0201 	orr.w	r2, r2, #1
 8006160:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006170:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2222      	movs	r2, #34	; 0x22
 8006176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2210      	movs	r2, #16
 800617e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2200      	movs	r2, #0
 8006186:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	893a      	ldrh	r2, [r7, #8]
 8006192:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006198:	b29a      	uxth	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	4a5c      	ldr	r2, [pc, #368]	; (8006314 <HAL_I2C_Master_Receive+0x228>)
 80061a2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80061a4:	8979      	ldrh	r1, [r7, #10]
 80061a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061aa:	68f8      	ldr	r0, [r7, #12]
 80061ac:	f000 fd66 	bl	8006c7c <I2C_MasterRequestRead>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d001      	beq.n	80061ba <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e1b8      	b.n	800652c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d113      	bne.n	80061ea <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061c2:	2300      	movs	r3, #0
 80061c4:	623b      	str	r3, [r7, #32]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	695b      	ldr	r3, [r3, #20]
 80061cc:	623b      	str	r3, [r7, #32]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	699b      	ldr	r3, [r3, #24]
 80061d4:	623b      	str	r3, [r7, #32]
 80061d6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061e6:	601a      	str	r2, [r3, #0]
 80061e8:	e18c      	b.n	8006504 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d11b      	bne.n	800622a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006200:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006202:	2300      	movs	r3, #0
 8006204:	61fb      	str	r3, [r7, #28]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	695b      	ldr	r3, [r3, #20]
 800620c:	61fb      	str	r3, [r7, #28]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	699b      	ldr	r3, [r3, #24]
 8006214:	61fb      	str	r3, [r7, #28]
 8006216:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006226:	601a      	str	r2, [r3, #0]
 8006228:	e16c      	b.n	8006504 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800622e:	2b02      	cmp	r3, #2
 8006230:	d11b      	bne.n	800626a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006240:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006250:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006252:	2300      	movs	r3, #0
 8006254:	61bb      	str	r3, [r7, #24]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	61bb      	str	r3, [r7, #24]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	61bb      	str	r3, [r7, #24]
 8006266:	69bb      	ldr	r3, [r7, #24]
 8006268:	e14c      	b.n	8006504 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006278:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800627a:	2300      	movs	r3, #0
 800627c:	617b      	str	r3, [r7, #20]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	695b      	ldr	r3, [r3, #20]
 8006284:	617b      	str	r3, [r7, #20]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	699b      	ldr	r3, [r3, #24]
 800628c:	617b      	str	r3, [r7, #20]
 800628e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006290:	e138      	b.n	8006504 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006296:	2b03      	cmp	r3, #3
 8006298:	f200 80f1 	bhi.w	800647e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d123      	bne.n	80062ec <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062a6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80062a8:	68f8      	ldr	r0, [r7, #12]
 80062aa:	f001 f88b 	bl	80073c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d001      	beq.n	80062b8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e139      	b.n	800652c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	691a      	ldr	r2, [r3, #16]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c2:	b2d2      	uxtb	r2, r2
 80062c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ca:	1c5a      	adds	r2, r3, #1
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062d4:	3b01      	subs	r3, #1
 80062d6:	b29a      	uxth	r2, r3
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	3b01      	subs	r3, #1
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80062ea:	e10b      	b.n	8006504 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	d14e      	bne.n	8006392 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80062f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f6:	9300      	str	r3, [sp, #0]
 80062f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062fa:	2200      	movs	r2, #0
 80062fc:	4906      	ldr	r1, [pc, #24]	; (8006318 <HAL_I2C_Master_Receive+0x22c>)
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f000 ff08 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d008      	beq.n	800631c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e10e      	b.n	800652c <HAL_I2C_Master_Receive+0x440>
 800630e:	bf00      	nop
 8006310:	00100002 	.word	0x00100002
 8006314:	ffff0000 	.word	0xffff0000
 8006318:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800632a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	691a      	ldr	r2, [r3, #16]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006336:	b2d2      	uxtb	r2, r2
 8006338:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633e:	1c5a      	adds	r2, r3, #1
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006348:	3b01      	subs	r3, #1
 800634a:	b29a      	uxth	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006354:	b29b      	uxth	r3, r3
 8006356:	3b01      	subs	r3, #1
 8006358:	b29a      	uxth	r2, r3
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	691a      	ldr	r2, [r3, #16]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006368:	b2d2      	uxtb	r2, r2
 800636a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006370:	1c5a      	adds	r2, r3, #1
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800637a:	3b01      	subs	r3, #1
 800637c:	b29a      	uxth	r2, r3
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006386:	b29b      	uxth	r3, r3
 8006388:	3b01      	subs	r3, #1
 800638a:	b29a      	uxth	r2, r3
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006390:	e0b8      	b.n	8006504 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006394:	9300      	str	r3, [sp, #0]
 8006396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006398:	2200      	movs	r2, #0
 800639a:	4966      	ldr	r1, [pc, #408]	; (8006534 <HAL_I2C_Master_Receive+0x448>)
 800639c:	68f8      	ldr	r0, [r7, #12]
 800639e:	f000 feb9 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d001      	beq.n	80063ac <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e0bf      	b.n	800652c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	691a      	ldr	r2, [r3, #16]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c6:	b2d2      	uxtb	r2, r2
 80063c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ce:	1c5a      	adds	r2, r3, #1
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063d8:	3b01      	subs	r3, #1
 80063da:	b29a      	uxth	r2, r3
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	3b01      	subs	r3, #1
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80063ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f0:	9300      	str	r3, [sp, #0]
 80063f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063f4:	2200      	movs	r2, #0
 80063f6:	494f      	ldr	r1, [pc, #316]	; (8006534 <HAL_I2C_Master_Receive+0x448>)
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	f000 fe8b 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 80063fe:	4603      	mov	r3, r0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d001      	beq.n	8006408 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e091      	b.n	800652c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006416:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	691a      	ldr	r2, [r3, #16]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006422:	b2d2      	uxtb	r2, r2
 8006424:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642a:	1c5a      	adds	r2, r3, #1
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006434:	3b01      	subs	r3, #1
 8006436:	b29a      	uxth	r2, r3
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006440:	b29b      	uxth	r3, r3
 8006442:	3b01      	subs	r3, #1
 8006444:	b29a      	uxth	r2, r3
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	691a      	ldr	r2, [r3, #16]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006454:	b2d2      	uxtb	r2, r2
 8006456:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645c:	1c5a      	adds	r2, r3, #1
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006466:	3b01      	subs	r3, #1
 8006468:	b29a      	uxth	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006472:	b29b      	uxth	r3, r3
 8006474:	3b01      	subs	r3, #1
 8006476:	b29a      	uxth	r2, r3
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800647c:	e042      	b.n	8006504 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800647e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006480:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f000 ff9e 	bl	80073c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d001      	beq.n	8006492 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	e04c      	b.n	800652c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	691a      	ldr	r2, [r3, #16]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800649c:	b2d2      	uxtb	r2, r2
 800649e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a4:	1c5a      	adds	r2, r3, #1
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064ae:	3b01      	subs	r3, #1
 80064b0:	b29a      	uxth	r2, r3
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	3b01      	subs	r3, #1
 80064be:	b29a      	uxth	r2, r3
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	f003 0304 	and.w	r3, r3, #4
 80064ce:	2b04      	cmp	r3, #4
 80064d0:	d118      	bne.n	8006504 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	691a      	ldr	r2, [r3, #16]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064dc:	b2d2      	uxtb	r2, r2
 80064de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e4:	1c5a      	adds	r2, r3, #1
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064ee:	3b01      	subs	r3, #1
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	3b01      	subs	r3, #1
 80064fe:	b29a      	uxth	r2, r3
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006508:	2b00      	cmp	r3, #0
 800650a:	f47f aec2 	bne.w	8006292 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2220      	movs	r2, #32
 8006512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006526:	2300      	movs	r3, #0
 8006528:	e000      	b.n	800652c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800652a:	2302      	movs	r3, #2
  }
}
 800652c:	4618      	mov	r0, r3
 800652e:	3728      	adds	r7, #40	; 0x28
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}
 8006534:	00010004 	.word	0x00010004

08006538 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b088      	sub	sp, #32
 800653c:	af02      	add	r7, sp, #8
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	4608      	mov	r0, r1
 8006542:	4611      	mov	r1, r2
 8006544:	461a      	mov	r2, r3
 8006546:	4603      	mov	r3, r0
 8006548:	817b      	strh	r3, [r7, #10]
 800654a:	460b      	mov	r3, r1
 800654c:	813b      	strh	r3, [r7, #8]
 800654e:	4613      	mov	r3, r2
 8006550:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006552:	f7ff f8c9 	bl	80056e8 <HAL_GetTick>
 8006556:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800655e:	b2db      	uxtb	r3, r3
 8006560:	2b20      	cmp	r3, #32
 8006562:	f040 80d9 	bne.w	8006718 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	2319      	movs	r3, #25
 800656c:	2201      	movs	r2, #1
 800656e:	496d      	ldr	r1, [pc, #436]	; (8006724 <HAL_I2C_Mem_Write+0x1ec>)
 8006570:	68f8      	ldr	r0, [r7, #12]
 8006572:	f000 fdcf 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d001      	beq.n	8006580 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800657c:	2302      	movs	r3, #2
 800657e:	e0cc      	b.n	800671a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006586:	2b01      	cmp	r3, #1
 8006588:	d101      	bne.n	800658e <HAL_I2C_Mem_Write+0x56>
 800658a:	2302      	movs	r3, #2
 800658c:	e0c5      	b.n	800671a <HAL_I2C_Mem_Write+0x1e2>
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2201      	movs	r2, #1
 8006592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 0301 	and.w	r3, r3, #1
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d007      	beq.n	80065b4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f042 0201 	orr.w	r2, r2, #1
 80065b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2221      	movs	r2, #33	; 0x21
 80065c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2240      	movs	r2, #64	; 0x40
 80065d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6a3a      	ldr	r2, [r7, #32]
 80065de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80065e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	4a4d      	ldr	r2, [pc, #308]	; (8006728 <HAL_I2C_Mem_Write+0x1f0>)
 80065f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80065f6:	88f8      	ldrh	r0, [r7, #6]
 80065f8:	893a      	ldrh	r2, [r7, #8]
 80065fa:	8979      	ldrh	r1, [r7, #10]
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	9301      	str	r3, [sp, #4]
 8006600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006602:	9300      	str	r3, [sp, #0]
 8006604:	4603      	mov	r3, r0
 8006606:	68f8      	ldr	r0, [r7, #12]
 8006608:	f000 fc06 	bl	8006e18 <I2C_RequestMemoryWrite>
 800660c:	4603      	mov	r3, r0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d052      	beq.n	80066b8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e081      	b.n	800671a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006616:	697a      	ldr	r2, [r7, #20]
 8006618:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800661a:	68f8      	ldr	r0, [r7, #12]
 800661c:	f000 fe50 	bl	80072c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00d      	beq.n	8006642 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662a:	2b04      	cmp	r3, #4
 800662c:	d107      	bne.n	800663e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800663c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e06b      	b.n	800671a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006646:	781a      	ldrb	r2, [r3, #0]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006652:	1c5a      	adds	r2, r3, #1
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800665c:	3b01      	subs	r3, #1
 800665e:	b29a      	uxth	r2, r3
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006668:	b29b      	uxth	r3, r3
 800666a:	3b01      	subs	r3, #1
 800666c:	b29a      	uxth	r2, r3
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	695b      	ldr	r3, [r3, #20]
 8006678:	f003 0304 	and.w	r3, r3, #4
 800667c:	2b04      	cmp	r3, #4
 800667e:	d11b      	bne.n	80066b8 <HAL_I2C_Mem_Write+0x180>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006684:	2b00      	cmp	r3, #0
 8006686:	d017      	beq.n	80066b8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668c:	781a      	ldrb	r2, [r3, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006698:	1c5a      	adds	r2, r3, #1
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066a2:	3b01      	subs	r3, #1
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	3b01      	subs	r3, #1
 80066b2:	b29a      	uxth	r2, r3
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1aa      	bne.n	8006616 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066c0:	697a      	ldr	r2, [r7, #20]
 80066c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f000 fe3c 	bl	8007342 <I2C_WaitOnBTFFlagUntilTimeout>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d00d      	beq.n	80066ec <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d4:	2b04      	cmp	r3, #4
 80066d6:	d107      	bne.n	80066e8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066e6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	e016      	b.n	800671a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2220      	movs	r2, #32
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006714:	2300      	movs	r3, #0
 8006716:	e000      	b.n	800671a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006718:	2302      	movs	r3, #2
  }
}
 800671a:	4618      	mov	r0, r3
 800671c:	3718      	adds	r7, #24
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	00100002 	.word	0x00100002
 8006728:	ffff0000 	.word	0xffff0000

0800672c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b08c      	sub	sp, #48	; 0x30
 8006730:	af02      	add	r7, sp, #8
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	4608      	mov	r0, r1
 8006736:	4611      	mov	r1, r2
 8006738:	461a      	mov	r2, r3
 800673a:	4603      	mov	r3, r0
 800673c:	817b      	strh	r3, [r7, #10]
 800673e:	460b      	mov	r3, r1
 8006740:	813b      	strh	r3, [r7, #8]
 8006742:	4613      	mov	r3, r2
 8006744:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006746:	f7fe ffcf 	bl	80056e8 <HAL_GetTick>
 800674a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006752:	b2db      	uxtb	r3, r3
 8006754:	2b20      	cmp	r3, #32
 8006756:	f040 8208 	bne.w	8006b6a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800675a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800675c:	9300      	str	r3, [sp, #0]
 800675e:	2319      	movs	r3, #25
 8006760:	2201      	movs	r2, #1
 8006762:	497b      	ldr	r1, [pc, #492]	; (8006950 <HAL_I2C_Mem_Read+0x224>)
 8006764:	68f8      	ldr	r0, [r7, #12]
 8006766:	f000 fcd5 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 800676a:	4603      	mov	r3, r0
 800676c:	2b00      	cmp	r3, #0
 800676e:	d001      	beq.n	8006774 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006770:	2302      	movs	r3, #2
 8006772:	e1fb      	b.n	8006b6c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800677a:	2b01      	cmp	r3, #1
 800677c:	d101      	bne.n	8006782 <HAL_I2C_Mem_Read+0x56>
 800677e:	2302      	movs	r3, #2
 8006780:	e1f4      	b.n	8006b6c <HAL_I2C_Mem_Read+0x440>
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2201      	movs	r2, #1
 8006786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 0301 	and.w	r3, r3, #1
 8006794:	2b01      	cmp	r3, #1
 8006796:	d007      	beq.n	80067a8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f042 0201 	orr.w	r2, r2, #1
 80067a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2222      	movs	r2, #34	; 0x22
 80067bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2240      	movs	r2, #64	; 0x40
 80067c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2200      	movs	r2, #0
 80067cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80067d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067de:	b29a      	uxth	r2, r3
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	4a5b      	ldr	r2, [pc, #364]	; (8006954 <HAL_I2C_Mem_Read+0x228>)
 80067e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80067ea:	88f8      	ldrh	r0, [r7, #6]
 80067ec:	893a      	ldrh	r2, [r7, #8]
 80067ee:	8979      	ldrh	r1, [r7, #10]
 80067f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f2:	9301      	str	r3, [sp, #4]
 80067f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067f6:	9300      	str	r3, [sp, #0]
 80067f8:	4603      	mov	r3, r0
 80067fa:	68f8      	ldr	r0, [r7, #12]
 80067fc:	f000 fba2 	bl	8006f44 <I2C_RequestMemoryRead>
 8006800:	4603      	mov	r3, r0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d001      	beq.n	800680a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e1b0      	b.n	8006b6c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800680e:	2b00      	cmp	r3, #0
 8006810:	d113      	bne.n	800683a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006812:	2300      	movs	r3, #0
 8006814:	623b      	str	r3, [r7, #32]
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	695b      	ldr	r3, [r3, #20]
 800681c:	623b      	str	r3, [r7, #32]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	699b      	ldr	r3, [r3, #24]
 8006824:	623b      	str	r3, [r7, #32]
 8006826:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006836:	601a      	str	r2, [r3, #0]
 8006838:	e184      	b.n	8006b44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800683e:	2b01      	cmp	r3, #1
 8006840:	d11b      	bne.n	800687a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006850:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006852:	2300      	movs	r3, #0
 8006854:	61fb      	str	r3, [r7, #28]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	695b      	ldr	r3, [r3, #20]
 800685c:	61fb      	str	r3, [r7, #28]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	699b      	ldr	r3, [r3, #24]
 8006864:	61fb      	str	r3, [r7, #28]
 8006866:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006876:	601a      	str	r2, [r3, #0]
 8006878:	e164      	b.n	8006b44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800687e:	2b02      	cmp	r3, #2
 8006880:	d11b      	bne.n	80068ba <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006890:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068a2:	2300      	movs	r3, #0
 80068a4:	61bb      	str	r3, [r7, #24]
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	695b      	ldr	r3, [r3, #20]
 80068ac:	61bb      	str	r3, [r7, #24]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	699b      	ldr	r3, [r3, #24]
 80068b4:	61bb      	str	r3, [r7, #24]
 80068b6:	69bb      	ldr	r3, [r7, #24]
 80068b8:	e144      	b.n	8006b44 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068ba:	2300      	movs	r3, #0
 80068bc:	617b      	str	r3, [r7, #20]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	695b      	ldr	r3, [r3, #20]
 80068c4:	617b      	str	r3, [r7, #20]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	699b      	ldr	r3, [r3, #24]
 80068cc:	617b      	str	r3, [r7, #20]
 80068ce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80068d0:	e138      	b.n	8006b44 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068d6:	2b03      	cmp	r3, #3
 80068d8:	f200 80f1 	bhi.w	8006abe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d123      	bne.n	800692c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068e8:	68f8      	ldr	r0, [r7, #12]
 80068ea:	f000 fd6b 	bl	80073c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d001      	beq.n	80068f8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	e139      	b.n	8006b6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	691a      	ldr	r2, [r3, #16]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006902:	b2d2      	uxtb	r2, r2
 8006904:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690a:	1c5a      	adds	r2, r3, #1
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006914:	3b01      	subs	r3, #1
 8006916:	b29a      	uxth	r2, r3
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006920:	b29b      	uxth	r3, r3
 8006922:	3b01      	subs	r3, #1
 8006924:	b29a      	uxth	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	855a      	strh	r2, [r3, #42]	; 0x2a
 800692a:	e10b      	b.n	8006b44 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006930:	2b02      	cmp	r3, #2
 8006932:	d14e      	bne.n	80069d2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006936:	9300      	str	r3, [sp, #0]
 8006938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800693a:	2200      	movs	r2, #0
 800693c:	4906      	ldr	r1, [pc, #24]	; (8006958 <HAL_I2C_Mem_Read+0x22c>)
 800693e:	68f8      	ldr	r0, [r7, #12]
 8006940:	f000 fbe8 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 8006944:	4603      	mov	r3, r0
 8006946:	2b00      	cmp	r3, #0
 8006948:	d008      	beq.n	800695c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e10e      	b.n	8006b6c <HAL_I2C_Mem_Read+0x440>
 800694e:	bf00      	nop
 8006950:	00100002 	.word	0x00100002
 8006954:	ffff0000 	.word	0xffff0000
 8006958:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800696a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	691a      	ldr	r2, [r3, #16]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006976:	b2d2      	uxtb	r2, r2
 8006978:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800697e:	1c5a      	adds	r2, r3, #1
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006988:	3b01      	subs	r3, #1
 800698a:	b29a      	uxth	r2, r3
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006994:	b29b      	uxth	r3, r3
 8006996:	3b01      	subs	r3, #1
 8006998:	b29a      	uxth	r2, r3
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	691a      	ldr	r2, [r3, #16]
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a8:	b2d2      	uxtb	r2, r2
 80069aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b0:	1c5a      	adds	r2, r3, #1
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069ba:	3b01      	subs	r3, #1
 80069bc:	b29a      	uxth	r2, r3
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	3b01      	subs	r3, #1
 80069ca:	b29a      	uxth	r2, r3
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80069d0:	e0b8      	b.n	8006b44 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80069d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d4:	9300      	str	r3, [sp, #0]
 80069d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069d8:	2200      	movs	r2, #0
 80069da:	4966      	ldr	r1, [pc, #408]	; (8006b74 <HAL_I2C_Mem_Read+0x448>)
 80069dc:	68f8      	ldr	r0, [r7, #12]
 80069de:	f000 fb99 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 80069e2:	4603      	mov	r3, r0
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d001      	beq.n	80069ec <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	e0bf      	b.n	8006b6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	691a      	ldr	r2, [r3, #16]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a06:	b2d2      	uxtb	r2, r2
 8006a08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a0e:	1c5a      	adds	r2, r3, #1
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	b29a      	uxth	r2, r3
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	3b01      	subs	r3, #1
 8006a28:	b29a      	uxth	r2, r3
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a30:	9300      	str	r3, [sp, #0]
 8006a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a34:	2200      	movs	r2, #0
 8006a36:	494f      	ldr	r1, [pc, #316]	; (8006b74 <HAL_I2C_Mem_Read+0x448>)
 8006a38:	68f8      	ldr	r0, [r7, #12]
 8006a3a:	f000 fb6b 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d001      	beq.n	8006a48 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	e091      	b.n	8006b6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	691a      	ldr	r2, [r3, #16]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a62:	b2d2      	uxtb	r2, r2
 8006a64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6a:	1c5a      	adds	r2, r3, #1
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a74:	3b01      	subs	r3, #1
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	3b01      	subs	r3, #1
 8006a84:	b29a      	uxth	r2, r3
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	691a      	ldr	r2, [r3, #16]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a94:	b2d2      	uxtb	r2, r2
 8006a96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9c:	1c5a      	adds	r2, r3, #1
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	b29a      	uxth	r2, r3
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	b29a      	uxth	r2, r3
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006abc:	e042      	b.n	8006b44 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006abe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ac0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006ac2:	68f8      	ldr	r0, [r7, #12]
 8006ac4:	f000 fc7e 	bl	80073c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d001      	beq.n	8006ad2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e04c      	b.n	8006b6c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	691a      	ldr	r2, [r3, #16]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006adc:	b2d2      	uxtb	r2, r2
 8006ade:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae4:	1c5a      	adds	r2, r3, #1
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aee:	3b01      	subs	r3, #1
 8006af0:	b29a      	uxth	r2, r3
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	3b01      	subs	r3, #1
 8006afe:	b29a      	uxth	r2, r3
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	695b      	ldr	r3, [r3, #20]
 8006b0a:	f003 0304 	and.w	r3, r3, #4
 8006b0e:	2b04      	cmp	r3, #4
 8006b10:	d118      	bne.n	8006b44 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	691a      	ldr	r2, [r3, #16]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b1c:	b2d2      	uxtb	r2, r2
 8006b1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b24:	1c5a      	adds	r2, r3, #1
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	b29a      	uxth	r2, r3
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	3b01      	subs	r3, #1
 8006b3e:	b29a      	uxth	r2, r3
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f47f aec2 	bne.w	80068d2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2220      	movs	r2, #32
 8006b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b66:	2300      	movs	r3, #0
 8006b68:	e000      	b.n	8006b6c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006b6a:	2302      	movs	r3, #2
  }
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3728      	adds	r7, #40	; 0x28
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	00010004 	.word	0x00010004

08006b78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b088      	sub	sp, #32
 8006b7c:	af02      	add	r7, sp, #8
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	607a      	str	r2, [r7, #4]
 8006b82:	603b      	str	r3, [r7, #0]
 8006b84:	460b      	mov	r3, r1
 8006b86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	2b08      	cmp	r3, #8
 8006b92:	d006      	beq.n	8006ba2 <I2C_MasterRequestWrite+0x2a>
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d003      	beq.n	8006ba2 <I2C_MasterRequestWrite+0x2a>
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006ba0:	d108      	bne.n	8006bb4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bb0:	601a      	str	r2, [r3, #0]
 8006bb2:	e00b      	b.n	8006bcc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb8:	2b12      	cmp	r3, #18
 8006bba:	d107      	bne.n	8006bcc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006bd8:	68f8      	ldr	r0, [r7, #12]
 8006bda:	f000 fa9b 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d00d      	beq.n	8006c00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bf2:	d103      	bne.n	8006bfc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bfa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	e035      	b.n	8006c6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	691b      	ldr	r3, [r3, #16]
 8006c04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c08:	d108      	bne.n	8006c1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006c0a:	897b      	ldrh	r3, [r7, #10]
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	461a      	mov	r2, r3
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006c18:	611a      	str	r2, [r3, #16]
 8006c1a:	e01b      	b.n	8006c54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006c1c:	897b      	ldrh	r3, [r7, #10]
 8006c1e:	11db      	asrs	r3, r3, #7
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	f003 0306 	and.w	r3, r3, #6
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	f063 030f 	orn	r3, r3, #15
 8006c2c:	b2da      	uxtb	r2, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	490e      	ldr	r1, [pc, #56]	; (8006c74 <I2C_MasterRequestWrite+0xfc>)
 8006c3a:	68f8      	ldr	r0, [r7, #12]
 8006c3c:	f000 fac1 	bl	80071c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d001      	beq.n	8006c4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	e010      	b.n	8006c6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006c4a:	897b      	ldrh	r3, [r7, #10]
 8006c4c:	b2da      	uxtb	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	4907      	ldr	r1, [pc, #28]	; (8006c78 <I2C_MasterRequestWrite+0x100>)
 8006c5a:	68f8      	ldr	r0, [r7, #12]
 8006c5c:	f000 fab1 	bl	80071c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c60:	4603      	mov	r3, r0
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d001      	beq.n	8006c6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e000      	b.n	8006c6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3718      	adds	r7, #24
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	00010008 	.word	0x00010008
 8006c78:	00010002 	.word	0x00010002

08006c7c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b088      	sub	sp, #32
 8006c80:	af02      	add	r7, sp, #8
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	607a      	str	r2, [r7, #4]
 8006c86:	603b      	str	r3, [r7, #0]
 8006c88:	460b      	mov	r3, r1
 8006c8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c90:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ca0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	2b08      	cmp	r3, #8
 8006ca6:	d006      	beq.n	8006cb6 <I2C_MasterRequestRead+0x3a>
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	2b01      	cmp	r3, #1
 8006cac:	d003      	beq.n	8006cb6 <I2C_MasterRequestRead+0x3a>
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006cb4:	d108      	bne.n	8006cc8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cc4:	601a      	str	r2, [r3, #0]
 8006cc6:	e00b      	b.n	8006ce0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ccc:	2b11      	cmp	r3, #17
 8006cce:	d107      	bne.n	8006ce0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cde:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	9300      	str	r3, [sp, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006cec:	68f8      	ldr	r0, [r7, #12]
 8006cee:	f000 fa11 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d00d      	beq.n	8006d14 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d06:	d103      	bne.n	8006d10 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d0e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	e079      	b.n	8006e08 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	691b      	ldr	r3, [r3, #16]
 8006d18:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d1c:	d108      	bne.n	8006d30 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006d1e:	897b      	ldrh	r3, [r7, #10]
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	f043 0301 	orr.w	r3, r3, #1
 8006d26:	b2da      	uxtb	r2, r3
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	611a      	str	r2, [r3, #16]
 8006d2e:	e05f      	b.n	8006df0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006d30:	897b      	ldrh	r3, [r7, #10]
 8006d32:	11db      	asrs	r3, r3, #7
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	f003 0306 	and.w	r3, r3, #6
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	f063 030f 	orn	r3, r3, #15
 8006d40:	b2da      	uxtb	r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	4930      	ldr	r1, [pc, #192]	; (8006e10 <I2C_MasterRequestRead+0x194>)
 8006d4e:	68f8      	ldr	r0, [r7, #12]
 8006d50:	f000 fa37 	bl	80071c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d001      	beq.n	8006d5e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e054      	b.n	8006e08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006d5e:	897b      	ldrh	r3, [r7, #10]
 8006d60:	b2da      	uxtb	r2, r3
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	4929      	ldr	r1, [pc, #164]	; (8006e14 <I2C_MasterRequestRead+0x198>)
 8006d6e:	68f8      	ldr	r0, [r7, #12]
 8006d70:	f000 fa27 	bl	80071c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d001      	beq.n	8006d7e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e044      	b.n	8006e08 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d7e:	2300      	movs	r3, #0
 8006d80:	613b      	str	r3, [r7, #16]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	695b      	ldr	r3, [r3, #20]
 8006d88:	613b      	str	r3, [r7, #16]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	699b      	ldr	r3, [r3, #24]
 8006d90:	613b      	str	r3, [r7, #16]
 8006d92:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006da2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	9300      	str	r3, [sp, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006db0:	68f8      	ldr	r0, [r7, #12]
 8006db2:	f000 f9af 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d00d      	beq.n	8006dd8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dca:	d103      	bne.n	8006dd4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006dd2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	e017      	b.n	8006e08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006dd8:	897b      	ldrh	r3, [r7, #10]
 8006dda:	11db      	asrs	r3, r3, #7
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	f003 0306 	and.w	r3, r3, #6
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	f063 030e 	orn	r3, r3, #14
 8006de8:	b2da      	uxtb	r2, r3
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	4907      	ldr	r1, [pc, #28]	; (8006e14 <I2C_MasterRequestRead+0x198>)
 8006df6:	68f8      	ldr	r0, [r7, #12]
 8006df8:	f000 f9e3 	bl	80071c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d001      	beq.n	8006e06 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e000      	b.n	8006e08 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006e06:	2300      	movs	r3, #0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3718      	adds	r7, #24
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	00010008 	.word	0x00010008
 8006e14:	00010002 	.word	0x00010002

08006e18 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b088      	sub	sp, #32
 8006e1c:	af02      	add	r7, sp, #8
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	4608      	mov	r0, r1
 8006e22:	4611      	mov	r1, r2
 8006e24:	461a      	mov	r2, r3
 8006e26:	4603      	mov	r3, r0
 8006e28:	817b      	strh	r3, [r7, #10]
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	813b      	strh	r3, [r7, #8]
 8006e2e:	4613      	mov	r3, r2
 8006e30:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e44:	9300      	str	r3, [sp, #0]
 8006e46:	6a3b      	ldr	r3, [r7, #32]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e4e:	68f8      	ldr	r0, [r7, #12]
 8006e50:	f000 f960 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d00d      	beq.n	8006e76 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e68:	d103      	bne.n	8006e72 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e70:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e72:	2303      	movs	r3, #3
 8006e74:	e05f      	b.n	8006f36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e76:	897b      	ldrh	r3, [r7, #10]
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e88:	6a3a      	ldr	r2, [r7, #32]
 8006e8a:	492d      	ldr	r1, [pc, #180]	; (8006f40 <I2C_RequestMemoryWrite+0x128>)
 8006e8c:	68f8      	ldr	r0, [r7, #12]
 8006e8e:	f000 f998 	bl	80071c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e92:	4603      	mov	r3, r0
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d001      	beq.n	8006e9c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e04c      	b.n	8006f36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	617b      	str	r3, [r7, #20]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	695b      	ldr	r3, [r3, #20]
 8006ea6:	617b      	str	r3, [r7, #20]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	699b      	ldr	r3, [r3, #24]
 8006eae:	617b      	str	r3, [r7, #20]
 8006eb0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006eb4:	6a39      	ldr	r1, [r7, #32]
 8006eb6:	68f8      	ldr	r0, [r7, #12]
 8006eb8:	f000 fa02 	bl	80072c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00d      	beq.n	8006ede <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ec6:	2b04      	cmp	r3, #4
 8006ec8:	d107      	bne.n	8006eda <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ed8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e02b      	b.n	8006f36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ede:	88fb      	ldrh	r3, [r7, #6]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d105      	bne.n	8006ef0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ee4:	893b      	ldrh	r3, [r7, #8]
 8006ee6:	b2da      	uxtb	r2, r3
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	611a      	str	r2, [r3, #16]
 8006eee:	e021      	b.n	8006f34 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ef0:	893b      	ldrh	r3, [r7, #8]
 8006ef2:	0a1b      	lsrs	r3, r3, #8
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	b2da      	uxtb	r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006efe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f00:	6a39      	ldr	r1, [r7, #32]
 8006f02:	68f8      	ldr	r0, [r7, #12]
 8006f04:	f000 f9dc 	bl	80072c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d00d      	beq.n	8006f2a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f12:	2b04      	cmp	r3, #4
 8006f14:	d107      	bne.n	8006f26 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e005      	b.n	8006f36 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f2a:	893b      	ldrh	r3, [r7, #8]
 8006f2c:	b2da      	uxtb	r2, r3
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006f34:	2300      	movs	r3, #0
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3718      	adds	r7, #24
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	00010002 	.word	0x00010002

08006f44 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b088      	sub	sp, #32
 8006f48:	af02      	add	r7, sp, #8
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	4608      	mov	r0, r1
 8006f4e:	4611      	mov	r1, r2
 8006f50:	461a      	mov	r2, r3
 8006f52:	4603      	mov	r3, r0
 8006f54:	817b      	strh	r3, [r7, #10]
 8006f56:	460b      	mov	r3, r1
 8006f58:	813b      	strh	r3, [r7, #8]
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f6c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f80:	9300      	str	r3, [sp, #0]
 8006f82:	6a3b      	ldr	r3, [r7, #32]
 8006f84:	2200      	movs	r2, #0
 8006f86:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006f8a:	68f8      	ldr	r0, [r7, #12]
 8006f8c:	f000 f8c2 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 8006f90:	4603      	mov	r3, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d00d      	beq.n	8006fb2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fa0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fa4:	d103      	bne.n	8006fae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006fae:	2303      	movs	r3, #3
 8006fb0:	e0aa      	b.n	8007108 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006fb2:	897b      	ldrh	r3, [r7, #10]
 8006fb4:	b2db      	uxtb	r3, r3
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006fc0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc4:	6a3a      	ldr	r2, [r7, #32]
 8006fc6:	4952      	ldr	r1, [pc, #328]	; (8007110 <I2C_RequestMemoryRead+0x1cc>)
 8006fc8:	68f8      	ldr	r0, [r7, #12]
 8006fca:	f000 f8fa 	bl	80071c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d001      	beq.n	8006fd8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e097      	b.n	8007108 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fd8:	2300      	movs	r3, #0
 8006fda:	617b      	str	r3, [r7, #20]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	695b      	ldr	r3, [r3, #20]
 8006fe2:	617b      	str	r3, [r7, #20]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	617b      	str	r3, [r7, #20]
 8006fec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ff0:	6a39      	ldr	r1, [r7, #32]
 8006ff2:	68f8      	ldr	r0, [r7, #12]
 8006ff4:	f000 f964 	bl	80072c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d00d      	beq.n	800701a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007002:	2b04      	cmp	r3, #4
 8007004:	d107      	bne.n	8007016 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007014:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e076      	b.n	8007108 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800701a:	88fb      	ldrh	r3, [r7, #6]
 800701c:	2b01      	cmp	r3, #1
 800701e:	d105      	bne.n	800702c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007020:	893b      	ldrh	r3, [r7, #8]
 8007022:	b2da      	uxtb	r2, r3
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	611a      	str	r2, [r3, #16]
 800702a:	e021      	b.n	8007070 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800702c:	893b      	ldrh	r3, [r7, #8]
 800702e:	0a1b      	lsrs	r3, r3, #8
 8007030:	b29b      	uxth	r3, r3
 8007032:	b2da      	uxtb	r2, r3
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800703a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800703c:	6a39      	ldr	r1, [r7, #32]
 800703e:	68f8      	ldr	r0, [r7, #12]
 8007040:	f000 f93e 	bl	80072c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007044:	4603      	mov	r3, r0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d00d      	beq.n	8007066 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800704e:	2b04      	cmp	r3, #4
 8007050:	d107      	bne.n	8007062 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007060:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	e050      	b.n	8007108 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007066:	893b      	ldrh	r3, [r7, #8]
 8007068:	b2da      	uxtb	r2, r3
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007070:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007072:	6a39      	ldr	r1, [r7, #32]
 8007074:	68f8      	ldr	r0, [r7, #12]
 8007076:	f000 f923 	bl	80072c0 <I2C_WaitOnTXEFlagUntilTimeout>
 800707a:	4603      	mov	r3, r0
 800707c:	2b00      	cmp	r3, #0
 800707e:	d00d      	beq.n	800709c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007084:	2b04      	cmp	r3, #4
 8007086:	d107      	bne.n	8007098 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007096:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	e035      	b.n	8007108 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070aa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80070ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ae:	9300      	str	r3, [sp, #0]
 80070b0:	6a3b      	ldr	r3, [r7, #32]
 80070b2:	2200      	movs	r2, #0
 80070b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80070b8:	68f8      	ldr	r0, [r7, #12]
 80070ba:	f000 f82b 	bl	8007114 <I2C_WaitOnFlagUntilTimeout>
 80070be:	4603      	mov	r3, r0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d00d      	beq.n	80070e0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070d2:	d103      	bne.n	80070dc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80070dc:	2303      	movs	r3, #3
 80070de:	e013      	b.n	8007108 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80070e0:	897b      	ldrh	r3, [r7, #10]
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	f043 0301 	orr.w	r3, r3, #1
 80070e8:	b2da      	uxtb	r2, r3
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80070f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f2:	6a3a      	ldr	r2, [r7, #32]
 80070f4:	4906      	ldr	r1, [pc, #24]	; (8007110 <I2C_RequestMemoryRead+0x1cc>)
 80070f6:	68f8      	ldr	r0, [r7, #12]
 80070f8:	f000 f863 	bl	80071c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d001      	beq.n	8007106 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e000      	b.n	8007108 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007106:	2300      	movs	r3, #0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3718      	adds	r7, #24
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}
 8007110:	00010002 	.word	0x00010002

08007114 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b084      	sub	sp, #16
 8007118:	af00      	add	r7, sp, #0
 800711a:	60f8      	str	r0, [r7, #12]
 800711c:	60b9      	str	r1, [r7, #8]
 800711e:	603b      	str	r3, [r7, #0]
 8007120:	4613      	mov	r3, r2
 8007122:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007124:	e025      	b.n	8007172 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800712c:	d021      	beq.n	8007172 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800712e:	f7fe fadb 	bl	80056e8 <HAL_GetTick>
 8007132:	4602      	mov	r2, r0
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	1ad3      	subs	r3, r2, r3
 8007138:	683a      	ldr	r2, [r7, #0]
 800713a:	429a      	cmp	r2, r3
 800713c:	d302      	bcc.n	8007144 <I2C_WaitOnFlagUntilTimeout+0x30>
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d116      	bne.n	8007172 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2200      	movs	r2, #0
 8007148:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2220      	movs	r2, #32
 800714e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2200      	movs	r2, #0
 8007156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800715e:	f043 0220 	orr.w	r2, r3, #32
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2200      	movs	r2, #0
 800716a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	e023      	b.n	80071ba <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	0c1b      	lsrs	r3, r3, #16
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b01      	cmp	r3, #1
 800717a:	d10d      	bne.n	8007198 <I2C_WaitOnFlagUntilTimeout+0x84>
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	695b      	ldr	r3, [r3, #20]
 8007182:	43da      	mvns	r2, r3
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	4013      	ands	r3, r2
 8007188:	b29b      	uxth	r3, r3
 800718a:	2b00      	cmp	r3, #0
 800718c:	bf0c      	ite	eq
 800718e:	2301      	moveq	r3, #1
 8007190:	2300      	movne	r3, #0
 8007192:	b2db      	uxtb	r3, r3
 8007194:	461a      	mov	r2, r3
 8007196:	e00c      	b.n	80071b2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	699b      	ldr	r3, [r3, #24]
 800719e:	43da      	mvns	r2, r3
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	4013      	ands	r3, r2
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	bf0c      	ite	eq
 80071aa:	2301      	moveq	r3, #1
 80071ac:	2300      	movne	r3, #0
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	461a      	mov	r2, r3
 80071b2:	79fb      	ldrb	r3, [r7, #7]
 80071b4:	429a      	cmp	r2, r3
 80071b6:	d0b6      	beq.n	8007126 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80071b8:	2300      	movs	r3, #0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3710      	adds	r7, #16
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}

080071c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80071c2:	b580      	push	{r7, lr}
 80071c4:	b084      	sub	sp, #16
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	60f8      	str	r0, [r7, #12]
 80071ca:	60b9      	str	r1, [r7, #8]
 80071cc:	607a      	str	r2, [r7, #4]
 80071ce:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80071d0:	e051      	b.n	8007276 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	695b      	ldr	r3, [r3, #20]
 80071d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071e0:	d123      	bne.n	800722a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071f0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80071fa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2200      	movs	r2, #0
 8007200:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2220      	movs	r2, #32
 8007206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007216:	f043 0204 	orr.w	r2, r3, #4
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2200      	movs	r2, #0
 8007222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e046      	b.n	80072b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007230:	d021      	beq.n	8007276 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007232:	f7fe fa59 	bl	80056e8 <HAL_GetTick>
 8007236:	4602      	mov	r2, r0
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	1ad3      	subs	r3, r2, r3
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	429a      	cmp	r2, r3
 8007240:	d302      	bcc.n	8007248 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d116      	bne.n	8007276 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	2200      	movs	r2, #0
 800724c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2220      	movs	r2, #32
 8007252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2200      	movs	r2, #0
 800725a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007262:	f043 0220 	orr.w	r2, r3, #32
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2200      	movs	r2, #0
 800726e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	e020      	b.n	80072b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	0c1b      	lsrs	r3, r3, #16
 800727a:	b2db      	uxtb	r3, r3
 800727c:	2b01      	cmp	r3, #1
 800727e:	d10c      	bne.n	800729a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	695b      	ldr	r3, [r3, #20]
 8007286:	43da      	mvns	r2, r3
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	4013      	ands	r3, r2
 800728c:	b29b      	uxth	r3, r3
 800728e:	2b00      	cmp	r3, #0
 8007290:	bf14      	ite	ne
 8007292:	2301      	movne	r3, #1
 8007294:	2300      	moveq	r3, #0
 8007296:	b2db      	uxtb	r3, r3
 8007298:	e00b      	b.n	80072b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	699b      	ldr	r3, [r3, #24]
 80072a0:	43da      	mvns	r2, r3
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	4013      	ands	r3, r2
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	bf14      	ite	ne
 80072ac:	2301      	movne	r3, #1
 80072ae:	2300      	moveq	r3, #0
 80072b0:	b2db      	uxtb	r3, r3
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d18d      	bne.n	80071d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80072b6:	2300      	movs	r3, #0
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3710      	adds	r7, #16
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	60f8      	str	r0, [r7, #12]
 80072c8:	60b9      	str	r1, [r7, #8]
 80072ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072cc:	e02d      	b.n	800732a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80072ce:	68f8      	ldr	r0, [r7, #12]
 80072d0:	f000 f8ce 	bl	8007470 <I2C_IsAcknowledgeFailed>
 80072d4:	4603      	mov	r3, r0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d001      	beq.n	80072de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	e02d      	b.n	800733a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072e4:	d021      	beq.n	800732a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072e6:	f7fe f9ff 	bl	80056e8 <HAL_GetTick>
 80072ea:	4602      	mov	r2, r0
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	1ad3      	subs	r3, r2, r3
 80072f0:	68ba      	ldr	r2, [r7, #8]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d302      	bcc.n	80072fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d116      	bne.n	800732a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2200      	movs	r2, #0
 8007300:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2220      	movs	r2, #32
 8007306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2200      	movs	r2, #0
 800730e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007316:	f043 0220 	orr.w	r2, r3, #32
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2200      	movs	r2, #0
 8007322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007326:	2301      	movs	r3, #1
 8007328:	e007      	b.n	800733a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	695b      	ldr	r3, [r3, #20]
 8007330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007334:	2b80      	cmp	r3, #128	; 0x80
 8007336:	d1ca      	bne.n	80072ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007338:	2300      	movs	r3, #0
}
 800733a:	4618      	mov	r0, r3
 800733c:	3710      	adds	r7, #16
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}

08007342 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007342:	b580      	push	{r7, lr}
 8007344:	b084      	sub	sp, #16
 8007346:	af00      	add	r7, sp, #0
 8007348:	60f8      	str	r0, [r7, #12]
 800734a:	60b9      	str	r1, [r7, #8]
 800734c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800734e:	e02d      	b.n	80073ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007350:	68f8      	ldr	r0, [r7, #12]
 8007352:	f000 f88d 	bl	8007470 <I2C_IsAcknowledgeFailed>
 8007356:	4603      	mov	r3, r0
 8007358:	2b00      	cmp	r3, #0
 800735a:	d001      	beq.n	8007360 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	e02d      	b.n	80073bc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007366:	d021      	beq.n	80073ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007368:	f7fe f9be 	bl	80056e8 <HAL_GetTick>
 800736c:	4602      	mov	r2, r0
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	1ad3      	subs	r3, r2, r3
 8007372:	68ba      	ldr	r2, [r7, #8]
 8007374:	429a      	cmp	r2, r3
 8007376:	d302      	bcc.n	800737e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d116      	bne.n	80073ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2200      	movs	r2, #0
 8007382:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2220      	movs	r2, #32
 8007388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2200      	movs	r2, #0
 8007390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007398:	f043 0220 	orr.w	r2, r3, #32
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2200      	movs	r2, #0
 80073a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e007      	b.n	80073bc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	695b      	ldr	r3, [r3, #20]
 80073b2:	f003 0304 	and.w	r3, r3, #4
 80073b6:	2b04      	cmp	r3, #4
 80073b8:	d1ca      	bne.n	8007350 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3710      	adds	r7, #16
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	60f8      	str	r0, [r7, #12]
 80073cc:	60b9      	str	r1, [r7, #8]
 80073ce:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80073d0:	e042      	b.n	8007458 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	695b      	ldr	r3, [r3, #20]
 80073d8:	f003 0310 	and.w	r3, r3, #16
 80073dc:	2b10      	cmp	r3, #16
 80073de:	d119      	bne.n	8007414 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f06f 0210 	mvn.w	r2, #16
 80073e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2200      	movs	r2, #0
 80073ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2220      	movs	r2, #32
 80073f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2200      	movs	r2, #0
 80073fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2200      	movs	r2, #0
 800740c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	e029      	b.n	8007468 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007414:	f7fe f968 	bl	80056e8 <HAL_GetTick>
 8007418:	4602      	mov	r2, r0
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	1ad3      	subs	r3, r2, r3
 800741e:	68ba      	ldr	r2, [r7, #8]
 8007420:	429a      	cmp	r2, r3
 8007422:	d302      	bcc.n	800742a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d116      	bne.n	8007458 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2200      	movs	r2, #0
 800742e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2220      	movs	r2, #32
 8007434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007444:	f043 0220 	orr.w	r2, r3, #32
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2200      	movs	r2, #0
 8007450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	e007      	b.n	8007468 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	695b      	ldr	r3, [r3, #20]
 800745e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007462:	2b40      	cmp	r3, #64	; 0x40
 8007464:	d1b5      	bne.n	80073d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007466:	2300      	movs	r3, #0
}
 8007468:	4618      	mov	r0, r3
 800746a:	3710      	adds	r7, #16
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}

08007470 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	695b      	ldr	r3, [r3, #20]
 800747e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007482:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007486:	d11b      	bne.n	80074c0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007490:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2220      	movs	r2, #32
 800749c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ac:	f043 0204 	orr.w	r2, r3, #4
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	e000      	b.n	80074c2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	370c      	adds	r7, #12
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
	...

080074d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d101      	bne.n	80074e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	e0cc      	b.n	800767e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80074e4:	4b68      	ldr	r3, [pc, #416]	; (8007688 <HAL_RCC_ClockConfig+0x1b8>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f003 030f 	and.w	r3, r3, #15
 80074ec:	683a      	ldr	r2, [r7, #0]
 80074ee:	429a      	cmp	r2, r3
 80074f0:	d90c      	bls.n	800750c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074f2:	4b65      	ldr	r3, [pc, #404]	; (8007688 <HAL_RCC_ClockConfig+0x1b8>)
 80074f4:	683a      	ldr	r2, [r7, #0]
 80074f6:	b2d2      	uxtb	r2, r2
 80074f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80074fa:	4b63      	ldr	r3, [pc, #396]	; (8007688 <HAL_RCC_ClockConfig+0x1b8>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f003 030f 	and.w	r3, r3, #15
 8007502:	683a      	ldr	r2, [r7, #0]
 8007504:	429a      	cmp	r2, r3
 8007506:	d001      	beq.n	800750c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	e0b8      	b.n	800767e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f003 0302 	and.w	r3, r3, #2
 8007514:	2b00      	cmp	r3, #0
 8007516:	d020      	beq.n	800755a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 0304 	and.w	r3, r3, #4
 8007520:	2b00      	cmp	r3, #0
 8007522:	d005      	beq.n	8007530 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007524:	4b59      	ldr	r3, [pc, #356]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	4a58      	ldr	r2, [pc, #352]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 800752a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800752e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 0308 	and.w	r3, r3, #8
 8007538:	2b00      	cmp	r3, #0
 800753a:	d005      	beq.n	8007548 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800753c:	4b53      	ldr	r3, [pc, #332]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	4a52      	ldr	r2, [pc, #328]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 8007542:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007546:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007548:	4b50      	ldr	r3, [pc, #320]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	689b      	ldr	r3, [r3, #8]
 8007554:	494d      	ldr	r1, [pc, #308]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 8007556:	4313      	orrs	r3, r2
 8007558:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f003 0301 	and.w	r3, r3, #1
 8007562:	2b00      	cmp	r3, #0
 8007564:	d044      	beq.n	80075f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	2b01      	cmp	r3, #1
 800756c:	d107      	bne.n	800757e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800756e:	4b47      	ldr	r3, [pc, #284]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007576:	2b00      	cmp	r3, #0
 8007578:	d119      	bne.n	80075ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e07f      	b.n	800767e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	2b02      	cmp	r3, #2
 8007584:	d003      	beq.n	800758e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800758a:	2b03      	cmp	r3, #3
 800758c:	d107      	bne.n	800759e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800758e:	4b3f      	ldr	r3, [pc, #252]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007596:	2b00      	cmp	r3, #0
 8007598:	d109      	bne.n	80075ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e06f      	b.n	800767e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800759e:	4b3b      	ldr	r3, [pc, #236]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f003 0302 	and.w	r3, r3, #2
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d101      	bne.n	80075ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	e067      	b.n	800767e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80075ae:	4b37      	ldr	r3, [pc, #220]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	f023 0203 	bic.w	r2, r3, #3
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	4934      	ldr	r1, [pc, #208]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 80075bc:	4313      	orrs	r3, r2
 80075be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80075c0:	f7fe f892 	bl	80056e8 <HAL_GetTick>
 80075c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075c6:	e00a      	b.n	80075de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075c8:	f7fe f88e 	bl	80056e8 <HAL_GetTick>
 80075cc:	4602      	mov	r2, r0
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	1ad3      	subs	r3, r2, r3
 80075d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d901      	bls.n	80075de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80075da:	2303      	movs	r3, #3
 80075dc:	e04f      	b.n	800767e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075de:	4b2b      	ldr	r3, [pc, #172]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	f003 020c 	and.w	r2, r3, #12
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d1eb      	bne.n	80075c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80075f0:	4b25      	ldr	r3, [pc, #148]	; (8007688 <HAL_RCC_ClockConfig+0x1b8>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f003 030f 	and.w	r3, r3, #15
 80075f8:	683a      	ldr	r2, [r7, #0]
 80075fa:	429a      	cmp	r2, r3
 80075fc:	d20c      	bcs.n	8007618 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075fe:	4b22      	ldr	r3, [pc, #136]	; (8007688 <HAL_RCC_ClockConfig+0x1b8>)
 8007600:	683a      	ldr	r2, [r7, #0]
 8007602:	b2d2      	uxtb	r2, r2
 8007604:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007606:	4b20      	ldr	r3, [pc, #128]	; (8007688 <HAL_RCC_ClockConfig+0x1b8>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f003 030f 	and.w	r3, r3, #15
 800760e:	683a      	ldr	r2, [r7, #0]
 8007610:	429a      	cmp	r2, r3
 8007612:	d001      	beq.n	8007618 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e032      	b.n	800767e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 0304 	and.w	r3, r3, #4
 8007620:	2b00      	cmp	r3, #0
 8007622:	d008      	beq.n	8007636 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007624:	4b19      	ldr	r3, [pc, #100]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	4916      	ldr	r1, [pc, #88]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 8007632:	4313      	orrs	r3, r2
 8007634:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 0308 	and.w	r3, r3, #8
 800763e:	2b00      	cmp	r3, #0
 8007640:	d009      	beq.n	8007656 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007642:	4b12      	ldr	r3, [pc, #72]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	691b      	ldr	r3, [r3, #16]
 800764e:	00db      	lsls	r3, r3, #3
 8007650:	490e      	ldr	r1, [pc, #56]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 8007652:	4313      	orrs	r3, r2
 8007654:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007656:	f000 fbb1 	bl	8007dbc <HAL_RCC_GetSysClockFreq>
 800765a:	4602      	mov	r2, r0
 800765c:	4b0b      	ldr	r3, [pc, #44]	; (800768c <HAL_RCC_ClockConfig+0x1bc>)
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	091b      	lsrs	r3, r3, #4
 8007662:	f003 030f 	and.w	r3, r3, #15
 8007666:	490a      	ldr	r1, [pc, #40]	; (8007690 <HAL_RCC_ClockConfig+0x1c0>)
 8007668:	5ccb      	ldrb	r3, [r1, r3]
 800766a:	fa22 f303 	lsr.w	r3, r2, r3
 800766e:	4a09      	ldr	r2, [pc, #36]	; (8007694 <HAL_RCC_ClockConfig+0x1c4>)
 8007670:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007672:	4b09      	ldr	r3, [pc, #36]	; (8007698 <HAL_RCC_ClockConfig+0x1c8>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4618      	mov	r0, r3
 8007678:	f7fd fd08 	bl	800508c <HAL_InitTick>

  return HAL_OK;
 800767c:	2300      	movs	r3, #0
}
 800767e:	4618      	mov	r0, r3
 8007680:	3710      	adds	r7, #16
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}
 8007686:	bf00      	nop
 8007688:	40023c00 	.word	0x40023c00
 800768c:	40023800 	.word	0x40023800
 8007690:	08011da8 	.word	0x08011da8
 8007694:	20000004 	.word	0x20000004
 8007698:	20000008 	.word	0x20000008

0800769c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800769c:	b480      	push	{r7}
 800769e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076a0:	4b03      	ldr	r3, [pc, #12]	; (80076b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80076a2:	681b      	ldr	r3, [r3, #0]
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr
 80076ae:	bf00      	nop
 80076b0:	20000004 	.word	0x20000004

080076b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80076b8:	f7ff fff0 	bl	800769c <HAL_RCC_GetHCLKFreq>
 80076bc:	4602      	mov	r2, r0
 80076be:	4b05      	ldr	r3, [pc, #20]	; (80076d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	0a9b      	lsrs	r3, r3, #10
 80076c4:	f003 0307 	and.w	r3, r3, #7
 80076c8:	4903      	ldr	r1, [pc, #12]	; (80076d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80076ca:	5ccb      	ldrb	r3, [r1, r3]
 80076cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	bd80      	pop	{r7, pc}
 80076d4:	40023800 	.word	0x40023800
 80076d8:	08011db8 	.word	0x08011db8

080076dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80076e0:	f7ff ffdc 	bl	800769c <HAL_RCC_GetHCLKFreq>
 80076e4:	4602      	mov	r2, r0
 80076e6:	4b05      	ldr	r3, [pc, #20]	; (80076fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	0b5b      	lsrs	r3, r3, #13
 80076ec:	f003 0307 	and.w	r3, r3, #7
 80076f0:	4903      	ldr	r1, [pc, #12]	; (8007700 <HAL_RCC_GetPCLK2Freq+0x24>)
 80076f2:	5ccb      	ldrb	r3, [r1, r3]
 80076f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	bd80      	pop	{r7, pc}
 80076fc:	40023800 	.word	0x40023800
 8007700:	08011db8 	.word	0x08011db8

08007704 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007704:	b480      	push	{r7}
 8007706:	b083      	sub	sp, #12
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	220f      	movs	r2, #15
 8007712:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007714:	4b12      	ldr	r3, [pc, #72]	; (8007760 <HAL_RCC_GetClockConfig+0x5c>)
 8007716:	689b      	ldr	r3, [r3, #8]
 8007718:	f003 0203 	and.w	r2, r3, #3
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007720:	4b0f      	ldr	r3, [pc, #60]	; (8007760 <HAL_RCC_GetClockConfig+0x5c>)
 8007722:	689b      	ldr	r3, [r3, #8]
 8007724:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800772c:	4b0c      	ldr	r3, [pc, #48]	; (8007760 <HAL_RCC_GetClockConfig+0x5c>)
 800772e:	689b      	ldr	r3, [r3, #8]
 8007730:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007738:	4b09      	ldr	r3, [pc, #36]	; (8007760 <HAL_RCC_GetClockConfig+0x5c>)
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	08db      	lsrs	r3, r3, #3
 800773e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007746:	4b07      	ldr	r3, [pc, #28]	; (8007764 <HAL_RCC_GetClockConfig+0x60>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 020f 	and.w	r2, r3, #15
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	601a      	str	r2, [r3, #0]
}
 8007752:	bf00      	nop
 8007754:	370c      	adds	r7, #12
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop
 8007760:	40023800 	.word	0x40023800
 8007764:	40023c00 	.word	0x40023c00

08007768 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b08c      	sub	sp, #48	; 0x30
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007770:	2300      	movs	r3, #0
 8007772:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8007774:	2300      	movs	r3, #0
 8007776:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8007778:	2300      	movs	r3, #0
 800777a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 800777c:	2300      	movs	r3, #0
 800777e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8007780:	2300      	movs	r3, #0
 8007782:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8007784:	2300      	movs	r3, #0
 8007786:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8007788:	2300      	movs	r3, #0
 800778a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 800778c:	2300      	movs	r3, #0
 800778e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8007790:	2300      	movs	r3, #0
 8007792:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f003 0301 	and.w	r3, r3, #1
 800779c:	2b00      	cmp	r3, #0
 800779e:	d010      	beq.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80077a0:	4b6f      	ldr	r3, [pc, #444]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80077a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077a6:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ae:	496c      	ldr	r1, [pc, #432]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80077b0:	4313      	orrs	r3, r2
 80077b2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d101      	bne.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80077be:	2301      	movs	r3, #1
 80077c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 0302 	and.w	r3, r3, #2
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d010      	beq.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80077ce:	4b64      	ldr	r3, [pc, #400]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80077d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077d4:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077dc:	4960      	ldr	r1, [pc, #384]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80077de:	4313      	orrs	r3, r2
 80077e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d101      	bne.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80077ec:	2301      	movs	r3, #1
 80077ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f003 0304 	and.w	r3, r3, #4
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d017      	beq.n	800782c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80077fc:	4b58      	ldr	r3, [pc, #352]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80077fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007802:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800780a:	4955      	ldr	r1, [pc, #340]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800780c:	4313      	orrs	r3, r2
 800780e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007816:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800781a:	d101      	bne.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800781c:	2301      	movs	r3, #1
 800781e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007824:	2b00      	cmp	r3, #0
 8007826:	d101      	bne.n	800782c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8007828:	2301      	movs	r3, #1
 800782a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 0308 	and.w	r3, r3, #8
 8007834:	2b00      	cmp	r3, #0
 8007836:	d017      	beq.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007838:	4b49      	ldr	r3, [pc, #292]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800783a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800783e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007846:	4946      	ldr	r1, [pc, #280]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007848:	4313      	orrs	r3, r2
 800784a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007852:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007856:	d101      	bne.n	800785c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8007858:	2301      	movs	r3, #1
 800785a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007860:	2b00      	cmp	r3, #0
 8007862:	d101      	bne.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8007864:	2301      	movs	r3, #1
 8007866:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f003 0320 	and.w	r3, r3, #32
 8007870:	2b00      	cmp	r3, #0
 8007872:	f000 808a 	beq.w	800798a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007876:	2300      	movs	r3, #0
 8007878:	60bb      	str	r3, [r7, #8]
 800787a:	4b39      	ldr	r3, [pc, #228]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800787c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800787e:	4a38      	ldr	r2, [pc, #224]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007884:	6413      	str	r3, [r2, #64]	; 0x40
 8007886:	4b36      	ldr	r3, [pc, #216]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800788a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800788e:	60bb      	str	r3, [r7, #8]
 8007890:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007892:	4b34      	ldr	r3, [pc, #208]	; (8007964 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	4a33      	ldr	r2, [pc, #204]	; (8007964 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007898:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800789c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800789e:	f7fd ff23 	bl	80056e8 <HAL_GetTick>
 80078a2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80078a4:	e008      	b.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80078a6:	f7fd ff1f 	bl	80056e8 <HAL_GetTick>
 80078aa:	4602      	mov	r2, r0
 80078ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ae:	1ad3      	subs	r3, r2, r3
 80078b0:	2b02      	cmp	r3, #2
 80078b2:	d901      	bls.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80078b4:	2303      	movs	r3, #3
 80078b6:	e278      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80078b8:	4b2a      	ldr	r3, [pc, #168]	; (8007964 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d0f0      	beq.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80078c4:	4b26      	ldr	r3, [pc, #152]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80078c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078cc:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80078ce:	6a3b      	ldr	r3, [r7, #32]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d02f      	beq.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078dc:	6a3a      	ldr	r2, [r7, #32]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d028      	beq.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80078e2:	4b1f      	ldr	r3, [pc, #124]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80078e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078ea:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80078ec:	4b1e      	ldr	r3, [pc, #120]	; (8007968 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80078ee:	2201      	movs	r2, #1
 80078f0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80078f2:	4b1d      	ldr	r3, [pc, #116]	; (8007968 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80078f4:	2200      	movs	r2, #0
 80078f6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80078f8:	4a19      	ldr	r2, [pc, #100]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80078fa:	6a3b      	ldr	r3, [r7, #32]
 80078fc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80078fe:	4b18      	ldr	r3, [pc, #96]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007902:	f003 0301 	and.w	r3, r3, #1
 8007906:	2b01      	cmp	r3, #1
 8007908:	d114      	bne.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800790a:	f7fd feed 	bl	80056e8 <HAL_GetTick>
 800790e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007910:	e00a      	b.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007912:	f7fd fee9 	bl	80056e8 <HAL_GetTick>
 8007916:	4602      	mov	r2, r0
 8007918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800791a:	1ad3      	subs	r3, r2, r3
 800791c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007920:	4293      	cmp	r3, r2
 8007922:	d901      	bls.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8007924:	2303      	movs	r3, #3
 8007926:	e240      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007928:	4b0d      	ldr	r3, [pc, #52]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800792a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800792c:	f003 0302 	and.w	r3, r3, #2
 8007930:	2b00      	cmp	r3, #0
 8007932:	d0ee      	beq.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007938:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800793c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007940:	d114      	bne.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8007942:	4b07      	ldr	r3, [pc, #28]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800794e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007952:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007956:	4902      	ldr	r1, [pc, #8]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007958:	4313      	orrs	r3, r2
 800795a:	608b      	str	r3, [r1, #8]
 800795c:	e00c      	b.n	8007978 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800795e:	bf00      	nop
 8007960:	40023800 	.word	0x40023800
 8007964:	40007000 	.word	0x40007000
 8007968:	42470e40 	.word	0x42470e40
 800796c:	4b4a      	ldr	r3, [pc, #296]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	4a49      	ldr	r2, [pc, #292]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007972:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007976:	6093      	str	r3, [r2, #8]
 8007978:	4b47      	ldr	r3, [pc, #284]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800797a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007980:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007984:	4944      	ldr	r1, [pc, #272]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007986:	4313      	orrs	r3, r2
 8007988:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 0310 	and.w	r3, r3, #16
 8007992:	2b00      	cmp	r3, #0
 8007994:	d004      	beq.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 800799c:	4b3f      	ldr	r3, [pc, #252]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800799e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d00a      	beq.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80079ac:	4b3a      	ldr	r3, [pc, #232]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80079ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80079b2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079ba:	4937      	ldr	r1, [pc, #220]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80079bc:	4313      	orrs	r3, r2
 80079be:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d00a      	beq.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80079ce:	4b32      	ldr	r3, [pc, #200]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80079d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80079d4:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079dc:	492e      	ldr	r1, [pc, #184]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80079de:	4313      	orrs	r3, r2
 80079e0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d011      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80079f0:	4b29      	ldr	r3, [pc, #164]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80079f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80079f6:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079fe:	4926      	ldr	r1, [pc, #152]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007a00:	4313      	orrs	r3, r2
 8007a02:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007a0e:	d101      	bne.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8007a10:	2301      	movs	r3, #1
 8007a12:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d00a      	beq.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8007a20:	4b1d      	ldr	r3, [pc, #116]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007a22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a26:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a2e:	491a      	ldr	r1, [pc, #104]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007a30:	4313      	orrs	r3, r2
 8007a32:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d011      	beq.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8007a42:	4b15      	ldr	r3, [pc, #84]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a48:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a50:	4911      	ldr	r1, [pc, #68]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007a52:	4313      	orrs	r3, r2
 8007a54:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a60:	d101      	bne.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8007a62:	2301      	movs	r3, #1
 8007a64:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d005      	beq.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a74:	f040 80ff 	bne.w	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007a78:	4b09      	ldr	r3, [pc, #36]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007a7e:	f7fd fe33 	bl	80056e8 <HAL_GetTick>
 8007a82:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007a84:	e00e      	b.n	8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007a86:	f7fd fe2f 	bl	80056e8 <HAL_GetTick>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a8e:	1ad3      	subs	r3, r2, r3
 8007a90:	2b02      	cmp	r3, #2
 8007a92:	d907      	bls.n	8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a94:	2303      	movs	r3, #3
 8007a96:	e188      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007a98:	40023800 	.word	0x40023800
 8007a9c:	424711e0 	.word	0x424711e0
 8007aa0:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007aa4:	4b7e      	ldr	r3, [pc, #504]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d1ea      	bne.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 0301 	and.w	r3, r3, #1
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d003      	beq.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d009      	beq.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d028      	beq.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d124      	bne.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007ad8:	4b71      	ldr	r3, [pc, #452]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ade:	0c1b      	lsrs	r3, r3, #16
 8007ae0:	f003 0303 	and.w	r3, r3, #3
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	005b      	lsls	r3, r3, #1
 8007ae8:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007aea:	4b6d      	ldr	r3, [pc, #436]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007aec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007af0:	0e1b      	lsrs	r3, r3, #24
 8007af2:	f003 030f 	and.w	r3, r3, #15
 8007af6:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	019b      	lsls	r3, r3, #6
 8007b02:	431a      	orrs	r2, r3
 8007b04:	69fb      	ldr	r3, [r7, #28]
 8007b06:	085b      	lsrs	r3, r3, #1
 8007b08:	3b01      	subs	r3, #1
 8007b0a:	041b      	lsls	r3, r3, #16
 8007b0c:	431a      	orrs	r2, r3
 8007b0e:	69bb      	ldr	r3, [r7, #24]
 8007b10:	061b      	lsls	r3, r3, #24
 8007b12:	431a      	orrs	r2, r3
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	695b      	ldr	r3, [r3, #20]
 8007b18:	071b      	lsls	r3, r3, #28
 8007b1a:	4961      	ldr	r1, [pc, #388]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f003 0304 	and.w	r3, r3, #4
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d004      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b36:	d00a      	beq.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d035      	beq.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b4c:	d130      	bne.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007b4e:	4b54      	ldr	r3, [pc, #336]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b54:	0c1b      	lsrs	r3, r3, #16
 8007b56:	f003 0303 	and.w	r3, r3, #3
 8007b5a:	3301      	adds	r3, #1
 8007b5c:	005b      	lsls	r3, r3, #1
 8007b5e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007b60:	4b4f      	ldr	r3, [pc, #316]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b66:	0f1b      	lsrs	r3, r3, #28
 8007b68:	f003 0307 	and.w	r3, r3, #7
 8007b6c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	685a      	ldr	r2, [r3, #4]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	019b      	lsls	r3, r3, #6
 8007b78:	431a      	orrs	r2, r3
 8007b7a:	69fb      	ldr	r3, [r7, #28]
 8007b7c:	085b      	lsrs	r3, r3, #1
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	041b      	lsls	r3, r3, #16
 8007b82:	431a      	orrs	r2, r3
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	691b      	ldr	r3, [r3, #16]
 8007b88:	061b      	lsls	r3, r3, #24
 8007b8a:	431a      	orrs	r2, r3
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	071b      	lsls	r3, r3, #28
 8007b90:	4943      	ldr	r1, [pc, #268]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b92:	4313      	orrs	r3, r2
 8007b94:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007b98:	4b41      	ldr	r3, [pc, #260]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007b9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b9e:	f023 021f 	bic.w	r2, r3, #31
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	493d      	ldr	r1, [pc, #244]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007baa:	4313      	orrs	r3, r2
 8007bac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d029      	beq.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bc0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007bc4:	d124      	bne.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007bc6:	4b36      	ldr	r3, [pc, #216]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007bc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007bcc:	0c1b      	lsrs	r3, r3, #16
 8007bce:	f003 0303 	and.w	r3, r3, #3
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	005b      	lsls	r3, r3, #1
 8007bd6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007bd8:	4b31      	ldr	r3, [pc, #196]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007bda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007bde:	0f1b      	lsrs	r3, r3, #28
 8007be0:	f003 0307 	and.w	r3, r3, #7
 8007be4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	685a      	ldr	r2, [r3, #4]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	019b      	lsls	r3, r3, #6
 8007bf0:	431a      	orrs	r2, r3
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	085b      	lsrs	r3, r3, #1
 8007bf8:	3b01      	subs	r3, #1
 8007bfa:	041b      	lsls	r3, r3, #16
 8007bfc:	431a      	orrs	r2, r3
 8007bfe:	69bb      	ldr	r3, [r7, #24]
 8007c00:	061b      	lsls	r3, r3, #24
 8007c02:	431a      	orrs	r2, r3
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	071b      	lsls	r3, r3, #28
 8007c08:	4925      	ldr	r1, [pc, #148]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d016      	beq.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	685a      	ldr	r2, [r3, #4]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	019b      	lsls	r3, r3, #6
 8007c26:	431a      	orrs	r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	085b      	lsrs	r3, r3, #1
 8007c2e:	3b01      	subs	r3, #1
 8007c30:	041b      	lsls	r3, r3, #16
 8007c32:	431a      	orrs	r2, r3
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	691b      	ldr	r3, [r3, #16]
 8007c38:	061b      	lsls	r3, r3, #24
 8007c3a:	431a      	orrs	r2, r3
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	695b      	ldr	r3, [r3, #20]
 8007c40:	071b      	lsls	r3, r3, #28
 8007c42:	4917      	ldr	r1, [pc, #92]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c44:	4313      	orrs	r3, r2
 8007c46:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007c4a:	4b16      	ldr	r3, [pc, #88]	; (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007c50:	f7fd fd4a 	bl	80056e8 <HAL_GetTick>
 8007c54:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007c56:	e008      	b.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007c58:	f7fd fd46 	bl	80056e8 <HAL_GetTick>
 8007c5c:	4602      	mov	r2, r0
 8007c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c60:	1ad3      	subs	r3, r2, r3
 8007c62:	2b02      	cmp	r3, #2
 8007c64:	d901      	bls.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007c66:	2303      	movs	r3, #3
 8007c68:	e09f      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007c6a:	4b0d      	ldr	r3, [pc, #52]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d0f0      	beq.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8007c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	f040 8095 	bne.w	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007c7e:	4b0a      	ldr	r3, [pc, #40]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007c80:	2200      	movs	r2, #0
 8007c82:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007c84:	f7fd fd30 	bl	80056e8 <HAL_GetTick>
 8007c88:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007c8a:	e00f      	b.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007c8c:	f7fd fd2c 	bl	80056e8 <HAL_GetTick>
 8007c90:	4602      	mov	r2, r0
 8007c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c94:	1ad3      	subs	r3, r2, r3
 8007c96:	2b02      	cmp	r3, #2
 8007c98:	d908      	bls.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	e085      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007c9e:	bf00      	nop
 8007ca0:	40023800 	.word	0x40023800
 8007ca4:	42470068 	.word	0x42470068
 8007ca8:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007cac:	4b41      	ldr	r3, [pc, #260]	; (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007cb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007cb8:	d0e8      	beq.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f003 0304 	and.w	r3, r3, #4
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d003      	beq.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0x566>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d009      	beq.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d02b      	beq.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d127      	bne.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8007ce2:	4b34      	ldr	r3, [pc, #208]	; (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ce8:	0c1b      	lsrs	r3, r3, #16
 8007cea:	f003 0303 	and.w	r3, r3, #3
 8007cee:	3301      	adds	r3, #1
 8007cf0:	005b      	lsls	r3, r3, #1
 8007cf2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	699a      	ldr	r2, [r3, #24]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	69db      	ldr	r3, [r3, #28]
 8007cfc:	019b      	lsls	r3, r3, #6
 8007cfe:	431a      	orrs	r2, r3
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	085b      	lsrs	r3, r3, #1
 8007d04:	3b01      	subs	r3, #1
 8007d06:	041b      	lsls	r3, r3, #16
 8007d08:	431a      	orrs	r2, r3
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d0e:	061b      	lsls	r3, r3, #24
 8007d10:	4928      	ldr	r1, [pc, #160]	; (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007d12:	4313      	orrs	r3, r2
 8007d14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007d18:	4b26      	ldr	r3, [pc, #152]	; (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007d1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d1e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d26:	3b01      	subs	r3, #1
 8007d28:	021b      	lsls	r3, r3, #8
 8007d2a:	4922      	ldr	r1, [pc, #136]	; (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d01d      	beq.n	8007d7a <HAL_RCCEx_PeriphCLKConfig+0x612>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007d46:	d118      	bne.n	8007d7a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007d48:	4b1a      	ldr	r3, [pc, #104]	; (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d4e:	0e1b      	lsrs	r3, r3, #24
 8007d50:	f003 030f 	and.w	r3, r3, #15
 8007d54:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	699a      	ldr	r2, [r3, #24]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	69db      	ldr	r3, [r3, #28]
 8007d5e:	019b      	lsls	r3, r3, #6
 8007d60:	431a      	orrs	r2, r3
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a1b      	ldr	r3, [r3, #32]
 8007d66:	085b      	lsrs	r3, r3, #1
 8007d68:	3b01      	subs	r3, #1
 8007d6a:	041b      	lsls	r3, r3, #16
 8007d6c:	431a      	orrs	r2, r3
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	061b      	lsls	r3, r3, #24
 8007d72:	4910      	ldr	r1, [pc, #64]	; (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007d74:	4313      	orrs	r3, r2
 8007d76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007d7a:	4b0f      	ldr	r3, [pc, #60]	; (8007db8 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007d80:	f7fd fcb2 	bl	80056e8 <HAL_GetTick>
 8007d84:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007d86:	e008      	b.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007d88:	f7fd fcae 	bl	80056e8 <HAL_GetTick>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d90:	1ad3      	subs	r3, r2, r3
 8007d92:	2b02      	cmp	r3, #2
 8007d94:	d901      	bls.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d96:	2303      	movs	r3, #3
 8007d98:	e007      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007d9a:	4b06      	ldr	r3, [pc, #24]	; (8007db4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007da2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007da6:	d1ef      	bne.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8007da8:	2300      	movs	r3, #0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3730      	adds	r7, #48	; 0x30
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
 8007db2:	bf00      	nop
 8007db4:	40023800 	.word	0x40023800
 8007db8:	42470070 	.word	0x42470070

08007dbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007dbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007dc0:	b0ae      	sub	sp, #184	; 0xb8
 8007dc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007de2:	4bcb      	ldr	r3, [pc, #812]	; (8008110 <HAL_RCC_GetSysClockFreq+0x354>)
 8007de4:	689b      	ldr	r3, [r3, #8]
 8007de6:	f003 030c 	and.w	r3, r3, #12
 8007dea:	2b0c      	cmp	r3, #12
 8007dec:	f200 8206 	bhi.w	80081fc <HAL_RCC_GetSysClockFreq+0x440>
 8007df0:	a201      	add	r2, pc, #4	; (adr r2, 8007df8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007df6:	bf00      	nop
 8007df8:	08007e2d 	.word	0x08007e2d
 8007dfc:	080081fd 	.word	0x080081fd
 8007e00:	080081fd 	.word	0x080081fd
 8007e04:	080081fd 	.word	0x080081fd
 8007e08:	08007e35 	.word	0x08007e35
 8007e0c:	080081fd 	.word	0x080081fd
 8007e10:	080081fd 	.word	0x080081fd
 8007e14:	080081fd 	.word	0x080081fd
 8007e18:	08007e3d 	.word	0x08007e3d
 8007e1c:	080081fd 	.word	0x080081fd
 8007e20:	080081fd 	.word	0x080081fd
 8007e24:	080081fd 	.word	0x080081fd
 8007e28:	0800802d 	.word	0x0800802d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e2c:	4bb9      	ldr	r3, [pc, #740]	; (8008114 <HAL_RCC_GetSysClockFreq+0x358>)
 8007e2e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8007e32:	e1e7      	b.n	8008204 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007e34:	4bb8      	ldr	r3, [pc, #736]	; (8008118 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007e36:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007e3a:	e1e3      	b.n	8008204 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007e3c:	4bb4      	ldr	r3, [pc, #720]	; (8008110 <HAL_RCC_GetSysClockFreq+0x354>)
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e44:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007e48:	4bb1      	ldr	r3, [pc, #708]	; (8008110 <HAL_RCC_GetSysClockFreq+0x354>)
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d071      	beq.n	8007f38 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e54:	4bae      	ldr	r3, [pc, #696]	; (8008110 <HAL_RCC_GetSysClockFreq+0x354>)
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	099b      	lsrs	r3, r3, #6
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007e60:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007e64:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e6c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007e70:	2300      	movs	r3, #0
 8007e72:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007e76:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007e7a:	4622      	mov	r2, r4
 8007e7c:	462b      	mov	r3, r5
 8007e7e:	f04f 0000 	mov.w	r0, #0
 8007e82:	f04f 0100 	mov.w	r1, #0
 8007e86:	0159      	lsls	r1, r3, #5
 8007e88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e8c:	0150      	lsls	r0, r2, #5
 8007e8e:	4602      	mov	r2, r0
 8007e90:	460b      	mov	r3, r1
 8007e92:	4621      	mov	r1, r4
 8007e94:	1a51      	subs	r1, r2, r1
 8007e96:	6439      	str	r1, [r7, #64]	; 0x40
 8007e98:	4629      	mov	r1, r5
 8007e9a:	eb63 0301 	sbc.w	r3, r3, r1
 8007e9e:	647b      	str	r3, [r7, #68]	; 0x44
 8007ea0:	f04f 0200 	mov.w	r2, #0
 8007ea4:	f04f 0300 	mov.w	r3, #0
 8007ea8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8007eac:	4649      	mov	r1, r9
 8007eae:	018b      	lsls	r3, r1, #6
 8007eb0:	4641      	mov	r1, r8
 8007eb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007eb6:	4641      	mov	r1, r8
 8007eb8:	018a      	lsls	r2, r1, #6
 8007eba:	4641      	mov	r1, r8
 8007ebc:	1a51      	subs	r1, r2, r1
 8007ebe:	63b9      	str	r1, [r7, #56]	; 0x38
 8007ec0:	4649      	mov	r1, r9
 8007ec2:	eb63 0301 	sbc.w	r3, r3, r1
 8007ec6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007ec8:	f04f 0200 	mov.w	r2, #0
 8007ecc:	f04f 0300 	mov.w	r3, #0
 8007ed0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8007ed4:	4649      	mov	r1, r9
 8007ed6:	00cb      	lsls	r3, r1, #3
 8007ed8:	4641      	mov	r1, r8
 8007eda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ede:	4641      	mov	r1, r8
 8007ee0:	00ca      	lsls	r2, r1, #3
 8007ee2:	4610      	mov	r0, r2
 8007ee4:	4619      	mov	r1, r3
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	4622      	mov	r2, r4
 8007eea:	189b      	adds	r3, r3, r2
 8007eec:	633b      	str	r3, [r7, #48]	; 0x30
 8007eee:	462b      	mov	r3, r5
 8007ef0:	460a      	mov	r2, r1
 8007ef2:	eb42 0303 	adc.w	r3, r2, r3
 8007ef6:	637b      	str	r3, [r7, #52]	; 0x34
 8007ef8:	f04f 0200 	mov.w	r2, #0
 8007efc:	f04f 0300 	mov.w	r3, #0
 8007f00:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007f04:	4629      	mov	r1, r5
 8007f06:	024b      	lsls	r3, r1, #9
 8007f08:	4621      	mov	r1, r4
 8007f0a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007f0e:	4621      	mov	r1, r4
 8007f10:	024a      	lsls	r2, r1, #9
 8007f12:	4610      	mov	r0, r2
 8007f14:	4619      	mov	r1, r3
 8007f16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007f20:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007f24:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007f28:	f7f8 fece 	bl	8000cc8 <__aeabi_uldivmod>
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	460b      	mov	r3, r1
 8007f30:	4613      	mov	r3, r2
 8007f32:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007f36:	e067      	b.n	8008008 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f38:	4b75      	ldr	r3, [pc, #468]	; (8008110 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	099b      	lsrs	r3, r3, #6
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007f44:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8007f48:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007f4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f50:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f52:	2300      	movs	r3, #0
 8007f54:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007f56:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8007f5a:	4622      	mov	r2, r4
 8007f5c:	462b      	mov	r3, r5
 8007f5e:	f04f 0000 	mov.w	r0, #0
 8007f62:	f04f 0100 	mov.w	r1, #0
 8007f66:	0159      	lsls	r1, r3, #5
 8007f68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f6c:	0150      	lsls	r0, r2, #5
 8007f6e:	4602      	mov	r2, r0
 8007f70:	460b      	mov	r3, r1
 8007f72:	4621      	mov	r1, r4
 8007f74:	1a51      	subs	r1, r2, r1
 8007f76:	62b9      	str	r1, [r7, #40]	; 0x28
 8007f78:	4629      	mov	r1, r5
 8007f7a:	eb63 0301 	sbc.w	r3, r3, r1
 8007f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f80:	f04f 0200 	mov.w	r2, #0
 8007f84:	f04f 0300 	mov.w	r3, #0
 8007f88:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8007f8c:	4649      	mov	r1, r9
 8007f8e:	018b      	lsls	r3, r1, #6
 8007f90:	4641      	mov	r1, r8
 8007f92:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007f96:	4641      	mov	r1, r8
 8007f98:	018a      	lsls	r2, r1, #6
 8007f9a:	4641      	mov	r1, r8
 8007f9c:	ebb2 0a01 	subs.w	sl, r2, r1
 8007fa0:	4649      	mov	r1, r9
 8007fa2:	eb63 0b01 	sbc.w	fp, r3, r1
 8007fa6:	f04f 0200 	mov.w	r2, #0
 8007faa:	f04f 0300 	mov.w	r3, #0
 8007fae:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007fb2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007fb6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007fba:	4692      	mov	sl, r2
 8007fbc:	469b      	mov	fp, r3
 8007fbe:	4623      	mov	r3, r4
 8007fc0:	eb1a 0303 	adds.w	r3, sl, r3
 8007fc4:	623b      	str	r3, [r7, #32]
 8007fc6:	462b      	mov	r3, r5
 8007fc8:	eb4b 0303 	adc.w	r3, fp, r3
 8007fcc:	627b      	str	r3, [r7, #36]	; 0x24
 8007fce:	f04f 0200 	mov.w	r2, #0
 8007fd2:	f04f 0300 	mov.w	r3, #0
 8007fd6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007fda:	4629      	mov	r1, r5
 8007fdc:	028b      	lsls	r3, r1, #10
 8007fde:	4621      	mov	r1, r4
 8007fe0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007fe4:	4621      	mov	r1, r4
 8007fe6:	028a      	lsls	r2, r1, #10
 8007fe8:	4610      	mov	r0, r2
 8007fea:	4619      	mov	r1, r3
 8007fec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	673b      	str	r3, [r7, #112]	; 0x70
 8007ff4:	677a      	str	r2, [r7, #116]	; 0x74
 8007ff6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007ffa:	f7f8 fe65 	bl	8000cc8 <__aeabi_uldivmod>
 8007ffe:	4602      	mov	r2, r0
 8008000:	460b      	mov	r3, r1
 8008002:	4613      	mov	r3, r2
 8008004:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008008:	4b41      	ldr	r3, [pc, #260]	; (8008110 <HAL_RCC_GetSysClockFreq+0x354>)
 800800a:	685b      	ldr	r3, [r3, #4]
 800800c:	0c1b      	lsrs	r3, r3, #16
 800800e:	f003 0303 	and.w	r3, r3, #3
 8008012:	3301      	adds	r3, #1
 8008014:	005b      	lsls	r3, r3, #1
 8008016:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800801a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800801e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008022:	fbb2 f3f3 	udiv	r3, r2, r3
 8008026:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800802a:	e0eb      	b.n	8008204 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800802c:	4b38      	ldr	r3, [pc, #224]	; (8008110 <HAL_RCC_GetSysClockFreq+0x354>)
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008034:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008038:	4b35      	ldr	r3, [pc, #212]	; (8008110 <HAL_RCC_GetSysClockFreq+0x354>)
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008040:	2b00      	cmp	r3, #0
 8008042:	d06b      	beq.n	800811c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008044:	4b32      	ldr	r3, [pc, #200]	; (8008110 <HAL_RCC_GetSysClockFreq+0x354>)
 8008046:	685b      	ldr	r3, [r3, #4]
 8008048:	099b      	lsrs	r3, r3, #6
 800804a:	2200      	movs	r2, #0
 800804c:	66bb      	str	r3, [r7, #104]	; 0x68
 800804e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008050:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008052:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008056:	663b      	str	r3, [r7, #96]	; 0x60
 8008058:	2300      	movs	r3, #0
 800805a:	667b      	str	r3, [r7, #100]	; 0x64
 800805c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8008060:	4622      	mov	r2, r4
 8008062:	462b      	mov	r3, r5
 8008064:	f04f 0000 	mov.w	r0, #0
 8008068:	f04f 0100 	mov.w	r1, #0
 800806c:	0159      	lsls	r1, r3, #5
 800806e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008072:	0150      	lsls	r0, r2, #5
 8008074:	4602      	mov	r2, r0
 8008076:	460b      	mov	r3, r1
 8008078:	4621      	mov	r1, r4
 800807a:	1a51      	subs	r1, r2, r1
 800807c:	61b9      	str	r1, [r7, #24]
 800807e:	4629      	mov	r1, r5
 8008080:	eb63 0301 	sbc.w	r3, r3, r1
 8008084:	61fb      	str	r3, [r7, #28]
 8008086:	f04f 0200 	mov.w	r2, #0
 800808a:	f04f 0300 	mov.w	r3, #0
 800808e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8008092:	4659      	mov	r1, fp
 8008094:	018b      	lsls	r3, r1, #6
 8008096:	4651      	mov	r1, sl
 8008098:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800809c:	4651      	mov	r1, sl
 800809e:	018a      	lsls	r2, r1, #6
 80080a0:	4651      	mov	r1, sl
 80080a2:	ebb2 0801 	subs.w	r8, r2, r1
 80080a6:	4659      	mov	r1, fp
 80080a8:	eb63 0901 	sbc.w	r9, r3, r1
 80080ac:	f04f 0200 	mov.w	r2, #0
 80080b0:	f04f 0300 	mov.w	r3, #0
 80080b4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80080b8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80080bc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80080c0:	4690      	mov	r8, r2
 80080c2:	4699      	mov	r9, r3
 80080c4:	4623      	mov	r3, r4
 80080c6:	eb18 0303 	adds.w	r3, r8, r3
 80080ca:	613b      	str	r3, [r7, #16]
 80080cc:	462b      	mov	r3, r5
 80080ce:	eb49 0303 	adc.w	r3, r9, r3
 80080d2:	617b      	str	r3, [r7, #20]
 80080d4:	f04f 0200 	mov.w	r2, #0
 80080d8:	f04f 0300 	mov.w	r3, #0
 80080dc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80080e0:	4629      	mov	r1, r5
 80080e2:	024b      	lsls	r3, r1, #9
 80080e4:	4621      	mov	r1, r4
 80080e6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80080ea:	4621      	mov	r1, r4
 80080ec:	024a      	lsls	r2, r1, #9
 80080ee:	4610      	mov	r0, r2
 80080f0:	4619      	mov	r1, r3
 80080f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80080f6:	2200      	movs	r2, #0
 80080f8:	65bb      	str	r3, [r7, #88]	; 0x58
 80080fa:	65fa      	str	r2, [r7, #92]	; 0x5c
 80080fc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008100:	f7f8 fde2 	bl	8000cc8 <__aeabi_uldivmod>
 8008104:	4602      	mov	r2, r0
 8008106:	460b      	mov	r3, r1
 8008108:	4613      	mov	r3, r2
 800810a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800810e:	e065      	b.n	80081dc <HAL_RCC_GetSysClockFreq+0x420>
 8008110:	40023800 	.word	0x40023800
 8008114:	00f42400 	.word	0x00f42400
 8008118:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800811c:	4b3d      	ldr	r3, [pc, #244]	; (8008214 <HAL_RCC_GetSysClockFreq+0x458>)
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	099b      	lsrs	r3, r3, #6
 8008122:	2200      	movs	r2, #0
 8008124:	4618      	mov	r0, r3
 8008126:	4611      	mov	r1, r2
 8008128:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800812c:	653b      	str	r3, [r7, #80]	; 0x50
 800812e:	2300      	movs	r3, #0
 8008130:	657b      	str	r3, [r7, #84]	; 0x54
 8008132:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8008136:	4642      	mov	r2, r8
 8008138:	464b      	mov	r3, r9
 800813a:	f04f 0000 	mov.w	r0, #0
 800813e:	f04f 0100 	mov.w	r1, #0
 8008142:	0159      	lsls	r1, r3, #5
 8008144:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008148:	0150      	lsls	r0, r2, #5
 800814a:	4602      	mov	r2, r0
 800814c:	460b      	mov	r3, r1
 800814e:	4641      	mov	r1, r8
 8008150:	1a51      	subs	r1, r2, r1
 8008152:	60b9      	str	r1, [r7, #8]
 8008154:	4649      	mov	r1, r9
 8008156:	eb63 0301 	sbc.w	r3, r3, r1
 800815a:	60fb      	str	r3, [r7, #12]
 800815c:	f04f 0200 	mov.w	r2, #0
 8008160:	f04f 0300 	mov.w	r3, #0
 8008164:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008168:	4659      	mov	r1, fp
 800816a:	018b      	lsls	r3, r1, #6
 800816c:	4651      	mov	r1, sl
 800816e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008172:	4651      	mov	r1, sl
 8008174:	018a      	lsls	r2, r1, #6
 8008176:	4651      	mov	r1, sl
 8008178:	1a54      	subs	r4, r2, r1
 800817a:	4659      	mov	r1, fp
 800817c:	eb63 0501 	sbc.w	r5, r3, r1
 8008180:	f04f 0200 	mov.w	r2, #0
 8008184:	f04f 0300 	mov.w	r3, #0
 8008188:	00eb      	lsls	r3, r5, #3
 800818a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800818e:	00e2      	lsls	r2, r4, #3
 8008190:	4614      	mov	r4, r2
 8008192:	461d      	mov	r5, r3
 8008194:	4643      	mov	r3, r8
 8008196:	18e3      	adds	r3, r4, r3
 8008198:	603b      	str	r3, [r7, #0]
 800819a:	464b      	mov	r3, r9
 800819c:	eb45 0303 	adc.w	r3, r5, r3
 80081a0:	607b      	str	r3, [r7, #4]
 80081a2:	f04f 0200 	mov.w	r2, #0
 80081a6:	f04f 0300 	mov.w	r3, #0
 80081aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80081ae:	4629      	mov	r1, r5
 80081b0:	028b      	lsls	r3, r1, #10
 80081b2:	4621      	mov	r1, r4
 80081b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80081b8:	4621      	mov	r1, r4
 80081ba:	028a      	lsls	r2, r1, #10
 80081bc:	4610      	mov	r0, r2
 80081be:	4619      	mov	r1, r3
 80081c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80081c4:	2200      	movs	r2, #0
 80081c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80081c8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80081ca:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80081ce:	f7f8 fd7b 	bl	8000cc8 <__aeabi_uldivmod>
 80081d2:	4602      	mov	r2, r0
 80081d4:	460b      	mov	r3, r1
 80081d6:	4613      	mov	r3, r2
 80081d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80081dc:	4b0d      	ldr	r3, [pc, #52]	; (8008214 <HAL_RCC_GetSysClockFreq+0x458>)
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	0f1b      	lsrs	r3, r3, #28
 80081e2:	f003 0307 	and.w	r3, r3, #7
 80081e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80081ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80081ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80081f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80081f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80081fa:	e003      	b.n	8008204 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80081fc:	4b06      	ldr	r3, [pc, #24]	; (8008218 <HAL_RCC_GetSysClockFreq+0x45c>)
 80081fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008202:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008204:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008208:	4618      	mov	r0, r3
 800820a:	37b8      	adds	r7, #184	; 0xb8
 800820c:	46bd      	mov	sp, r7
 800820e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008212:	bf00      	nop
 8008214:	40023800 	.word	0x40023800
 8008218:	00f42400 	.word	0x00f42400

0800821c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b086      	sub	sp, #24
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d101      	bne.n	800822e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e28d      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f003 0301 	and.w	r3, r3, #1
 8008236:	2b00      	cmp	r3, #0
 8008238:	f000 8083 	beq.w	8008342 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800823c:	4b94      	ldr	r3, [pc, #592]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	f003 030c 	and.w	r3, r3, #12
 8008244:	2b04      	cmp	r3, #4
 8008246:	d019      	beq.n	800827c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008248:	4b91      	ldr	r3, [pc, #580]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008250:	2b08      	cmp	r3, #8
 8008252:	d106      	bne.n	8008262 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008254:	4b8e      	ldr	r3, [pc, #568]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800825c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008260:	d00c      	beq.n	800827c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008262:	4b8b      	ldr	r3, [pc, #556]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800826a:	2b0c      	cmp	r3, #12
 800826c:	d112      	bne.n	8008294 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800826e:	4b88      	ldr	r3, [pc, #544]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008276:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800827a:	d10b      	bne.n	8008294 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800827c:	4b84      	ldr	r3, [pc, #528]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008284:	2b00      	cmp	r3, #0
 8008286:	d05b      	beq.n	8008340 <HAL_RCC_OscConfig+0x124>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d157      	bne.n	8008340 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8008290:	2301      	movs	r3, #1
 8008292:	e25a      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	685b      	ldr	r3, [r3, #4]
 8008298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800829c:	d106      	bne.n	80082ac <HAL_RCC_OscConfig+0x90>
 800829e:	4b7c      	ldr	r3, [pc, #496]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a7b      	ldr	r2, [pc, #492]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80082a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082a8:	6013      	str	r3, [r2, #0]
 80082aa:	e01d      	b.n	80082e8 <HAL_RCC_OscConfig+0xcc>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80082b4:	d10c      	bne.n	80082d0 <HAL_RCC_OscConfig+0xb4>
 80082b6:	4b76      	ldr	r3, [pc, #472]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a75      	ldr	r2, [pc, #468]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80082bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80082c0:	6013      	str	r3, [r2, #0]
 80082c2:	4b73      	ldr	r3, [pc, #460]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a72      	ldr	r2, [pc, #456]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80082c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082cc:	6013      	str	r3, [r2, #0]
 80082ce:	e00b      	b.n	80082e8 <HAL_RCC_OscConfig+0xcc>
 80082d0:	4b6f      	ldr	r3, [pc, #444]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a6e      	ldr	r2, [pc, #440]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80082d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082da:	6013      	str	r3, [r2, #0]
 80082dc:	4b6c      	ldr	r3, [pc, #432]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a6b      	ldr	r2, [pc, #428]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80082e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80082e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d013      	beq.n	8008318 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082f0:	f7fd f9fa 	bl	80056e8 <HAL_GetTick>
 80082f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80082f6:	e008      	b.n	800830a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80082f8:	f7fd f9f6 	bl	80056e8 <HAL_GetTick>
 80082fc:	4602      	mov	r2, r0
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	1ad3      	subs	r3, r2, r3
 8008302:	2b64      	cmp	r3, #100	; 0x64
 8008304:	d901      	bls.n	800830a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008306:	2303      	movs	r3, #3
 8008308:	e21f      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800830a:	4b61      	ldr	r3, [pc, #388]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008312:	2b00      	cmp	r3, #0
 8008314:	d0f0      	beq.n	80082f8 <HAL_RCC_OscConfig+0xdc>
 8008316:	e014      	b.n	8008342 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008318:	f7fd f9e6 	bl	80056e8 <HAL_GetTick>
 800831c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800831e:	e008      	b.n	8008332 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008320:	f7fd f9e2 	bl	80056e8 <HAL_GetTick>
 8008324:	4602      	mov	r2, r0
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	1ad3      	subs	r3, r2, r3
 800832a:	2b64      	cmp	r3, #100	; 0x64
 800832c:	d901      	bls.n	8008332 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800832e:	2303      	movs	r3, #3
 8008330:	e20b      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008332:	4b57      	ldr	r3, [pc, #348]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800833a:	2b00      	cmp	r3, #0
 800833c:	d1f0      	bne.n	8008320 <HAL_RCC_OscConfig+0x104>
 800833e:	e000      	b.n	8008342 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008340:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f003 0302 	and.w	r3, r3, #2
 800834a:	2b00      	cmp	r3, #0
 800834c:	d06f      	beq.n	800842e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800834e:	4b50      	ldr	r3, [pc, #320]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	f003 030c 	and.w	r3, r3, #12
 8008356:	2b00      	cmp	r3, #0
 8008358:	d017      	beq.n	800838a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800835a:	4b4d      	ldr	r3, [pc, #308]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 800835c:	689b      	ldr	r3, [r3, #8]
 800835e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008362:	2b08      	cmp	r3, #8
 8008364:	d105      	bne.n	8008372 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008366:	4b4a      	ldr	r3, [pc, #296]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800836e:	2b00      	cmp	r3, #0
 8008370:	d00b      	beq.n	800838a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008372:	4b47      	ldr	r3, [pc, #284]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800837a:	2b0c      	cmp	r3, #12
 800837c:	d11c      	bne.n	80083b8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800837e:	4b44      	ldr	r3, [pc, #272]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008386:	2b00      	cmp	r3, #0
 8008388:	d116      	bne.n	80083b8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800838a:	4b41      	ldr	r3, [pc, #260]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f003 0302 	and.w	r3, r3, #2
 8008392:	2b00      	cmp	r3, #0
 8008394:	d005      	beq.n	80083a2 <HAL_RCC_OscConfig+0x186>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	68db      	ldr	r3, [r3, #12]
 800839a:	2b01      	cmp	r3, #1
 800839c:	d001      	beq.n	80083a2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800839e:	2301      	movs	r3, #1
 80083a0:	e1d3      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80083a2:	4b3b      	ldr	r3, [pc, #236]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	691b      	ldr	r3, [r3, #16]
 80083ae:	00db      	lsls	r3, r3, #3
 80083b0:	4937      	ldr	r1, [pc, #220]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80083b2:	4313      	orrs	r3, r2
 80083b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80083b6:	e03a      	b.n	800842e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	68db      	ldr	r3, [r3, #12]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d020      	beq.n	8008402 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80083c0:	4b34      	ldr	r3, [pc, #208]	; (8008494 <HAL_RCC_OscConfig+0x278>)
 80083c2:	2201      	movs	r2, #1
 80083c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083c6:	f7fd f98f 	bl	80056e8 <HAL_GetTick>
 80083ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80083cc:	e008      	b.n	80083e0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80083ce:	f7fd f98b 	bl	80056e8 <HAL_GetTick>
 80083d2:	4602      	mov	r2, r0
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	1ad3      	subs	r3, r2, r3
 80083d8:	2b02      	cmp	r3, #2
 80083da:	d901      	bls.n	80083e0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80083dc:	2303      	movs	r3, #3
 80083de:	e1b4      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80083e0:	4b2b      	ldr	r3, [pc, #172]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f003 0302 	and.w	r3, r3, #2
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d0f0      	beq.n	80083ce <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80083ec:	4b28      	ldr	r3, [pc, #160]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	691b      	ldr	r3, [r3, #16]
 80083f8:	00db      	lsls	r3, r3, #3
 80083fa:	4925      	ldr	r1, [pc, #148]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 80083fc:	4313      	orrs	r3, r2
 80083fe:	600b      	str	r3, [r1, #0]
 8008400:	e015      	b.n	800842e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008402:	4b24      	ldr	r3, [pc, #144]	; (8008494 <HAL_RCC_OscConfig+0x278>)
 8008404:	2200      	movs	r2, #0
 8008406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008408:	f7fd f96e 	bl	80056e8 <HAL_GetTick>
 800840c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800840e:	e008      	b.n	8008422 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008410:	f7fd f96a 	bl	80056e8 <HAL_GetTick>
 8008414:	4602      	mov	r2, r0
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	1ad3      	subs	r3, r2, r3
 800841a:	2b02      	cmp	r3, #2
 800841c:	d901      	bls.n	8008422 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800841e:	2303      	movs	r3, #3
 8008420:	e193      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008422:	4b1b      	ldr	r3, [pc, #108]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f003 0302 	and.w	r3, r3, #2
 800842a:	2b00      	cmp	r3, #0
 800842c:	d1f0      	bne.n	8008410 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f003 0308 	and.w	r3, r3, #8
 8008436:	2b00      	cmp	r3, #0
 8008438:	d036      	beq.n	80084a8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	695b      	ldr	r3, [r3, #20]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d016      	beq.n	8008470 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008442:	4b15      	ldr	r3, [pc, #84]	; (8008498 <HAL_RCC_OscConfig+0x27c>)
 8008444:	2201      	movs	r2, #1
 8008446:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008448:	f7fd f94e 	bl	80056e8 <HAL_GetTick>
 800844c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800844e:	e008      	b.n	8008462 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008450:	f7fd f94a 	bl	80056e8 <HAL_GetTick>
 8008454:	4602      	mov	r2, r0
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	1ad3      	subs	r3, r2, r3
 800845a:	2b02      	cmp	r3, #2
 800845c:	d901      	bls.n	8008462 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800845e:	2303      	movs	r3, #3
 8008460:	e173      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008462:	4b0b      	ldr	r3, [pc, #44]	; (8008490 <HAL_RCC_OscConfig+0x274>)
 8008464:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008466:	f003 0302 	and.w	r3, r3, #2
 800846a:	2b00      	cmp	r3, #0
 800846c:	d0f0      	beq.n	8008450 <HAL_RCC_OscConfig+0x234>
 800846e:	e01b      	b.n	80084a8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008470:	4b09      	ldr	r3, [pc, #36]	; (8008498 <HAL_RCC_OscConfig+0x27c>)
 8008472:	2200      	movs	r2, #0
 8008474:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008476:	f7fd f937 	bl	80056e8 <HAL_GetTick>
 800847a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800847c:	e00e      	b.n	800849c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800847e:	f7fd f933 	bl	80056e8 <HAL_GetTick>
 8008482:	4602      	mov	r2, r0
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	1ad3      	subs	r3, r2, r3
 8008488:	2b02      	cmp	r3, #2
 800848a:	d907      	bls.n	800849c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800848c:	2303      	movs	r3, #3
 800848e:	e15c      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
 8008490:	40023800 	.word	0x40023800
 8008494:	42470000 	.word	0x42470000
 8008498:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800849c:	4b8a      	ldr	r3, [pc, #552]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 800849e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80084a0:	f003 0302 	and.w	r3, r3, #2
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d1ea      	bne.n	800847e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f003 0304 	and.w	r3, r3, #4
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f000 8097 	beq.w	80085e4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80084b6:	2300      	movs	r3, #0
 80084b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80084ba:	4b83      	ldr	r3, [pc, #524]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 80084bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d10f      	bne.n	80084e6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80084c6:	2300      	movs	r3, #0
 80084c8:	60bb      	str	r3, [r7, #8]
 80084ca:	4b7f      	ldr	r3, [pc, #508]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 80084cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ce:	4a7e      	ldr	r2, [pc, #504]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 80084d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084d4:	6413      	str	r3, [r2, #64]	; 0x40
 80084d6:	4b7c      	ldr	r3, [pc, #496]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 80084d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084de:	60bb      	str	r3, [r7, #8]
 80084e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80084e2:	2301      	movs	r3, #1
 80084e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80084e6:	4b79      	ldr	r3, [pc, #484]	; (80086cc <HAL_RCC_OscConfig+0x4b0>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d118      	bne.n	8008524 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80084f2:	4b76      	ldr	r3, [pc, #472]	; (80086cc <HAL_RCC_OscConfig+0x4b0>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a75      	ldr	r2, [pc, #468]	; (80086cc <HAL_RCC_OscConfig+0x4b0>)
 80084f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80084fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80084fe:	f7fd f8f3 	bl	80056e8 <HAL_GetTick>
 8008502:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008504:	e008      	b.n	8008518 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008506:	f7fd f8ef 	bl	80056e8 <HAL_GetTick>
 800850a:	4602      	mov	r2, r0
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	1ad3      	subs	r3, r2, r3
 8008510:	2b02      	cmp	r3, #2
 8008512:	d901      	bls.n	8008518 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008514:	2303      	movs	r3, #3
 8008516:	e118      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008518:	4b6c      	ldr	r3, [pc, #432]	; (80086cc <HAL_RCC_OscConfig+0x4b0>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008520:	2b00      	cmp	r3, #0
 8008522:	d0f0      	beq.n	8008506 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	689b      	ldr	r3, [r3, #8]
 8008528:	2b01      	cmp	r3, #1
 800852a:	d106      	bne.n	800853a <HAL_RCC_OscConfig+0x31e>
 800852c:	4b66      	ldr	r3, [pc, #408]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 800852e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008530:	4a65      	ldr	r2, [pc, #404]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 8008532:	f043 0301 	orr.w	r3, r3, #1
 8008536:	6713      	str	r3, [r2, #112]	; 0x70
 8008538:	e01c      	b.n	8008574 <HAL_RCC_OscConfig+0x358>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	689b      	ldr	r3, [r3, #8]
 800853e:	2b05      	cmp	r3, #5
 8008540:	d10c      	bne.n	800855c <HAL_RCC_OscConfig+0x340>
 8008542:	4b61      	ldr	r3, [pc, #388]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 8008544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008546:	4a60      	ldr	r2, [pc, #384]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 8008548:	f043 0304 	orr.w	r3, r3, #4
 800854c:	6713      	str	r3, [r2, #112]	; 0x70
 800854e:	4b5e      	ldr	r3, [pc, #376]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 8008550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008552:	4a5d      	ldr	r2, [pc, #372]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 8008554:	f043 0301 	orr.w	r3, r3, #1
 8008558:	6713      	str	r3, [r2, #112]	; 0x70
 800855a:	e00b      	b.n	8008574 <HAL_RCC_OscConfig+0x358>
 800855c:	4b5a      	ldr	r3, [pc, #360]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 800855e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008560:	4a59      	ldr	r2, [pc, #356]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 8008562:	f023 0301 	bic.w	r3, r3, #1
 8008566:	6713      	str	r3, [r2, #112]	; 0x70
 8008568:	4b57      	ldr	r3, [pc, #348]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 800856a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800856c:	4a56      	ldr	r2, [pc, #344]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 800856e:	f023 0304 	bic.w	r3, r3, #4
 8008572:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	689b      	ldr	r3, [r3, #8]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d015      	beq.n	80085a8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800857c:	f7fd f8b4 	bl	80056e8 <HAL_GetTick>
 8008580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008582:	e00a      	b.n	800859a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008584:	f7fd f8b0 	bl	80056e8 <HAL_GetTick>
 8008588:	4602      	mov	r2, r0
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	1ad3      	subs	r3, r2, r3
 800858e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008592:	4293      	cmp	r3, r2
 8008594:	d901      	bls.n	800859a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008596:	2303      	movs	r3, #3
 8008598:	e0d7      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800859a:	4b4b      	ldr	r3, [pc, #300]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 800859c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800859e:	f003 0302 	and.w	r3, r3, #2
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d0ee      	beq.n	8008584 <HAL_RCC_OscConfig+0x368>
 80085a6:	e014      	b.n	80085d2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085a8:	f7fd f89e 	bl	80056e8 <HAL_GetTick>
 80085ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80085ae:	e00a      	b.n	80085c6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80085b0:	f7fd f89a 	bl	80056e8 <HAL_GetTick>
 80085b4:	4602      	mov	r2, r0
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	1ad3      	subs	r3, r2, r3
 80085ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80085be:	4293      	cmp	r3, r2
 80085c0:	d901      	bls.n	80085c6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80085c2:	2303      	movs	r3, #3
 80085c4:	e0c1      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80085c6:	4b40      	ldr	r3, [pc, #256]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 80085c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085ca:	f003 0302 	and.w	r3, r3, #2
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d1ee      	bne.n	80085b0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80085d2:	7dfb      	ldrb	r3, [r7, #23]
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d105      	bne.n	80085e4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80085d8:	4b3b      	ldr	r3, [pc, #236]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 80085da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085dc:	4a3a      	ldr	r2, [pc, #232]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 80085de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80085e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	699b      	ldr	r3, [r3, #24]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	f000 80ad 	beq.w	8008748 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80085ee:	4b36      	ldr	r3, [pc, #216]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	f003 030c 	and.w	r3, r3, #12
 80085f6:	2b08      	cmp	r3, #8
 80085f8:	d060      	beq.n	80086bc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	699b      	ldr	r3, [r3, #24]
 80085fe:	2b02      	cmp	r3, #2
 8008600:	d145      	bne.n	800868e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008602:	4b33      	ldr	r3, [pc, #204]	; (80086d0 <HAL_RCC_OscConfig+0x4b4>)
 8008604:	2200      	movs	r2, #0
 8008606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008608:	f7fd f86e 	bl	80056e8 <HAL_GetTick>
 800860c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800860e:	e008      	b.n	8008622 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008610:	f7fd f86a 	bl	80056e8 <HAL_GetTick>
 8008614:	4602      	mov	r2, r0
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	1ad3      	subs	r3, r2, r3
 800861a:	2b02      	cmp	r3, #2
 800861c:	d901      	bls.n	8008622 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800861e:	2303      	movs	r3, #3
 8008620:	e093      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008622:	4b29      	ldr	r3, [pc, #164]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800862a:	2b00      	cmp	r3, #0
 800862c:	d1f0      	bne.n	8008610 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	69da      	ldr	r2, [r3, #28]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6a1b      	ldr	r3, [r3, #32]
 8008636:	431a      	orrs	r2, r3
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800863c:	019b      	lsls	r3, r3, #6
 800863e:	431a      	orrs	r2, r3
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008644:	085b      	lsrs	r3, r3, #1
 8008646:	3b01      	subs	r3, #1
 8008648:	041b      	lsls	r3, r3, #16
 800864a:	431a      	orrs	r2, r3
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008650:	061b      	lsls	r3, r3, #24
 8008652:	431a      	orrs	r2, r3
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008658:	071b      	lsls	r3, r3, #28
 800865a:	491b      	ldr	r1, [pc, #108]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 800865c:	4313      	orrs	r3, r2
 800865e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008660:	4b1b      	ldr	r3, [pc, #108]	; (80086d0 <HAL_RCC_OscConfig+0x4b4>)
 8008662:	2201      	movs	r2, #1
 8008664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008666:	f7fd f83f 	bl	80056e8 <HAL_GetTick>
 800866a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800866c:	e008      	b.n	8008680 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800866e:	f7fd f83b 	bl	80056e8 <HAL_GetTick>
 8008672:	4602      	mov	r2, r0
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	1ad3      	subs	r3, r2, r3
 8008678:	2b02      	cmp	r3, #2
 800867a:	d901      	bls.n	8008680 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800867c:	2303      	movs	r3, #3
 800867e:	e064      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008680:	4b11      	ldr	r3, [pc, #68]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008688:	2b00      	cmp	r3, #0
 800868a:	d0f0      	beq.n	800866e <HAL_RCC_OscConfig+0x452>
 800868c:	e05c      	b.n	8008748 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800868e:	4b10      	ldr	r3, [pc, #64]	; (80086d0 <HAL_RCC_OscConfig+0x4b4>)
 8008690:	2200      	movs	r2, #0
 8008692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008694:	f7fd f828 	bl	80056e8 <HAL_GetTick>
 8008698:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800869a:	e008      	b.n	80086ae <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800869c:	f7fd f824 	bl	80056e8 <HAL_GetTick>
 80086a0:	4602      	mov	r2, r0
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	1ad3      	subs	r3, r2, r3
 80086a6:	2b02      	cmp	r3, #2
 80086a8:	d901      	bls.n	80086ae <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80086aa:	2303      	movs	r3, #3
 80086ac:	e04d      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086ae:	4b06      	ldr	r3, [pc, #24]	; (80086c8 <HAL_RCC_OscConfig+0x4ac>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d1f0      	bne.n	800869c <HAL_RCC_OscConfig+0x480>
 80086ba:	e045      	b.n	8008748 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	699b      	ldr	r3, [r3, #24]
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d107      	bne.n	80086d4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80086c4:	2301      	movs	r3, #1
 80086c6:	e040      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
 80086c8:	40023800 	.word	0x40023800
 80086cc:	40007000 	.word	0x40007000
 80086d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80086d4:	4b1f      	ldr	r3, [pc, #124]	; (8008754 <HAL_RCC_OscConfig+0x538>)
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	699b      	ldr	r3, [r3, #24]
 80086de:	2b01      	cmp	r3, #1
 80086e0:	d030      	beq.n	8008744 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d129      	bne.n	8008744 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80086fa:	429a      	cmp	r2, r3
 80086fc:	d122      	bne.n	8008744 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008704:	4013      	ands	r3, r2
 8008706:	687a      	ldr	r2, [r7, #4]
 8008708:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800870a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800870c:	4293      	cmp	r3, r2
 800870e:	d119      	bne.n	8008744 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800871a:	085b      	lsrs	r3, r3, #1
 800871c:	3b01      	subs	r3, #1
 800871e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008720:	429a      	cmp	r2, r3
 8008722:	d10f      	bne.n	8008744 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800872e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008730:	429a      	cmp	r2, r3
 8008732:	d107      	bne.n	8008744 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800873e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008740:	429a      	cmp	r2, r3
 8008742:	d001      	beq.n	8008748 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8008744:	2301      	movs	r3, #1
 8008746:	e000      	b.n	800874a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008748:	2300      	movs	r3, #0
}
 800874a:	4618      	mov	r0, r3
 800874c:	3718      	adds	r7, #24
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}
 8008752:	bf00      	nop
 8008754:	40023800 	.word	0x40023800

08008758 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b084      	sub	sp, #16
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008760:	2301      	movs	r3, #1
 8008762:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d101      	bne.n	800876e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800876a:	2301      	movs	r3, #1
 800876c:	e066      	b.n	800883c <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	7f5b      	ldrb	r3, [r3, #29]
 8008772:	b2db      	uxtb	r3, r3
 8008774:	2b00      	cmp	r3, #0
 8008776:	d105      	bne.n	8008784 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f7fc fc2e 	bl	8004fe0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2202      	movs	r2, #2
 8008788:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	22ca      	movs	r2, #202	; 0xca
 8008790:	625a      	str	r2, [r3, #36]	; 0x24
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2253      	movs	r2, #83	; 0x53
 8008798:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 fb6f 	bl	8008e7e <RTC_EnterInitMode>
 80087a0:	4603      	mov	r3, r0
 80087a2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80087a4:	7bfb      	ldrb	r3, [r7, #15]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d12c      	bne.n	8008804 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	6812      	ldr	r2, [r2, #0]
 80087b4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80087b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087bc:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	6899      	ldr	r1, [r3, #8]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	685a      	ldr	r2, [r3, #4]
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	691b      	ldr	r3, [r3, #16]
 80087cc:	431a      	orrs	r2, r3
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	695b      	ldr	r3, [r3, #20]
 80087d2:	431a      	orrs	r2, r3
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	430a      	orrs	r2, r1
 80087da:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	68d2      	ldr	r2, [r2, #12]
 80087e4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	6919      	ldr	r1, [r3, #16]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	689b      	ldr	r3, [r3, #8]
 80087f0:	041a      	lsls	r2, r3, #16
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	430a      	orrs	r2, r1
 80087f8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 fb76 	bl	8008eec <RTC_ExitInitMode>
 8008800:	4603      	mov	r3, r0
 8008802:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8008804:	7bfb      	ldrb	r3, [r7, #15]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d113      	bne.n	8008832 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008818:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	699a      	ldr	r2, [r3, #24]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	430a      	orrs	r2, r1
 800882a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2201      	movs	r2, #1
 8008830:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	22ff      	movs	r2, #255	; 0xff
 8008838:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800883a:	7bfb      	ldrb	r3, [r7, #15]
}
 800883c:	4618      	mov	r0, r3
 800883e:	3710      	adds	r7, #16
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}

08008844 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008844:	b590      	push	{r4, r7, lr}
 8008846:	b087      	sub	sp, #28
 8008848:	af00      	add	r7, sp, #0
 800884a:	60f8      	str	r0, [r7, #12]
 800884c:	60b9      	str	r1, [r7, #8]
 800884e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008850:	2300      	movs	r3, #0
 8008852:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	7f1b      	ldrb	r3, [r3, #28]
 8008858:	2b01      	cmp	r3, #1
 800885a:	d101      	bne.n	8008860 <HAL_RTC_SetTime+0x1c>
 800885c:	2302      	movs	r3, #2
 800885e:	e087      	b.n	8008970 <HAL_RTC_SetTime+0x12c>
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	2201      	movs	r2, #1
 8008864:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	2202      	movs	r2, #2
 800886a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d126      	bne.n	80088c0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	689b      	ldr	r3, [r3, #8]
 8008878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800887c:	2b00      	cmp	r3, #0
 800887e:	d102      	bne.n	8008886 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	2200      	movs	r2, #0
 8008884:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	781b      	ldrb	r3, [r3, #0]
 800888a:	4618      	mov	r0, r3
 800888c:	f000 fb53 	bl	8008f36 <RTC_ByteToBcd2>
 8008890:	4603      	mov	r3, r0
 8008892:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	785b      	ldrb	r3, [r3, #1]
 8008898:	4618      	mov	r0, r3
 800889a:	f000 fb4c 	bl	8008f36 <RTC_ByteToBcd2>
 800889e:	4603      	mov	r3, r0
 80088a0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80088a2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	789b      	ldrb	r3, [r3, #2]
 80088a8:	4618      	mov	r0, r3
 80088aa:	f000 fb44 	bl	8008f36 <RTC_ByteToBcd2>
 80088ae:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80088b0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	78db      	ldrb	r3, [r3, #3]
 80088b8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80088ba:	4313      	orrs	r3, r2
 80088bc:	617b      	str	r3, [r7, #20]
 80088be:	e018      	b.n	80088f2 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	689b      	ldr	r3, [r3, #8]
 80088c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d102      	bne.n	80088d4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	2200      	movs	r2, #0
 80088d2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	785b      	ldrb	r3, [r3, #1]
 80088de:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80088e0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80088e2:	68ba      	ldr	r2, [r7, #8]
 80088e4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80088e6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	78db      	ldrb	r3, [r3, #3]
 80088ec:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80088ee:	4313      	orrs	r3, r2
 80088f0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	22ca      	movs	r2, #202	; 0xca
 80088f8:	625a      	str	r2, [r3, #36]	; 0x24
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2253      	movs	r2, #83	; 0x53
 8008900:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008902:	68f8      	ldr	r0, [r7, #12]
 8008904:	f000 fabb 	bl	8008e7e <RTC_EnterInitMode>
 8008908:	4603      	mov	r3, r0
 800890a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800890c:	7cfb      	ldrb	r3, [r7, #19]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d120      	bne.n	8008954 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681a      	ldr	r2, [r3, #0]
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800891c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008920:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	689a      	ldr	r2, [r3, #8]
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008930:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	6899      	ldr	r1, [r3, #8]
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	68da      	ldr	r2, [r3, #12]
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	691b      	ldr	r3, [r3, #16]
 8008940:	431a      	orrs	r2, r3
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	430a      	orrs	r2, r1
 8008948:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800894a:	68f8      	ldr	r0, [r7, #12]
 800894c:	f000 face 	bl	8008eec <RTC_ExitInitMode>
 8008950:	4603      	mov	r3, r0
 8008952:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008954:	7cfb      	ldrb	r3, [r7, #19]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d102      	bne.n	8008960 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	2201      	movs	r2, #1
 800895e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	22ff      	movs	r2, #255	; 0xff
 8008966:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2200      	movs	r2, #0
 800896c:	771a      	strb	r2, [r3, #28]

  return status;
 800896e:	7cfb      	ldrb	r3, [r7, #19]
}
 8008970:	4618      	mov	r0, r3
 8008972:	371c      	adds	r7, #28
 8008974:	46bd      	mov	sp, r7
 8008976:	bd90      	pop	{r4, r7, pc}

08008978 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b086      	sub	sp, #24
 800897c:	af00      	add	r7, sp, #0
 800897e:	60f8      	str	r0, [r7, #12]
 8008980:	60b9      	str	r1, [r7, #8]
 8008982:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008984:	2300      	movs	r3, #0
 8008986:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	691b      	ldr	r3, [r3, #16]
 8008998:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80089aa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80089ae:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	0c1b      	lsrs	r3, r3, #16
 80089b4:	b2db      	uxtb	r3, r3
 80089b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80089ba:	b2da      	uxtb	r2, r3
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	0a1b      	lsrs	r3, r3, #8
 80089c4:	b2db      	uxtb	r3, r3
 80089c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089ca:	b2da      	uxtb	r2, r3
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	b2db      	uxtb	r3, r3
 80089d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089d8:	b2da      	uxtb	r2, r3
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	0d9b      	lsrs	r3, r3, #22
 80089e2:	b2db      	uxtb	r3, r3
 80089e4:	f003 0301 	and.w	r3, r3, #1
 80089e8:	b2da      	uxtb	r2, r3
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d11a      	bne.n	8008a2a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	781b      	ldrb	r3, [r3, #0]
 80089f8:	4618      	mov	r0, r3
 80089fa:	f000 fab9 	bl	8008f70 <RTC_Bcd2ToByte>
 80089fe:	4603      	mov	r3, r0
 8008a00:	461a      	mov	r2, r3
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	785b      	ldrb	r3, [r3, #1]
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f000 fab0 	bl	8008f70 <RTC_Bcd2ToByte>
 8008a10:	4603      	mov	r3, r0
 8008a12:	461a      	mov	r2, r3
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	789b      	ldrb	r3, [r3, #2]
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f000 faa7 	bl	8008f70 <RTC_Bcd2ToByte>
 8008a22:	4603      	mov	r3, r0
 8008a24:	461a      	mov	r2, r3
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008a2a:	2300      	movs	r3, #0
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3718      	adds	r7, #24
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}

08008a34 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008a34:	b590      	push	{r4, r7, lr}
 8008a36:	b087      	sub	sp, #28
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	60f8      	str	r0, [r7, #12]
 8008a3c:	60b9      	str	r1, [r7, #8]
 8008a3e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008a40:	2300      	movs	r3, #0
 8008a42:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	7f1b      	ldrb	r3, [r3, #28]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d101      	bne.n	8008a50 <HAL_RTC_SetDate+0x1c>
 8008a4c:	2302      	movs	r3, #2
 8008a4e:	e071      	b.n	8008b34 <HAL_RTC_SetDate+0x100>
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2201      	movs	r2, #1
 8008a54:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2202      	movs	r2, #2
 8008a5a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d10e      	bne.n	8008a80 <HAL_RTC_SetDate+0x4c>
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	785b      	ldrb	r3, [r3, #1]
 8008a66:	f003 0310 	and.w	r3, r3, #16
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d008      	beq.n	8008a80 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	785b      	ldrb	r3, [r3, #1]
 8008a72:	f023 0310 	bic.w	r3, r3, #16
 8008a76:	b2db      	uxtb	r3, r3
 8008a78:	330a      	adds	r3, #10
 8008a7a:	b2da      	uxtb	r2, r3
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d11c      	bne.n	8008ac0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	78db      	ldrb	r3, [r3, #3]
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f000 fa53 	bl	8008f36 <RTC_ByteToBcd2>
 8008a90:	4603      	mov	r3, r0
 8008a92:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	785b      	ldrb	r3, [r3, #1]
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f000 fa4c 	bl	8008f36 <RTC_ByteToBcd2>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008aa2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	789b      	ldrb	r3, [r3, #2]
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f000 fa44 	bl	8008f36 <RTC_ByteToBcd2>
 8008aae:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008ab0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008aba:	4313      	orrs	r3, r2
 8008abc:	617b      	str	r3, [r7, #20]
 8008abe:	e00e      	b.n	8008ade <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	78db      	ldrb	r3, [r3, #3]
 8008ac4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	785b      	ldrb	r3, [r3, #1]
 8008aca:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008acc:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8008ace:	68ba      	ldr	r2, [r7, #8]
 8008ad0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008ad2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	781b      	ldrb	r3, [r3, #0]
 8008ad8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008ada:	4313      	orrs	r3, r2
 8008adc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	22ca      	movs	r2, #202	; 0xca
 8008ae4:	625a      	str	r2, [r3, #36]	; 0x24
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	2253      	movs	r2, #83	; 0x53
 8008aec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008aee:	68f8      	ldr	r0, [r7, #12]
 8008af0:	f000 f9c5 	bl	8008e7e <RTC_EnterInitMode>
 8008af4:	4603      	mov	r3, r0
 8008af6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008af8:	7cfb      	ldrb	r3, [r7, #19]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d10c      	bne.n	8008b18 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008b08:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008b0c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008b0e:	68f8      	ldr	r0, [r7, #12]
 8008b10:	f000 f9ec 	bl	8008eec <RTC_ExitInitMode>
 8008b14:	4603      	mov	r3, r0
 8008b16:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008b18:	7cfb      	ldrb	r3, [r7, #19]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d102      	bne.n	8008b24 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2201      	movs	r2, #1
 8008b22:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	22ff      	movs	r2, #255	; 0xff
 8008b2a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	771a      	strb	r2, [r3, #28]

  return status;
 8008b32:	7cfb      	ldrb	r3, [r7, #19]
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	371c      	adds	r7, #28
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd90      	pop	{r4, r7, pc}

08008b3c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b086      	sub	sp, #24
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	60f8      	str	r0, [r7, #12]
 8008b44:	60b9      	str	r1, [r7, #8]
 8008b46:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008b56:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008b5a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	0c1b      	lsrs	r3, r3, #16
 8008b60:	b2da      	uxtb	r2, r3
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8008b66:	697b      	ldr	r3, [r7, #20]
 8008b68:	0a1b      	lsrs	r3, r3, #8
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	f003 031f 	and.w	r3, r3, #31
 8008b70:	b2da      	uxtb	r2, r3
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008b76:	697b      	ldr	r3, [r7, #20]
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008b7e:	b2da      	uxtb	r2, r3
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	0b5b      	lsrs	r3, r3, #13
 8008b88:	b2db      	uxtb	r3, r3
 8008b8a:	f003 0307 	and.w	r3, r3, #7
 8008b8e:	b2da      	uxtb	r2, r3
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d11a      	bne.n	8008bd0 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	78db      	ldrb	r3, [r3, #3]
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f000 f9e6 	bl	8008f70 <RTC_Bcd2ToByte>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	461a      	mov	r2, r3
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	785b      	ldrb	r3, [r3, #1]
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f000 f9dd 	bl	8008f70 <RTC_Bcd2ToByte>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	461a      	mov	r2, r3
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	789b      	ldrb	r3, [r3, #2]
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	f000 f9d4 	bl	8008f70 <RTC_Bcd2ToByte>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	461a      	mov	r2, r3
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3718      	adds	r7, #24
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008bda:	b590      	push	{r4, r7, lr}
 8008bdc:	b089      	sub	sp, #36	; 0x24
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	60f8      	str	r0, [r7, #12]
 8008be2:	60b9      	str	r1, [r7, #8]
 8008be4:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8008be6:	2300      	movs	r3, #0
 8008be8:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 8008bea:	2300      	movs	r3, #0
 8008bec:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	7f1b      	ldrb	r3, [r3, #28]
 8008bf6:	2b01      	cmp	r3, #1
 8008bf8:	d101      	bne.n	8008bfe <HAL_RTC_SetAlarm+0x24>
 8008bfa:	2302      	movs	r3, #2
 8008bfc:	e113      	b.n	8008e26 <HAL_RTC_SetAlarm+0x24c>
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2201      	movs	r2, #1
 8008c02:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2202      	movs	r2, #2
 8008c08:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d137      	bne.n	8008c80 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d102      	bne.n	8008c24 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	2200      	movs	r2, #0
 8008c22:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f000 f984 	bl	8008f36 <RTC_ByteToBcd2>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	785b      	ldrb	r3, [r3, #1]
 8008c36:	4618      	mov	r0, r3
 8008c38:	f000 f97d 	bl	8008f36 <RTC_ByteToBcd2>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008c40:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	789b      	ldrb	r3, [r3, #2]
 8008c46:	4618      	mov	r0, r3
 8008c48:	f000 f975 	bl	8008f36 <RTC_ByteToBcd2>
 8008c4c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008c4e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	78db      	ldrb	r3, [r3, #3]
 8008c56:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008c58:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008c62:	4618      	mov	r0, r3
 8008c64:	f000 f967 	bl	8008f36 <RTC_ByteToBcd2>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8008c6c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8008c74:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	61fb      	str	r3, [r7, #28]
 8008c7e:	e023      	b.n	8008cc8 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	689b      	ldr	r3, [r3, #8]
 8008c86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d102      	bne.n	8008c94 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	2200      	movs	r2, #0
 8008c92:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	785b      	ldrb	r3, [r3, #1]
 8008c9e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008ca0:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8008ca2:	68ba      	ldr	r2, [r7, #8]
 8008ca4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008ca6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	78db      	ldrb	r3, [r3, #3]
 8008cac:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8008cae:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008cb6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8008cb8:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8008cbe:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	22ca      	movs	r2, #202	; 0xca
 8008cda:	625a      	str	r2, [r3, #36]	; 0x24
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2253      	movs	r2, #83	; 0x53
 8008ce2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cec:	d148      	bne.n	8008d80 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	689a      	ldr	r2, [r3, #8]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008cfc:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	689a      	ldr	r2, [r3, #8]
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008d0c:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	b2da      	uxtb	r2, r3
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8008d1e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008d20:	f7fc fce2 	bl	80056e8 <HAL_GetTick>
 8008d24:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008d26:	e013      	b.n	8008d50 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008d28:	f7fc fcde 	bl	80056e8 <HAL_GetTick>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	69bb      	ldr	r3, [r7, #24]
 8008d30:	1ad3      	subs	r3, r2, r3
 8008d32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d36:	d90b      	bls.n	8008d50 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	22ff      	movs	r2, #255	; 0xff
 8008d3e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2203      	movs	r2, #3
 8008d44:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008d4c:	2303      	movs	r3, #3
 8008d4e:	e06a      	b.n	8008e26 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	68db      	ldr	r3, [r3, #12]
 8008d56:	f003 0301 	and.w	r3, r3, #1
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d0e4      	beq.n	8008d28 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	69fa      	ldr	r2, [r7, #28]
 8008d64:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	697a      	ldr	r2, [r7, #20]
 8008d6c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	689a      	ldr	r2, [r3, #8]
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d7c:	609a      	str	r2, [r3, #8]
 8008d7e:	e047      	b.n	8008e10 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	689a      	ldr	r2, [r3, #8]
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008d8e:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	689a      	ldr	r2, [r3, #8]
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008d9e:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	68db      	ldr	r3, [r3, #12]
 8008da6:	b2da      	uxtb	r2, r3
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f462 7220 	orn	r2, r2, #640	; 0x280
 8008db0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008db2:	f7fc fc99 	bl	80056e8 <HAL_GetTick>
 8008db6:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008db8:	e013      	b.n	8008de2 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008dba:	f7fc fc95 	bl	80056e8 <HAL_GetTick>
 8008dbe:	4602      	mov	r2, r0
 8008dc0:	69bb      	ldr	r3, [r7, #24]
 8008dc2:	1ad3      	subs	r3, r2, r3
 8008dc4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008dc8:	d90b      	bls.n	8008de2 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	22ff      	movs	r2, #255	; 0xff
 8008dd0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	2203      	movs	r2, #3
 8008dd6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008dde:	2303      	movs	r3, #3
 8008de0:	e021      	b.n	8008e26 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	68db      	ldr	r3, [r3, #12]
 8008de8:	f003 0302 	and.w	r3, r3, #2
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d0e4      	beq.n	8008dba <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	69fa      	ldr	r2, [r7, #28]
 8008df6:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	697a      	ldr	r2, [r7, #20]
 8008dfe:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	689a      	ldr	r2, [r3, #8]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e0e:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	22ff      	movs	r2, #255	; 0xff
 8008e16:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	2200      	movs	r2, #0
 8008e22:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008e24:	2300      	movs	r3, #0
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3724      	adds	r7, #36	; 0x24
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bd90      	pop	{r4, r7, pc}

08008e2e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008e2e:	b580      	push	{r7, lr}
 8008e30:	b084      	sub	sp, #16
 8008e32:	af00      	add	r7, sp, #0
 8008e34:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008e36:	2300      	movs	r3, #0
 8008e38:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	68da      	ldr	r2, [r3, #12]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008e48:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008e4a:	f7fc fc4d 	bl	80056e8 <HAL_GetTick>
 8008e4e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008e50:	e009      	b.n	8008e66 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008e52:	f7fc fc49 	bl	80056e8 <HAL_GetTick>
 8008e56:	4602      	mov	r2, r0
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	1ad3      	subs	r3, r2, r3
 8008e5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e60:	d901      	bls.n	8008e66 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008e62:	2303      	movs	r3, #3
 8008e64:	e007      	b.n	8008e76 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	68db      	ldr	r3, [r3, #12]
 8008e6c:	f003 0320 	and.w	r3, r3, #32
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d0ee      	beq.n	8008e52 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3710      	adds	r7, #16
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}

08008e7e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008e7e:	b580      	push	{r7, lr}
 8008e80:	b084      	sub	sp, #16
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008e86:	2300      	movs	r3, #0
 8008e88:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d122      	bne.n	8008ee2 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68da      	ldr	r2, [r3, #12]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008eaa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008eac:	f7fc fc1c 	bl	80056e8 <HAL_GetTick>
 8008eb0:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008eb2:	e00c      	b.n	8008ece <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008eb4:	f7fc fc18 	bl	80056e8 <HAL_GetTick>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	1ad3      	subs	r3, r2, r3
 8008ebe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008ec2:	d904      	bls.n	8008ece <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2204      	movs	r2, #4
 8008ec8:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	68db      	ldr	r3, [r3, #12]
 8008ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d102      	bne.n	8008ee2 <RTC_EnterInitMode+0x64>
 8008edc:	7bfb      	ldrb	r3, [r7, #15]
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d1e8      	bne.n	8008eb4 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3710      	adds	r7, #16
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b084      	sub	sp, #16
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68da      	ldr	r2, [r3, #12]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f06:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	f003 0320 	and.w	r3, r3, #32
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d10a      	bne.n	8008f2c <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f7ff ff89 	bl	8008e2e <HAL_RTC_WaitForSynchro>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d004      	beq.n	8008f2c <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2204      	movs	r2, #4
 8008f26:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008f28:	2301      	movs	r3, #1
 8008f2a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f2e:	4618      	mov	r0, r3
 8008f30:	3710      	adds	r7, #16
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bd80      	pop	{r7, pc}

08008f36 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008f36:	b480      	push	{r7}
 8008f38:	b085      	sub	sp, #20
 8008f3a:	af00      	add	r7, sp, #0
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8008f40:	2300      	movs	r3, #0
 8008f42:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8008f44:	e005      	b.n	8008f52 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008f46:	7bfb      	ldrb	r3, [r7, #15]
 8008f48:	3301      	adds	r3, #1
 8008f4a:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8008f4c:	79fb      	ldrb	r3, [r7, #7]
 8008f4e:	3b0a      	subs	r3, #10
 8008f50:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8008f52:	79fb      	ldrb	r3, [r7, #7]
 8008f54:	2b09      	cmp	r3, #9
 8008f56:	d8f6      	bhi.n	8008f46 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8008f58:	7bfb      	ldrb	r3, [r7, #15]
 8008f5a:	011b      	lsls	r3, r3, #4
 8008f5c:	b2da      	uxtb	r2, r3
 8008f5e:	79fb      	ldrb	r3, [r7, #7]
 8008f60:	4313      	orrs	r3, r2
 8008f62:	b2db      	uxtb	r3, r3
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3714      	adds	r7, #20
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b085      	sub	sp, #20
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	4603      	mov	r3, r0
 8008f78:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8008f7e:	79fb      	ldrb	r3, [r7, #7]
 8008f80:	091b      	lsrs	r3, r3, #4
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	461a      	mov	r2, r3
 8008f86:	0092      	lsls	r2, r2, #2
 8008f88:	4413      	add	r3, r2
 8008f8a:	005b      	lsls	r3, r3, #1
 8008f8c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8008f8e:	79fb      	ldrb	r3, [r7, #7]
 8008f90:	f003 030f 	and.w	r3, r3, #15
 8008f94:	b2da      	uxtb	r2, r3
 8008f96:	7bfb      	ldrb	r3, [r7, #15]
 8008f98:	4413      	add	r3, r2
 8008f9a:	b2db      	uxtb	r3, r3
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3714      	adds	r7, #20
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b082      	sub	sp, #8
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d101      	bne.n	8008fba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e041      	b.n	800903e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fc0:	b2db      	uxtb	r3, r3
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d106      	bne.n	8008fd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f000 f839 	bl	8009046 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2202      	movs	r2, #2
 8008fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	3304      	adds	r3, #4
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	4610      	mov	r0, r2
 8008fe8:	f000 fbb2 	bl	8009750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2201      	movs	r2, #1
 8008ff0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2201      	movs	r2, #1
 8009000:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2201      	movs	r2, #1
 8009008:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2201      	movs	r2, #1
 8009010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2201      	movs	r2, #1
 8009018:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2201      	movs	r2, #1
 8009020:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2201      	movs	r2, #1
 8009028:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2201      	movs	r2, #1
 8009030:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2201      	movs	r2, #1
 8009038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800903c:	2300      	movs	r3, #0
}
 800903e:	4618      	mov	r0, r3
 8009040:	3708      	adds	r7, #8
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}

08009046 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009046:	b480      	push	{r7}
 8009048:	b083      	sub	sp, #12
 800904a:	af00      	add	r7, sp, #0
 800904c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800904e:	bf00      	nop
 8009050:	370c      	adds	r7, #12
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr
	...

0800905c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800905c:	b480      	push	{r7}
 800905e:	b085      	sub	sp, #20
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800906a:	b2db      	uxtb	r3, r3
 800906c:	2b01      	cmp	r3, #1
 800906e:	d001      	beq.n	8009074 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009070:	2301      	movs	r3, #1
 8009072:	e04e      	b.n	8009112 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2202      	movs	r2, #2
 8009078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	68da      	ldr	r2, [r3, #12]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f042 0201 	orr.w	r2, r2, #1
 800908a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	4a23      	ldr	r2, [pc, #140]	; (8009120 <HAL_TIM_Base_Start_IT+0xc4>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d022      	beq.n	80090dc <HAL_TIM_Base_Start_IT+0x80>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800909e:	d01d      	beq.n	80090dc <HAL_TIM_Base_Start_IT+0x80>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a1f      	ldr	r2, [pc, #124]	; (8009124 <HAL_TIM_Base_Start_IT+0xc8>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d018      	beq.n	80090dc <HAL_TIM_Base_Start_IT+0x80>
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	4a1e      	ldr	r2, [pc, #120]	; (8009128 <HAL_TIM_Base_Start_IT+0xcc>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d013      	beq.n	80090dc <HAL_TIM_Base_Start_IT+0x80>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a1c      	ldr	r2, [pc, #112]	; (800912c <HAL_TIM_Base_Start_IT+0xd0>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d00e      	beq.n	80090dc <HAL_TIM_Base_Start_IT+0x80>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	4a1b      	ldr	r2, [pc, #108]	; (8009130 <HAL_TIM_Base_Start_IT+0xd4>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d009      	beq.n	80090dc <HAL_TIM_Base_Start_IT+0x80>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	4a19      	ldr	r2, [pc, #100]	; (8009134 <HAL_TIM_Base_Start_IT+0xd8>)
 80090ce:	4293      	cmp	r3, r2
 80090d0:	d004      	beq.n	80090dc <HAL_TIM_Base_Start_IT+0x80>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4a18      	ldr	r2, [pc, #96]	; (8009138 <HAL_TIM_Base_Start_IT+0xdc>)
 80090d8:	4293      	cmp	r3, r2
 80090da:	d111      	bne.n	8009100 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	f003 0307 	and.w	r3, r3, #7
 80090e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2b06      	cmp	r3, #6
 80090ec:	d010      	beq.n	8009110 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	681a      	ldr	r2, [r3, #0]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f042 0201 	orr.w	r2, r2, #1
 80090fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090fe:	e007      	b.n	8009110 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	681a      	ldr	r2, [r3, #0]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f042 0201 	orr.w	r2, r2, #1
 800910e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009110:	2300      	movs	r3, #0
}
 8009112:	4618      	mov	r0, r3
 8009114:	3714      	adds	r7, #20
 8009116:	46bd      	mov	sp, r7
 8009118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911c:	4770      	bx	lr
 800911e:	bf00      	nop
 8009120:	40010000 	.word	0x40010000
 8009124:	40000400 	.word	0x40000400
 8009128:	40000800 	.word	0x40000800
 800912c:	40000c00 	.word	0x40000c00
 8009130:	40010400 	.word	0x40010400
 8009134:	40014000 	.word	0x40014000
 8009138:	40001800 	.word	0x40001800

0800913c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b082      	sub	sp, #8
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d101      	bne.n	800914e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800914a:	2301      	movs	r3, #1
 800914c:	e041      	b.n	80091d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009154:	b2db      	uxtb	r3, r3
 8009156:	2b00      	cmp	r3, #0
 8009158:	d106      	bne.n	8009168 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2200      	movs	r2, #0
 800915e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f7fc f98c 	bl	8005480 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2202      	movs	r2, #2
 800916c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681a      	ldr	r2, [r3, #0]
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	3304      	adds	r3, #4
 8009178:	4619      	mov	r1, r3
 800917a:	4610      	mov	r0, r2
 800917c:	f000 fae8 	bl	8009750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2201      	movs	r2, #1
 800918c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2201      	movs	r2, #1
 8009194:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2201      	movs	r2, #1
 800919c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2201      	movs	r2, #1
 80091a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2201      	movs	r2, #1
 80091ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2201      	movs	r2, #1
 80091b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2201      	movs	r2, #1
 80091bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2201      	movs	r2, #1
 80091cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80091d0:	2300      	movs	r3, #0
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3708      	adds	r7, #8
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}
	...

080091dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b084      	sub	sp, #16
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
 80091e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d109      	bne.n	8009200 <HAL_TIM_PWM_Start+0x24>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80091f2:	b2db      	uxtb	r3, r3
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	bf14      	ite	ne
 80091f8:	2301      	movne	r3, #1
 80091fa:	2300      	moveq	r3, #0
 80091fc:	b2db      	uxtb	r3, r3
 80091fe:	e022      	b.n	8009246 <HAL_TIM_PWM_Start+0x6a>
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	2b04      	cmp	r3, #4
 8009204:	d109      	bne.n	800921a <HAL_TIM_PWM_Start+0x3e>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800920c:	b2db      	uxtb	r3, r3
 800920e:	2b01      	cmp	r3, #1
 8009210:	bf14      	ite	ne
 8009212:	2301      	movne	r3, #1
 8009214:	2300      	moveq	r3, #0
 8009216:	b2db      	uxtb	r3, r3
 8009218:	e015      	b.n	8009246 <HAL_TIM_PWM_Start+0x6a>
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	2b08      	cmp	r3, #8
 800921e:	d109      	bne.n	8009234 <HAL_TIM_PWM_Start+0x58>
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009226:	b2db      	uxtb	r3, r3
 8009228:	2b01      	cmp	r3, #1
 800922a:	bf14      	ite	ne
 800922c:	2301      	movne	r3, #1
 800922e:	2300      	moveq	r3, #0
 8009230:	b2db      	uxtb	r3, r3
 8009232:	e008      	b.n	8009246 <HAL_TIM_PWM_Start+0x6a>
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800923a:	b2db      	uxtb	r3, r3
 800923c:	2b01      	cmp	r3, #1
 800923e:	bf14      	ite	ne
 8009240:	2301      	movne	r3, #1
 8009242:	2300      	moveq	r3, #0
 8009244:	b2db      	uxtb	r3, r3
 8009246:	2b00      	cmp	r3, #0
 8009248:	d001      	beq.n	800924e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800924a:	2301      	movs	r3, #1
 800924c:	e07c      	b.n	8009348 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d104      	bne.n	800925e <HAL_TIM_PWM_Start+0x82>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2202      	movs	r2, #2
 8009258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800925c:	e013      	b.n	8009286 <HAL_TIM_PWM_Start+0xaa>
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	2b04      	cmp	r3, #4
 8009262:	d104      	bne.n	800926e <HAL_TIM_PWM_Start+0x92>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2202      	movs	r2, #2
 8009268:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800926c:	e00b      	b.n	8009286 <HAL_TIM_PWM_Start+0xaa>
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	2b08      	cmp	r3, #8
 8009272:	d104      	bne.n	800927e <HAL_TIM_PWM_Start+0xa2>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2202      	movs	r2, #2
 8009278:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800927c:	e003      	b.n	8009286 <HAL_TIM_PWM_Start+0xaa>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2202      	movs	r2, #2
 8009282:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	2201      	movs	r2, #1
 800928c:	6839      	ldr	r1, [r7, #0]
 800928e:	4618      	mov	r0, r3
 8009290:	f000 fcae 	bl	8009bf0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4a2d      	ldr	r2, [pc, #180]	; (8009350 <HAL_TIM_PWM_Start+0x174>)
 800929a:	4293      	cmp	r3, r2
 800929c:	d004      	beq.n	80092a8 <HAL_TIM_PWM_Start+0xcc>
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	4a2c      	ldr	r2, [pc, #176]	; (8009354 <HAL_TIM_PWM_Start+0x178>)
 80092a4:	4293      	cmp	r3, r2
 80092a6:	d101      	bne.n	80092ac <HAL_TIM_PWM_Start+0xd0>
 80092a8:	2301      	movs	r3, #1
 80092aa:	e000      	b.n	80092ae <HAL_TIM_PWM_Start+0xd2>
 80092ac:	2300      	movs	r3, #0
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d007      	beq.n	80092c2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80092c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a22      	ldr	r2, [pc, #136]	; (8009350 <HAL_TIM_PWM_Start+0x174>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d022      	beq.n	8009312 <HAL_TIM_PWM_Start+0x136>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092d4:	d01d      	beq.n	8009312 <HAL_TIM_PWM_Start+0x136>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a1f      	ldr	r2, [pc, #124]	; (8009358 <HAL_TIM_PWM_Start+0x17c>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d018      	beq.n	8009312 <HAL_TIM_PWM_Start+0x136>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4a1d      	ldr	r2, [pc, #116]	; (800935c <HAL_TIM_PWM_Start+0x180>)
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d013      	beq.n	8009312 <HAL_TIM_PWM_Start+0x136>
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4a1c      	ldr	r2, [pc, #112]	; (8009360 <HAL_TIM_PWM_Start+0x184>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d00e      	beq.n	8009312 <HAL_TIM_PWM_Start+0x136>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4a16      	ldr	r2, [pc, #88]	; (8009354 <HAL_TIM_PWM_Start+0x178>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d009      	beq.n	8009312 <HAL_TIM_PWM_Start+0x136>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	4a18      	ldr	r2, [pc, #96]	; (8009364 <HAL_TIM_PWM_Start+0x188>)
 8009304:	4293      	cmp	r3, r2
 8009306:	d004      	beq.n	8009312 <HAL_TIM_PWM_Start+0x136>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a16      	ldr	r2, [pc, #88]	; (8009368 <HAL_TIM_PWM_Start+0x18c>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d111      	bne.n	8009336 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	f003 0307 	and.w	r3, r3, #7
 800931c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	2b06      	cmp	r3, #6
 8009322:	d010      	beq.n	8009346 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	681a      	ldr	r2, [r3, #0]
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f042 0201 	orr.w	r2, r2, #1
 8009332:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009334:	e007      	b.n	8009346 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	681a      	ldr	r2, [r3, #0]
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f042 0201 	orr.w	r2, r2, #1
 8009344:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	4618      	mov	r0, r3
 800934a:	3710      	adds	r7, #16
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}
 8009350:	40010000 	.word	0x40010000
 8009354:	40010400 	.word	0x40010400
 8009358:	40000400 	.word	0x40000400
 800935c:	40000800 	.word	0x40000800
 8009360:	40000c00 	.word	0x40000c00
 8009364:	40014000 	.word	0x40014000
 8009368:	40001800 	.word	0x40001800

0800936c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b082      	sub	sp, #8
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	691b      	ldr	r3, [r3, #16]
 800937a:	f003 0302 	and.w	r3, r3, #2
 800937e:	2b02      	cmp	r3, #2
 8009380:	d122      	bne.n	80093c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	68db      	ldr	r3, [r3, #12]
 8009388:	f003 0302 	and.w	r3, r3, #2
 800938c:	2b02      	cmp	r3, #2
 800938e:	d11b      	bne.n	80093c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f06f 0202 	mvn.w	r2, #2
 8009398:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2201      	movs	r2, #1
 800939e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	699b      	ldr	r3, [r3, #24]
 80093a6:	f003 0303 	and.w	r3, r3, #3
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d003      	beq.n	80093b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f000 f9b0 	bl	8009714 <HAL_TIM_IC_CaptureCallback>
 80093b4:	e005      	b.n	80093c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f000 f9a2 	bl	8009700 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f000 f9b3 	bl	8009728 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2200      	movs	r2, #0
 80093c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	691b      	ldr	r3, [r3, #16]
 80093ce:	f003 0304 	and.w	r3, r3, #4
 80093d2:	2b04      	cmp	r3, #4
 80093d4:	d122      	bne.n	800941c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	68db      	ldr	r3, [r3, #12]
 80093dc:	f003 0304 	and.w	r3, r3, #4
 80093e0:	2b04      	cmp	r3, #4
 80093e2:	d11b      	bne.n	800941c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f06f 0204 	mvn.w	r2, #4
 80093ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	2202      	movs	r2, #2
 80093f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	699b      	ldr	r3, [r3, #24]
 80093fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d003      	beq.n	800940a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009402:	6878      	ldr	r0, [r7, #4]
 8009404:	f000 f986 	bl	8009714 <HAL_TIM_IC_CaptureCallback>
 8009408:	e005      	b.n	8009416 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800940a:	6878      	ldr	r0, [r7, #4]
 800940c:	f000 f978 	bl	8009700 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 f989 	bl	8009728 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2200      	movs	r2, #0
 800941a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	691b      	ldr	r3, [r3, #16]
 8009422:	f003 0308 	and.w	r3, r3, #8
 8009426:	2b08      	cmp	r3, #8
 8009428:	d122      	bne.n	8009470 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	f003 0308 	and.w	r3, r3, #8
 8009434:	2b08      	cmp	r3, #8
 8009436:	d11b      	bne.n	8009470 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f06f 0208 	mvn.w	r2, #8
 8009440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2204      	movs	r2, #4
 8009446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	69db      	ldr	r3, [r3, #28]
 800944e:	f003 0303 	and.w	r3, r3, #3
 8009452:	2b00      	cmp	r3, #0
 8009454:	d003      	beq.n	800945e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f000 f95c 	bl	8009714 <HAL_TIM_IC_CaptureCallback>
 800945c:	e005      	b.n	800946a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f000 f94e 	bl	8009700 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 f95f 	bl	8009728 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2200      	movs	r2, #0
 800946e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	691b      	ldr	r3, [r3, #16]
 8009476:	f003 0310 	and.w	r3, r3, #16
 800947a:	2b10      	cmp	r3, #16
 800947c:	d122      	bne.n	80094c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	68db      	ldr	r3, [r3, #12]
 8009484:	f003 0310 	and.w	r3, r3, #16
 8009488:	2b10      	cmp	r3, #16
 800948a:	d11b      	bne.n	80094c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f06f 0210 	mvn.w	r2, #16
 8009494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2208      	movs	r2, #8
 800949a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	69db      	ldr	r3, [r3, #28]
 80094a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d003      	beq.n	80094b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 f932 	bl	8009714 <HAL_TIM_IC_CaptureCallback>
 80094b0:	e005      	b.n	80094be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 f924 	bl	8009700 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094b8:	6878      	ldr	r0, [r7, #4]
 80094ba:	f000 f935 	bl	8009728 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2200      	movs	r2, #0
 80094c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	691b      	ldr	r3, [r3, #16]
 80094ca:	f003 0301 	and.w	r3, r3, #1
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d10e      	bne.n	80094f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	68db      	ldr	r3, [r3, #12]
 80094d8:	f003 0301 	and.w	r3, r3, #1
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d107      	bne.n	80094f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f06f 0201 	mvn.w	r2, #1
 80094e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f7fa f86a 	bl	80035c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	691b      	ldr	r3, [r3, #16]
 80094f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094fa:	2b80      	cmp	r3, #128	; 0x80
 80094fc:	d10e      	bne.n	800951c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	68db      	ldr	r3, [r3, #12]
 8009504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009508:	2b80      	cmp	r3, #128	; 0x80
 800950a:	d107      	bne.n	800951c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f000 fc68 	bl	8009dec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	691b      	ldr	r3, [r3, #16]
 8009522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009526:	2b40      	cmp	r3, #64	; 0x40
 8009528:	d10e      	bne.n	8009548 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	68db      	ldr	r3, [r3, #12]
 8009530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009534:	2b40      	cmp	r3, #64	; 0x40
 8009536:	d107      	bne.n	8009548 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f000 f8fa 	bl	800973c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	691b      	ldr	r3, [r3, #16]
 800954e:	f003 0320 	and.w	r3, r3, #32
 8009552:	2b20      	cmp	r3, #32
 8009554:	d10e      	bne.n	8009574 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	f003 0320 	and.w	r3, r3, #32
 8009560:	2b20      	cmp	r3, #32
 8009562:	d107      	bne.n	8009574 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f06f 0220 	mvn.w	r2, #32
 800956c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f000 fc32 	bl	8009dd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009574:	bf00      	nop
 8009576:	3708      	adds	r7, #8
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b086      	sub	sp, #24
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009588:	2300      	movs	r3, #0
 800958a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009592:	2b01      	cmp	r3, #1
 8009594:	d101      	bne.n	800959a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009596:	2302      	movs	r3, #2
 8009598:	e0ae      	b.n	80096f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	2201      	movs	r2, #1
 800959e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2b0c      	cmp	r3, #12
 80095a6:	f200 809f 	bhi.w	80096e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80095aa:	a201      	add	r2, pc, #4	; (adr r2, 80095b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80095ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b0:	080095e5 	.word	0x080095e5
 80095b4:	080096e9 	.word	0x080096e9
 80095b8:	080096e9 	.word	0x080096e9
 80095bc:	080096e9 	.word	0x080096e9
 80095c0:	08009625 	.word	0x08009625
 80095c4:	080096e9 	.word	0x080096e9
 80095c8:	080096e9 	.word	0x080096e9
 80095cc:	080096e9 	.word	0x080096e9
 80095d0:	08009667 	.word	0x08009667
 80095d4:	080096e9 	.word	0x080096e9
 80095d8:	080096e9 	.word	0x080096e9
 80095dc:	080096e9 	.word	0x080096e9
 80095e0:	080096a7 	.word	0x080096a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	68b9      	ldr	r1, [r7, #8]
 80095ea:	4618      	mov	r0, r3
 80095ec:	f000 f950 	bl	8009890 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	699a      	ldr	r2, [r3, #24]
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f042 0208 	orr.w	r2, r2, #8
 80095fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	699a      	ldr	r2, [r3, #24]
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f022 0204 	bic.w	r2, r2, #4
 800960e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	6999      	ldr	r1, [r3, #24]
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	691a      	ldr	r2, [r3, #16]
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	430a      	orrs	r2, r1
 8009620:	619a      	str	r2, [r3, #24]
      break;
 8009622:	e064      	b.n	80096ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	68b9      	ldr	r1, [r7, #8]
 800962a:	4618      	mov	r0, r3
 800962c:	f000 f9a0 	bl	8009970 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	699a      	ldr	r2, [r3, #24]
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800963e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	699a      	ldr	r2, [r3, #24]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800964e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	6999      	ldr	r1, [r3, #24]
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	691b      	ldr	r3, [r3, #16]
 800965a:	021a      	lsls	r2, r3, #8
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	430a      	orrs	r2, r1
 8009662:	619a      	str	r2, [r3, #24]
      break;
 8009664:	e043      	b.n	80096ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	68b9      	ldr	r1, [r7, #8]
 800966c:	4618      	mov	r0, r3
 800966e:	f000 f9f5 	bl	8009a5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	69da      	ldr	r2, [r3, #28]
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f042 0208 	orr.w	r2, r2, #8
 8009680:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	69da      	ldr	r2, [r3, #28]
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f022 0204 	bic.w	r2, r2, #4
 8009690:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	69d9      	ldr	r1, [r3, #28]
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	691a      	ldr	r2, [r3, #16]
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	430a      	orrs	r2, r1
 80096a2:	61da      	str	r2, [r3, #28]
      break;
 80096a4:	e023      	b.n	80096ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	68b9      	ldr	r1, [r7, #8]
 80096ac:	4618      	mov	r0, r3
 80096ae:	f000 fa49 	bl	8009b44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	69da      	ldr	r2, [r3, #28]
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80096c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	69da      	ldr	r2, [r3, #28]
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80096d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	69d9      	ldr	r1, [r3, #28]
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	691b      	ldr	r3, [r3, #16]
 80096dc:	021a      	lsls	r2, r3, #8
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	430a      	orrs	r2, r1
 80096e4:	61da      	str	r2, [r3, #28]
      break;
 80096e6:	e002      	b.n	80096ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80096e8:	2301      	movs	r3, #1
 80096ea:	75fb      	strb	r3, [r7, #23]
      break;
 80096ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2200      	movs	r2, #0
 80096f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80096f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	3718      	adds	r7, #24
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}

08009700 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009708:	bf00      	nop
 800970a:	370c      	adds	r7, #12
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009714:	b480      	push	{r7}
 8009716:	b083      	sub	sp, #12
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800971c:	bf00      	nop
 800971e:	370c      	adds	r7, #12
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr

08009728 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009730:	bf00      	nop
 8009732:	370c      	adds	r7, #12
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009744:	bf00      	nop
 8009746:	370c      	adds	r7, #12
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009750:	b480      	push	{r7}
 8009752:	b085      	sub	sp, #20
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
 8009758:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	4a40      	ldr	r2, [pc, #256]	; (8009864 <TIM_Base_SetConfig+0x114>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d013      	beq.n	8009790 <TIM_Base_SetConfig+0x40>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800976e:	d00f      	beq.n	8009790 <TIM_Base_SetConfig+0x40>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	4a3d      	ldr	r2, [pc, #244]	; (8009868 <TIM_Base_SetConfig+0x118>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d00b      	beq.n	8009790 <TIM_Base_SetConfig+0x40>
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	4a3c      	ldr	r2, [pc, #240]	; (800986c <TIM_Base_SetConfig+0x11c>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d007      	beq.n	8009790 <TIM_Base_SetConfig+0x40>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	4a3b      	ldr	r2, [pc, #236]	; (8009870 <TIM_Base_SetConfig+0x120>)
 8009784:	4293      	cmp	r3, r2
 8009786:	d003      	beq.n	8009790 <TIM_Base_SetConfig+0x40>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	4a3a      	ldr	r2, [pc, #232]	; (8009874 <TIM_Base_SetConfig+0x124>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d108      	bne.n	80097a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009796:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	685b      	ldr	r3, [r3, #4]
 800979c:	68fa      	ldr	r2, [r7, #12]
 800979e:	4313      	orrs	r3, r2
 80097a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	4a2f      	ldr	r2, [pc, #188]	; (8009864 <TIM_Base_SetConfig+0x114>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d02b      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097b0:	d027      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	4a2c      	ldr	r2, [pc, #176]	; (8009868 <TIM_Base_SetConfig+0x118>)
 80097b6:	4293      	cmp	r3, r2
 80097b8:	d023      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	4a2b      	ldr	r2, [pc, #172]	; (800986c <TIM_Base_SetConfig+0x11c>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d01f      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4a2a      	ldr	r2, [pc, #168]	; (8009870 <TIM_Base_SetConfig+0x120>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d01b      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a29      	ldr	r2, [pc, #164]	; (8009874 <TIM_Base_SetConfig+0x124>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d017      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	4a28      	ldr	r2, [pc, #160]	; (8009878 <TIM_Base_SetConfig+0x128>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d013      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	4a27      	ldr	r2, [pc, #156]	; (800987c <TIM_Base_SetConfig+0x12c>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d00f      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	4a26      	ldr	r2, [pc, #152]	; (8009880 <TIM_Base_SetConfig+0x130>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d00b      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	4a25      	ldr	r2, [pc, #148]	; (8009884 <TIM_Base_SetConfig+0x134>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d007      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	4a24      	ldr	r2, [pc, #144]	; (8009888 <TIM_Base_SetConfig+0x138>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d003      	beq.n	8009802 <TIM_Base_SetConfig+0xb2>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	4a23      	ldr	r2, [pc, #140]	; (800988c <TIM_Base_SetConfig+0x13c>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d108      	bne.n	8009814 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009808:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	68fa      	ldr	r2, [r7, #12]
 8009810:	4313      	orrs	r3, r2
 8009812:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	695b      	ldr	r3, [r3, #20]
 800981e:	4313      	orrs	r3, r2
 8009820:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	68fa      	ldr	r2, [r7, #12]
 8009826:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	689a      	ldr	r2, [r3, #8]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	681a      	ldr	r2, [r3, #0]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4a0a      	ldr	r2, [pc, #40]	; (8009864 <TIM_Base_SetConfig+0x114>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d003      	beq.n	8009848 <TIM_Base_SetConfig+0xf8>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	4a0c      	ldr	r2, [pc, #48]	; (8009874 <TIM_Base_SetConfig+0x124>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d103      	bne.n	8009850 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	691a      	ldr	r2, [r3, #16]
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2201      	movs	r2, #1
 8009854:	615a      	str	r2, [r3, #20]
}
 8009856:	bf00      	nop
 8009858:	3714      	adds	r7, #20
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr
 8009862:	bf00      	nop
 8009864:	40010000 	.word	0x40010000
 8009868:	40000400 	.word	0x40000400
 800986c:	40000800 	.word	0x40000800
 8009870:	40000c00 	.word	0x40000c00
 8009874:	40010400 	.word	0x40010400
 8009878:	40014000 	.word	0x40014000
 800987c:	40014400 	.word	0x40014400
 8009880:	40014800 	.word	0x40014800
 8009884:	40001800 	.word	0x40001800
 8009888:	40001c00 	.word	0x40001c00
 800988c:	40002000 	.word	0x40002000

08009890 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009890:	b480      	push	{r7}
 8009892:	b087      	sub	sp, #28
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6a1b      	ldr	r3, [r3, #32]
 800989e:	f023 0201 	bic.w	r2, r3, #1
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6a1b      	ldr	r3, [r3, #32]
 80098aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	699b      	ldr	r3, [r3, #24]
 80098b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f023 0303 	bic.w	r3, r3, #3
 80098c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	68fa      	ldr	r2, [r7, #12]
 80098ce:	4313      	orrs	r3, r2
 80098d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	f023 0302 	bic.w	r3, r3, #2
 80098d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	697a      	ldr	r2, [r7, #20]
 80098e0:	4313      	orrs	r3, r2
 80098e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	4a20      	ldr	r2, [pc, #128]	; (8009968 <TIM_OC1_SetConfig+0xd8>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d003      	beq.n	80098f4 <TIM_OC1_SetConfig+0x64>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	4a1f      	ldr	r2, [pc, #124]	; (800996c <TIM_OC1_SetConfig+0xdc>)
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d10c      	bne.n	800990e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	f023 0308 	bic.w	r3, r3, #8
 80098fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	68db      	ldr	r3, [r3, #12]
 8009900:	697a      	ldr	r2, [r7, #20]
 8009902:	4313      	orrs	r3, r2
 8009904:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	f023 0304 	bic.w	r3, r3, #4
 800990c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	4a15      	ldr	r2, [pc, #84]	; (8009968 <TIM_OC1_SetConfig+0xd8>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d003      	beq.n	800991e <TIM_OC1_SetConfig+0x8e>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	4a14      	ldr	r2, [pc, #80]	; (800996c <TIM_OC1_SetConfig+0xdc>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d111      	bne.n	8009942 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009924:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800992c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	695b      	ldr	r3, [r3, #20]
 8009932:	693a      	ldr	r2, [r7, #16]
 8009934:	4313      	orrs	r3, r2
 8009936:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	699b      	ldr	r3, [r3, #24]
 800993c:	693a      	ldr	r2, [r7, #16]
 800993e:	4313      	orrs	r3, r2
 8009940:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	693a      	ldr	r2, [r7, #16]
 8009946:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	68fa      	ldr	r2, [r7, #12]
 800994c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	685a      	ldr	r2, [r3, #4]
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	697a      	ldr	r2, [r7, #20]
 800995a:	621a      	str	r2, [r3, #32]
}
 800995c:	bf00      	nop
 800995e:	371c      	adds	r7, #28
 8009960:	46bd      	mov	sp, r7
 8009962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009966:	4770      	bx	lr
 8009968:	40010000 	.word	0x40010000
 800996c:	40010400 	.word	0x40010400

08009970 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009970:	b480      	push	{r7}
 8009972:	b087      	sub	sp, #28
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
 8009978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6a1b      	ldr	r3, [r3, #32]
 800997e:	f023 0210 	bic.w	r2, r3, #16
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6a1b      	ldr	r3, [r3, #32]
 800998a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	699b      	ldr	r3, [r3, #24]
 8009996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800999e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80099a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	021b      	lsls	r3, r3, #8
 80099ae:	68fa      	ldr	r2, [r7, #12]
 80099b0:	4313      	orrs	r3, r2
 80099b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80099b4:	697b      	ldr	r3, [r7, #20]
 80099b6:	f023 0320 	bic.w	r3, r3, #32
 80099ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	689b      	ldr	r3, [r3, #8]
 80099c0:	011b      	lsls	r3, r3, #4
 80099c2:	697a      	ldr	r2, [r7, #20]
 80099c4:	4313      	orrs	r3, r2
 80099c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	4a22      	ldr	r2, [pc, #136]	; (8009a54 <TIM_OC2_SetConfig+0xe4>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d003      	beq.n	80099d8 <TIM_OC2_SetConfig+0x68>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	4a21      	ldr	r2, [pc, #132]	; (8009a58 <TIM_OC2_SetConfig+0xe8>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d10d      	bne.n	80099f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80099de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	68db      	ldr	r3, [r3, #12]
 80099e4:	011b      	lsls	r3, r3, #4
 80099e6:	697a      	ldr	r2, [r7, #20]
 80099e8:	4313      	orrs	r3, r2
 80099ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	4a17      	ldr	r2, [pc, #92]	; (8009a54 <TIM_OC2_SetConfig+0xe4>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d003      	beq.n	8009a04 <TIM_OC2_SetConfig+0x94>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	4a16      	ldr	r2, [pc, #88]	; (8009a58 <TIM_OC2_SetConfig+0xe8>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d113      	bne.n	8009a2c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009a0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009a0c:	693b      	ldr	r3, [r7, #16]
 8009a0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009a12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	695b      	ldr	r3, [r3, #20]
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	693a      	ldr	r2, [r7, #16]
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	699b      	ldr	r3, [r3, #24]
 8009a24:	009b      	lsls	r3, r3, #2
 8009a26:	693a      	ldr	r2, [r7, #16]
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	693a      	ldr	r2, [r7, #16]
 8009a30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	68fa      	ldr	r2, [r7, #12]
 8009a36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	685a      	ldr	r2, [r3, #4]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	697a      	ldr	r2, [r7, #20]
 8009a44:	621a      	str	r2, [r3, #32]
}
 8009a46:	bf00      	nop
 8009a48:	371c      	adds	r7, #28
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a50:	4770      	bx	lr
 8009a52:	bf00      	nop
 8009a54:	40010000 	.word	0x40010000
 8009a58:	40010400 	.word	0x40010400

08009a5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b087      	sub	sp, #28
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6a1b      	ldr	r3, [r3, #32]
 8009a6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6a1b      	ldr	r3, [r3, #32]
 8009a76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	69db      	ldr	r3, [r3, #28]
 8009a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f023 0303 	bic.w	r3, r3, #3
 8009a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	68fa      	ldr	r2, [r7, #12]
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	689b      	ldr	r3, [r3, #8]
 8009aaa:	021b      	lsls	r3, r3, #8
 8009aac:	697a      	ldr	r2, [r7, #20]
 8009aae:	4313      	orrs	r3, r2
 8009ab0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	4a21      	ldr	r2, [pc, #132]	; (8009b3c <TIM_OC3_SetConfig+0xe0>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d003      	beq.n	8009ac2 <TIM_OC3_SetConfig+0x66>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	4a20      	ldr	r2, [pc, #128]	; (8009b40 <TIM_OC3_SetConfig+0xe4>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d10d      	bne.n	8009ade <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009ac8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	68db      	ldr	r3, [r3, #12]
 8009ace:	021b      	lsls	r3, r3, #8
 8009ad0:	697a      	ldr	r2, [r7, #20]
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009adc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	4a16      	ldr	r2, [pc, #88]	; (8009b3c <TIM_OC3_SetConfig+0xe0>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d003      	beq.n	8009aee <TIM_OC3_SetConfig+0x92>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	4a15      	ldr	r2, [pc, #84]	; (8009b40 <TIM_OC3_SetConfig+0xe4>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d113      	bne.n	8009b16 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009af4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009afc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	695b      	ldr	r3, [r3, #20]
 8009b02:	011b      	lsls	r3, r3, #4
 8009b04:	693a      	ldr	r2, [r7, #16]
 8009b06:	4313      	orrs	r3, r2
 8009b08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	699b      	ldr	r3, [r3, #24]
 8009b0e:	011b      	lsls	r3, r3, #4
 8009b10:	693a      	ldr	r2, [r7, #16]
 8009b12:	4313      	orrs	r3, r2
 8009b14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	693a      	ldr	r2, [r7, #16]
 8009b1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	68fa      	ldr	r2, [r7, #12]
 8009b20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	685a      	ldr	r2, [r3, #4]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	697a      	ldr	r2, [r7, #20]
 8009b2e:	621a      	str	r2, [r3, #32]
}
 8009b30:	bf00      	nop
 8009b32:	371c      	adds	r7, #28
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr
 8009b3c:	40010000 	.word	0x40010000
 8009b40:	40010400 	.word	0x40010400

08009b44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b087      	sub	sp, #28
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6a1b      	ldr	r3, [r3, #32]
 8009b52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6a1b      	ldr	r3, [r3, #32]
 8009b5e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	685b      	ldr	r3, [r3, #4]
 8009b64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	69db      	ldr	r3, [r3, #28]
 8009b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	021b      	lsls	r3, r3, #8
 8009b82:	68fa      	ldr	r2, [r7, #12]
 8009b84:	4313      	orrs	r3, r2
 8009b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	689b      	ldr	r3, [r3, #8]
 8009b94:	031b      	lsls	r3, r3, #12
 8009b96:	693a      	ldr	r2, [r7, #16]
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	4a12      	ldr	r2, [pc, #72]	; (8009be8 <TIM_OC4_SetConfig+0xa4>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d003      	beq.n	8009bac <TIM_OC4_SetConfig+0x68>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	4a11      	ldr	r2, [pc, #68]	; (8009bec <TIM_OC4_SetConfig+0xa8>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d109      	bne.n	8009bc0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009bb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	695b      	ldr	r3, [r3, #20]
 8009bb8:	019b      	lsls	r3, r3, #6
 8009bba:	697a      	ldr	r2, [r7, #20]
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	697a      	ldr	r2, [r7, #20]
 8009bc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	68fa      	ldr	r2, [r7, #12]
 8009bca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	685a      	ldr	r2, [r3, #4]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	693a      	ldr	r2, [r7, #16]
 8009bd8:	621a      	str	r2, [r3, #32]
}
 8009bda:	bf00      	nop
 8009bdc:	371c      	adds	r7, #28
 8009bde:	46bd      	mov	sp, r7
 8009be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be4:	4770      	bx	lr
 8009be6:	bf00      	nop
 8009be8:	40010000 	.word	0x40010000
 8009bec:	40010400 	.word	0x40010400

08009bf0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b087      	sub	sp, #28
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	60f8      	str	r0, [r7, #12]
 8009bf8:	60b9      	str	r1, [r7, #8]
 8009bfa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	f003 031f 	and.w	r3, r3, #31
 8009c02:	2201      	movs	r2, #1
 8009c04:	fa02 f303 	lsl.w	r3, r2, r3
 8009c08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	6a1a      	ldr	r2, [r3, #32]
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	43db      	mvns	r3, r3
 8009c12:	401a      	ands	r2, r3
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	6a1a      	ldr	r2, [r3, #32]
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	f003 031f 	and.w	r3, r3, #31
 8009c22:	6879      	ldr	r1, [r7, #4]
 8009c24:	fa01 f303 	lsl.w	r3, r1, r3
 8009c28:	431a      	orrs	r2, r3
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	621a      	str	r2, [r3, #32]
}
 8009c2e:	bf00      	nop
 8009c30:	371c      	adds	r7, #28
 8009c32:	46bd      	mov	sp, r7
 8009c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c38:	4770      	bx	lr
	...

08009c3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009c3c:	b480      	push	{r7}
 8009c3e:	b085      	sub	sp, #20
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
 8009c44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c4c:	2b01      	cmp	r3, #1
 8009c4e:	d101      	bne.n	8009c54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c50:	2302      	movs	r3, #2
 8009c52:	e05a      	b.n	8009d0a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2201      	movs	r2, #1
 8009c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2202      	movs	r2, #2
 8009c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	689b      	ldr	r3, [r3, #8]
 8009c72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	68fa      	ldr	r2, [r7, #12]
 8009c82:	4313      	orrs	r3, r2
 8009c84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	68fa      	ldr	r2, [r7, #12]
 8009c8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	4a21      	ldr	r2, [pc, #132]	; (8009d18 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009c94:	4293      	cmp	r3, r2
 8009c96:	d022      	beq.n	8009cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ca0:	d01d      	beq.n	8009cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	4a1d      	ldr	r2, [pc, #116]	; (8009d1c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009ca8:	4293      	cmp	r3, r2
 8009caa:	d018      	beq.n	8009cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	4a1b      	ldr	r2, [pc, #108]	; (8009d20 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009cb2:	4293      	cmp	r3, r2
 8009cb4:	d013      	beq.n	8009cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	4a1a      	ldr	r2, [pc, #104]	; (8009d24 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	d00e      	beq.n	8009cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	4a18      	ldr	r2, [pc, #96]	; (8009d28 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d009      	beq.n	8009cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	4a17      	ldr	r2, [pc, #92]	; (8009d2c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d004      	beq.n	8009cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	4a15      	ldr	r2, [pc, #84]	; (8009d30 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	d10c      	bne.n	8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ce4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	685b      	ldr	r3, [r3, #4]
 8009cea:	68ba      	ldr	r2, [r7, #8]
 8009cec:	4313      	orrs	r3, r2
 8009cee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	68ba      	ldr	r2, [r7, #8]
 8009cf6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2200      	movs	r2, #0
 8009d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d08:	2300      	movs	r3, #0
}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	3714      	adds	r7, #20
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d14:	4770      	bx	lr
 8009d16:	bf00      	nop
 8009d18:	40010000 	.word	0x40010000
 8009d1c:	40000400 	.word	0x40000400
 8009d20:	40000800 	.word	0x40000800
 8009d24:	40000c00 	.word	0x40000c00
 8009d28:	40010400 	.word	0x40010400
 8009d2c:	40014000 	.word	0x40014000
 8009d30:	40001800 	.word	0x40001800

08009d34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009d34:	b480      	push	{r7}
 8009d36:	b085      	sub	sp, #20
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d101      	bne.n	8009d50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009d4c:	2302      	movs	r3, #2
 8009d4e:	e03d      	b.n	8009dcc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2201      	movs	r2, #1
 8009d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	68db      	ldr	r3, [r3, #12]
 8009d62:	4313      	orrs	r3, r2
 8009d64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	689b      	ldr	r3, [r3, #8]
 8009d70:	4313      	orrs	r3, r2
 8009d72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	685b      	ldr	r3, [r3, #4]
 8009d7e:	4313      	orrs	r3, r2
 8009d80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4313      	orrs	r3, r2
 8009d8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	691b      	ldr	r3, [r3, #16]
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	695b      	ldr	r3, [r3, #20]
 8009da8:	4313      	orrs	r3, r2
 8009daa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	69db      	ldr	r3, [r3, #28]
 8009db6:	4313      	orrs	r3, r2
 8009db8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	68fa      	ldr	r2, [r7, #12]
 8009dc0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009dca:	2300      	movs	r3, #0
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3714      	adds	r7, #20
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd6:	4770      	bx	lr

08009dd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b083      	sub	sp, #12
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009de0:	bf00      	nop
 8009de2:	370c      	adds	r7, #12
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr

08009dec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009dec:	b480      	push	{r7}
 8009dee:	b083      	sub	sp, #12
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009df4:	bf00      	nop
 8009df6:	370c      	adds	r7, #12
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr

08009e00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b082      	sub	sp, #8
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d101      	bne.n	8009e12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009e0e:	2301      	movs	r3, #1
 8009e10:	e03f      	b.n	8009e92 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e18:	b2db      	uxtb	r3, r3
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d106      	bne.n	8009e2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2200      	movs	r2, #0
 8009e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f7fb fbb6 	bl	8005598 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2224      	movs	r2, #36	; 0x24
 8009e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	68da      	ldr	r2, [r3, #12]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009e42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f000 f929 	bl	800a09c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	691a      	ldr	r2, [r3, #16]
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009e58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	695a      	ldr	r2, [r3, #20]
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009e68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	68da      	ldr	r2, [r3, #12]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009e78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2220      	movs	r2, #32
 8009e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2220      	movs	r2, #32
 8009e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009e90:	2300      	movs	r3, #0
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3708      	adds	r7, #8
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}

08009e9a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e9a:	b580      	push	{r7, lr}
 8009e9c:	b08a      	sub	sp, #40	; 0x28
 8009e9e:	af02      	add	r7, sp, #8
 8009ea0:	60f8      	str	r0, [r7, #12]
 8009ea2:	60b9      	str	r1, [r7, #8]
 8009ea4:	603b      	str	r3, [r7, #0]
 8009ea6:	4613      	mov	r3, r2
 8009ea8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009eaa:	2300      	movs	r3, #0
 8009eac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009eb4:	b2db      	uxtb	r3, r3
 8009eb6:	2b20      	cmp	r3, #32
 8009eb8:	d17c      	bne.n	8009fb4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d002      	beq.n	8009ec6 <HAL_UART_Transmit+0x2c>
 8009ec0:	88fb      	ldrh	r3, [r7, #6]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d101      	bne.n	8009eca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	e075      	b.n	8009fb6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	d101      	bne.n	8009ed8 <HAL_UART_Transmit+0x3e>
 8009ed4:	2302      	movs	r3, #2
 8009ed6:	e06e      	b.n	8009fb6 <HAL_UART_Transmit+0x11c>
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	2201      	movs	r2, #1
 8009edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2221      	movs	r2, #33	; 0x21
 8009eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009eee:	f7fb fbfb 	bl	80056e8 <HAL_GetTick>
 8009ef2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	88fa      	ldrh	r2, [r7, #6]
 8009ef8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	88fa      	ldrh	r2, [r7, #6]
 8009efe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	689b      	ldr	r3, [r3, #8]
 8009f04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f08:	d108      	bne.n	8009f1c <HAL_UART_Transmit+0x82>
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	691b      	ldr	r3, [r3, #16]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d104      	bne.n	8009f1c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009f12:	2300      	movs	r3, #0
 8009f14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	61bb      	str	r3, [r7, #24]
 8009f1a:	e003      	b.n	8009f24 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009f20:	2300      	movs	r3, #0
 8009f22:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2200      	movs	r2, #0
 8009f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009f2c:	e02a      	b.n	8009f84 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	9300      	str	r3, [sp, #0]
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	2200      	movs	r2, #0
 8009f36:	2180      	movs	r1, #128	; 0x80
 8009f38:	68f8      	ldr	r0, [r7, #12]
 8009f3a:	f000 f840 	bl	8009fbe <UART_WaitOnFlagUntilTimeout>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d001      	beq.n	8009f48 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009f44:	2303      	movs	r3, #3
 8009f46:	e036      	b.n	8009fb6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009f48:	69fb      	ldr	r3, [r7, #28]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d10b      	bne.n	8009f66 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009f4e:	69bb      	ldr	r3, [r7, #24]
 8009f50:	881b      	ldrh	r3, [r3, #0]
 8009f52:	461a      	mov	r2, r3
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009f5e:	69bb      	ldr	r3, [r7, #24]
 8009f60:	3302      	adds	r3, #2
 8009f62:	61bb      	str	r3, [r7, #24]
 8009f64:	e007      	b.n	8009f76 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009f66:	69fb      	ldr	r3, [r7, #28]
 8009f68:	781a      	ldrb	r2, [r3, #0]
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009f70:	69fb      	ldr	r3, [r7, #28]
 8009f72:	3301      	adds	r3, #1
 8009f74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	3b01      	subs	r3, #1
 8009f7e:	b29a      	uxth	r2, r3
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d1cf      	bne.n	8009f2e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	9300      	str	r3, [sp, #0]
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	2200      	movs	r2, #0
 8009f96:	2140      	movs	r1, #64	; 0x40
 8009f98:	68f8      	ldr	r0, [r7, #12]
 8009f9a:	f000 f810 	bl	8009fbe <UART_WaitOnFlagUntilTimeout>
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d001      	beq.n	8009fa8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009fa4:	2303      	movs	r3, #3
 8009fa6:	e006      	b.n	8009fb6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	2220      	movs	r2, #32
 8009fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	e000      	b.n	8009fb6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009fb4:	2302      	movs	r3, #2
  }
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3720      	adds	r7, #32
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}

08009fbe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009fbe:	b580      	push	{r7, lr}
 8009fc0:	b090      	sub	sp, #64	; 0x40
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	60f8      	str	r0, [r7, #12]
 8009fc6:	60b9      	str	r1, [r7, #8]
 8009fc8:	603b      	str	r3, [r7, #0]
 8009fca:	4613      	mov	r3, r2
 8009fcc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fce:	e050      	b.n	800a072 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009fd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fd6:	d04c      	beq.n	800a072 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009fd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d007      	beq.n	8009fee <UART_WaitOnFlagUntilTimeout+0x30>
 8009fde:	f7fb fb83 	bl	80056e8 <HAL_GetTick>
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	1ad3      	subs	r3, r2, r3
 8009fe8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009fea:	429a      	cmp	r2, r3
 8009fec:	d241      	bcs.n	800a072 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	330c      	adds	r3, #12
 8009ff4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ff8:	e853 3f00 	ldrex	r3, [r3]
 8009ffc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a000:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a004:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	330c      	adds	r3, #12
 800a00c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a00e:	637a      	str	r2, [r7, #52]	; 0x34
 800a010:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a012:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a014:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a016:	e841 2300 	strex	r3, r2, [r1]
 800a01a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a01c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d1e5      	bne.n	8009fee <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	3314      	adds	r3, #20
 800a028:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a02a:	697b      	ldr	r3, [r7, #20]
 800a02c:	e853 3f00 	ldrex	r3, [r3]
 800a030:	613b      	str	r3, [r7, #16]
   return(result);
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	f023 0301 	bic.w	r3, r3, #1
 800a038:	63bb      	str	r3, [r7, #56]	; 0x38
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	3314      	adds	r3, #20
 800a040:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a042:	623a      	str	r2, [r7, #32]
 800a044:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a046:	69f9      	ldr	r1, [r7, #28]
 800a048:	6a3a      	ldr	r2, [r7, #32]
 800a04a:	e841 2300 	strex	r3, r2, [r1]
 800a04e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a050:	69bb      	ldr	r3, [r7, #24]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d1e5      	bne.n	800a022 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	2220      	movs	r2, #32
 800a05a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	2220      	movs	r2, #32
 800a062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	2200      	movs	r2, #0
 800a06a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a06e:	2303      	movs	r3, #3
 800a070:	e00f      	b.n	800a092 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	681a      	ldr	r2, [r3, #0]
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	4013      	ands	r3, r2
 800a07c:	68ba      	ldr	r2, [r7, #8]
 800a07e:	429a      	cmp	r2, r3
 800a080:	bf0c      	ite	eq
 800a082:	2301      	moveq	r3, #1
 800a084:	2300      	movne	r3, #0
 800a086:	b2db      	uxtb	r3, r3
 800a088:	461a      	mov	r2, r3
 800a08a:	79fb      	ldrb	r3, [r7, #7]
 800a08c:	429a      	cmp	r2, r3
 800a08e:	d09f      	beq.n	8009fd0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a090:	2300      	movs	r3, #0
}
 800a092:	4618      	mov	r0, r3
 800a094:	3740      	adds	r7, #64	; 0x40
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}
	...

0800a09c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a09c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a0a0:	b0c0      	sub	sp, #256	; 0x100
 800a0a2:	af00      	add	r7, sp, #0
 800a0a4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a0a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	691b      	ldr	r3, [r3, #16]
 800a0b0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a0b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0b8:	68d9      	ldr	r1, [r3, #12]
 800a0ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0be:	681a      	ldr	r2, [r3, #0]
 800a0c0:	ea40 0301 	orr.w	r3, r0, r1
 800a0c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a0c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0ca:	689a      	ldr	r2, [r3, #8]
 800a0cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0d0:	691b      	ldr	r3, [r3, #16]
 800a0d2:	431a      	orrs	r2, r3
 800a0d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0d8:	695b      	ldr	r3, [r3, #20]
 800a0da:	431a      	orrs	r2, r3
 800a0dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0e0:	69db      	ldr	r3, [r3, #28]
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a0e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	68db      	ldr	r3, [r3, #12]
 800a0f0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a0f4:	f021 010c 	bic.w	r1, r1, #12
 800a0f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a102:	430b      	orrs	r3, r1
 800a104:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	695b      	ldr	r3, [r3, #20]
 800a10e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a116:	6999      	ldr	r1, [r3, #24]
 800a118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a11c:	681a      	ldr	r2, [r3, #0]
 800a11e:	ea40 0301 	orr.w	r3, r0, r1
 800a122:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a128:	681a      	ldr	r2, [r3, #0]
 800a12a:	4b8f      	ldr	r3, [pc, #572]	; (800a368 <UART_SetConfig+0x2cc>)
 800a12c:	429a      	cmp	r2, r3
 800a12e:	d005      	beq.n	800a13c <UART_SetConfig+0xa0>
 800a130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a134:	681a      	ldr	r2, [r3, #0]
 800a136:	4b8d      	ldr	r3, [pc, #564]	; (800a36c <UART_SetConfig+0x2d0>)
 800a138:	429a      	cmp	r2, r3
 800a13a:	d104      	bne.n	800a146 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a13c:	f7fd face 	bl	80076dc <HAL_RCC_GetPCLK2Freq>
 800a140:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a144:	e003      	b.n	800a14e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a146:	f7fd fab5 	bl	80076b4 <HAL_RCC_GetPCLK1Freq>
 800a14a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a14e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a152:	69db      	ldr	r3, [r3, #28]
 800a154:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a158:	f040 810c 	bne.w	800a374 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a15c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a160:	2200      	movs	r2, #0
 800a162:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a166:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a16a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a16e:	4622      	mov	r2, r4
 800a170:	462b      	mov	r3, r5
 800a172:	1891      	adds	r1, r2, r2
 800a174:	65b9      	str	r1, [r7, #88]	; 0x58
 800a176:	415b      	adcs	r3, r3
 800a178:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a17a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a17e:	4621      	mov	r1, r4
 800a180:	eb12 0801 	adds.w	r8, r2, r1
 800a184:	4629      	mov	r1, r5
 800a186:	eb43 0901 	adc.w	r9, r3, r1
 800a18a:	f04f 0200 	mov.w	r2, #0
 800a18e:	f04f 0300 	mov.w	r3, #0
 800a192:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a196:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a19a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a19e:	4690      	mov	r8, r2
 800a1a0:	4699      	mov	r9, r3
 800a1a2:	4623      	mov	r3, r4
 800a1a4:	eb18 0303 	adds.w	r3, r8, r3
 800a1a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a1ac:	462b      	mov	r3, r5
 800a1ae:	eb49 0303 	adc.w	r3, r9, r3
 800a1b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a1b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a1c2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a1c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a1ca:	460b      	mov	r3, r1
 800a1cc:	18db      	adds	r3, r3, r3
 800a1ce:	653b      	str	r3, [r7, #80]	; 0x50
 800a1d0:	4613      	mov	r3, r2
 800a1d2:	eb42 0303 	adc.w	r3, r2, r3
 800a1d6:	657b      	str	r3, [r7, #84]	; 0x54
 800a1d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a1dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a1e0:	f7f6 fd72 	bl	8000cc8 <__aeabi_uldivmod>
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	460b      	mov	r3, r1
 800a1e8:	4b61      	ldr	r3, [pc, #388]	; (800a370 <UART_SetConfig+0x2d4>)
 800a1ea:	fba3 2302 	umull	r2, r3, r3, r2
 800a1ee:	095b      	lsrs	r3, r3, #5
 800a1f0:	011c      	lsls	r4, r3, #4
 800a1f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a1fc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a200:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a204:	4642      	mov	r2, r8
 800a206:	464b      	mov	r3, r9
 800a208:	1891      	adds	r1, r2, r2
 800a20a:	64b9      	str	r1, [r7, #72]	; 0x48
 800a20c:	415b      	adcs	r3, r3
 800a20e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a210:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a214:	4641      	mov	r1, r8
 800a216:	eb12 0a01 	adds.w	sl, r2, r1
 800a21a:	4649      	mov	r1, r9
 800a21c:	eb43 0b01 	adc.w	fp, r3, r1
 800a220:	f04f 0200 	mov.w	r2, #0
 800a224:	f04f 0300 	mov.w	r3, #0
 800a228:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a22c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a230:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a234:	4692      	mov	sl, r2
 800a236:	469b      	mov	fp, r3
 800a238:	4643      	mov	r3, r8
 800a23a:	eb1a 0303 	adds.w	r3, sl, r3
 800a23e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a242:	464b      	mov	r3, r9
 800a244:	eb4b 0303 	adc.w	r3, fp, r3
 800a248:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a24c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a250:	685b      	ldr	r3, [r3, #4]
 800a252:	2200      	movs	r2, #0
 800a254:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a258:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a25c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a260:	460b      	mov	r3, r1
 800a262:	18db      	adds	r3, r3, r3
 800a264:	643b      	str	r3, [r7, #64]	; 0x40
 800a266:	4613      	mov	r3, r2
 800a268:	eb42 0303 	adc.w	r3, r2, r3
 800a26c:	647b      	str	r3, [r7, #68]	; 0x44
 800a26e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a272:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a276:	f7f6 fd27 	bl	8000cc8 <__aeabi_uldivmod>
 800a27a:	4602      	mov	r2, r0
 800a27c:	460b      	mov	r3, r1
 800a27e:	4611      	mov	r1, r2
 800a280:	4b3b      	ldr	r3, [pc, #236]	; (800a370 <UART_SetConfig+0x2d4>)
 800a282:	fba3 2301 	umull	r2, r3, r3, r1
 800a286:	095b      	lsrs	r3, r3, #5
 800a288:	2264      	movs	r2, #100	; 0x64
 800a28a:	fb02 f303 	mul.w	r3, r2, r3
 800a28e:	1acb      	subs	r3, r1, r3
 800a290:	00db      	lsls	r3, r3, #3
 800a292:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a296:	4b36      	ldr	r3, [pc, #216]	; (800a370 <UART_SetConfig+0x2d4>)
 800a298:	fba3 2302 	umull	r2, r3, r3, r2
 800a29c:	095b      	lsrs	r3, r3, #5
 800a29e:	005b      	lsls	r3, r3, #1
 800a2a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a2a4:	441c      	add	r4, r3
 800a2a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a2b0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a2b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a2b8:	4642      	mov	r2, r8
 800a2ba:	464b      	mov	r3, r9
 800a2bc:	1891      	adds	r1, r2, r2
 800a2be:	63b9      	str	r1, [r7, #56]	; 0x38
 800a2c0:	415b      	adcs	r3, r3
 800a2c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a2c8:	4641      	mov	r1, r8
 800a2ca:	1851      	adds	r1, r2, r1
 800a2cc:	6339      	str	r1, [r7, #48]	; 0x30
 800a2ce:	4649      	mov	r1, r9
 800a2d0:	414b      	adcs	r3, r1
 800a2d2:	637b      	str	r3, [r7, #52]	; 0x34
 800a2d4:	f04f 0200 	mov.w	r2, #0
 800a2d8:	f04f 0300 	mov.w	r3, #0
 800a2dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a2e0:	4659      	mov	r1, fp
 800a2e2:	00cb      	lsls	r3, r1, #3
 800a2e4:	4651      	mov	r1, sl
 800a2e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a2ea:	4651      	mov	r1, sl
 800a2ec:	00ca      	lsls	r2, r1, #3
 800a2ee:	4610      	mov	r0, r2
 800a2f0:	4619      	mov	r1, r3
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	4642      	mov	r2, r8
 800a2f6:	189b      	adds	r3, r3, r2
 800a2f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a2fc:	464b      	mov	r3, r9
 800a2fe:	460a      	mov	r2, r1
 800a300:	eb42 0303 	adc.w	r3, r2, r3
 800a304:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a30c:	685b      	ldr	r3, [r3, #4]
 800a30e:	2200      	movs	r2, #0
 800a310:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a314:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a318:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a31c:	460b      	mov	r3, r1
 800a31e:	18db      	adds	r3, r3, r3
 800a320:	62bb      	str	r3, [r7, #40]	; 0x28
 800a322:	4613      	mov	r3, r2
 800a324:	eb42 0303 	adc.w	r3, r2, r3
 800a328:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a32a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a32e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a332:	f7f6 fcc9 	bl	8000cc8 <__aeabi_uldivmod>
 800a336:	4602      	mov	r2, r0
 800a338:	460b      	mov	r3, r1
 800a33a:	4b0d      	ldr	r3, [pc, #52]	; (800a370 <UART_SetConfig+0x2d4>)
 800a33c:	fba3 1302 	umull	r1, r3, r3, r2
 800a340:	095b      	lsrs	r3, r3, #5
 800a342:	2164      	movs	r1, #100	; 0x64
 800a344:	fb01 f303 	mul.w	r3, r1, r3
 800a348:	1ad3      	subs	r3, r2, r3
 800a34a:	00db      	lsls	r3, r3, #3
 800a34c:	3332      	adds	r3, #50	; 0x32
 800a34e:	4a08      	ldr	r2, [pc, #32]	; (800a370 <UART_SetConfig+0x2d4>)
 800a350:	fba2 2303 	umull	r2, r3, r2, r3
 800a354:	095b      	lsrs	r3, r3, #5
 800a356:	f003 0207 	and.w	r2, r3, #7
 800a35a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	4422      	add	r2, r4
 800a362:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a364:	e106      	b.n	800a574 <UART_SetConfig+0x4d8>
 800a366:	bf00      	nop
 800a368:	40011000 	.word	0x40011000
 800a36c:	40011400 	.word	0x40011400
 800a370:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a374:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a378:	2200      	movs	r2, #0
 800a37a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a37e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a382:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a386:	4642      	mov	r2, r8
 800a388:	464b      	mov	r3, r9
 800a38a:	1891      	adds	r1, r2, r2
 800a38c:	6239      	str	r1, [r7, #32]
 800a38e:	415b      	adcs	r3, r3
 800a390:	627b      	str	r3, [r7, #36]	; 0x24
 800a392:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a396:	4641      	mov	r1, r8
 800a398:	1854      	adds	r4, r2, r1
 800a39a:	4649      	mov	r1, r9
 800a39c:	eb43 0501 	adc.w	r5, r3, r1
 800a3a0:	f04f 0200 	mov.w	r2, #0
 800a3a4:	f04f 0300 	mov.w	r3, #0
 800a3a8:	00eb      	lsls	r3, r5, #3
 800a3aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a3ae:	00e2      	lsls	r2, r4, #3
 800a3b0:	4614      	mov	r4, r2
 800a3b2:	461d      	mov	r5, r3
 800a3b4:	4643      	mov	r3, r8
 800a3b6:	18e3      	adds	r3, r4, r3
 800a3b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a3bc:	464b      	mov	r3, r9
 800a3be:	eb45 0303 	adc.w	r3, r5, r3
 800a3c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a3c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a3d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a3d6:	f04f 0200 	mov.w	r2, #0
 800a3da:	f04f 0300 	mov.w	r3, #0
 800a3de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a3e2:	4629      	mov	r1, r5
 800a3e4:	008b      	lsls	r3, r1, #2
 800a3e6:	4621      	mov	r1, r4
 800a3e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a3ec:	4621      	mov	r1, r4
 800a3ee:	008a      	lsls	r2, r1, #2
 800a3f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a3f4:	f7f6 fc68 	bl	8000cc8 <__aeabi_uldivmod>
 800a3f8:	4602      	mov	r2, r0
 800a3fa:	460b      	mov	r3, r1
 800a3fc:	4b60      	ldr	r3, [pc, #384]	; (800a580 <UART_SetConfig+0x4e4>)
 800a3fe:	fba3 2302 	umull	r2, r3, r3, r2
 800a402:	095b      	lsrs	r3, r3, #5
 800a404:	011c      	lsls	r4, r3, #4
 800a406:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a40a:	2200      	movs	r2, #0
 800a40c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a410:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a414:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a418:	4642      	mov	r2, r8
 800a41a:	464b      	mov	r3, r9
 800a41c:	1891      	adds	r1, r2, r2
 800a41e:	61b9      	str	r1, [r7, #24]
 800a420:	415b      	adcs	r3, r3
 800a422:	61fb      	str	r3, [r7, #28]
 800a424:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a428:	4641      	mov	r1, r8
 800a42a:	1851      	adds	r1, r2, r1
 800a42c:	6139      	str	r1, [r7, #16]
 800a42e:	4649      	mov	r1, r9
 800a430:	414b      	adcs	r3, r1
 800a432:	617b      	str	r3, [r7, #20]
 800a434:	f04f 0200 	mov.w	r2, #0
 800a438:	f04f 0300 	mov.w	r3, #0
 800a43c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a440:	4659      	mov	r1, fp
 800a442:	00cb      	lsls	r3, r1, #3
 800a444:	4651      	mov	r1, sl
 800a446:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a44a:	4651      	mov	r1, sl
 800a44c:	00ca      	lsls	r2, r1, #3
 800a44e:	4610      	mov	r0, r2
 800a450:	4619      	mov	r1, r3
 800a452:	4603      	mov	r3, r0
 800a454:	4642      	mov	r2, r8
 800a456:	189b      	adds	r3, r3, r2
 800a458:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a45c:	464b      	mov	r3, r9
 800a45e:	460a      	mov	r2, r1
 800a460:	eb42 0303 	adc.w	r3, r2, r3
 800a464:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a46c:	685b      	ldr	r3, [r3, #4]
 800a46e:	2200      	movs	r2, #0
 800a470:	67bb      	str	r3, [r7, #120]	; 0x78
 800a472:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a474:	f04f 0200 	mov.w	r2, #0
 800a478:	f04f 0300 	mov.w	r3, #0
 800a47c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a480:	4649      	mov	r1, r9
 800a482:	008b      	lsls	r3, r1, #2
 800a484:	4641      	mov	r1, r8
 800a486:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a48a:	4641      	mov	r1, r8
 800a48c:	008a      	lsls	r2, r1, #2
 800a48e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a492:	f7f6 fc19 	bl	8000cc8 <__aeabi_uldivmod>
 800a496:	4602      	mov	r2, r0
 800a498:	460b      	mov	r3, r1
 800a49a:	4611      	mov	r1, r2
 800a49c:	4b38      	ldr	r3, [pc, #224]	; (800a580 <UART_SetConfig+0x4e4>)
 800a49e:	fba3 2301 	umull	r2, r3, r3, r1
 800a4a2:	095b      	lsrs	r3, r3, #5
 800a4a4:	2264      	movs	r2, #100	; 0x64
 800a4a6:	fb02 f303 	mul.w	r3, r2, r3
 800a4aa:	1acb      	subs	r3, r1, r3
 800a4ac:	011b      	lsls	r3, r3, #4
 800a4ae:	3332      	adds	r3, #50	; 0x32
 800a4b0:	4a33      	ldr	r2, [pc, #204]	; (800a580 <UART_SetConfig+0x4e4>)
 800a4b2:	fba2 2303 	umull	r2, r3, r2, r3
 800a4b6:	095b      	lsrs	r3, r3, #5
 800a4b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a4bc:	441c      	add	r4, r3
 800a4be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	673b      	str	r3, [r7, #112]	; 0x70
 800a4c6:	677a      	str	r2, [r7, #116]	; 0x74
 800a4c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a4cc:	4642      	mov	r2, r8
 800a4ce:	464b      	mov	r3, r9
 800a4d0:	1891      	adds	r1, r2, r2
 800a4d2:	60b9      	str	r1, [r7, #8]
 800a4d4:	415b      	adcs	r3, r3
 800a4d6:	60fb      	str	r3, [r7, #12]
 800a4d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a4dc:	4641      	mov	r1, r8
 800a4de:	1851      	adds	r1, r2, r1
 800a4e0:	6039      	str	r1, [r7, #0]
 800a4e2:	4649      	mov	r1, r9
 800a4e4:	414b      	adcs	r3, r1
 800a4e6:	607b      	str	r3, [r7, #4]
 800a4e8:	f04f 0200 	mov.w	r2, #0
 800a4ec:	f04f 0300 	mov.w	r3, #0
 800a4f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a4f4:	4659      	mov	r1, fp
 800a4f6:	00cb      	lsls	r3, r1, #3
 800a4f8:	4651      	mov	r1, sl
 800a4fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a4fe:	4651      	mov	r1, sl
 800a500:	00ca      	lsls	r2, r1, #3
 800a502:	4610      	mov	r0, r2
 800a504:	4619      	mov	r1, r3
 800a506:	4603      	mov	r3, r0
 800a508:	4642      	mov	r2, r8
 800a50a:	189b      	adds	r3, r3, r2
 800a50c:	66bb      	str	r3, [r7, #104]	; 0x68
 800a50e:	464b      	mov	r3, r9
 800a510:	460a      	mov	r2, r1
 800a512:	eb42 0303 	adc.w	r3, r2, r3
 800a516:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a51c:	685b      	ldr	r3, [r3, #4]
 800a51e:	2200      	movs	r2, #0
 800a520:	663b      	str	r3, [r7, #96]	; 0x60
 800a522:	667a      	str	r2, [r7, #100]	; 0x64
 800a524:	f04f 0200 	mov.w	r2, #0
 800a528:	f04f 0300 	mov.w	r3, #0
 800a52c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a530:	4649      	mov	r1, r9
 800a532:	008b      	lsls	r3, r1, #2
 800a534:	4641      	mov	r1, r8
 800a536:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a53a:	4641      	mov	r1, r8
 800a53c:	008a      	lsls	r2, r1, #2
 800a53e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a542:	f7f6 fbc1 	bl	8000cc8 <__aeabi_uldivmod>
 800a546:	4602      	mov	r2, r0
 800a548:	460b      	mov	r3, r1
 800a54a:	4b0d      	ldr	r3, [pc, #52]	; (800a580 <UART_SetConfig+0x4e4>)
 800a54c:	fba3 1302 	umull	r1, r3, r3, r2
 800a550:	095b      	lsrs	r3, r3, #5
 800a552:	2164      	movs	r1, #100	; 0x64
 800a554:	fb01 f303 	mul.w	r3, r1, r3
 800a558:	1ad3      	subs	r3, r2, r3
 800a55a:	011b      	lsls	r3, r3, #4
 800a55c:	3332      	adds	r3, #50	; 0x32
 800a55e:	4a08      	ldr	r2, [pc, #32]	; (800a580 <UART_SetConfig+0x4e4>)
 800a560:	fba2 2303 	umull	r2, r3, r2, r3
 800a564:	095b      	lsrs	r3, r3, #5
 800a566:	f003 020f 	and.w	r2, r3, #15
 800a56a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4422      	add	r2, r4
 800a572:	609a      	str	r2, [r3, #8]
}
 800a574:	bf00      	nop
 800a576:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a57a:	46bd      	mov	sp, r7
 800a57c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a580:	51eb851f 	.word	0x51eb851f

0800a584 <__NVIC_SetPriority>:
{
 800a584:	b480      	push	{r7}
 800a586:	b083      	sub	sp, #12
 800a588:	af00      	add	r7, sp, #0
 800a58a:	4603      	mov	r3, r0
 800a58c:	6039      	str	r1, [r7, #0]
 800a58e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a594:	2b00      	cmp	r3, #0
 800a596:	db0a      	blt.n	800a5ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	b2da      	uxtb	r2, r3
 800a59c:	490c      	ldr	r1, [pc, #48]	; (800a5d0 <__NVIC_SetPriority+0x4c>)
 800a59e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5a2:	0112      	lsls	r2, r2, #4
 800a5a4:	b2d2      	uxtb	r2, r2
 800a5a6:	440b      	add	r3, r1
 800a5a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a5ac:	e00a      	b.n	800a5c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	b2da      	uxtb	r2, r3
 800a5b2:	4908      	ldr	r1, [pc, #32]	; (800a5d4 <__NVIC_SetPriority+0x50>)
 800a5b4:	79fb      	ldrb	r3, [r7, #7]
 800a5b6:	f003 030f 	and.w	r3, r3, #15
 800a5ba:	3b04      	subs	r3, #4
 800a5bc:	0112      	lsls	r2, r2, #4
 800a5be:	b2d2      	uxtb	r2, r2
 800a5c0:	440b      	add	r3, r1
 800a5c2:	761a      	strb	r2, [r3, #24]
}
 800a5c4:	bf00      	nop
 800a5c6:	370c      	adds	r7, #12
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr
 800a5d0:	e000e100 	.word	0xe000e100
 800a5d4:	e000ed00 	.word	0xe000ed00

0800a5d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a5dc:	4b05      	ldr	r3, [pc, #20]	; (800a5f4 <SysTick_Handler+0x1c>)
 800a5de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a5e0:	f002 fee8 	bl	800d3b4 <xTaskGetSchedulerState>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	2b01      	cmp	r3, #1
 800a5e8:	d001      	beq.n	800a5ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a5ea:	f004 f88d 	bl	800e708 <xPortSysTickHandler>
  }
}
 800a5ee:	bf00      	nop
 800a5f0:	bd80      	pop	{r7, pc}
 800a5f2:	bf00      	nop
 800a5f4:	e000e010 	.word	0xe000e010

0800a5f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a5fc:	2100      	movs	r1, #0
 800a5fe:	f06f 0004 	mvn.w	r0, #4
 800a602:	f7ff ffbf 	bl	800a584 <__NVIC_SetPriority>
#endif
}
 800a606:	bf00      	nop
 800a608:	bd80      	pop	{r7, pc}
	...

0800a60c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a60c:	b480      	push	{r7}
 800a60e:	b083      	sub	sp, #12
 800a610:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a612:	f3ef 8305 	mrs	r3, IPSR
 800a616:	603b      	str	r3, [r7, #0]
  return(result);
 800a618:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d003      	beq.n	800a626 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a61e:	f06f 0305 	mvn.w	r3, #5
 800a622:	607b      	str	r3, [r7, #4]
 800a624:	e00c      	b.n	800a640 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a626:	4b0a      	ldr	r3, [pc, #40]	; (800a650 <osKernelInitialize+0x44>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d105      	bne.n	800a63a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a62e:	4b08      	ldr	r3, [pc, #32]	; (800a650 <osKernelInitialize+0x44>)
 800a630:	2201      	movs	r2, #1
 800a632:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a634:	2300      	movs	r3, #0
 800a636:	607b      	str	r3, [r7, #4]
 800a638:	e002      	b.n	800a640 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a63a:	f04f 33ff 	mov.w	r3, #4294967295
 800a63e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a640:	687b      	ldr	r3, [r7, #4]
}
 800a642:	4618      	mov	r0, r3
 800a644:	370c      	adds	r7, #12
 800a646:	46bd      	mov	sp, r7
 800a648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64c:	4770      	bx	lr
 800a64e:	bf00      	nop
 800a650:	20000858 	.word	0x20000858

0800a654 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a654:	b580      	push	{r7, lr}
 800a656:	b082      	sub	sp, #8
 800a658:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a65a:	f3ef 8305 	mrs	r3, IPSR
 800a65e:	603b      	str	r3, [r7, #0]
  return(result);
 800a660:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a662:	2b00      	cmp	r3, #0
 800a664:	d003      	beq.n	800a66e <osKernelStart+0x1a>
    stat = osErrorISR;
 800a666:	f06f 0305 	mvn.w	r3, #5
 800a66a:	607b      	str	r3, [r7, #4]
 800a66c:	e010      	b.n	800a690 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a66e:	4b0b      	ldr	r3, [pc, #44]	; (800a69c <osKernelStart+0x48>)
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	2b01      	cmp	r3, #1
 800a674:	d109      	bne.n	800a68a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a676:	f7ff ffbf 	bl	800a5f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a67a:	4b08      	ldr	r3, [pc, #32]	; (800a69c <osKernelStart+0x48>)
 800a67c:	2202      	movs	r2, #2
 800a67e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a680:	f002 fa1a 	bl	800cab8 <vTaskStartScheduler>
      stat = osOK;
 800a684:	2300      	movs	r3, #0
 800a686:	607b      	str	r3, [r7, #4]
 800a688:	e002      	b.n	800a690 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a68a:	f04f 33ff 	mov.w	r3, #4294967295
 800a68e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a690:	687b      	ldr	r3, [r7, #4]
}
 800a692:	4618      	mov	r0, r3
 800a694:	3708      	adds	r7, #8
 800a696:	46bd      	mov	sp, r7
 800a698:	bd80      	pop	{r7, pc}
 800a69a:	bf00      	nop
 800a69c:	20000858 	.word	0x20000858

0800a6a0 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b082      	sub	sp, #8
 800a6a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a6a6:	f3ef 8305 	mrs	r3, IPSR
 800a6aa:	603b      	str	r3, [r7, #0]
  return(result);
 800a6ac:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d003      	beq.n	800a6ba <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800a6b2:	f002 fb2d 	bl	800cd10 <xTaskGetTickCountFromISR>
 800a6b6:	6078      	str	r0, [r7, #4]
 800a6b8:	e002      	b.n	800a6c0 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800a6ba:	f002 fb19 	bl	800ccf0 <xTaskGetTickCount>
 800a6be:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800a6c0:	687b      	ldr	r3, [r7, #4]
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3708      	adds	r7, #8
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}

0800a6ca <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 800a6ca:	b480      	push	{r7}
 800a6cc:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 800a6ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr

0800a6dc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b08e      	sub	sp, #56	; 0x38
 800a6e0:	af04      	add	r7, sp, #16
 800a6e2:	60f8      	str	r0, [r7, #12]
 800a6e4:	60b9      	str	r1, [r7, #8]
 800a6e6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a6ec:	f3ef 8305 	mrs	r3, IPSR
 800a6f0:	617b      	str	r3, [r7, #20]
  return(result);
 800a6f2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d17e      	bne.n	800a7f6 <osThreadNew+0x11a>
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d07b      	beq.n	800a7f6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a6fe:	2380      	movs	r3, #128	; 0x80
 800a700:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a702:	2318      	movs	r3, #24
 800a704:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a706:	2300      	movs	r3, #0
 800a708:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a70a:	f04f 33ff 	mov.w	r3, #4294967295
 800a70e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d045      	beq.n	800a7a2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d002      	beq.n	800a724 <osThreadNew+0x48>
        name = attr->name;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	699b      	ldr	r3, [r3, #24]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d002      	beq.n	800a732 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	699b      	ldr	r3, [r3, #24]
 800a730:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a732:	69fb      	ldr	r3, [r7, #28]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d008      	beq.n	800a74a <osThreadNew+0x6e>
 800a738:	69fb      	ldr	r3, [r7, #28]
 800a73a:	2b38      	cmp	r3, #56	; 0x38
 800a73c:	d805      	bhi.n	800a74a <osThreadNew+0x6e>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	685b      	ldr	r3, [r3, #4]
 800a742:	f003 0301 	and.w	r3, r3, #1
 800a746:	2b00      	cmp	r3, #0
 800a748:	d001      	beq.n	800a74e <osThreadNew+0x72>
        return (NULL);
 800a74a:	2300      	movs	r3, #0
 800a74c:	e054      	b.n	800a7f8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	695b      	ldr	r3, [r3, #20]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d003      	beq.n	800a75e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	695b      	ldr	r3, [r3, #20]
 800a75a:	089b      	lsrs	r3, r3, #2
 800a75c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	689b      	ldr	r3, [r3, #8]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d00e      	beq.n	800a784 <osThreadNew+0xa8>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	68db      	ldr	r3, [r3, #12]
 800a76a:	2ba7      	cmp	r3, #167	; 0xa7
 800a76c:	d90a      	bls.n	800a784 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a772:	2b00      	cmp	r3, #0
 800a774:	d006      	beq.n	800a784 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	695b      	ldr	r3, [r3, #20]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d002      	beq.n	800a784 <osThreadNew+0xa8>
        mem = 1;
 800a77e:	2301      	movs	r3, #1
 800a780:	61bb      	str	r3, [r7, #24]
 800a782:	e010      	b.n	800a7a6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	689b      	ldr	r3, [r3, #8]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d10c      	bne.n	800a7a6 <osThreadNew+0xca>
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	68db      	ldr	r3, [r3, #12]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d108      	bne.n	800a7a6 <osThreadNew+0xca>
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	691b      	ldr	r3, [r3, #16]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d104      	bne.n	800a7a6 <osThreadNew+0xca>
          mem = 0;
 800a79c:	2300      	movs	r3, #0
 800a79e:	61bb      	str	r3, [r7, #24]
 800a7a0:	e001      	b.n	800a7a6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a7a6:	69bb      	ldr	r3, [r7, #24]
 800a7a8:	2b01      	cmp	r3, #1
 800a7aa:	d110      	bne.n	800a7ce <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a7b0:	687a      	ldr	r2, [r7, #4]
 800a7b2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a7b4:	9202      	str	r2, [sp, #8]
 800a7b6:	9301      	str	r3, [sp, #4]
 800a7b8:	69fb      	ldr	r3, [r7, #28]
 800a7ba:	9300      	str	r3, [sp, #0]
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	6a3a      	ldr	r2, [r7, #32]
 800a7c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a7c2:	68f8      	ldr	r0, [r7, #12]
 800a7c4:	f001 ff42 	bl	800c64c <xTaskCreateStatic>
 800a7c8:	4603      	mov	r3, r0
 800a7ca:	613b      	str	r3, [r7, #16]
 800a7cc:	e013      	b.n	800a7f6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a7ce:	69bb      	ldr	r3, [r7, #24]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d110      	bne.n	800a7f6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a7d4:	6a3b      	ldr	r3, [r7, #32]
 800a7d6:	b29a      	uxth	r2, r3
 800a7d8:	f107 0310 	add.w	r3, r7, #16
 800a7dc:	9301      	str	r3, [sp, #4]
 800a7de:	69fb      	ldr	r3, [r7, #28]
 800a7e0:	9300      	str	r3, [sp, #0]
 800a7e2:	68bb      	ldr	r3, [r7, #8]
 800a7e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a7e6:	68f8      	ldr	r0, [r7, #12]
 800a7e8:	f001 ff8d 	bl	800c706 <xTaskCreate>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	2b01      	cmp	r3, #1
 800a7f0:	d001      	beq.n	800a7f6 <osThreadNew+0x11a>
            hTask = NULL;
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a7f6:	693b      	ldr	r3, [r7, #16]
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3728      	adds	r7, #40	; 0x28
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd80      	pop	{r7, pc}

0800a800 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 800a800:	b480      	push	{r7}
 800a802:	b083      	sub	sp, #12
 800a804:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a806:	f3ef 8305 	mrs	r3, IPSR
 800a80a:	603b      	str	r3, [r7, #0]
  return(result);
 800a80c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d003      	beq.n	800a81a <osThreadYield+0x1a>
    stat = osErrorISR;
 800a812:	f06f 0305 	mvn.w	r3, #5
 800a816:	607b      	str	r3, [r7, #4]
 800a818:	e009      	b.n	800a82e <osThreadYield+0x2e>
  } else {
    stat = osOK;
 800a81a:	2300      	movs	r3, #0
 800a81c:	607b      	str	r3, [r7, #4]
    taskYIELD();
 800a81e:	4b07      	ldr	r3, [pc, #28]	; (800a83c <osThreadYield+0x3c>)
 800a820:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a824:	601a      	str	r2, [r3, #0]
 800a826:	f3bf 8f4f 	dsb	sy
 800a82a:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 800a82e:	687b      	ldr	r3, [r7, #4]
}
 800a830:	4618      	mov	r0, r3
 800a832:	370c      	adds	r7, #12
 800a834:	46bd      	mov	sp, r7
 800a836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83a:	4770      	bx	lr
 800a83c:	e000ed04 	.word	0xe000ed04

0800a840 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800a840:	b580      	push	{r7, lr}
 800a842:	b088      	sub	sp, #32
 800a844:	af02      	add	r7, sp, #8
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d002      	beq.n	800a85a <osThreadFlagsSet+0x1a>
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	2b00      	cmp	r3, #0
 800a858:	da03      	bge.n	800a862 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800a85a:	f06f 0303 	mvn.w	r3, #3
 800a85e:	60fb      	str	r3, [r7, #12]
 800a860:	e035      	b.n	800a8ce <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800a862:	f04f 33ff 	mov.w	r3, #4294967295
 800a866:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a868:	f3ef 8305 	mrs	r3, IPSR
 800a86c:	613b      	str	r3, [r7, #16]
  return(result);
 800a86e:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800a870:	2b00      	cmp	r3, #0
 800a872:	d01f      	beq.n	800a8b4 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800a874:	2300      	movs	r3, #0
 800a876:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800a878:	f107 0308 	add.w	r3, r7, #8
 800a87c:	9300      	str	r3, [sp, #0]
 800a87e:	2300      	movs	r3, #0
 800a880:	2201      	movs	r2, #1
 800a882:	6839      	ldr	r1, [r7, #0]
 800a884:	6978      	ldr	r0, [r7, #20]
 800a886:	f003 f83d 	bl	800d904 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800a88a:	f107 030c 	add.w	r3, r7, #12
 800a88e:	2200      	movs	r2, #0
 800a890:	9200      	str	r2, [sp, #0]
 800a892:	2200      	movs	r2, #0
 800a894:	2100      	movs	r1, #0
 800a896:	6978      	ldr	r0, [r7, #20]
 800a898:	f003 f834 	bl	800d904 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d015      	beq.n	800a8ce <osThreadFlagsSet+0x8e>
 800a8a2:	4b0d      	ldr	r3, [pc, #52]	; (800a8d8 <osThreadFlagsSet+0x98>)
 800a8a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8a8:	601a      	str	r2, [r3, #0]
 800a8aa:	f3bf 8f4f 	dsb	sy
 800a8ae:	f3bf 8f6f 	isb	sy
 800a8b2:	e00c      	b.n	800a8ce <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	6839      	ldr	r1, [r7, #0]
 800a8ba:	6978      	ldr	r0, [r7, #20]
 800a8bc:	f002 ff64 	bl	800d788 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800a8c0:	f107 030c 	add.w	r3, r7, #12
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	2100      	movs	r1, #0
 800a8c8:	6978      	ldr	r0, [r7, #20]
 800a8ca:	f002 ff5d 	bl	800d788 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3718      	adds	r7, #24
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}
 800a8d8:	e000ed04 	.word	0xe000ed04

0800a8dc <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b086      	sub	sp, #24
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a8e4:	f3ef 8305 	mrs	r3, IPSR
 800a8e8:	60fb      	str	r3, [r7, #12]
  return(result);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d003      	beq.n	800a8f8 <osThreadFlagsClear+0x1c>
    rflags = (uint32_t)osErrorISR;
 800a8f0:	f06f 0305 	mvn.w	r3, #5
 800a8f4:	617b      	str	r3, [r7, #20]
 800a8f6:	e02a      	b.n	800a94e <osThreadFlagsClear+0x72>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	da03      	bge.n	800a906 <osThreadFlagsClear+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800a8fe:	f06f 0303 	mvn.w	r3, #3
 800a902:	617b      	str	r3, [r7, #20]
 800a904:	e023      	b.n	800a94e <osThreadFlagsClear+0x72>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 800a906:	f002 fd45 	bl	800d394 <xTaskGetCurrentTaskHandle>
 800a90a:	6138      	str	r0, [r7, #16]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 800a90c:	f107 0308 	add.w	r3, r7, #8
 800a910:	2200      	movs	r2, #0
 800a912:	2100      	movs	r1, #0
 800a914:	6938      	ldr	r0, [r7, #16]
 800a916:	f002 ff37 	bl	800d788 <xTaskGenericNotify>
 800a91a:	4603      	mov	r3, r0
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d113      	bne.n	800a948 <osThreadFlagsClear+0x6c>
      rflags = cflags;
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	617b      	str	r3, [r7, #20]
      cflags &= ~flags;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	43da      	mvns	r2, r3
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	4013      	ands	r3, r2
 800a92c:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 800a92e:	68b9      	ldr	r1, [r7, #8]
 800a930:	2300      	movs	r3, #0
 800a932:	2203      	movs	r2, #3
 800a934:	6938      	ldr	r0, [r7, #16]
 800a936:	f002 ff27 	bl	800d788 <xTaskGenericNotify>
 800a93a:	4603      	mov	r3, r0
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	d006      	beq.n	800a94e <osThreadFlagsClear+0x72>
        rflags = (uint32_t)osError;
 800a940:	f04f 33ff 	mov.w	r3, #4294967295
 800a944:	617b      	str	r3, [r7, #20]
 800a946:	e002      	b.n	800a94e <osThreadFlagsClear+0x72>
      }
    }
    else {
      rflags = (uint32_t)osError;
 800a948:	f04f 33ff 	mov.w	r3, #4294967295
 800a94c:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 800a94e:	697b      	ldr	r3, [r7, #20]
}
 800a950:	4618      	mov	r0, r3
 800a952:	3718      	adds	r7, #24
 800a954:	46bd      	mov	sp, r7
 800a956:	bd80      	pop	{r7, pc}

0800a958 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800a958:	b580      	push	{r7, lr}
 800a95a:	b08c      	sub	sp, #48	; 0x30
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	60f8      	str	r0, [r7, #12]
 800a960:	60b9      	str	r1, [r7, #8]
 800a962:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a964:	f3ef 8305 	mrs	r3, IPSR
 800a968:	617b      	str	r3, [r7, #20]
  return(result);
 800a96a:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d003      	beq.n	800a978 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800a970:	f06f 0305 	mvn.w	r3, #5
 800a974:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a976:	e06b      	b.n	800aa50 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	da03      	bge.n	800a986 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800a97e:	f06f 0303 	mvn.w	r3, #3
 800a982:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a984:	e064      	b.n	800aa50 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	f003 0302 	and.w	r3, r3, #2
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d002      	beq.n	800a996 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800a990:	2300      	movs	r3, #0
 800a992:	62bb      	str	r3, [r7, #40]	; 0x28
 800a994:	e001      	b.n	800a99a <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 800a99a:	2300      	movs	r3, #0
 800a99c:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 800a9a2:	f002 f9a5 	bl	800ccf0 <xTaskGetTickCount>
 800a9a6:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800a9a8:	f107 0210 	add.w	r2, r7, #16
 800a9ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a9b0:	2000      	movs	r0, #0
 800a9b2:	f002 fe89 	bl	800d6c8 <xTaskNotifyWait>
 800a9b6:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800a9b8:	69fb      	ldr	r3, [r7, #28]
 800a9ba:	2b01      	cmp	r3, #1
 800a9bc:	d137      	bne.n	800aa2e <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800a9be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	4013      	ands	r3, r2
 800a9c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800a9c6:	693b      	ldr	r3, [r7, #16]
 800a9c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800a9ce:	68bb      	ldr	r3, [r7, #8]
 800a9d0:	f003 0301 	and.w	r3, r3, #1
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d00c      	beq.n	800a9f2 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800a9d8:	68fa      	ldr	r2, [r7, #12]
 800a9da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9dc:	4013      	ands	r3, r2
 800a9de:	68fa      	ldr	r2, [r7, #12]
 800a9e0:	429a      	cmp	r2, r3
 800a9e2:	d032      	beq.n	800aa4a <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d10f      	bne.n	800aa0a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800a9ea:	f06f 0302 	mvn.w	r3, #2
 800a9ee:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800a9f0:	e02e      	b.n	800aa50 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800a9f2:	68fa      	ldr	r2, [r7, #12]
 800a9f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9f6:	4013      	ands	r3, r2
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d128      	bne.n	800aa4e <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d103      	bne.n	800aa0a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800aa02:	f06f 0302 	mvn.w	r3, #2
 800aa06:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800aa08:	e022      	b.n	800aa50 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800aa0a:	f002 f971 	bl	800ccf0 <xTaskGetTickCount>
 800aa0e:	4602      	mov	r2, r0
 800aa10:	6a3b      	ldr	r3, [r7, #32]
 800aa12:	1ad3      	subs	r3, r2, r3
 800aa14:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800aa16:	69ba      	ldr	r2, [r7, #24]
 800aa18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa1a:	429a      	cmp	r2, r3
 800aa1c:	d902      	bls.n	800aa24 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	627b      	str	r3, [r7, #36]	; 0x24
 800aa22:	e00e      	b.n	800aa42 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800aa24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa26:	69bb      	ldr	r3, [r7, #24]
 800aa28:	1ad3      	subs	r3, r2, r3
 800aa2a:	627b      	str	r3, [r7, #36]	; 0x24
 800aa2c:	e009      	b.n	800aa42 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d103      	bne.n	800aa3c <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800aa34:	f06f 0302 	mvn.w	r3, #2
 800aa38:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aa3a:	e002      	b.n	800aa42 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800aa3c:	f06f 0301 	mvn.w	r3, #1
 800aa40:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800aa42:	69fb      	ldr	r3, [r7, #28]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d1af      	bne.n	800a9a8 <osThreadFlagsWait+0x50>
 800aa48:	e002      	b.n	800aa50 <osThreadFlagsWait+0xf8>
            break;
 800aa4a:	bf00      	nop
 800aa4c:	e000      	b.n	800aa50 <osThreadFlagsWait+0xf8>
            break;
 800aa4e:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800aa50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800aa52:	4618      	mov	r0, r3
 800aa54:	3730      	adds	r7, #48	; 0x30
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}

0800aa5a <osDelayUntil>:
  }

  return (stat);
}

osStatus_t osDelayUntil (uint32_t ticks) {
 800aa5a:	b580      	push	{r7, lr}
 800aa5c:	b086      	sub	sp, #24
 800aa5e:	af00      	add	r7, sp, #0
 800aa60:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa62:	f3ef 8305 	mrs	r3, IPSR
 800aa66:	60fb      	str	r3, [r7, #12]
  return(result);
 800aa68:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d003      	beq.n	800aa76 <osDelayUntil+0x1c>
    stat = osErrorISR;
 800aa6e:	f06f 0305 	mvn.w	r3, #5
 800aa72:	617b      	str	r3, [r7, #20]
 800aa74:	e019      	b.n	800aaaa <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800aa76:	2300      	movs	r3, #0
 800aa78:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800aa7a:	f002 f939 	bl	800ccf0 <xTaskGetTickCount>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	687a      	ldr	r2, [r7, #4]
 800aa86:	1ad3      	subs	r3, r2, r3
 800aa88:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800aa8a:	693b      	ldr	r3, [r7, #16]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d009      	beq.n	800aaa4 <osDelayUntil+0x4a>
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	db06      	blt.n	800aaa4 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800aa96:	f107 0308 	add.w	r3, r7, #8
 800aa9a:	6939      	ldr	r1, [r7, #16]
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f001 ff8d 	bl	800c9bc <vTaskDelayUntil>
 800aaa2:	e002      	b.n	800aaaa <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800aaa4:	f06f 0303 	mvn.w	r3, #3
 800aaa8:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800aaaa:	697b      	ldr	r3, [r7, #20]
}
 800aaac:	4618      	mov	r0, r3
 800aaae:	3718      	adds	r7, #24
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <TimerCallback>:

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b084      	sub	sp, #16
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f003 fc41 	bl	800e344 <pvTimerGetTimerID>
 800aac2:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d005      	beq.n	800aad6 <TimerCallback+0x22>
    callb->func (callb->arg);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	68fa      	ldr	r2, [r7, #12]
 800aad0:	6852      	ldr	r2, [r2, #4]
 800aad2:	4610      	mov	r0, r2
 800aad4:	4798      	blx	r3
  }
}
 800aad6:	bf00      	nop
 800aad8:	3710      	adds	r7, #16
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}
	...

0800aae0 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b08c      	sub	sp, #48	; 0x30
 800aae4:	af02      	add	r7, sp, #8
 800aae6:	60f8      	str	r0, [r7, #12]
 800aae8:	607a      	str	r2, [r7, #4]
 800aaea:	603b      	str	r3, [r7, #0]
 800aaec:	460b      	mov	r3, r1
 800aaee:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aaf4:	f3ef 8305 	mrs	r3, IPSR
 800aaf8:	613b      	str	r3, [r7, #16]
  return(result);
 800aafa:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d163      	bne.n	800abc8 <osTimerNew+0xe8>
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d060      	beq.n	800abc8 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800ab06:	2008      	movs	r0, #8
 800ab08:	f003 fe8e 	bl	800e828 <pvPortMalloc>
 800ab0c:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800ab0e:	697b      	ldr	r3, [r7, #20]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d059      	beq.n	800abc8 <osTimerNew+0xe8>
      callb->func = func;
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	68fa      	ldr	r2, [r7, #12]
 800ab18:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800ab1a:	697b      	ldr	r3, [r7, #20]
 800ab1c:	687a      	ldr	r2, [r7, #4]
 800ab1e:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800ab20:	7afb      	ldrb	r3, [r7, #11]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d102      	bne.n	800ab2c <osTimerNew+0x4c>
        reload = pdFALSE;
 800ab26:	2300      	movs	r3, #0
 800ab28:	61fb      	str	r3, [r7, #28]
 800ab2a:	e001      	b.n	800ab30 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800ab30:	f04f 33ff 	mov.w	r3, #4294967295
 800ab34:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800ab36:	2300      	movs	r3, #0
 800ab38:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d01c      	beq.n	800ab7a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d002      	beq.n	800ab4e <osTimerNew+0x6e>
          name = attr->name;
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	689b      	ldr	r3, [r3, #8]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d006      	beq.n	800ab64 <osTimerNew+0x84>
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	68db      	ldr	r3, [r3, #12]
 800ab5a:	2b2b      	cmp	r3, #43	; 0x2b
 800ab5c:	d902      	bls.n	800ab64 <osTimerNew+0x84>
          mem = 1;
 800ab5e:	2301      	movs	r3, #1
 800ab60:	61bb      	str	r3, [r7, #24]
 800ab62:	e00c      	b.n	800ab7e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	689b      	ldr	r3, [r3, #8]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d108      	bne.n	800ab7e <osTimerNew+0x9e>
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	68db      	ldr	r3, [r3, #12]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d104      	bne.n	800ab7e <osTimerNew+0x9e>
            mem = 0;
 800ab74:	2300      	movs	r3, #0
 800ab76:	61bb      	str	r3, [r7, #24]
 800ab78:	e001      	b.n	800ab7e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800ab7e:	69bb      	ldr	r3, [r7, #24]
 800ab80:	2b01      	cmp	r3, #1
 800ab82:	d10c      	bne.n	800ab9e <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	689b      	ldr	r3, [r3, #8]
 800ab88:	9301      	str	r3, [sp, #4]
 800ab8a:	4b12      	ldr	r3, [pc, #72]	; (800abd4 <osTimerNew+0xf4>)
 800ab8c:	9300      	str	r3, [sp, #0]
 800ab8e:	697b      	ldr	r3, [r7, #20]
 800ab90:	69fa      	ldr	r2, [r7, #28]
 800ab92:	2101      	movs	r1, #1
 800ab94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ab96:	f003 f856 	bl	800dc46 <xTimerCreateStatic>
 800ab9a:	6238      	str	r0, [r7, #32]
 800ab9c:	e00b      	b.n	800abb6 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800ab9e:	69bb      	ldr	r3, [r7, #24]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d108      	bne.n	800abb6 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800aba4:	4b0b      	ldr	r3, [pc, #44]	; (800abd4 <osTimerNew+0xf4>)
 800aba6:	9300      	str	r3, [sp, #0]
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	69fa      	ldr	r2, [r7, #28]
 800abac:	2101      	movs	r1, #1
 800abae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800abb0:	f003 f828 	bl	800dc04 <xTimerCreate>
 800abb4:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800abb6:	6a3b      	ldr	r3, [r7, #32]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d105      	bne.n	800abc8 <osTimerNew+0xe8>
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d002      	beq.n	800abc8 <osTimerNew+0xe8>
        vPortFree (callb);
 800abc2:	6978      	ldr	r0, [r7, #20]
 800abc4:	f003 fefc 	bl	800e9c0 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800abc8:	6a3b      	ldr	r3, [r7, #32]
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3728      	adds	r7, #40	; 0x28
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}
 800abd2:	bf00      	nop
 800abd4:	0800aab5 	.word	0x0800aab5

0800abd8 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800abd8:	b580      	push	{r7, lr}
 800abda:	b088      	sub	sp, #32
 800abdc:	af02      	add	r7, sp, #8
 800abde:	6078      	str	r0, [r7, #4]
 800abe0:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800abe6:	f3ef 8305 	mrs	r3, IPSR
 800abea:	60fb      	str	r3, [r7, #12]
  return(result);
 800abec:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d003      	beq.n	800abfa <osTimerStart+0x22>
    stat = osErrorISR;
 800abf2:	f06f 0305 	mvn.w	r3, #5
 800abf6:	617b      	str	r3, [r7, #20]
 800abf8:	e017      	b.n	800ac2a <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d103      	bne.n	800ac08 <osTimerStart+0x30>
    stat = osErrorParameter;
 800ac00:	f06f 0303 	mvn.w	r3, #3
 800ac04:	617b      	str	r3, [r7, #20]
 800ac06:	e010      	b.n	800ac2a <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800ac08:	2300      	movs	r3, #0
 800ac0a:	9300      	str	r3, [sp, #0]
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	683a      	ldr	r2, [r7, #0]
 800ac10:	2104      	movs	r1, #4
 800ac12:	6938      	ldr	r0, [r7, #16]
 800ac14:	f003 f890 	bl	800dd38 <xTimerGenericCommand>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	2b01      	cmp	r3, #1
 800ac1c:	d102      	bne.n	800ac24 <osTimerStart+0x4c>
      stat = osOK;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	617b      	str	r3, [r7, #20]
 800ac22:	e002      	b.n	800ac2a <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800ac24:	f06f 0302 	mvn.w	r3, #2
 800ac28:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800ac2a:	697b      	ldr	r3, [r7, #20]
}
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	3718      	adds	r7, #24
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b088      	sub	sp, #32
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac40:	f3ef 8305 	mrs	r3, IPSR
 800ac44:	60bb      	str	r3, [r7, #8]
  return(result);
 800ac46:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d174      	bne.n	800ad36 <osMutexNew+0x102>
    if (attr != NULL) {
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d003      	beq.n	800ac5a <osMutexNew+0x26>
      type = attr->attr_bits;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	685b      	ldr	r3, [r3, #4]
 800ac56:	61bb      	str	r3, [r7, #24]
 800ac58:	e001      	b.n	800ac5e <osMutexNew+0x2a>
    } else {
      type = 0U;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800ac5e:	69bb      	ldr	r3, [r7, #24]
 800ac60:	f003 0301 	and.w	r3, r3, #1
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d002      	beq.n	800ac6e <osMutexNew+0x3a>
      rmtx = 1U;
 800ac68:	2301      	movs	r3, #1
 800ac6a:	617b      	str	r3, [r7, #20]
 800ac6c:	e001      	b.n	800ac72 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800ac72:	69bb      	ldr	r3, [r7, #24]
 800ac74:	f003 0308 	and.w	r3, r3, #8
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d15c      	bne.n	800ad36 <osMutexNew+0x102>
      mem = -1;
 800ac7c:	f04f 33ff 	mov.w	r3, #4294967295
 800ac80:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d015      	beq.n	800acb4 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	689b      	ldr	r3, [r3, #8]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d006      	beq.n	800ac9e <osMutexNew+0x6a>
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	68db      	ldr	r3, [r3, #12]
 800ac94:	2b4f      	cmp	r3, #79	; 0x4f
 800ac96:	d902      	bls.n	800ac9e <osMutexNew+0x6a>
          mem = 1;
 800ac98:	2301      	movs	r3, #1
 800ac9a:	613b      	str	r3, [r7, #16]
 800ac9c:	e00c      	b.n	800acb8 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	689b      	ldr	r3, [r3, #8]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d108      	bne.n	800acb8 <osMutexNew+0x84>
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	68db      	ldr	r3, [r3, #12]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d104      	bne.n	800acb8 <osMutexNew+0x84>
            mem = 0;
 800acae:	2300      	movs	r3, #0
 800acb0:	613b      	str	r3, [r7, #16]
 800acb2:	e001      	b.n	800acb8 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800acb4:	2300      	movs	r3, #0
 800acb6:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800acb8:	693b      	ldr	r3, [r7, #16]
 800acba:	2b01      	cmp	r3, #1
 800acbc:	d112      	bne.n	800ace4 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800acbe:	697b      	ldr	r3, [r7, #20]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d007      	beq.n	800acd4 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	689b      	ldr	r3, [r3, #8]
 800acc8:	4619      	mov	r1, r3
 800acca:	2004      	movs	r0, #4
 800accc:	f000 fd69 	bl	800b7a2 <xQueueCreateMutexStatic>
 800acd0:	61f8      	str	r0, [r7, #28]
 800acd2:	e016      	b.n	800ad02 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	689b      	ldr	r3, [r3, #8]
 800acd8:	4619      	mov	r1, r3
 800acda:	2001      	movs	r0, #1
 800acdc:	f000 fd61 	bl	800b7a2 <xQueueCreateMutexStatic>
 800ace0:	61f8      	str	r0, [r7, #28]
 800ace2:	e00e      	b.n	800ad02 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d10b      	bne.n	800ad02 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d004      	beq.n	800acfa <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800acf0:	2004      	movs	r0, #4
 800acf2:	f000 fd3e 	bl	800b772 <xQueueCreateMutex>
 800acf6:	61f8      	str	r0, [r7, #28]
 800acf8:	e003      	b.n	800ad02 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800acfa:	2001      	movs	r0, #1
 800acfc:	f000 fd39 	bl	800b772 <xQueueCreateMutex>
 800ad00:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800ad02:	69fb      	ldr	r3, [r7, #28]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d00c      	beq.n	800ad22 <osMutexNew+0xee>
        if (attr != NULL) {
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d003      	beq.n	800ad16 <osMutexNew+0xe2>
          name = attr->name;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	60fb      	str	r3, [r7, #12]
 800ad14:	e001      	b.n	800ad1a <osMutexNew+0xe6>
        } else {
          name = NULL;
 800ad16:	2300      	movs	r3, #0
 800ad18:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800ad1a:	68f9      	ldr	r1, [r7, #12]
 800ad1c:	69f8      	ldr	r0, [r7, #28]
 800ad1e:	f001 fc0d 	bl	800c53c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800ad22:	69fb      	ldr	r3, [r7, #28]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d006      	beq.n	800ad36 <osMutexNew+0x102>
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d003      	beq.n	800ad36 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800ad2e:	69fb      	ldr	r3, [r7, #28]
 800ad30:	f043 0301 	orr.w	r3, r3, #1
 800ad34:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800ad36:	69fb      	ldr	r3, [r7, #28]
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	3720      	adds	r7, #32
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bd80      	pop	{r7, pc}

0800ad40 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b086      	sub	sp, #24
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
 800ad48:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f023 0301 	bic.w	r3, r3, #1
 800ad50:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	f003 0301 	and.w	r3, r3, #1
 800ad58:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad5e:	f3ef 8305 	mrs	r3, IPSR
 800ad62:	60bb      	str	r3, [r7, #8]
  return(result);
 800ad64:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d003      	beq.n	800ad72 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800ad6a:	f06f 0305 	mvn.w	r3, #5
 800ad6e:	617b      	str	r3, [r7, #20]
 800ad70:	e02c      	b.n	800adcc <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d103      	bne.n	800ad80 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800ad78:	f06f 0303 	mvn.w	r3, #3
 800ad7c:	617b      	str	r3, [r7, #20]
 800ad7e:	e025      	b.n	800adcc <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d011      	beq.n	800adaa <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800ad86:	6839      	ldr	r1, [r7, #0]
 800ad88:	6938      	ldr	r0, [r7, #16]
 800ad8a:	f000 fd59 	bl	800b840 <xQueueTakeMutexRecursive>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	2b01      	cmp	r3, #1
 800ad92:	d01b      	beq.n	800adcc <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d003      	beq.n	800ada2 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800ad9a:	f06f 0301 	mvn.w	r3, #1
 800ad9e:	617b      	str	r3, [r7, #20]
 800ada0:	e014      	b.n	800adcc <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800ada2:	f06f 0302 	mvn.w	r3, #2
 800ada6:	617b      	str	r3, [r7, #20]
 800ada8:	e010      	b.n	800adcc <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800adaa:	6839      	ldr	r1, [r7, #0]
 800adac:	6938      	ldr	r0, [r7, #16]
 800adae:	f001 f8ed 	bl	800bf8c <xQueueSemaphoreTake>
 800adb2:	4603      	mov	r3, r0
 800adb4:	2b01      	cmp	r3, #1
 800adb6:	d009      	beq.n	800adcc <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d003      	beq.n	800adc6 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800adbe:	f06f 0301 	mvn.w	r3, #1
 800adc2:	617b      	str	r3, [r7, #20]
 800adc4:	e002      	b.n	800adcc <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800adc6:	f06f 0302 	mvn.w	r3, #2
 800adca:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800adcc:	697b      	ldr	r3, [r7, #20]
}
 800adce:	4618      	mov	r0, r3
 800add0:	3718      	adds	r7, #24
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}

0800add6 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800add6:	b580      	push	{r7, lr}
 800add8:	b086      	sub	sp, #24
 800adda:	af00      	add	r7, sp, #0
 800addc:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f023 0301 	bic.w	r3, r3, #1
 800ade4:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	f003 0301 	and.w	r3, r3, #1
 800adec:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800adee:	2300      	movs	r3, #0
 800adf0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adf2:	f3ef 8305 	mrs	r3, IPSR
 800adf6:	60bb      	str	r3, [r7, #8]
  return(result);
 800adf8:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d003      	beq.n	800ae06 <osMutexRelease+0x30>
    stat = osErrorISR;
 800adfe:	f06f 0305 	mvn.w	r3, #5
 800ae02:	617b      	str	r3, [r7, #20]
 800ae04:	e01f      	b.n	800ae46 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800ae06:	693b      	ldr	r3, [r7, #16]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d103      	bne.n	800ae14 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800ae0c:	f06f 0303 	mvn.w	r3, #3
 800ae10:	617b      	str	r3, [r7, #20]
 800ae12:	e018      	b.n	800ae46 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d009      	beq.n	800ae2e <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800ae1a:	6938      	ldr	r0, [r7, #16]
 800ae1c:	f000 fcdc 	bl	800b7d8 <xQueueGiveMutexRecursive>
 800ae20:	4603      	mov	r3, r0
 800ae22:	2b01      	cmp	r3, #1
 800ae24:	d00f      	beq.n	800ae46 <osMutexRelease+0x70>
        stat = osErrorResource;
 800ae26:	f06f 0302 	mvn.w	r3, #2
 800ae2a:	617b      	str	r3, [r7, #20]
 800ae2c:	e00b      	b.n	800ae46 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800ae2e:	2300      	movs	r3, #0
 800ae30:	2200      	movs	r2, #0
 800ae32:	2100      	movs	r1, #0
 800ae34:	6938      	ldr	r0, [r7, #16]
 800ae36:	f000 fda3 	bl	800b980 <xQueueGenericSend>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	d002      	beq.n	800ae46 <osMutexRelease+0x70>
        stat = osErrorResource;
 800ae40:	f06f 0302 	mvn.w	r3, #2
 800ae44:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800ae46:	697b      	ldr	r3, [r7, #20]
}
 800ae48:	4618      	mov	r0, r3
 800ae4a:	3718      	adds	r7, #24
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bd80      	pop	{r7, pc}

0800ae50 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b08a      	sub	sp, #40	; 0x28
 800ae54:	af02      	add	r7, sp, #8
 800ae56:	60f8      	str	r0, [r7, #12]
 800ae58:	60b9      	str	r1, [r7, #8]
 800ae5a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae60:	f3ef 8305 	mrs	r3, IPSR
 800ae64:	613b      	str	r3, [r7, #16]
  return(result);
 800ae66:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d175      	bne.n	800af58 <osSemaphoreNew+0x108>
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d072      	beq.n	800af58 <osSemaphoreNew+0x108>
 800ae72:	68ba      	ldr	r2, [r7, #8]
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	429a      	cmp	r2, r3
 800ae78:	d86e      	bhi.n	800af58 <osSemaphoreNew+0x108>
    mem = -1;
 800ae7a:	f04f 33ff 	mov.w	r3, #4294967295
 800ae7e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d015      	beq.n	800aeb2 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	689b      	ldr	r3, [r3, #8]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d006      	beq.n	800ae9c <osSemaphoreNew+0x4c>
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	68db      	ldr	r3, [r3, #12]
 800ae92:	2b4f      	cmp	r3, #79	; 0x4f
 800ae94:	d902      	bls.n	800ae9c <osSemaphoreNew+0x4c>
        mem = 1;
 800ae96:	2301      	movs	r3, #1
 800ae98:	61bb      	str	r3, [r7, #24]
 800ae9a:	e00c      	b.n	800aeb6 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	689b      	ldr	r3, [r3, #8]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d108      	bne.n	800aeb6 <osSemaphoreNew+0x66>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	68db      	ldr	r3, [r3, #12]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d104      	bne.n	800aeb6 <osSemaphoreNew+0x66>
          mem = 0;
 800aeac:	2300      	movs	r3, #0
 800aeae:	61bb      	str	r3, [r7, #24]
 800aeb0:	e001      	b.n	800aeb6 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800aeb6:	69bb      	ldr	r3, [r7, #24]
 800aeb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aebc:	d04c      	beq.n	800af58 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	2b01      	cmp	r3, #1
 800aec2:	d128      	bne.n	800af16 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800aec4:	69bb      	ldr	r3, [r7, #24]
 800aec6:	2b01      	cmp	r3, #1
 800aec8:	d10a      	bne.n	800aee0 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	689b      	ldr	r3, [r3, #8]
 800aece:	2203      	movs	r2, #3
 800aed0:	9200      	str	r2, [sp, #0]
 800aed2:	2200      	movs	r2, #0
 800aed4:	2100      	movs	r1, #0
 800aed6:	2001      	movs	r0, #1
 800aed8:	f000 fb5c 	bl	800b594 <xQueueGenericCreateStatic>
 800aedc:	61f8      	str	r0, [r7, #28]
 800aede:	e005      	b.n	800aeec <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800aee0:	2203      	movs	r2, #3
 800aee2:	2100      	movs	r1, #0
 800aee4:	2001      	movs	r0, #1
 800aee6:	f000 fbcd 	bl	800b684 <xQueueGenericCreate>
 800aeea:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800aeec:	69fb      	ldr	r3, [r7, #28]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d022      	beq.n	800af38 <osSemaphoreNew+0xe8>
 800aef2:	68bb      	ldr	r3, [r7, #8]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d01f      	beq.n	800af38 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800aef8:	2300      	movs	r3, #0
 800aefa:	2200      	movs	r2, #0
 800aefc:	2100      	movs	r1, #0
 800aefe:	69f8      	ldr	r0, [r7, #28]
 800af00:	f000 fd3e 	bl	800b980 <xQueueGenericSend>
 800af04:	4603      	mov	r3, r0
 800af06:	2b01      	cmp	r3, #1
 800af08:	d016      	beq.n	800af38 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800af0a:	69f8      	ldr	r0, [r7, #28]
 800af0c:	f001 f9ca 	bl	800c2a4 <vQueueDelete>
            hSemaphore = NULL;
 800af10:	2300      	movs	r3, #0
 800af12:	61fb      	str	r3, [r7, #28]
 800af14:	e010      	b.n	800af38 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800af16:	69bb      	ldr	r3, [r7, #24]
 800af18:	2b01      	cmp	r3, #1
 800af1a:	d108      	bne.n	800af2e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	689b      	ldr	r3, [r3, #8]
 800af20:	461a      	mov	r2, r3
 800af22:	68b9      	ldr	r1, [r7, #8]
 800af24:	68f8      	ldr	r0, [r7, #12]
 800af26:	f000 fcc1 	bl	800b8ac <xQueueCreateCountingSemaphoreStatic>
 800af2a:	61f8      	str	r0, [r7, #28]
 800af2c:	e004      	b.n	800af38 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800af2e:	68b9      	ldr	r1, [r7, #8]
 800af30:	68f8      	ldr	r0, [r7, #12]
 800af32:	f000 fcf2 	bl	800b91a <xQueueCreateCountingSemaphore>
 800af36:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800af38:	69fb      	ldr	r3, [r7, #28]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d00c      	beq.n	800af58 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d003      	beq.n	800af4c <osSemaphoreNew+0xfc>
          name = attr->name;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	617b      	str	r3, [r7, #20]
 800af4a:	e001      	b.n	800af50 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800af4c:	2300      	movs	r3, #0
 800af4e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800af50:	6979      	ldr	r1, [r7, #20]
 800af52:	69f8      	ldr	r0, [r7, #28]
 800af54:	f001 faf2 	bl	800c53c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800af58:	69fb      	ldr	r3, [r7, #28]
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	3720      	adds	r7, #32
 800af5e:	46bd      	mov	sp, r7
 800af60:	bd80      	pop	{r7, pc}
	...

0800af64 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800af64:	b580      	push	{r7, lr}
 800af66:	b086      	sub	sp, #24
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
 800af6c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800af72:	2300      	movs	r3, #0
 800af74:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d103      	bne.n	800af84 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800af7c:	f06f 0303 	mvn.w	r3, #3
 800af80:	617b      	str	r3, [r7, #20]
 800af82:	e039      	b.n	800aff8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af84:	f3ef 8305 	mrs	r3, IPSR
 800af88:	60fb      	str	r3, [r7, #12]
  return(result);
 800af8a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d022      	beq.n	800afd6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800af90:	683b      	ldr	r3, [r7, #0]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d003      	beq.n	800af9e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800af96:	f06f 0303 	mvn.w	r3, #3
 800af9a:	617b      	str	r3, [r7, #20]
 800af9c:	e02c      	b.n	800aff8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800af9e:	2300      	movs	r3, #0
 800afa0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800afa2:	f107 0308 	add.w	r3, r7, #8
 800afa6:	461a      	mov	r2, r3
 800afa8:	2100      	movs	r1, #0
 800afaa:	6938      	ldr	r0, [r7, #16]
 800afac:	f001 f8fa 	bl	800c1a4 <xQueueReceiveFromISR>
 800afb0:	4603      	mov	r3, r0
 800afb2:	2b01      	cmp	r3, #1
 800afb4:	d003      	beq.n	800afbe <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800afb6:	f06f 0302 	mvn.w	r3, #2
 800afba:	617b      	str	r3, [r7, #20]
 800afbc:	e01c      	b.n	800aff8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d019      	beq.n	800aff8 <osSemaphoreAcquire+0x94>
 800afc4:	4b0f      	ldr	r3, [pc, #60]	; (800b004 <osSemaphoreAcquire+0xa0>)
 800afc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800afca:	601a      	str	r2, [r3, #0]
 800afcc:	f3bf 8f4f 	dsb	sy
 800afd0:	f3bf 8f6f 	isb	sy
 800afd4:	e010      	b.n	800aff8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800afd6:	6839      	ldr	r1, [r7, #0]
 800afd8:	6938      	ldr	r0, [r7, #16]
 800afda:	f000 ffd7 	bl	800bf8c <xQueueSemaphoreTake>
 800afde:	4603      	mov	r3, r0
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	d009      	beq.n	800aff8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d003      	beq.n	800aff2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800afea:	f06f 0301 	mvn.w	r3, #1
 800afee:	617b      	str	r3, [r7, #20]
 800aff0:	e002      	b.n	800aff8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800aff2:	f06f 0302 	mvn.w	r3, #2
 800aff6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800aff8:	697b      	ldr	r3, [r7, #20]
}
 800affa:	4618      	mov	r0, r3
 800affc:	3718      	adds	r7, #24
 800affe:	46bd      	mov	sp, r7
 800b000:	bd80      	pop	{r7, pc}
 800b002:	bf00      	nop
 800b004:	e000ed04 	.word	0xe000ed04

0800b008 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800b008:	b580      	push	{r7, lr}
 800b00a:	b086      	sub	sp, #24
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800b014:	2300      	movs	r3, #0
 800b016:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d103      	bne.n	800b026 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800b01e:	f06f 0303 	mvn.w	r3, #3
 800b022:	617b      	str	r3, [r7, #20]
 800b024:	e02c      	b.n	800b080 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b026:	f3ef 8305 	mrs	r3, IPSR
 800b02a:	60fb      	str	r3, [r7, #12]
  return(result);
 800b02c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d01a      	beq.n	800b068 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800b032:	2300      	movs	r3, #0
 800b034:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800b036:	f107 0308 	add.w	r3, r7, #8
 800b03a:	4619      	mov	r1, r3
 800b03c:	6938      	ldr	r0, [r7, #16]
 800b03e:	f000 fe38 	bl	800bcb2 <xQueueGiveFromISR>
 800b042:	4603      	mov	r3, r0
 800b044:	2b01      	cmp	r3, #1
 800b046:	d003      	beq.n	800b050 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800b048:	f06f 0302 	mvn.w	r3, #2
 800b04c:	617b      	str	r3, [r7, #20]
 800b04e:	e017      	b.n	800b080 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800b050:	68bb      	ldr	r3, [r7, #8]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d014      	beq.n	800b080 <osSemaphoreRelease+0x78>
 800b056:	4b0d      	ldr	r3, [pc, #52]	; (800b08c <osSemaphoreRelease+0x84>)
 800b058:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b05c:	601a      	str	r2, [r3, #0]
 800b05e:	f3bf 8f4f 	dsb	sy
 800b062:	f3bf 8f6f 	isb	sy
 800b066:	e00b      	b.n	800b080 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800b068:	2300      	movs	r3, #0
 800b06a:	2200      	movs	r2, #0
 800b06c:	2100      	movs	r1, #0
 800b06e:	6938      	ldr	r0, [r7, #16]
 800b070:	f000 fc86 	bl	800b980 <xQueueGenericSend>
 800b074:	4603      	mov	r3, r0
 800b076:	2b01      	cmp	r3, #1
 800b078:	d002      	beq.n	800b080 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800b07a:	f06f 0302 	mvn.w	r3, #2
 800b07e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800b080:	697b      	ldr	r3, [r7, #20]
}
 800b082:	4618      	mov	r0, r3
 800b084:	3718      	adds	r7, #24
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}
 800b08a:	bf00      	nop
 800b08c:	e000ed04 	.word	0xe000ed04

0800b090 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b090:	b580      	push	{r7, lr}
 800b092:	b08a      	sub	sp, #40	; 0x28
 800b094:	af02      	add	r7, sp, #8
 800b096:	60f8      	str	r0, [r7, #12]
 800b098:	60b9      	str	r1, [r7, #8]
 800b09a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b09c:	2300      	movs	r3, #0
 800b09e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b0a0:	f3ef 8305 	mrs	r3, IPSR
 800b0a4:	613b      	str	r3, [r7, #16]
  return(result);
 800b0a6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d15f      	bne.n	800b16c <osMessageQueueNew+0xdc>
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d05c      	beq.n	800b16c <osMessageQueueNew+0xdc>
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d059      	beq.n	800b16c <osMessageQueueNew+0xdc>
    mem = -1;
 800b0b8:	f04f 33ff 	mov.w	r3, #4294967295
 800b0bc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d029      	beq.n	800b118 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	689b      	ldr	r3, [r3, #8]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d012      	beq.n	800b0f2 <osMessageQueueNew+0x62>
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	68db      	ldr	r3, [r3, #12]
 800b0d0:	2b4f      	cmp	r3, #79	; 0x4f
 800b0d2:	d90e      	bls.n	800b0f2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d00a      	beq.n	800b0f2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	695a      	ldr	r2, [r3, #20]
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	68b9      	ldr	r1, [r7, #8]
 800b0e4:	fb01 f303 	mul.w	r3, r1, r3
 800b0e8:	429a      	cmp	r2, r3
 800b0ea:	d302      	bcc.n	800b0f2 <osMessageQueueNew+0x62>
        mem = 1;
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	61bb      	str	r3, [r7, #24]
 800b0f0:	e014      	b.n	800b11c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	689b      	ldr	r3, [r3, #8]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d110      	bne.n	800b11c <osMessageQueueNew+0x8c>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	68db      	ldr	r3, [r3, #12]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d10c      	bne.n	800b11c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b106:	2b00      	cmp	r3, #0
 800b108:	d108      	bne.n	800b11c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	695b      	ldr	r3, [r3, #20]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d104      	bne.n	800b11c <osMessageQueueNew+0x8c>
          mem = 0;
 800b112:	2300      	movs	r3, #0
 800b114:	61bb      	str	r3, [r7, #24]
 800b116:	e001      	b.n	800b11c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800b118:	2300      	movs	r3, #0
 800b11a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b11c:	69bb      	ldr	r3, [r7, #24]
 800b11e:	2b01      	cmp	r3, #1
 800b120:	d10b      	bne.n	800b13a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	691a      	ldr	r2, [r3, #16]
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	689b      	ldr	r3, [r3, #8]
 800b12a:	2100      	movs	r1, #0
 800b12c:	9100      	str	r1, [sp, #0]
 800b12e:	68b9      	ldr	r1, [r7, #8]
 800b130:	68f8      	ldr	r0, [r7, #12]
 800b132:	f000 fa2f 	bl	800b594 <xQueueGenericCreateStatic>
 800b136:	61f8      	str	r0, [r7, #28]
 800b138:	e008      	b.n	800b14c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800b13a:	69bb      	ldr	r3, [r7, #24]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d105      	bne.n	800b14c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800b140:	2200      	movs	r2, #0
 800b142:	68b9      	ldr	r1, [r7, #8]
 800b144:	68f8      	ldr	r0, [r7, #12]
 800b146:	f000 fa9d 	bl	800b684 <xQueueGenericCreate>
 800b14a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b14c:	69fb      	ldr	r3, [r7, #28]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d00c      	beq.n	800b16c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d003      	beq.n	800b160 <osMessageQueueNew+0xd0>
        name = attr->name;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	617b      	str	r3, [r7, #20]
 800b15e:	e001      	b.n	800b164 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800b160:	2300      	movs	r3, #0
 800b162:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800b164:	6979      	ldr	r1, [r7, #20]
 800b166:	69f8      	ldr	r0, [r7, #28]
 800b168:	f001 f9e8 	bl	800c53c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b16c:	69fb      	ldr	r3, [r7, #28]
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3720      	adds	r7, #32
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}
	...

0800b178 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800b178:	b580      	push	{r7, lr}
 800b17a:	b088      	sub	sp, #32
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	60f8      	str	r0, [r7, #12]
 800b180:	60b9      	str	r1, [r7, #8]
 800b182:	603b      	str	r3, [r7, #0]
 800b184:	4613      	mov	r3, r2
 800b186:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b18c:	2300      	movs	r3, #0
 800b18e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b190:	f3ef 8305 	mrs	r3, IPSR
 800b194:	617b      	str	r3, [r7, #20]
  return(result);
 800b196:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d028      	beq.n	800b1ee <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b19c:	69bb      	ldr	r3, [r7, #24]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d005      	beq.n	800b1ae <osMessageQueuePut+0x36>
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d002      	beq.n	800b1ae <osMessageQueuePut+0x36>
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d003      	beq.n	800b1b6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800b1ae:	f06f 0303 	mvn.w	r3, #3
 800b1b2:	61fb      	str	r3, [r7, #28]
 800b1b4:	e038      	b.n	800b228 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800b1ba:	f107 0210 	add.w	r2, r7, #16
 800b1be:	2300      	movs	r3, #0
 800b1c0:	68b9      	ldr	r1, [r7, #8]
 800b1c2:	69b8      	ldr	r0, [r7, #24]
 800b1c4:	f000 fcda 	bl	800bb7c <xQueueGenericSendFromISR>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	2b01      	cmp	r3, #1
 800b1cc:	d003      	beq.n	800b1d6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800b1ce:	f06f 0302 	mvn.w	r3, #2
 800b1d2:	61fb      	str	r3, [r7, #28]
 800b1d4:	e028      	b.n	800b228 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800b1d6:	693b      	ldr	r3, [r7, #16]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d025      	beq.n	800b228 <osMessageQueuePut+0xb0>
 800b1dc:	4b15      	ldr	r3, [pc, #84]	; (800b234 <osMessageQueuePut+0xbc>)
 800b1de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1e2:	601a      	str	r2, [r3, #0]
 800b1e4:	f3bf 8f4f 	dsb	sy
 800b1e8:	f3bf 8f6f 	isb	sy
 800b1ec:	e01c      	b.n	800b228 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b1ee:	69bb      	ldr	r3, [r7, #24]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d002      	beq.n	800b1fa <osMessageQueuePut+0x82>
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d103      	bne.n	800b202 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800b1fa:	f06f 0303 	mvn.w	r3, #3
 800b1fe:	61fb      	str	r3, [r7, #28]
 800b200:	e012      	b.n	800b228 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b202:	2300      	movs	r3, #0
 800b204:	683a      	ldr	r2, [r7, #0]
 800b206:	68b9      	ldr	r1, [r7, #8]
 800b208:	69b8      	ldr	r0, [r7, #24]
 800b20a:	f000 fbb9 	bl	800b980 <xQueueGenericSend>
 800b20e:	4603      	mov	r3, r0
 800b210:	2b01      	cmp	r3, #1
 800b212:	d009      	beq.n	800b228 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d003      	beq.n	800b222 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800b21a:	f06f 0301 	mvn.w	r3, #1
 800b21e:	61fb      	str	r3, [r7, #28]
 800b220:	e002      	b.n	800b228 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800b222:	f06f 0302 	mvn.w	r3, #2
 800b226:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800b228:	69fb      	ldr	r3, [r7, #28]
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3720      	adds	r7, #32
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}
 800b232:	bf00      	nop
 800b234:	e000ed04 	.word	0xe000ed04

0800b238 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800b238:	b580      	push	{r7, lr}
 800b23a:	b088      	sub	sp, #32
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	60f8      	str	r0, [r7, #12]
 800b240:	60b9      	str	r1, [r7, #8]
 800b242:	607a      	str	r2, [r7, #4]
 800b244:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b24a:	2300      	movs	r3, #0
 800b24c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b24e:	f3ef 8305 	mrs	r3, IPSR
 800b252:	617b      	str	r3, [r7, #20]
  return(result);
 800b254:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800b256:	2b00      	cmp	r3, #0
 800b258:	d028      	beq.n	800b2ac <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b25a:	69bb      	ldr	r3, [r7, #24]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d005      	beq.n	800b26c <osMessageQueueGet+0x34>
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d002      	beq.n	800b26c <osMessageQueueGet+0x34>
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d003      	beq.n	800b274 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800b26c:	f06f 0303 	mvn.w	r3, #3
 800b270:	61fb      	str	r3, [r7, #28]
 800b272:	e037      	b.n	800b2e4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800b274:	2300      	movs	r3, #0
 800b276:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800b278:	f107 0310 	add.w	r3, r7, #16
 800b27c:	461a      	mov	r2, r3
 800b27e:	68b9      	ldr	r1, [r7, #8]
 800b280:	69b8      	ldr	r0, [r7, #24]
 800b282:	f000 ff8f 	bl	800c1a4 <xQueueReceiveFromISR>
 800b286:	4603      	mov	r3, r0
 800b288:	2b01      	cmp	r3, #1
 800b28a:	d003      	beq.n	800b294 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800b28c:	f06f 0302 	mvn.w	r3, #2
 800b290:	61fb      	str	r3, [r7, #28]
 800b292:	e027      	b.n	800b2e4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800b294:	693b      	ldr	r3, [r7, #16]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d024      	beq.n	800b2e4 <osMessageQueueGet+0xac>
 800b29a:	4b15      	ldr	r3, [pc, #84]	; (800b2f0 <osMessageQueueGet+0xb8>)
 800b29c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2a0:	601a      	str	r2, [r3, #0]
 800b2a2:	f3bf 8f4f 	dsb	sy
 800b2a6:	f3bf 8f6f 	isb	sy
 800b2aa:	e01b      	b.n	800b2e4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b2ac:	69bb      	ldr	r3, [r7, #24]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d002      	beq.n	800b2b8 <osMessageQueueGet+0x80>
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d103      	bne.n	800b2c0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800b2b8:	f06f 0303 	mvn.w	r3, #3
 800b2bc:	61fb      	str	r3, [r7, #28]
 800b2be:	e011      	b.n	800b2e4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b2c0:	683a      	ldr	r2, [r7, #0]
 800b2c2:	68b9      	ldr	r1, [r7, #8]
 800b2c4:	69b8      	ldr	r0, [r7, #24]
 800b2c6:	f000 fd81 	bl	800bdcc <xQueueReceive>
 800b2ca:	4603      	mov	r3, r0
 800b2cc:	2b01      	cmp	r3, #1
 800b2ce:	d009      	beq.n	800b2e4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d003      	beq.n	800b2de <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800b2d6:	f06f 0301 	mvn.w	r3, #1
 800b2da:	61fb      	str	r3, [r7, #28]
 800b2dc:	e002      	b.n	800b2e4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800b2de:	f06f 0302 	mvn.w	r3, #2
 800b2e2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800b2e4:	69fb      	ldr	r3, [r7, #28]
}
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	3720      	adds	r7, #32
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	bd80      	pop	{r7, pc}
 800b2ee:	bf00      	nop
 800b2f0:	e000ed04 	.word	0xe000ed04

0800b2f4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b2f4:	b480      	push	{r7}
 800b2f6:	b085      	sub	sp, #20
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	60f8      	str	r0, [r7, #12]
 800b2fc:	60b9      	str	r1, [r7, #8]
 800b2fe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	4a07      	ldr	r2, [pc, #28]	; (800b320 <vApplicationGetIdleTaskMemory+0x2c>)
 800b304:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	4a06      	ldr	r2, [pc, #24]	; (800b324 <vApplicationGetIdleTaskMemory+0x30>)
 800b30a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2280      	movs	r2, #128	; 0x80
 800b310:	601a      	str	r2, [r3, #0]
}
 800b312:	bf00      	nop
 800b314:	3714      	adds	r7, #20
 800b316:	46bd      	mov	sp, r7
 800b318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31c:	4770      	bx	lr
 800b31e:	bf00      	nop
 800b320:	2000085c 	.word	0x2000085c
 800b324:	20000904 	.word	0x20000904

0800b328 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b328:	b480      	push	{r7}
 800b32a:	b085      	sub	sp, #20
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	60f8      	str	r0, [r7, #12]
 800b330:	60b9      	str	r1, [r7, #8]
 800b332:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	4a07      	ldr	r2, [pc, #28]	; (800b354 <vApplicationGetTimerTaskMemory+0x2c>)
 800b338:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	4a06      	ldr	r2, [pc, #24]	; (800b358 <vApplicationGetTimerTaskMemory+0x30>)
 800b33e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b346:	601a      	str	r2, [r3, #0]
}
 800b348:	bf00      	nop
 800b34a:	3714      	adds	r7, #20
 800b34c:	46bd      	mov	sp, r7
 800b34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b352:	4770      	bx	lr
 800b354:	20000b04 	.word	0x20000b04
 800b358:	20000bac 	.word	0x20000bac

0800b35c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b35c:	b480      	push	{r7}
 800b35e:	b083      	sub	sp, #12
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	f103 0208 	add.w	r2, r3, #8
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	f04f 32ff 	mov.w	r2, #4294967295
 800b374:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	f103 0208 	add.w	r2, r3, #8
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f103 0208 	add.w	r2, r3, #8
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2200      	movs	r2, #0
 800b38e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b390:	bf00      	nop
 800b392:	370c      	adds	r7, #12
 800b394:	46bd      	mov	sp, r7
 800b396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39a:	4770      	bx	lr

0800b39c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b39c:	b480      	push	{r7}
 800b39e:	b083      	sub	sp, #12
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b3aa:	bf00      	nop
 800b3ac:	370c      	adds	r7, #12
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b4:	4770      	bx	lr

0800b3b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b3b6:	b480      	push	{r7}
 800b3b8:	b085      	sub	sp, #20
 800b3ba:	af00      	add	r7, sp, #0
 800b3bc:	6078      	str	r0, [r7, #4]
 800b3be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	685b      	ldr	r3, [r3, #4]
 800b3c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	68fa      	ldr	r2, [r7, #12]
 800b3ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	689a      	ldr	r2, [r3, #8]
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	689b      	ldr	r3, [r3, #8]
 800b3d8:	683a      	ldr	r2, [r7, #0]
 800b3da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	683a      	ldr	r2, [r7, #0]
 800b3e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	687a      	ldr	r2, [r7, #4]
 800b3e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	1c5a      	adds	r2, r3, #1
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	601a      	str	r2, [r3, #0]
}
 800b3f2:	bf00      	nop
 800b3f4:	3714      	adds	r7, #20
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fc:	4770      	bx	lr

0800b3fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b3fe:	b480      	push	{r7}
 800b400:	b085      	sub	sp, #20
 800b402:	af00      	add	r7, sp, #0
 800b404:	6078      	str	r0, [r7, #4]
 800b406:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b414:	d103      	bne.n	800b41e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	691b      	ldr	r3, [r3, #16]
 800b41a:	60fb      	str	r3, [r7, #12]
 800b41c:	e00c      	b.n	800b438 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	3308      	adds	r3, #8
 800b422:	60fb      	str	r3, [r7, #12]
 800b424:	e002      	b.n	800b42c <vListInsert+0x2e>
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	685b      	ldr	r3, [r3, #4]
 800b42a:	60fb      	str	r3, [r7, #12]
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	685b      	ldr	r3, [r3, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	68ba      	ldr	r2, [r7, #8]
 800b434:	429a      	cmp	r2, r3
 800b436:	d2f6      	bcs.n	800b426 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	685a      	ldr	r2, [r3, #4]
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	685b      	ldr	r3, [r3, #4]
 800b444:	683a      	ldr	r2, [r7, #0]
 800b446:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	68fa      	ldr	r2, [r7, #12]
 800b44c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	683a      	ldr	r2, [r7, #0]
 800b452:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	687a      	ldr	r2, [r7, #4]
 800b458:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	1c5a      	adds	r2, r3, #1
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	601a      	str	r2, [r3, #0]
}
 800b464:	bf00      	nop
 800b466:	3714      	adds	r7, #20
 800b468:	46bd      	mov	sp, r7
 800b46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46e:	4770      	bx	lr

0800b470 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b470:	b480      	push	{r7}
 800b472:	b085      	sub	sp, #20
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	691b      	ldr	r3, [r3, #16]
 800b47c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	685b      	ldr	r3, [r3, #4]
 800b482:	687a      	ldr	r2, [r7, #4]
 800b484:	6892      	ldr	r2, [r2, #8]
 800b486:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	689b      	ldr	r3, [r3, #8]
 800b48c:	687a      	ldr	r2, [r7, #4]
 800b48e:	6852      	ldr	r2, [r2, #4]
 800b490:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	685b      	ldr	r3, [r3, #4]
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	429a      	cmp	r2, r3
 800b49a:	d103      	bne.n	800b4a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	689a      	ldr	r2, [r3, #8]
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	1e5a      	subs	r2, r3, #1
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	681b      	ldr	r3, [r3, #0]
}
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	3714      	adds	r7, #20
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c2:	4770      	bx	lr

0800b4c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b084      	sub	sp, #16
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
 800b4cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d10a      	bne.n	800b4ee <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b4d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4dc:	f383 8811 	msr	BASEPRI, r3
 800b4e0:	f3bf 8f6f 	isb	sy
 800b4e4:	f3bf 8f4f 	dsb	sy
 800b4e8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b4ea:	bf00      	nop
 800b4ec:	e7fe      	b.n	800b4ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b4ee:	f003 f879 	bl	800e5e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	681a      	ldr	r2, [r3, #0]
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4fa:	68f9      	ldr	r1, [r7, #12]
 800b4fc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b4fe:	fb01 f303 	mul.w	r3, r1, r3
 800b502:	441a      	add	r2, r3
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	2200      	movs	r2, #0
 800b50c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	681a      	ldr	r2, [r3, #0]
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	681a      	ldr	r2, [r3, #0]
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b51e:	3b01      	subs	r3, #1
 800b520:	68f9      	ldr	r1, [r7, #12]
 800b522:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b524:	fb01 f303 	mul.w	r3, r1, r3
 800b528:	441a      	add	r2, r3
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	22ff      	movs	r2, #255	; 0xff
 800b532:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	22ff      	movs	r2, #255	; 0xff
 800b53a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b53e:	683b      	ldr	r3, [r7, #0]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d114      	bne.n	800b56e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	691b      	ldr	r3, [r3, #16]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d01a      	beq.n	800b582 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	3310      	adds	r3, #16
 800b550:	4618      	mov	r0, r3
 800b552:	f001 fd5d 	bl	800d010 <xTaskRemoveFromEventList>
 800b556:	4603      	mov	r3, r0
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d012      	beq.n	800b582 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b55c:	4b0c      	ldr	r3, [pc, #48]	; (800b590 <xQueueGenericReset+0xcc>)
 800b55e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b562:	601a      	str	r2, [r3, #0]
 800b564:	f3bf 8f4f 	dsb	sy
 800b568:	f3bf 8f6f 	isb	sy
 800b56c:	e009      	b.n	800b582 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	3310      	adds	r3, #16
 800b572:	4618      	mov	r0, r3
 800b574:	f7ff fef2 	bl	800b35c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	3324      	adds	r3, #36	; 0x24
 800b57c:	4618      	mov	r0, r3
 800b57e:	f7ff feed 	bl	800b35c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b582:	f003 f85f 	bl	800e644 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b586:	2301      	movs	r3, #1
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3710      	adds	r7, #16
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}
 800b590:	e000ed04 	.word	0xe000ed04

0800b594 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b594:	b580      	push	{r7, lr}
 800b596:	b08e      	sub	sp, #56	; 0x38
 800b598:	af02      	add	r7, sp, #8
 800b59a:	60f8      	str	r0, [r7, #12]
 800b59c:	60b9      	str	r1, [r7, #8]
 800b59e:	607a      	str	r2, [r7, #4]
 800b5a0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d10a      	bne.n	800b5be <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b5a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ac:	f383 8811 	msr	BASEPRI, r3
 800b5b0:	f3bf 8f6f 	isb	sy
 800b5b4:	f3bf 8f4f 	dsb	sy
 800b5b8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b5ba:	bf00      	nop
 800b5bc:	e7fe      	b.n	800b5bc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d10a      	bne.n	800b5da <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5c8:	f383 8811 	msr	BASEPRI, r3
 800b5cc:	f3bf 8f6f 	isb	sy
 800b5d0:	f3bf 8f4f 	dsb	sy
 800b5d4:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b5d6:	bf00      	nop
 800b5d8:	e7fe      	b.n	800b5d8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d002      	beq.n	800b5e6 <xQueueGenericCreateStatic+0x52>
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d001      	beq.n	800b5ea <xQueueGenericCreateStatic+0x56>
 800b5e6:	2301      	movs	r3, #1
 800b5e8:	e000      	b.n	800b5ec <xQueueGenericCreateStatic+0x58>
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d10a      	bne.n	800b606 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b5f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5f4:	f383 8811 	msr	BASEPRI, r3
 800b5f8:	f3bf 8f6f 	isb	sy
 800b5fc:	f3bf 8f4f 	dsb	sy
 800b600:	623b      	str	r3, [r7, #32]
}
 800b602:	bf00      	nop
 800b604:	e7fe      	b.n	800b604 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d102      	bne.n	800b612 <xQueueGenericCreateStatic+0x7e>
 800b60c:	68bb      	ldr	r3, [r7, #8]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d101      	bne.n	800b616 <xQueueGenericCreateStatic+0x82>
 800b612:	2301      	movs	r3, #1
 800b614:	e000      	b.n	800b618 <xQueueGenericCreateStatic+0x84>
 800b616:	2300      	movs	r3, #0
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d10a      	bne.n	800b632 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b61c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b620:	f383 8811 	msr	BASEPRI, r3
 800b624:	f3bf 8f6f 	isb	sy
 800b628:	f3bf 8f4f 	dsb	sy
 800b62c:	61fb      	str	r3, [r7, #28]
}
 800b62e:	bf00      	nop
 800b630:	e7fe      	b.n	800b630 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b632:	2350      	movs	r3, #80	; 0x50
 800b634:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b636:	697b      	ldr	r3, [r7, #20]
 800b638:	2b50      	cmp	r3, #80	; 0x50
 800b63a:	d00a      	beq.n	800b652 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b63c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b640:	f383 8811 	msr	BASEPRI, r3
 800b644:	f3bf 8f6f 	isb	sy
 800b648:	f3bf 8f4f 	dsb	sy
 800b64c:	61bb      	str	r3, [r7, #24]
}
 800b64e:	bf00      	nop
 800b650:	e7fe      	b.n	800b650 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b652:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d00d      	beq.n	800b67a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b65e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b660:	2201      	movs	r2, #1
 800b662:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b666:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b66a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b66c:	9300      	str	r3, [sp, #0]
 800b66e:	4613      	mov	r3, r2
 800b670:	687a      	ldr	r2, [r7, #4]
 800b672:	68b9      	ldr	r1, [r7, #8]
 800b674:	68f8      	ldr	r0, [r7, #12]
 800b676:	f000 f83f 	bl	800b6f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b67a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3730      	adds	r7, #48	; 0x30
 800b680:	46bd      	mov	sp, r7
 800b682:	bd80      	pop	{r7, pc}

0800b684 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b684:	b580      	push	{r7, lr}
 800b686:	b08a      	sub	sp, #40	; 0x28
 800b688:	af02      	add	r7, sp, #8
 800b68a:	60f8      	str	r0, [r7, #12]
 800b68c:	60b9      	str	r1, [r7, #8]
 800b68e:	4613      	mov	r3, r2
 800b690:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d10a      	bne.n	800b6ae <xQueueGenericCreate+0x2a>
	__asm volatile
 800b698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b69c:	f383 8811 	msr	BASEPRI, r3
 800b6a0:	f3bf 8f6f 	isb	sy
 800b6a4:	f3bf 8f4f 	dsb	sy
 800b6a8:	613b      	str	r3, [r7, #16]
}
 800b6aa:	bf00      	nop
 800b6ac:	e7fe      	b.n	800b6ac <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	68ba      	ldr	r2, [r7, #8]
 800b6b2:	fb02 f303 	mul.w	r3, r2, r3
 800b6b6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b6b8:	69fb      	ldr	r3, [r7, #28]
 800b6ba:	3350      	adds	r3, #80	; 0x50
 800b6bc:	4618      	mov	r0, r3
 800b6be:	f003 f8b3 	bl	800e828 <pvPortMalloc>
 800b6c2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b6c4:	69bb      	ldr	r3, [r7, #24]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d011      	beq.n	800b6ee <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b6ca:	69bb      	ldr	r3, [r7, #24]
 800b6cc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b6ce:	697b      	ldr	r3, [r7, #20]
 800b6d0:	3350      	adds	r3, #80	; 0x50
 800b6d2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b6d4:	69bb      	ldr	r3, [r7, #24]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b6dc:	79fa      	ldrb	r2, [r7, #7]
 800b6de:	69bb      	ldr	r3, [r7, #24]
 800b6e0:	9300      	str	r3, [sp, #0]
 800b6e2:	4613      	mov	r3, r2
 800b6e4:	697a      	ldr	r2, [r7, #20]
 800b6e6:	68b9      	ldr	r1, [r7, #8]
 800b6e8:	68f8      	ldr	r0, [r7, #12]
 800b6ea:	f000 f805 	bl	800b6f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b6ee:	69bb      	ldr	r3, [r7, #24]
	}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	3720      	adds	r7, #32
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}

0800b6f8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b084      	sub	sp, #16
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	60f8      	str	r0, [r7, #12]
 800b700:	60b9      	str	r1, [r7, #8]
 800b702:	607a      	str	r2, [r7, #4]
 800b704:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d103      	bne.n	800b714 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b70c:	69bb      	ldr	r3, [r7, #24]
 800b70e:	69ba      	ldr	r2, [r7, #24]
 800b710:	601a      	str	r2, [r3, #0]
 800b712:	e002      	b.n	800b71a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b714:	69bb      	ldr	r3, [r7, #24]
 800b716:	687a      	ldr	r2, [r7, #4]
 800b718:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b71a:	69bb      	ldr	r3, [r7, #24]
 800b71c:	68fa      	ldr	r2, [r7, #12]
 800b71e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b720:	69bb      	ldr	r3, [r7, #24]
 800b722:	68ba      	ldr	r2, [r7, #8]
 800b724:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b726:	2101      	movs	r1, #1
 800b728:	69b8      	ldr	r0, [r7, #24]
 800b72a:	f7ff fecb 	bl	800b4c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b72e:	69bb      	ldr	r3, [r7, #24]
 800b730:	78fa      	ldrb	r2, [r7, #3]
 800b732:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b736:	bf00      	nop
 800b738:	3710      	adds	r7, #16
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bd80      	pop	{r7, pc}

0800b73e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b73e:	b580      	push	{r7, lr}
 800b740:	b082      	sub	sp, #8
 800b742:	af00      	add	r7, sp, #0
 800b744:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d00e      	beq.n	800b76a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2200      	movs	r2, #0
 800b750:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2200      	movs	r2, #0
 800b756:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	2200      	movs	r2, #0
 800b75c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b75e:	2300      	movs	r3, #0
 800b760:	2200      	movs	r2, #0
 800b762:	2100      	movs	r1, #0
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f000 f90b 	bl	800b980 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b76a:	bf00      	nop
 800b76c:	3708      	adds	r7, #8
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}

0800b772 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b772:	b580      	push	{r7, lr}
 800b774:	b086      	sub	sp, #24
 800b776:	af00      	add	r7, sp, #0
 800b778:	4603      	mov	r3, r0
 800b77a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b77c:	2301      	movs	r3, #1
 800b77e:	617b      	str	r3, [r7, #20]
 800b780:	2300      	movs	r3, #0
 800b782:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b784:	79fb      	ldrb	r3, [r7, #7]
 800b786:	461a      	mov	r2, r3
 800b788:	6939      	ldr	r1, [r7, #16]
 800b78a:	6978      	ldr	r0, [r7, #20]
 800b78c:	f7ff ff7a 	bl	800b684 <xQueueGenericCreate>
 800b790:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b792:	68f8      	ldr	r0, [r7, #12]
 800b794:	f7ff ffd3 	bl	800b73e <prvInitialiseMutex>

		return xNewQueue;
 800b798:	68fb      	ldr	r3, [r7, #12]
	}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3718      	adds	r7, #24
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}

0800b7a2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b7a2:	b580      	push	{r7, lr}
 800b7a4:	b088      	sub	sp, #32
 800b7a6:	af02      	add	r7, sp, #8
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	6039      	str	r1, [r7, #0]
 800b7ac:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	617b      	str	r3, [r7, #20]
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b7b6:	79fb      	ldrb	r3, [r7, #7]
 800b7b8:	9300      	str	r3, [sp, #0]
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	2200      	movs	r2, #0
 800b7be:	6939      	ldr	r1, [r7, #16]
 800b7c0:	6978      	ldr	r0, [r7, #20]
 800b7c2:	f7ff fee7 	bl	800b594 <xQueueGenericCreateStatic>
 800b7c6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b7c8:	68f8      	ldr	r0, [r7, #12]
 800b7ca:	f7ff ffb8 	bl	800b73e <prvInitialiseMutex>

		return xNewQueue;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
	}
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	3718      	adds	r7, #24
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	bd80      	pop	{r7, pc}

0800b7d8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800b7d8:	b590      	push	{r4, r7, lr}
 800b7da:	b087      	sub	sp, #28
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d10a      	bne.n	800b800 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800b7ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ee:	f383 8811 	msr	BASEPRI, r3
 800b7f2:	f3bf 8f6f 	isb	sy
 800b7f6:	f3bf 8f4f 	dsb	sy
 800b7fa:	60fb      	str	r3, [r7, #12]
}
 800b7fc:	bf00      	nop
 800b7fe:	e7fe      	b.n	800b7fe <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	689c      	ldr	r4, [r3, #8]
 800b804:	f001 fdc6 	bl	800d394 <xTaskGetCurrentTaskHandle>
 800b808:	4603      	mov	r3, r0
 800b80a:	429c      	cmp	r4, r3
 800b80c:	d111      	bne.n	800b832 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	68db      	ldr	r3, [r3, #12]
 800b812:	1e5a      	subs	r2, r3, #1
 800b814:	693b      	ldr	r3, [r7, #16]
 800b816:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800b818:	693b      	ldr	r3, [r7, #16]
 800b81a:	68db      	ldr	r3, [r3, #12]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d105      	bne.n	800b82c <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800b820:	2300      	movs	r3, #0
 800b822:	2200      	movs	r2, #0
 800b824:	2100      	movs	r1, #0
 800b826:	6938      	ldr	r0, [r7, #16]
 800b828:	f000 f8aa 	bl	800b980 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800b82c:	2301      	movs	r3, #1
 800b82e:	617b      	str	r3, [r7, #20]
 800b830:	e001      	b.n	800b836 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800b832:	2300      	movs	r3, #0
 800b834:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800b836:	697b      	ldr	r3, [r7, #20]
	}
 800b838:	4618      	mov	r0, r3
 800b83a:	371c      	adds	r7, #28
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd90      	pop	{r4, r7, pc}

0800b840 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800b840:	b590      	push	{r4, r7, lr}
 800b842:	b087      	sub	sp, #28
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
 800b848:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b84e:	693b      	ldr	r3, [r7, #16]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d10a      	bne.n	800b86a <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800b854:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b858:	f383 8811 	msr	BASEPRI, r3
 800b85c:	f3bf 8f6f 	isb	sy
 800b860:	f3bf 8f4f 	dsb	sy
 800b864:	60fb      	str	r3, [r7, #12]
}
 800b866:	bf00      	nop
 800b868:	e7fe      	b.n	800b868 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b86a:	693b      	ldr	r3, [r7, #16]
 800b86c:	689c      	ldr	r4, [r3, #8]
 800b86e:	f001 fd91 	bl	800d394 <xTaskGetCurrentTaskHandle>
 800b872:	4603      	mov	r3, r0
 800b874:	429c      	cmp	r4, r3
 800b876:	d107      	bne.n	800b888 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b878:	693b      	ldr	r3, [r7, #16]
 800b87a:	68db      	ldr	r3, [r3, #12]
 800b87c:	1c5a      	adds	r2, r3, #1
 800b87e:	693b      	ldr	r3, [r7, #16]
 800b880:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800b882:	2301      	movs	r3, #1
 800b884:	617b      	str	r3, [r7, #20]
 800b886:	e00c      	b.n	800b8a2 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800b888:	6839      	ldr	r1, [r7, #0]
 800b88a:	6938      	ldr	r0, [r7, #16]
 800b88c:	f000 fb7e 	bl	800bf8c <xQueueSemaphoreTake>
 800b890:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d004      	beq.n	800b8a2 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b898:	693b      	ldr	r3, [r7, #16]
 800b89a:	68db      	ldr	r3, [r3, #12]
 800b89c:	1c5a      	adds	r2, r3, #1
 800b89e:	693b      	ldr	r3, [r7, #16]
 800b8a0:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800b8a2:	697b      	ldr	r3, [r7, #20]
	}
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	371c      	adds	r7, #28
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	bd90      	pop	{r4, r7, pc}

0800b8ac <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b08a      	sub	sp, #40	; 0x28
 800b8b0:	af02      	add	r7, sp, #8
 800b8b2:	60f8      	str	r0, [r7, #12]
 800b8b4:	60b9      	str	r1, [r7, #8]
 800b8b6:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d10a      	bne.n	800b8d4 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800b8be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8c2:	f383 8811 	msr	BASEPRI, r3
 800b8c6:	f3bf 8f6f 	isb	sy
 800b8ca:	f3bf 8f4f 	dsb	sy
 800b8ce:	61bb      	str	r3, [r7, #24]
}
 800b8d0:	bf00      	nop
 800b8d2:	e7fe      	b.n	800b8d2 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b8d4:	68ba      	ldr	r2, [r7, #8]
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	429a      	cmp	r2, r3
 800b8da:	d90a      	bls.n	800b8f2 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800b8dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8e0:	f383 8811 	msr	BASEPRI, r3
 800b8e4:	f3bf 8f6f 	isb	sy
 800b8e8:	f3bf 8f4f 	dsb	sy
 800b8ec:	617b      	str	r3, [r7, #20]
}
 800b8ee:	bf00      	nop
 800b8f0:	e7fe      	b.n	800b8f0 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b8f2:	2302      	movs	r3, #2
 800b8f4:	9300      	str	r3, [sp, #0]
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	2100      	movs	r1, #0
 800b8fc:	68f8      	ldr	r0, [r7, #12]
 800b8fe:	f7ff fe49 	bl	800b594 <xQueueGenericCreateStatic>
 800b902:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800b904:	69fb      	ldr	r3, [r7, #28]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d002      	beq.n	800b910 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b90a:	69fb      	ldr	r3, [r7, #28]
 800b90c:	68ba      	ldr	r2, [r7, #8]
 800b90e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b910:	69fb      	ldr	r3, [r7, #28]
	}
 800b912:	4618      	mov	r0, r3
 800b914:	3720      	adds	r7, #32
 800b916:	46bd      	mov	sp, r7
 800b918:	bd80      	pop	{r7, pc}

0800b91a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800b91a:	b580      	push	{r7, lr}
 800b91c:	b086      	sub	sp, #24
 800b91e:	af00      	add	r7, sp, #0
 800b920:	6078      	str	r0, [r7, #4]
 800b922:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d10a      	bne.n	800b940 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800b92a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b92e:	f383 8811 	msr	BASEPRI, r3
 800b932:	f3bf 8f6f 	isb	sy
 800b936:	f3bf 8f4f 	dsb	sy
 800b93a:	613b      	str	r3, [r7, #16]
}
 800b93c:	bf00      	nop
 800b93e:	e7fe      	b.n	800b93e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b940:	683a      	ldr	r2, [r7, #0]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	429a      	cmp	r2, r3
 800b946:	d90a      	bls.n	800b95e <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800b948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b94c:	f383 8811 	msr	BASEPRI, r3
 800b950:	f3bf 8f6f 	isb	sy
 800b954:	f3bf 8f4f 	dsb	sy
 800b958:	60fb      	str	r3, [r7, #12]
}
 800b95a:	bf00      	nop
 800b95c:	e7fe      	b.n	800b95c <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b95e:	2202      	movs	r2, #2
 800b960:	2100      	movs	r1, #0
 800b962:	6878      	ldr	r0, [r7, #4]
 800b964:	f7ff fe8e 	bl	800b684 <xQueueGenericCreate>
 800b968:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d002      	beq.n	800b976 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	683a      	ldr	r2, [r7, #0]
 800b974:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b976:	697b      	ldr	r3, [r7, #20]
	}
 800b978:	4618      	mov	r0, r3
 800b97a:	3718      	adds	r7, #24
 800b97c:	46bd      	mov	sp, r7
 800b97e:	bd80      	pop	{r7, pc}

0800b980 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b08e      	sub	sp, #56	; 0x38
 800b984:	af00      	add	r7, sp, #0
 800b986:	60f8      	str	r0, [r7, #12]
 800b988:	60b9      	str	r1, [r7, #8]
 800b98a:	607a      	str	r2, [r7, #4]
 800b98c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b98e:	2300      	movs	r3, #0
 800b990:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d10a      	bne.n	800b9b2 <xQueueGenericSend+0x32>
	__asm volatile
 800b99c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9a0:	f383 8811 	msr	BASEPRI, r3
 800b9a4:	f3bf 8f6f 	isb	sy
 800b9a8:	f3bf 8f4f 	dsb	sy
 800b9ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b9ae:	bf00      	nop
 800b9b0:	e7fe      	b.n	800b9b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b9b2:	68bb      	ldr	r3, [r7, #8]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d103      	bne.n	800b9c0 <xQueueGenericSend+0x40>
 800b9b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d101      	bne.n	800b9c4 <xQueueGenericSend+0x44>
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	e000      	b.n	800b9c6 <xQueueGenericSend+0x46>
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d10a      	bne.n	800b9e0 <xQueueGenericSend+0x60>
	__asm volatile
 800b9ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9ce:	f383 8811 	msr	BASEPRI, r3
 800b9d2:	f3bf 8f6f 	isb	sy
 800b9d6:	f3bf 8f4f 	dsb	sy
 800b9da:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b9dc:	bf00      	nop
 800b9de:	e7fe      	b.n	800b9de <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	2b02      	cmp	r3, #2
 800b9e4:	d103      	bne.n	800b9ee <xQueueGenericSend+0x6e>
 800b9e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9ea:	2b01      	cmp	r3, #1
 800b9ec:	d101      	bne.n	800b9f2 <xQueueGenericSend+0x72>
 800b9ee:	2301      	movs	r3, #1
 800b9f0:	e000      	b.n	800b9f4 <xQueueGenericSend+0x74>
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d10a      	bne.n	800ba0e <xQueueGenericSend+0x8e>
	__asm volatile
 800b9f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9fc:	f383 8811 	msr	BASEPRI, r3
 800ba00:	f3bf 8f6f 	isb	sy
 800ba04:	f3bf 8f4f 	dsb	sy
 800ba08:	623b      	str	r3, [r7, #32]
}
 800ba0a:	bf00      	nop
 800ba0c:	e7fe      	b.n	800ba0c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ba0e:	f001 fcd1 	bl	800d3b4 <xTaskGetSchedulerState>
 800ba12:	4603      	mov	r3, r0
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d102      	bne.n	800ba1e <xQueueGenericSend+0x9e>
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d101      	bne.n	800ba22 <xQueueGenericSend+0xa2>
 800ba1e:	2301      	movs	r3, #1
 800ba20:	e000      	b.n	800ba24 <xQueueGenericSend+0xa4>
 800ba22:	2300      	movs	r3, #0
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d10a      	bne.n	800ba3e <xQueueGenericSend+0xbe>
	__asm volatile
 800ba28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba2c:	f383 8811 	msr	BASEPRI, r3
 800ba30:	f3bf 8f6f 	isb	sy
 800ba34:	f3bf 8f4f 	dsb	sy
 800ba38:	61fb      	str	r3, [r7, #28]
}
 800ba3a:	bf00      	nop
 800ba3c:	e7fe      	b.n	800ba3c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ba3e:	f002 fdd1 	bl	800e5e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ba42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ba46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba4a:	429a      	cmp	r2, r3
 800ba4c:	d302      	bcc.n	800ba54 <xQueueGenericSend+0xd4>
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	2b02      	cmp	r3, #2
 800ba52:	d129      	bne.n	800baa8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ba54:	683a      	ldr	r2, [r7, #0]
 800ba56:	68b9      	ldr	r1, [r7, #8]
 800ba58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba5a:	f000 fc5e 	bl	800c31a <prvCopyDataToQueue>
 800ba5e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d010      	beq.n	800ba8a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba6a:	3324      	adds	r3, #36	; 0x24
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	f001 facf 	bl	800d010 <xTaskRemoveFromEventList>
 800ba72:	4603      	mov	r3, r0
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d013      	beq.n	800baa0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ba78:	4b3f      	ldr	r3, [pc, #252]	; (800bb78 <xQueueGenericSend+0x1f8>)
 800ba7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba7e:	601a      	str	r2, [r3, #0]
 800ba80:	f3bf 8f4f 	dsb	sy
 800ba84:	f3bf 8f6f 	isb	sy
 800ba88:	e00a      	b.n	800baa0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ba8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d007      	beq.n	800baa0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ba90:	4b39      	ldr	r3, [pc, #228]	; (800bb78 <xQueueGenericSend+0x1f8>)
 800ba92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba96:	601a      	str	r2, [r3, #0]
 800ba98:	f3bf 8f4f 	dsb	sy
 800ba9c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800baa0:	f002 fdd0 	bl	800e644 <vPortExitCritical>
				return pdPASS;
 800baa4:	2301      	movs	r3, #1
 800baa6:	e063      	b.n	800bb70 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d103      	bne.n	800bab6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800baae:	f002 fdc9 	bl	800e644 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bab2:	2300      	movs	r3, #0
 800bab4:	e05c      	b.n	800bb70 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d106      	bne.n	800baca <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800babc:	f107 0314 	add.w	r3, r7, #20
 800bac0:	4618      	mov	r0, r3
 800bac2:	f001 fb09 	bl	800d0d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bac6:	2301      	movs	r3, #1
 800bac8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800baca:	f002 fdbb 	bl	800e644 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bace:	f001 f863 	bl	800cb98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bad2:	f002 fd87 	bl	800e5e4 <vPortEnterCritical>
 800bad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bad8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800badc:	b25b      	sxtb	r3, r3
 800bade:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bae2:	d103      	bne.n	800baec <xQueueGenericSend+0x16c>
 800bae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bae6:	2200      	movs	r2, #0
 800bae8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800baec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800baf2:	b25b      	sxtb	r3, r3
 800baf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baf8:	d103      	bne.n	800bb02 <xQueueGenericSend+0x182>
 800bafa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bafc:	2200      	movs	r2, #0
 800bafe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bb02:	f002 fd9f 	bl	800e644 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bb06:	1d3a      	adds	r2, r7, #4
 800bb08:	f107 0314 	add.w	r3, r7, #20
 800bb0c:	4611      	mov	r1, r2
 800bb0e:	4618      	mov	r0, r3
 800bb10:	f001 faf8 	bl	800d104 <xTaskCheckForTimeOut>
 800bb14:	4603      	mov	r3, r0
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d124      	bne.n	800bb64 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bb1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb1c:	f000 fcf5 	bl	800c50a <prvIsQueueFull>
 800bb20:	4603      	mov	r3, r0
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d018      	beq.n	800bb58 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bb26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb28:	3310      	adds	r3, #16
 800bb2a:	687a      	ldr	r2, [r7, #4]
 800bb2c:	4611      	mov	r1, r2
 800bb2e:	4618      	mov	r0, r3
 800bb30:	f001 fa1e 	bl	800cf70 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bb34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb36:	f000 fc80 	bl	800c43a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bb3a:	f001 f83b 	bl	800cbb4 <xTaskResumeAll>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	f47f af7c 	bne.w	800ba3e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bb46:	4b0c      	ldr	r3, [pc, #48]	; (800bb78 <xQueueGenericSend+0x1f8>)
 800bb48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb4c:	601a      	str	r2, [r3, #0]
 800bb4e:	f3bf 8f4f 	dsb	sy
 800bb52:	f3bf 8f6f 	isb	sy
 800bb56:	e772      	b.n	800ba3e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bb58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb5a:	f000 fc6e 	bl	800c43a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bb5e:	f001 f829 	bl	800cbb4 <xTaskResumeAll>
 800bb62:	e76c      	b.n	800ba3e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bb64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb66:	f000 fc68 	bl	800c43a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bb6a:	f001 f823 	bl	800cbb4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bb6e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bb70:	4618      	mov	r0, r3
 800bb72:	3738      	adds	r7, #56	; 0x38
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd80      	pop	{r7, pc}
 800bb78:	e000ed04 	.word	0xe000ed04

0800bb7c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b090      	sub	sp, #64	; 0x40
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	60f8      	str	r0, [r7, #12]
 800bb84:	60b9      	str	r1, [r7, #8]
 800bb86:	607a      	str	r2, [r7, #4]
 800bb88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800bb8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d10a      	bne.n	800bbaa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bb94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb98:	f383 8811 	msr	BASEPRI, r3
 800bb9c:	f3bf 8f6f 	isb	sy
 800bba0:	f3bf 8f4f 	dsb	sy
 800bba4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bba6:	bf00      	nop
 800bba8:	e7fe      	b.n	800bba8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bbaa:	68bb      	ldr	r3, [r7, #8]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d103      	bne.n	800bbb8 <xQueueGenericSendFromISR+0x3c>
 800bbb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d101      	bne.n	800bbbc <xQueueGenericSendFromISR+0x40>
 800bbb8:	2301      	movs	r3, #1
 800bbba:	e000      	b.n	800bbbe <xQueueGenericSendFromISR+0x42>
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d10a      	bne.n	800bbd8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800bbc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc6:	f383 8811 	msr	BASEPRI, r3
 800bbca:	f3bf 8f6f 	isb	sy
 800bbce:	f3bf 8f4f 	dsb	sy
 800bbd2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bbd4:	bf00      	nop
 800bbd6:	e7fe      	b.n	800bbd6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bbd8:	683b      	ldr	r3, [r7, #0]
 800bbda:	2b02      	cmp	r3, #2
 800bbdc:	d103      	bne.n	800bbe6 <xQueueGenericSendFromISR+0x6a>
 800bbde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbe2:	2b01      	cmp	r3, #1
 800bbe4:	d101      	bne.n	800bbea <xQueueGenericSendFromISR+0x6e>
 800bbe6:	2301      	movs	r3, #1
 800bbe8:	e000      	b.n	800bbec <xQueueGenericSendFromISR+0x70>
 800bbea:	2300      	movs	r3, #0
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d10a      	bne.n	800bc06 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800bbf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf4:	f383 8811 	msr	BASEPRI, r3
 800bbf8:	f3bf 8f6f 	isb	sy
 800bbfc:	f3bf 8f4f 	dsb	sy
 800bc00:	623b      	str	r3, [r7, #32]
}
 800bc02:	bf00      	nop
 800bc04:	e7fe      	b.n	800bc04 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bc06:	f002 fdcf 	bl	800e7a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bc0a:	f3ef 8211 	mrs	r2, BASEPRI
 800bc0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc12:	f383 8811 	msr	BASEPRI, r3
 800bc16:	f3bf 8f6f 	isb	sy
 800bc1a:	f3bf 8f4f 	dsb	sy
 800bc1e:	61fa      	str	r2, [r7, #28]
 800bc20:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bc22:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bc24:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bc26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc2e:	429a      	cmp	r2, r3
 800bc30:	d302      	bcc.n	800bc38 <xQueueGenericSendFromISR+0xbc>
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	2b02      	cmp	r3, #2
 800bc36:	d12f      	bne.n	800bc98 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bc38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bc3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc46:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bc48:	683a      	ldr	r2, [r7, #0]
 800bc4a:	68b9      	ldr	r1, [r7, #8]
 800bc4c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bc4e:	f000 fb64 	bl	800c31a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bc52:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800bc56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc5a:	d112      	bne.n	800bc82 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d016      	beq.n	800bc92 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc66:	3324      	adds	r3, #36	; 0x24
 800bc68:	4618      	mov	r0, r3
 800bc6a:	f001 f9d1 	bl	800d010 <xTaskRemoveFromEventList>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d00e      	beq.n	800bc92 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d00b      	beq.n	800bc92 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2201      	movs	r2, #1
 800bc7e:	601a      	str	r2, [r3, #0]
 800bc80:	e007      	b.n	800bc92 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bc82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bc86:	3301      	adds	r3, #1
 800bc88:	b2db      	uxtb	r3, r3
 800bc8a:	b25a      	sxtb	r2, r3
 800bc8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bc92:	2301      	movs	r3, #1
 800bc94:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800bc96:	e001      	b.n	800bc9c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bc98:	2300      	movs	r3, #0
 800bc9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc9e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bca0:	697b      	ldr	r3, [r7, #20]
 800bca2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bca6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bca8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800bcaa:	4618      	mov	r0, r3
 800bcac:	3740      	adds	r7, #64	; 0x40
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd80      	pop	{r7, pc}

0800bcb2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bcb2:	b580      	push	{r7, lr}
 800bcb4:	b08e      	sub	sp, #56	; 0x38
 800bcb6:	af00      	add	r7, sp, #0
 800bcb8:	6078      	str	r0, [r7, #4]
 800bcba:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800bcc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d10a      	bne.n	800bcdc <xQueueGiveFromISR+0x2a>
	__asm volatile
 800bcc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcca:	f383 8811 	msr	BASEPRI, r3
 800bcce:	f3bf 8f6f 	isb	sy
 800bcd2:	f3bf 8f4f 	dsb	sy
 800bcd6:	623b      	str	r3, [r7, #32]
}
 800bcd8:	bf00      	nop
 800bcda:	e7fe      	b.n	800bcda <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bcdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d00a      	beq.n	800bcfa <xQueueGiveFromISR+0x48>
	__asm volatile
 800bce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bce8:	f383 8811 	msr	BASEPRI, r3
 800bcec:	f3bf 8f6f 	isb	sy
 800bcf0:	f3bf 8f4f 	dsb	sy
 800bcf4:	61fb      	str	r3, [r7, #28]
}
 800bcf6:	bf00      	nop
 800bcf8:	e7fe      	b.n	800bcf8 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800bcfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d103      	bne.n	800bd0a <xQueueGiveFromISR+0x58>
 800bd02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd04:	689b      	ldr	r3, [r3, #8]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d101      	bne.n	800bd0e <xQueueGiveFromISR+0x5c>
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	e000      	b.n	800bd10 <xQueueGiveFromISR+0x5e>
 800bd0e:	2300      	movs	r3, #0
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d10a      	bne.n	800bd2a <xQueueGiveFromISR+0x78>
	__asm volatile
 800bd14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd18:	f383 8811 	msr	BASEPRI, r3
 800bd1c:	f3bf 8f6f 	isb	sy
 800bd20:	f3bf 8f4f 	dsb	sy
 800bd24:	61bb      	str	r3, [r7, #24]
}
 800bd26:	bf00      	nop
 800bd28:	e7fe      	b.n	800bd28 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bd2a:	f002 fd3d 	bl	800e7a8 <vPortValidateInterruptPriority>
	__asm volatile
 800bd2e:	f3ef 8211 	mrs	r2, BASEPRI
 800bd32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd36:	f383 8811 	msr	BASEPRI, r3
 800bd3a:	f3bf 8f6f 	isb	sy
 800bd3e:	f3bf 8f4f 	dsb	sy
 800bd42:	617a      	str	r2, [r7, #20]
 800bd44:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800bd46:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bd48:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bd4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd4e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800bd50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd56:	429a      	cmp	r2, r3
 800bd58:	d22b      	bcs.n	800bdb2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bd5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bd64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd66:	1c5a      	adds	r2, r3, #1
 800bd68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd6a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bd6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bd70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd74:	d112      	bne.n	800bd9c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bd76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d016      	beq.n	800bdac <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bd7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd80:	3324      	adds	r3, #36	; 0x24
 800bd82:	4618      	mov	r0, r3
 800bd84:	f001 f944 	bl	800d010 <xTaskRemoveFromEventList>
 800bd88:	4603      	mov	r3, r0
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d00e      	beq.n	800bdac <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d00b      	beq.n	800bdac <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	2201      	movs	r2, #1
 800bd98:	601a      	str	r2, [r3, #0]
 800bd9a:	e007      	b.n	800bdac <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bd9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bda0:	3301      	adds	r3, #1
 800bda2:	b2db      	uxtb	r3, r3
 800bda4:	b25a      	sxtb	r2, r3
 800bda6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bdac:	2301      	movs	r3, #1
 800bdae:	637b      	str	r3, [r7, #52]	; 0x34
 800bdb0:	e001      	b.n	800bdb6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	637b      	str	r3, [r7, #52]	; 0x34
 800bdb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdb8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	f383 8811 	msr	BASEPRI, r3
}
 800bdc0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bdc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	3738      	adds	r7, #56	; 0x38
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}

0800bdcc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b08c      	sub	sp, #48	; 0x30
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	60f8      	str	r0, [r7, #12]
 800bdd4:	60b9      	str	r1, [r7, #8]
 800bdd6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bdd8:	2300      	movs	r3, #0
 800bdda:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bde0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d10a      	bne.n	800bdfc <xQueueReceive+0x30>
	__asm volatile
 800bde6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdea:	f383 8811 	msr	BASEPRI, r3
 800bdee:	f3bf 8f6f 	isb	sy
 800bdf2:	f3bf 8f4f 	dsb	sy
 800bdf6:	623b      	str	r3, [r7, #32]
}
 800bdf8:	bf00      	nop
 800bdfa:	e7fe      	b.n	800bdfa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bdfc:	68bb      	ldr	r3, [r7, #8]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d103      	bne.n	800be0a <xQueueReceive+0x3e>
 800be02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be06:	2b00      	cmp	r3, #0
 800be08:	d101      	bne.n	800be0e <xQueueReceive+0x42>
 800be0a:	2301      	movs	r3, #1
 800be0c:	e000      	b.n	800be10 <xQueueReceive+0x44>
 800be0e:	2300      	movs	r3, #0
 800be10:	2b00      	cmp	r3, #0
 800be12:	d10a      	bne.n	800be2a <xQueueReceive+0x5e>
	__asm volatile
 800be14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be18:	f383 8811 	msr	BASEPRI, r3
 800be1c:	f3bf 8f6f 	isb	sy
 800be20:	f3bf 8f4f 	dsb	sy
 800be24:	61fb      	str	r3, [r7, #28]
}
 800be26:	bf00      	nop
 800be28:	e7fe      	b.n	800be28 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800be2a:	f001 fac3 	bl	800d3b4 <xTaskGetSchedulerState>
 800be2e:	4603      	mov	r3, r0
 800be30:	2b00      	cmp	r3, #0
 800be32:	d102      	bne.n	800be3a <xQueueReceive+0x6e>
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d101      	bne.n	800be3e <xQueueReceive+0x72>
 800be3a:	2301      	movs	r3, #1
 800be3c:	e000      	b.n	800be40 <xQueueReceive+0x74>
 800be3e:	2300      	movs	r3, #0
 800be40:	2b00      	cmp	r3, #0
 800be42:	d10a      	bne.n	800be5a <xQueueReceive+0x8e>
	__asm volatile
 800be44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be48:	f383 8811 	msr	BASEPRI, r3
 800be4c:	f3bf 8f6f 	isb	sy
 800be50:	f3bf 8f4f 	dsb	sy
 800be54:	61bb      	str	r3, [r7, #24]
}
 800be56:	bf00      	nop
 800be58:	e7fe      	b.n	800be58 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800be5a:	f002 fbc3 	bl	800e5e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be62:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800be64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be66:	2b00      	cmp	r3, #0
 800be68:	d01f      	beq.n	800beaa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800be6a:	68b9      	ldr	r1, [r7, #8]
 800be6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be6e:	f000 fabe 	bl	800c3ee <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800be72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be74:	1e5a      	subs	r2, r3, #1
 800be76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be78:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800be7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be7c:	691b      	ldr	r3, [r3, #16]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d00f      	beq.n	800bea2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be84:	3310      	adds	r3, #16
 800be86:	4618      	mov	r0, r3
 800be88:	f001 f8c2 	bl	800d010 <xTaskRemoveFromEventList>
 800be8c:	4603      	mov	r3, r0
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d007      	beq.n	800bea2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800be92:	4b3d      	ldr	r3, [pc, #244]	; (800bf88 <xQueueReceive+0x1bc>)
 800be94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be98:	601a      	str	r2, [r3, #0]
 800be9a:	f3bf 8f4f 	dsb	sy
 800be9e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bea2:	f002 fbcf 	bl	800e644 <vPortExitCritical>
				return pdPASS;
 800bea6:	2301      	movs	r3, #1
 800bea8:	e069      	b.n	800bf7e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d103      	bne.n	800beb8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800beb0:	f002 fbc8 	bl	800e644 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800beb4:	2300      	movs	r3, #0
 800beb6:	e062      	b.n	800bf7e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800beb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d106      	bne.n	800becc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bebe:	f107 0310 	add.w	r3, r7, #16
 800bec2:	4618      	mov	r0, r3
 800bec4:	f001 f908 	bl	800d0d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bec8:	2301      	movs	r3, #1
 800beca:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800becc:	f002 fbba 	bl	800e644 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bed0:	f000 fe62 	bl	800cb98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bed4:	f002 fb86 	bl	800e5e4 <vPortEnterCritical>
 800bed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beda:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bede:	b25b      	sxtb	r3, r3
 800bee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bee4:	d103      	bne.n	800beee <xQueueReceive+0x122>
 800bee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bee8:	2200      	movs	r2, #0
 800beea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800beee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bef0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bef4:	b25b      	sxtb	r3, r3
 800bef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800befa:	d103      	bne.n	800bf04 <xQueueReceive+0x138>
 800befc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800befe:	2200      	movs	r2, #0
 800bf00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bf04:	f002 fb9e 	bl	800e644 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bf08:	1d3a      	adds	r2, r7, #4
 800bf0a:	f107 0310 	add.w	r3, r7, #16
 800bf0e:	4611      	mov	r1, r2
 800bf10:	4618      	mov	r0, r3
 800bf12:	f001 f8f7 	bl	800d104 <xTaskCheckForTimeOut>
 800bf16:	4603      	mov	r3, r0
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d123      	bne.n	800bf64 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bf1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf1e:	f000 fade 	bl	800c4de <prvIsQueueEmpty>
 800bf22:	4603      	mov	r3, r0
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d017      	beq.n	800bf58 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bf28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf2a:	3324      	adds	r3, #36	; 0x24
 800bf2c:	687a      	ldr	r2, [r7, #4]
 800bf2e:	4611      	mov	r1, r2
 800bf30:	4618      	mov	r0, r3
 800bf32:	f001 f81d 	bl	800cf70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bf36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf38:	f000 fa7f 	bl	800c43a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bf3c:	f000 fe3a 	bl	800cbb4 <xTaskResumeAll>
 800bf40:	4603      	mov	r3, r0
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d189      	bne.n	800be5a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800bf46:	4b10      	ldr	r3, [pc, #64]	; (800bf88 <xQueueReceive+0x1bc>)
 800bf48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf4c:	601a      	str	r2, [r3, #0]
 800bf4e:	f3bf 8f4f 	dsb	sy
 800bf52:	f3bf 8f6f 	isb	sy
 800bf56:	e780      	b.n	800be5a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bf58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf5a:	f000 fa6e 	bl	800c43a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bf5e:	f000 fe29 	bl	800cbb4 <xTaskResumeAll>
 800bf62:	e77a      	b.n	800be5a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bf64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf66:	f000 fa68 	bl	800c43a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bf6a:	f000 fe23 	bl	800cbb4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bf6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf70:	f000 fab5 	bl	800c4de <prvIsQueueEmpty>
 800bf74:	4603      	mov	r3, r0
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	f43f af6f 	beq.w	800be5a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bf7c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bf7e:	4618      	mov	r0, r3
 800bf80:	3730      	adds	r7, #48	; 0x30
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bd80      	pop	{r7, pc}
 800bf86:	bf00      	nop
 800bf88:	e000ed04 	.word	0xe000ed04

0800bf8c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b08e      	sub	sp, #56	; 0x38
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
 800bf94:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800bf96:	2300      	movs	r3, #0
 800bf98:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bfa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d10a      	bne.n	800bfbe <xQueueSemaphoreTake+0x32>
	__asm volatile
 800bfa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfac:	f383 8811 	msr	BASEPRI, r3
 800bfb0:	f3bf 8f6f 	isb	sy
 800bfb4:	f3bf 8f4f 	dsb	sy
 800bfb8:	623b      	str	r3, [r7, #32]
}
 800bfba:	bf00      	nop
 800bfbc:	e7fe      	b.n	800bfbc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bfbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d00a      	beq.n	800bfdc <xQueueSemaphoreTake+0x50>
	__asm volatile
 800bfc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfca:	f383 8811 	msr	BASEPRI, r3
 800bfce:	f3bf 8f6f 	isb	sy
 800bfd2:	f3bf 8f4f 	dsb	sy
 800bfd6:	61fb      	str	r3, [r7, #28]
}
 800bfd8:	bf00      	nop
 800bfda:	e7fe      	b.n	800bfda <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bfdc:	f001 f9ea 	bl	800d3b4 <xTaskGetSchedulerState>
 800bfe0:	4603      	mov	r3, r0
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d102      	bne.n	800bfec <xQueueSemaphoreTake+0x60>
 800bfe6:	683b      	ldr	r3, [r7, #0]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d101      	bne.n	800bff0 <xQueueSemaphoreTake+0x64>
 800bfec:	2301      	movs	r3, #1
 800bfee:	e000      	b.n	800bff2 <xQueueSemaphoreTake+0x66>
 800bff0:	2300      	movs	r3, #0
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d10a      	bne.n	800c00c <xQueueSemaphoreTake+0x80>
	__asm volatile
 800bff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bffa:	f383 8811 	msr	BASEPRI, r3
 800bffe:	f3bf 8f6f 	isb	sy
 800c002:	f3bf 8f4f 	dsb	sy
 800c006:	61bb      	str	r3, [r7, #24]
}
 800c008:	bf00      	nop
 800c00a:	e7fe      	b.n	800c00a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c00c:	f002 faea 	bl	800e5e4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c014:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d024      	beq.n	800c066 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c01c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c01e:	1e5a      	subs	r2, r3, #1
 800c020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c022:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d104      	bne.n	800c036 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c02c:	f001 fb38 	bl	800d6a0 <pvTaskIncrementMutexHeldCount>
 800c030:	4602      	mov	r2, r0
 800c032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c034:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c038:	691b      	ldr	r3, [r3, #16]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d00f      	beq.n	800c05e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c03e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c040:	3310      	adds	r3, #16
 800c042:	4618      	mov	r0, r3
 800c044:	f000 ffe4 	bl	800d010 <xTaskRemoveFromEventList>
 800c048:	4603      	mov	r3, r0
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d007      	beq.n	800c05e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c04e:	4b54      	ldr	r3, [pc, #336]	; (800c1a0 <xQueueSemaphoreTake+0x214>)
 800c050:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c054:	601a      	str	r2, [r3, #0]
 800c056:	f3bf 8f4f 	dsb	sy
 800c05a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c05e:	f002 faf1 	bl	800e644 <vPortExitCritical>
				return pdPASS;
 800c062:	2301      	movs	r3, #1
 800c064:	e097      	b.n	800c196 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d111      	bne.n	800c090 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c06c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d00a      	beq.n	800c088 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800c072:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c076:	f383 8811 	msr	BASEPRI, r3
 800c07a:	f3bf 8f6f 	isb	sy
 800c07e:	f3bf 8f4f 	dsb	sy
 800c082:	617b      	str	r3, [r7, #20]
}
 800c084:	bf00      	nop
 800c086:	e7fe      	b.n	800c086 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c088:	f002 fadc 	bl	800e644 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c08c:	2300      	movs	r3, #0
 800c08e:	e082      	b.n	800c196 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c090:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c092:	2b00      	cmp	r3, #0
 800c094:	d106      	bne.n	800c0a4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c096:	f107 030c 	add.w	r3, r7, #12
 800c09a:	4618      	mov	r0, r3
 800c09c:	f001 f81c 	bl	800d0d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c0a0:	2301      	movs	r3, #1
 800c0a2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c0a4:	f002 face 	bl	800e644 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c0a8:	f000 fd76 	bl	800cb98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c0ac:	f002 fa9a 	bl	800e5e4 <vPortEnterCritical>
 800c0b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c0b6:	b25b      	sxtb	r3, r3
 800c0b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0bc:	d103      	bne.n	800c0c6 <xQueueSemaphoreTake+0x13a>
 800c0be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c0c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c0cc:	b25b      	sxtb	r3, r3
 800c0ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0d2:	d103      	bne.n	800c0dc <xQueueSemaphoreTake+0x150>
 800c0d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c0dc:	f002 fab2 	bl	800e644 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c0e0:	463a      	mov	r2, r7
 800c0e2:	f107 030c 	add.w	r3, r7, #12
 800c0e6:	4611      	mov	r1, r2
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	f001 f80b 	bl	800d104 <xTaskCheckForTimeOut>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d132      	bne.n	800c15a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c0f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0f6:	f000 f9f2 	bl	800c4de <prvIsQueueEmpty>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d026      	beq.n	800c14e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d109      	bne.n	800c11c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800c108:	f002 fa6c 	bl	800e5e4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c10c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c10e:	689b      	ldr	r3, [r3, #8]
 800c110:	4618      	mov	r0, r3
 800c112:	f001 f96d 	bl	800d3f0 <xTaskPriorityInherit>
 800c116:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c118:	f002 fa94 	bl	800e644 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c11c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c11e:	3324      	adds	r3, #36	; 0x24
 800c120:	683a      	ldr	r2, [r7, #0]
 800c122:	4611      	mov	r1, r2
 800c124:	4618      	mov	r0, r3
 800c126:	f000 ff23 	bl	800cf70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c12a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c12c:	f000 f985 	bl	800c43a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c130:	f000 fd40 	bl	800cbb4 <xTaskResumeAll>
 800c134:	4603      	mov	r3, r0
 800c136:	2b00      	cmp	r3, #0
 800c138:	f47f af68 	bne.w	800c00c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800c13c:	4b18      	ldr	r3, [pc, #96]	; (800c1a0 <xQueueSemaphoreTake+0x214>)
 800c13e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c142:	601a      	str	r2, [r3, #0]
 800c144:	f3bf 8f4f 	dsb	sy
 800c148:	f3bf 8f6f 	isb	sy
 800c14c:	e75e      	b.n	800c00c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c14e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c150:	f000 f973 	bl	800c43a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c154:	f000 fd2e 	bl	800cbb4 <xTaskResumeAll>
 800c158:	e758      	b.n	800c00c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c15a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c15c:	f000 f96d 	bl	800c43a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c160:	f000 fd28 	bl	800cbb4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c164:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c166:	f000 f9ba 	bl	800c4de <prvIsQueueEmpty>
 800c16a:	4603      	mov	r3, r0
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	f43f af4d 	beq.w	800c00c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c174:	2b00      	cmp	r3, #0
 800c176:	d00d      	beq.n	800c194 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800c178:	f002 fa34 	bl	800e5e4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c17c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c17e:	f000 f8b4 	bl	800c2ea <prvGetDisinheritPriorityAfterTimeout>
 800c182:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c186:	689b      	ldr	r3, [r3, #8]
 800c188:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c18a:	4618      	mov	r0, r3
 800c18c:	f001 fa06 	bl	800d59c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c190:	f002 fa58 	bl	800e644 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c194:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c196:	4618      	mov	r0, r3
 800c198:	3738      	adds	r7, #56	; 0x38
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}
 800c19e:	bf00      	nop
 800c1a0:	e000ed04 	.word	0xe000ed04

0800c1a4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b08e      	sub	sp, #56	; 0x38
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	60f8      	str	r0, [r7, #12]
 800c1ac:	60b9      	str	r1, [r7, #8]
 800c1ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c1b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d10a      	bne.n	800c1d0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800c1ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1be:	f383 8811 	msr	BASEPRI, r3
 800c1c2:	f3bf 8f6f 	isb	sy
 800c1c6:	f3bf 8f4f 	dsb	sy
 800c1ca:	623b      	str	r3, [r7, #32]
}
 800c1cc:	bf00      	nop
 800c1ce:	e7fe      	b.n	800c1ce <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d103      	bne.n	800c1de <xQueueReceiveFromISR+0x3a>
 800c1d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d101      	bne.n	800c1e2 <xQueueReceiveFromISR+0x3e>
 800c1de:	2301      	movs	r3, #1
 800c1e0:	e000      	b.n	800c1e4 <xQueueReceiveFromISR+0x40>
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d10a      	bne.n	800c1fe <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800c1e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1ec:	f383 8811 	msr	BASEPRI, r3
 800c1f0:	f3bf 8f6f 	isb	sy
 800c1f4:	f3bf 8f4f 	dsb	sy
 800c1f8:	61fb      	str	r3, [r7, #28]
}
 800c1fa:	bf00      	nop
 800c1fc:	e7fe      	b.n	800c1fc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c1fe:	f002 fad3 	bl	800e7a8 <vPortValidateInterruptPriority>
	__asm volatile
 800c202:	f3ef 8211 	mrs	r2, BASEPRI
 800c206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c20a:	f383 8811 	msr	BASEPRI, r3
 800c20e:	f3bf 8f6f 	isb	sy
 800c212:	f3bf 8f4f 	dsb	sy
 800c216:	61ba      	str	r2, [r7, #24]
 800c218:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c21a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c21c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c21e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c222:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c226:	2b00      	cmp	r3, #0
 800c228:	d02f      	beq.n	800c28a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c22a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c22c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c230:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c234:	68b9      	ldr	r1, [r7, #8]
 800c236:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c238:	f000 f8d9 	bl	800c3ee <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c23c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c23e:	1e5a      	subs	r2, r3, #1
 800c240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c242:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c244:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c24c:	d112      	bne.n	800c274 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c24e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c250:	691b      	ldr	r3, [r3, #16]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d016      	beq.n	800c284 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c258:	3310      	adds	r3, #16
 800c25a:	4618      	mov	r0, r3
 800c25c:	f000 fed8 	bl	800d010 <xTaskRemoveFromEventList>
 800c260:	4603      	mov	r3, r0
 800c262:	2b00      	cmp	r3, #0
 800c264:	d00e      	beq.n	800c284 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d00b      	beq.n	800c284 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	2201      	movs	r2, #1
 800c270:	601a      	str	r2, [r3, #0]
 800c272:	e007      	b.n	800c284 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c274:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c278:	3301      	adds	r3, #1
 800c27a:	b2db      	uxtb	r3, r3
 800c27c:	b25a      	sxtb	r2, r3
 800c27e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c280:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800c284:	2301      	movs	r3, #1
 800c286:	637b      	str	r3, [r7, #52]	; 0x34
 800c288:	e001      	b.n	800c28e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800c28a:	2300      	movs	r3, #0
 800c28c:	637b      	str	r3, [r7, #52]	; 0x34
 800c28e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c290:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c292:	693b      	ldr	r3, [r7, #16]
 800c294:	f383 8811 	msr	BASEPRI, r3
}
 800c298:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c29a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c29c:	4618      	mov	r0, r3
 800c29e:	3738      	adds	r7, #56	; 0x38
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	bd80      	pop	{r7, pc}

0800c2a4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b084      	sub	sp, #16
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d10a      	bne.n	800c2cc <vQueueDelete+0x28>
	__asm volatile
 800c2b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2ba:	f383 8811 	msr	BASEPRI, r3
 800c2be:	f3bf 8f6f 	isb	sy
 800c2c2:	f3bf 8f4f 	dsb	sy
 800c2c6:	60bb      	str	r3, [r7, #8]
}
 800c2c8:	bf00      	nop
 800c2ca:	e7fe      	b.n	800c2ca <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800c2cc:	68f8      	ldr	r0, [r7, #12]
 800c2ce:	f000 f95f 	bl	800c590 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d102      	bne.n	800c2e2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800c2dc:	68f8      	ldr	r0, [r7, #12]
 800c2de:	f002 fb6f 	bl	800e9c0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800c2e2:	bf00      	nop
 800c2e4:	3710      	adds	r7, #16
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	bd80      	pop	{r7, pc}

0800c2ea <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c2ea:	b480      	push	{r7}
 800c2ec:	b085      	sub	sp, #20
 800c2ee:	af00      	add	r7, sp, #0
 800c2f0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d006      	beq.n	800c308 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800c304:	60fb      	str	r3, [r7, #12]
 800c306:	e001      	b.n	800c30c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c308:	2300      	movs	r3, #0
 800c30a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c30c:	68fb      	ldr	r3, [r7, #12]
	}
 800c30e:	4618      	mov	r0, r3
 800c310:	3714      	adds	r7, #20
 800c312:	46bd      	mov	sp, r7
 800c314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c318:	4770      	bx	lr

0800c31a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c31a:	b580      	push	{r7, lr}
 800c31c:	b086      	sub	sp, #24
 800c31e:	af00      	add	r7, sp, #0
 800c320:	60f8      	str	r0, [r7, #12]
 800c322:	60b9      	str	r1, [r7, #8]
 800c324:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c326:	2300      	movs	r3, #0
 800c328:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c32e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c334:	2b00      	cmp	r3, #0
 800c336:	d10d      	bne.n	800c354 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d14d      	bne.n	800c3dc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	689b      	ldr	r3, [r3, #8]
 800c344:	4618      	mov	r0, r3
 800c346:	f001 f8bb 	bl	800d4c0 <xTaskPriorityDisinherit>
 800c34a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	2200      	movs	r2, #0
 800c350:	609a      	str	r2, [r3, #8]
 800c352:	e043      	b.n	800c3dc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d119      	bne.n	800c38e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	6858      	ldr	r0, [r3, #4]
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c362:	461a      	mov	r2, r3
 800c364:	68b9      	ldr	r1, [r7, #8]
 800c366:	f003 fa77 	bl	800f858 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	685a      	ldr	r2, [r3, #4]
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c372:	441a      	add	r2, r3
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	685a      	ldr	r2, [r3, #4]
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	689b      	ldr	r3, [r3, #8]
 800c380:	429a      	cmp	r2, r3
 800c382:	d32b      	bcc.n	800c3dc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	681a      	ldr	r2, [r3, #0]
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	605a      	str	r2, [r3, #4]
 800c38c:	e026      	b.n	800c3dc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	68d8      	ldr	r0, [r3, #12]
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c396:	461a      	mov	r2, r3
 800c398:	68b9      	ldr	r1, [r7, #8]
 800c39a:	f003 fa5d 	bl	800f858 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	68da      	ldr	r2, [r3, #12]
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3a6:	425b      	negs	r3, r3
 800c3a8:	441a      	add	r2, r3
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	68da      	ldr	r2, [r3, #12]
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	429a      	cmp	r2, r3
 800c3b8:	d207      	bcs.n	800c3ca <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	689a      	ldr	r2, [r3, #8]
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3c2:	425b      	negs	r3, r3
 800c3c4:	441a      	add	r2, r3
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	2b02      	cmp	r3, #2
 800c3ce:	d105      	bne.n	800c3dc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c3d0:	693b      	ldr	r3, [r7, #16]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d002      	beq.n	800c3dc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	3b01      	subs	r3, #1
 800c3da:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c3dc:	693b      	ldr	r3, [r7, #16]
 800c3de:	1c5a      	adds	r2, r3, #1
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c3e4:	697b      	ldr	r3, [r7, #20]
}
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	3718      	adds	r7, #24
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	bd80      	pop	{r7, pc}

0800c3ee <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c3ee:	b580      	push	{r7, lr}
 800c3f0:	b082      	sub	sp, #8
 800c3f2:	af00      	add	r7, sp, #0
 800c3f4:	6078      	str	r0, [r7, #4]
 800c3f6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d018      	beq.n	800c432 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	68da      	ldr	r2, [r3, #12]
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c408:	441a      	add	r2, r3
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	68da      	ldr	r2, [r3, #12]
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	689b      	ldr	r3, [r3, #8]
 800c416:	429a      	cmp	r2, r3
 800c418:	d303      	bcc.n	800c422 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681a      	ldr	r2, [r3, #0]
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	68d9      	ldr	r1, [r3, #12]
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c42a:	461a      	mov	r2, r3
 800c42c:	6838      	ldr	r0, [r7, #0]
 800c42e:	f003 fa13 	bl	800f858 <memcpy>
	}
}
 800c432:	bf00      	nop
 800c434:	3708      	adds	r7, #8
 800c436:	46bd      	mov	sp, r7
 800c438:	bd80      	pop	{r7, pc}

0800c43a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c43a:	b580      	push	{r7, lr}
 800c43c:	b084      	sub	sp, #16
 800c43e:	af00      	add	r7, sp, #0
 800c440:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c442:	f002 f8cf 	bl	800e5e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c44c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c44e:	e011      	b.n	800c474 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c454:	2b00      	cmp	r3, #0
 800c456:	d012      	beq.n	800c47e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	3324      	adds	r3, #36	; 0x24
 800c45c:	4618      	mov	r0, r3
 800c45e:	f000 fdd7 	bl	800d010 <xTaskRemoveFromEventList>
 800c462:	4603      	mov	r3, r0
 800c464:	2b00      	cmp	r3, #0
 800c466:	d001      	beq.n	800c46c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c468:	f000 feae 	bl	800d1c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c46c:	7bfb      	ldrb	r3, [r7, #15]
 800c46e:	3b01      	subs	r3, #1
 800c470:	b2db      	uxtb	r3, r3
 800c472:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c474:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	dce9      	bgt.n	800c450 <prvUnlockQueue+0x16>
 800c47c:	e000      	b.n	800c480 <prvUnlockQueue+0x46>
					break;
 800c47e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	22ff      	movs	r2, #255	; 0xff
 800c484:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c488:	f002 f8dc 	bl	800e644 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c48c:	f002 f8aa 	bl	800e5e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c496:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c498:	e011      	b.n	800c4be <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	691b      	ldr	r3, [r3, #16]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d012      	beq.n	800c4c8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	3310      	adds	r3, #16
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	f000 fdb2 	bl	800d010 <xTaskRemoveFromEventList>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d001      	beq.n	800c4b6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c4b2:	f000 fe89 	bl	800d1c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c4b6:	7bbb      	ldrb	r3, [r7, #14]
 800c4b8:	3b01      	subs	r3, #1
 800c4ba:	b2db      	uxtb	r3, r3
 800c4bc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c4be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	dce9      	bgt.n	800c49a <prvUnlockQueue+0x60>
 800c4c6:	e000      	b.n	800c4ca <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c4c8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	22ff      	movs	r2, #255	; 0xff
 800c4ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c4d2:	f002 f8b7 	bl	800e644 <vPortExitCritical>
}
 800c4d6:	bf00      	nop
 800c4d8:	3710      	adds	r7, #16
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}

0800c4de <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c4de:	b580      	push	{r7, lr}
 800c4e0:	b084      	sub	sp, #16
 800c4e2:	af00      	add	r7, sp, #0
 800c4e4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c4e6:	f002 f87d 	bl	800e5e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d102      	bne.n	800c4f8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	60fb      	str	r3, [r7, #12]
 800c4f6:	e001      	b.n	800c4fc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c4fc:	f002 f8a2 	bl	800e644 <vPortExitCritical>

	return xReturn;
 800c500:	68fb      	ldr	r3, [r7, #12]
}
 800c502:	4618      	mov	r0, r3
 800c504:	3710      	adds	r7, #16
 800c506:	46bd      	mov	sp, r7
 800c508:	bd80      	pop	{r7, pc}

0800c50a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c50a:	b580      	push	{r7, lr}
 800c50c:	b084      	sub	sp, #16
 800c50e:	af00      	add	r7, sp, #0
 800c510:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c512:	f002 f867 	bl	800e5e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c51e:	429a      	cmp	r2, r3
 800c520:	d102      	bne.n	800c528 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c522:	2301      	movs	r3, #1
 800c524:	60fb      	str	r3, [r7, #12]
 800c526:	e001      	b.n	800c52c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c528:	2300      	movs	r3, #0
 800c52a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c52c:	f002 f88a 	bl	800e644 <vPortExitCritical>

	return xReturn;
 800c530:	68fb      	ldr	r3, [r7, #12]
}
 800c532:	4618      	mov	r0, r3
 800c534:	3710      	adds	r7, #16
 800c536:	46bd      	mov	sp, r7
 800c538:	bd80      	pop	{r7, pc}
	...

0800c53c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c53c:	b480      	push	{r7}
 800c53e:	b085      	sub	sp, #20
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
 800c544:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c546:	2300      	movs	r3, #0
 800c548:	60fb      	str	r3, [r7, #12]
 800c54a:	e014      	b.n	800c576 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c54c:	4a0f      	ldr	r2, [pc, #60]	; (800c58c <vQueueAddToRegistry+0x50>)
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d10b      	bne.n	800c570 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c558:	490c      	ldr	r1, [pc, #48]	; (800c58c <vQueueAddToRegistry+0x50>)
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	683a      	ldr	r2, [r7, #0]
 800c55e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c562:	4a0a      	ldr	r2, [pc, #40]	; (800c58c <vQueueAddToRegistry+0x50>)
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	00db      	lsls	r3, r3, #3
 800c568:	4413      	add	r3, r2
 800c56a:	687a      	ldr	r2, [r7, #4]
 800c56c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c56e:	e006      	b.n	800c57e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	3301      	adds	r3, #1
 800c574:	60fb      	str	r3, [r7, #12]
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	2b07      	cmp	r3, #7
 800c57a:	d9e7      	bls.n	800c54c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c57c:	bf00      	nop
 800c57e:	bf00      	nop
 800c580:	3714      	adds	r7, #20
 800c582:	46bd      	mov	sp, r7
 800c584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c588:	4770      	bx	lr
 800c58a:	bf00      	nop
 800c58c:	20000fac 	.word	0x20000fac

0800c590 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c590:	b480      	push	{r7}
 800c592:	b085      	sub	sp, #20
 800c594:	af00      	add	r7, sp, #0
 800c596:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c598:	2300      	movs	r3, #0
 800c59a:	60fb      	str	r3, [r7, #12]
 800c59c:	e016      	b.n	800c5cc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c59e:	4a10      	ldr	r2, [pc, #64]	; (800c5e0 <vQueueUnregisterQueue+0x50>)
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	00db      	lsls	r3, r3, #3
 800c5a4:	4413      	add	r3, r2
 800c5a6:	685b      	ldr	r3, [r3, #4]
 800c5a8:	687a      	ldr	r2, [r7, #4]
 800c5aa:	429a      	cmp	r2, r3
 800c5ac:	d10b      	bne.n	800c5c6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c5ae:	4a0c      	ldr	r2, [pc, #48]	; (800c5e0 <vQueueUnregisterQueue+0x50>)
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	2100      	movs	r1, #0
 800c5b4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c5b8:	4a09      	ldr	r2, [pc, #36]	; (800c5e0 <vQueueUnregisterQueue+0x50>)
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	00db      	lsls	r3, r3, #3
 800c5be:	4413      	add	r3, r2
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	605a      	str	r2, [r3, #4]
				break;
 800c5c4:	e006      	b.n	800c5d4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	3301      	adds	r3, #1
 800c5ca:	60fb      	str	r3, [r7, #12]
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	2b07      	cmp	r3, #7
 800c5d0:	d9e5      	bls.n	800c59e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c5d2:	bf00      	nop
 800c5d4:	bf00      	nop
 800c5d6:	3714      	adds	r7, #20
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5de:	4770      	bx	lr
 800c5e0:	20000fac 	.word	0x20000fac

0800c5e4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b086      	sub	sp, #24
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	60f8      	str	r0, [r7, #12]
 800c5ec:	60b9      	str	r1, [r7, #8]
 800c5ee:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c5f4:	f001 fff6 	bl	800e5e4 <vPortEnterCritical>
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c5fe:	b25b      	sxtb	r3, r3
 800c600:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c604:	d103      	bne.n	800c60e <vQueueWaitForMessageRestricted+0x2a>
 800c606:	697b      	ldr	r3, [r7, #20]
 800c608:	2200      	movs	r2, #0
 800c60a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c60e:	697b      	ldr	r3, [r7, #20]
 800c610:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c614:	b25b      	sxtb	r3, r3
 800c616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c61a:	d103      	bne.n	800c624 <vQueueWaitForMessageRestricted+0x40>
 800c61c:	697b      	ldr	r3, [r7, #20]
 800c61e:	2200      	movs	r2, #0
 800c620:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c624:	f002 f80e 	bl	800e644 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c628:	697b      	ldr	r3, [r7, #20]
 800c62a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d106      	bne.n	800c63e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c630:	697b      	ldr	r3, [r7, #20]
 800c632:	3324      	adds	r3, #36	; 0x24
 800c634:	687a      	ldr	r2, [r7, #4]
 800c636:	68b9      	ldr	r1, [r7, #8]
 800c638:	4618      	mov	r0, r3
 800c63a:	f000 fcbd 	bl	800cfb8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c63e:	6978      	ldr	r0, [r7, #20]
 800c640:	f7ff fefb 	bl	800c43a <prvUnlockQueue>
	}
 800c644:	bf00      	nop
 800c646:	3718      	adds	r7, #24
 800c648:	46bd      	mov	sp, r7
 800c64a:	bd80      	pop	{r7, pc}

0800c64c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b08e      	sub	sp, #56	; 0x38
 800c650:	af04      	add	r7, sp, #16
 800c652:	60f8      	str	r0, [r7, #12]
 800c654:	60b9      	str	r1, [r7, #8]
 800c656:	607a      	str	r2, [r7, #4]
 800c658:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c65a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d10a      	bne.n	800c676 <xTaskCreateStatic+0x2a>
	__asm volatile
 800c660:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c664:	f383 8811 	msr	BASEPRI, r3
 800c668:	f3bf 8f6f 	isb	sy
 800c66c:	f3bf 8f4f 	dsb	sy
 800c670:	623b      	str	r3, [r7, #32]
}
 800c672:	bf00      	nop
 800c674:	e7fe      	b.n	800c674 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d10a      	bne.n	800c692 <xTaskCreateStatic+0x46>
	__asm volatile
 800c67c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c680:	f383 8811 	msr	BASEPRI, r3
 800c684:	f3bf 8f6f 	isb	sy
 800c688:	f3bf 8f4f 	dsb	sy
 800c68c:	61fb      	str	r3, [r7, #28]
}
 800c68e:	bf00      	nop
 800c690:	e7fe      	b.n	800c690 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c692:	23a8      	movs	r3, #168	; 0xa8
 800c694:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	2ba8      	cmp	r3, #168	; 0xa8
 800c69a:	d00a      	beq.n	800c6b2 <xTaskCreateStatic+0x66>
	__asm volatile
 800c69c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6a0:	f383 8811 	msr	BASEPRI, r3
 800c6a4:	f3bf 8f6f 	isb	sy
 800c6a8:	f3bf 8f4f 	dsb	sy
 800c6ac:	61bb      	str	r3, [r7, #24]
}
 800c6ae:	bf00      	nop
 800c6b0:	e7fe      	b.n	800c6b0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c6b2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c6b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d01e      	beq.n	800c6f8 <xTaskCreateStatic+0xac>
 800c6ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d01b      	beq.n	800c6f8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c6c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6c2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c6c8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6cc:	2202      	movs	r2, #2
 800c6ce:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	9303      	str	r3, [sp, #12]
 800c6d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6d8:	9302      	str	r3, [sp, #8]
 800c6da:	f107 0314 	add.w	r3, r7, #20
 800c6de:	9301      	str	r3, [sp, #4]
 800c6e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6e2:	9300      	str	r3, [sp, #0]
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	687a      	ldr	r2, [r7, #4]
 800c6e8:	68b9      	ldr	r1, [r7, #8]
 800c6ea:	68f8      	ldr	r0, [r7, #12]
 800c6ec:	f000 f850 	bl	800c790 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c6f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c6f2:	f000 f8f3 	bl	800c8dc <prvAddNewTaskToReadyList>
 800c6f6:	e001      	b.n	800c6fc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c6fc:	697b      	ldr	r3, [r7, #20]
	}
 800c6fe:	4618      	mov	r0, r3
 800c700:	3728      	adds	r7, #40	; 0x28
 800c702:	46bd      	mov	sp, r7
 800c704:	bd80      	pop	{r7, pc}

0800c706 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c706:	b580      	push	{r7, lr}
 800c708:	b08c      	sub	sp, #48	; 0x30
 800c70a:	af04      	add	r7, sp, #16
 800c70c:	60f8      	str	r0, [r7, #12]
 800c70e:	60b9      	str	r1, [r7, #8]
 800c710:	603b      	str	r3, [r7, #0]
 800c712:	4613      	mov	r3, r2
 800c714:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c716:	88fb      	ldrh	r3, [r7, #6]
 800c718:	009b      	lsls	r3, r3, #2
 800c71a:	4618      	mov	r0, r3
 800c71c:	f002 f884 	bl	800e828 <pvPortMalloc>
 800c720:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c722:	697b      	ldr	r3, [r7, #20]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d00e      	beq.n	800c746 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c728:	20a8      	movs	r0, #168	; 0xa8
 800c72a:	f002 f87d 	bl	800e828 <pvPortMalloc>
 800c72e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c730:	69fb      	ldr	r3, [r7, #28]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d003      	beq.n	800c73e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c736:	69fb      	ldr	r3, [r7, #28]
 800c738:	697a      	ldr	r2, [r7, #20]
 800c73a:	631a      	str	r2, [r3, #48]	; 0x30
 800c73c:	e005      	b.n	800c74a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c73e:	6978      	ldr	r0, [r7, #20]
 800c740:	f002 f93e 	bl	800e9c0 <vPortFree>
 800c744:	e001      	b.n	800c74a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c746:	2300      	movs	r3, #0
 800c748:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c74a:	69fb      	ldr	r3, [r7, #28]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d017      	beq.n	800c780 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c750:	69fb      	ldr	r3, [r7, #28]
 800c752:	2200      	movs	r2, #0
 800c754:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c758:	88fa      	ldrh	r2, [r7, #6]
 800c75a:	2300      	movs	r3, #0
 800c75c:	9303      	str	r3, [sp, #12]
 800c75e:	69fb      	ldr	r3, [r7, #28]
 800c760:	9302      	str	r3, [sp, #8]
 800c762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c764:	9301      	str	r3, [sp, #4]
 800c766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c768:	9300      	str	r3, [sp, #0]
 800c76a:	683b      	ldr	r3, [r7, #0]
 800c76c:	68b9      	ldr	r1, [r7, #8]
 800c76e:	68f8      	ldr	r0, [r7, #12]
 800c770:	f000 f80e 	bl	800c790 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c774:	69f8      	ldr	r0, [r7, #28]
 800c776:	f000 f8b1 	bl	800c8dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c77a:	2301      	movs	r3, #1
 800c77c:	61bb      	str	r3, [r7, #24]
 800c77e:	e002      	b.n	800c786 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c780:	f04f 33ff 	mov.w	r3, #4294967295
 800c784:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c786:	69bb      	ldr	r3, [r7, #24]
	}
 800c788:	4618      	mov	r0, r3
 800c78a:	3720      	adds	r7, #32
 800c78c:	46bd      	mov	sp, r7
 800c78e:	bd80      	pop	{r7, pc}

0800c790 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b088      	sub	sp, #32
 800c794:	af00      	add	r7, sp, #0
 800c796:	60f8      	str	r0, [r7, #12]
 800c798:	60b9      	str	r1, [r7, #8]
 800c79a:	607a      	str	r2, [r7, #4]
 800c79c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c79e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7a0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	009b      	lsls	r3, r3, #2
 800c7a6:	461a      	mov	r2, r3
 800c7a8:	21a5      	movs	r1, #165	; 0xa5
 800c7aa:	f002 ff80 	bl	800f6ae <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c7ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c7b8:	3b01      	subs	r3, #1
 800c7ba:	009b      	lsls	r3, r3, #2
 800c7bc:	4413      	add	r3, r2
 800c7be:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c7c0:	69bb      	ldr	r3, [r7, #24]
 800c7c2:	f023 0307 	bic.w	r3, r3, #7
 800c7c6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c7c8:	69bb      	ldr	r3, [r7, #24]
 800c7ca:	f003 0307 	and.w	r3, r3, #7
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d00a      	beq.n	800c7e8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800c7d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7d6:	f383 8811 	msr	BASEPRI, r3
 800c7da:	f3bf 8f6f 	isb	sy
 800c7de:	f3bf 8f4f 	dsb	sy
 800c7e2:	617b      	str	r3, [r7, #20]
}
 800c7e4:	bf00      	nop
 800c7e6:	e7fe      	b.n	800c7e6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c7e8:	68bb      	ldr	r3, [r7, #8]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d01f      	beq.n	800c82e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	61fb      	str	r3, [r7, #28]
 800c7f2:	e012      	b.n	800c81a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c7f4:	68ba      	ldr	r2, [r7, #8]
 800c7f6:	69fb      	ldr	r3, [r7, #28]
 800c7f8:	4413      	add	r3, r2
 800c7fa:	7819      	ldrb	r1, [r3, #0]
 800c7fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7fe:	69fb      	ldr	r3, [r7, #28]
 800c800:	4413      	add	r3, r2
 800c802:	3334      	adds	r3, #52	; 0x34
 800c804:	460a      	mov	r2, r1
 800c806:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c808:	68ba      	ldr	r2, [r7, #8]
 800c80a:	69fb      	ldr	r3, [r7, #28]
 800c80c:	4413      	add	r3, r2
 800c80e:	781b      	ldrb	r3, [r3, #0]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d006      	beq.n	800c822 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c814:	69fb      	ldr	r3, [r7, #28]
 800c816:	3301      	adds	r3, #1
 800c818:	61fb      	str	r3, [r7, #28]
 800c81a:	69fb      	ldr	r3, [r7, #28]
 800c81c:	2b0f      	cmp	r3, #15
 800c81e:	d9e9      	bls.n	800c7f4 <prvInitialiseNewTask+0x64>
 800c820:	e000      	b.n	800c824 <prvInitialiseNewTask+0x94>
			{
				break;
 800c822:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c826:	2200      	movs	r2, #0
 800c828:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c82c:	e003      	b.n	800c836 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c82e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c830:	2200      	movs	r2, #0
 800c832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c838:	2b37      	cmp	r3, #55	; 0x37
 800c83a:	d901      	bls.n	800c840 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c83c:	2337      	movs	r3, #55	; 0x37
 800c83e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c842:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c844:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c848:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c84a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c84c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c84e:	2200      	movs	r2, #0
 800c850:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c854:	3304      	adds	r3, #4
 800c856:	4618      	mov	r0, r3
 800c858:	f7fe fda0 	bl	800b39c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c85c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c85e:	3318      	adds	r3, #24
 800c860:	4618      	mov	r0, r3
 800c862:	f7fe fd9b 	bl	800b39c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c868:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c86a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c86c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c86e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c874:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c878:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c87a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c87c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c87e:	2200      	movs	r2, #0
 800c880:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c886:	2200      	movs	r2, #0
 800c888:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c88c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c88e:	3354      	adds	r3, #84	; 0x54
 800c890:	224c      	movs	r2, #76	; 0x4c
 800c892:	2100      	movs	r1, #0
 800c894:	4618      	mov	r0, r3
 800c896:	f002 ff0a 	bl	800f6ae <memset>
 800c89a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c89c:	4a0c      	ldr	r2, [pc, #48]	; (800c8d0 <prvInitialiseNewTask+0x140>)
 800c89e:	659a      	str	r2, [r3, #88]	; 0x58
 800c8a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8a2:	4a0c      	ldr	r2, [pc, #48]	; (800c8d4 <prvInitialiseNewTask+0x144>)
 800c8a4:	65da      	str	r2, [r3, #92]	; 0x5c
 800c8a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8a8:	4a0b      	ldr	r2, [pc, #44]	; (800c8d8 <prvInitialiseNewTask+0x148>)
 800c8aa:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c8ac:	683a      	ldr	r2, [r7, #0]
 800c8ae:	68f9      	ldr	r1, [r7, #12]
 800c8b0:	69b8      	ldr	r0, [r7, #24]
 800c8b2:	f001 fd67 	bl	800e384 <pxPortInitialiseStack>
 800c8b6:	4602      	mov	r2, r0
 800c8b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8ba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c8bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d002      	beq.n	800c8c8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c8c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c8c6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c8c8:	bf00      	nop
 800c8ca:	3720      	adds	r7, #32
 800c8cc:	46bd      	mov	sp, r7
 800c8ce:	bd80      	pop	{r7, pc}
 800c8d0:	20009640 	.word	0x20009640
 800c8d4:	200096a8 	.word	0x200096a8
 800c8d8:	20009710 	.word	0x20009710

0800c8dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b082      	sub	sp, #8
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c8e4:	f001 fe7e 	bl	800e5e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c8e8:	4b2d      	ldr	r3, [pc, #180]	; (800c9a0 <prvAddNewTaskToReadyList+0xc4>)
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	3301      	adds	r3, #1
 800c8ee:	4a2c      	ldr	r2, [pc, #176]	; (800c9a0 <prvAddNewTaskToReadyList+0xc4>)
 800c8f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c8f2:	4b2c      	ldr	r3, [pc, #176]	; (800c9a4 <prvAddNewTaskToReadyList+0xc8>)
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d109      	bne.n	800c90e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c8fa:	4a2a      	ldr	r2, [pc, #168]	; (800c9a4 <prvAddNewTaskToReadyList+0xc8>)
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c900:	4b27      	ldr	r3, [pc, #156]	; (800c9a0 <prvAddNewTaskToReadyList+0xc4>)
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	2b01      	cmp	r3, #1
 800c906:	d110      	bne.n	800c92a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c908:	f000 fc82 	bl	800d210 <prvInitialiseTaskLists>
 800c90c:	e00d      	b.n	800c92a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c90e:	4b26      	ldr	r3, [pc, #152]	; (800c9a8 <prvAddNewTaskToReadyList+0xcc>)
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d109      	bne.n	800c92a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c916:	4b23      	ldr	r3, [pc, #140]	; (800c9a4 <prvAddNewTaskToReadyList+0xc8>)
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c920:	429a      	cmp	r2, r3
 800c922:	d802      	bhi.n	800c92a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c924:	4a1f      	ldr	r2, [pc, #124]	; (800c9a4 <prvAddNewTaskToReadyList+0xc8>)
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c92a:	4b20      	ldr	r3, [pc, #128]	; (800c9ac <prvAddNewTaskToReadyList+0xd0>)
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	3301      	adds	r3, #1
 800c930:	4a1e      	ldr	r2, [pc, #120]	; (800c9ac <prvAddNewTaskToReadyList+0xd0>)
 800c932:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c934:	4b1d      	ldr	r3, [pc, #116]	; (800c9ac <prvAddNewTaskToReadyList+0xd0>)
 800c936:	681a      	ldr	r2, [r3, #0]
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c940:	4b1b      	ldr	r3, [pc, #108]	; (800c9b0 <prvAddNewTaskToReadyList+0xd4>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	429a      	cmp	r2, r3
 800c946:	d903      	bls.n	800c950 <prvAddNewTaskToReadyList+0x74>
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c94c:	4a18      	ldr	r2, [pc, #96]	; (800c9b0 <prvAddNewTaskToReadyList+0xd4>)
 800c94e:	6013      	str	r3, [r2, #0]
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c954:	4613      	mov	r3, r2
 800c956:	009b      	lsls	r3, r3, #2
 800c958:	4413      	add	r3, r2
 800c95a:	009b      	lsls	r3, r3, #2
 800c95c:	4a15      	ldr	r2, [pc, #84]	; (800c9b4 <prvAddNewTaskToReadyList+0xd8>)
 800c95e:	441a      	add	r2, r3
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	3304      	adds	r3, #4
 800c964:	4619      	mov	r1, r3
 800c966:	4610      	mov	r0, r2
 800c968:	f7fe fd25 	bl	800b3b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c96c:	f001 fe6a 	bl	800e644 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c970:	4b0d      	ldr	r3, [pc, #52]	; (800c9a8 <prvAddNewTaskToReadyList+0xcc>)
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d00e      	beq.n	800c996 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c978:	4b0a      	ldr	r3, [pc, #40]	; (800c9a4 <prvAddNewTaskToReadyList+0xc8>)
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c982:	429a      	cmp	r2, r3
 800c984:	d207      	bcs.n	800c996 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c986:	4b0c      	ldr	r3, [pc, #48]	; (800c9b8 <prvAddNewTaskToReadyList+0xdc>)
 800c988:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c98c:	601a      	str	r2, [r3, #0]
 800c98e:	f3bf 8f4f 	dsb	sy
 800c992:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c996:	bf00      	nop
 800c998:	3708      	adds	r7, #8
 800c99a:	46bd      	mov	sp, r7
 800c99c:	bd80      	pop	{r7, pc}
 800c99e:	bf00      	nop
 800c9a0:	200014c0 	.word	0x200014c0
 800c9a4:	20000fec 	.word	0x20000fec
 800c9a8:	200014cc 	.word	0x200014cc
 800c9ac:	200014dc 	.word	0x200014dc
 800c9b0:	200014c8 	.word	0x200014c8
 800c9b4:	20000ff0 	.word	0x20000ff0
 800c9b8:	e000ed04 	.word	0xe000ed04

0800c9bc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b08a      	sub	sp, #40	; 0x28
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	6078      	str	r0, [r7, #4]
 800c9c4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d10a      	bne.n	800c9e6 <vTaskDelayUntil+0x2a>
	__asm volatile
 800c9d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9d4:	f383 8811 	msr	BASEPRI, r3
 800c9d8:	f3bf 8f6f 	isb	sy
 800c9dc:	f3bf 8f4f 	dsb	sy
 800c9e0:	617b      	str	r3, [r7, #20]
}
 800c9e2:	bf00      	nop
 800c9e4:	e7fe      	b.n	800c9e4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d10a      	bne.n	800ca02 <vTaskDelayUntil+0x46>
	__asm volatile
 800c9ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9f0:	f383 8811 	msr	BASEPRI, r3
 800c9f4:	f3bf 8f6f 	isb	sy
 800c9f8:	f3bf 8f4f 	dsb	sy
 800c9fc:	613b      	str	r3, [r7, #16]
}
 800c9fe:	bf00      	nop
 800ca00:	e7fe      	b.n	800ca00 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800ca02:	4b2a      	ldr	r3, [pc, #168]	; (800caac <vTaskDelayUntil+0xf0>)
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d00a      	beq.n	800ca20 <vTaskDelayUntil+0x64>
	__asm volatile
 800ca0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca0e:	f383 8811 	msr	BASEPRI, r3
 800ca12:	f3bf 8f6f 	isb	sy
 800ca16:	f3bf 8f4f 	dsb	sy
 800ca1a:	60fb      	str	r3, [r7, #12]
}
 800ca1c:	bf00      	nop
 800ca1e:	e7fe      	b.n	800ca1e <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800ca20:	f000 f8ba 	bl	800cb98 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800ca24:	4b22      	ldr	r3, [pc, #136]	; (800cab0 <vTaskDelayUntil+0xf4>)
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	683a      	ldr	r2, [r7, #0]
 800ca30:	4413      	add	r3, r2
 800ca32:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	6a3a      	ldr	r2, [r7, #32]
 800ca3a:	429a      	cmp	r2, r3
 800ca3c:	d20b      	bcs.n	800ca56 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	69fa      	ldr	r2, [r7, #28]
 800ca44:	429a      	cmp	r2, r3
 800ca46:	d211      	bcs.n	800ca6c <vTaskDelayUntil+0xb0>
 800ca48:	69fa      	ldr	r2, [r7, #28]
 800ca4a:	6a3b      	ldr	r3, [r7, #32]
 800ca4c:	429a      	cmp	r2, r3
 800ca4e:	d90d      	bls.n	800ca6c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800ca50:	2301      	movs	r3, #1
 800ca52:	627b      	str	r3, [r7, #36]	; 0x24
 800ca54:	e00a      	b.n	800ca6c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	69fa      	ldr	r2, [r7, #28]
 800ca5c:	429a      	cmp	r2, r3
 800ca5e:	d303      	bcc.n	800ca68 <vTaskDelayUntil+0xac>
 800ca60:	69fa      	ldr	r2, [r7, #28]
 800ca62:	6a3b      	ldr	r3, [r7, #32]
 800ca64:	429a      	cmp	r2, r3
 800ca66:	d901      	bls.n	800ca6c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800ca68:	2301      	movs	r3, #1
 800ca6a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	69fa      	ldr	r2, [r7, #28]
 800ca70:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800ca72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d006      	beq.n	800ca86 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800ca78:	69fa      	ldr	r2, [r7, #28]
 800ca7a:	6a3b      	ldr	r3, [r7, #32]
 800ca7c:	1ad3      	subs	r3, r2, r3
 800ca7e:	2100      	movs	r1, #0
 800ca80:	4618      	mov	r0, r3
 800ca82:	f001 f823 	bl	800dacc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800ca86:	f000 f895 	bl	800cbb4 <xTaskResumeAll>
 800ca8a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ca8c:	69bb      	ldr	r3, [r7, #24]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d107      	bne.n	800caa2 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800ca92:	4b08      	ldr	r3, [pc, #32]	; (800cab4 <vTaskDelayUntil+0xf8>)
 800ca94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca98:	601a      	str	r2, [r3, #0]
 800ca9a:	f3bf 8f4f 	dsb	sy
 800ca9e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800caa2:	bf00      	nop
 800caa4:	3728      	adds	r7, #40	; 0x28
 800caa6:	46bd      	mov	sp, r7
 800caa8:	bd80      	pop	{r7, pc}
 800caaa:	bf00      	nop
 800caac:	200014e8 	.word	0x200014e8
 800cab0:	200014c4 	.word	0x200014c4
 800cab4:	e000ed04 	.word	0xe000ed04

0800cab8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b08a      	sub	sp, #40	; 0x28
 800cabc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cabe:	2300      	movs	r3, #0
 800cac0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cac2:	2300      	movs	r3, #0
 800cac4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cac6:	463a      	mov	r2, r7
 800cac8:	1d39      	adds	r1, r7, #4
 800caca:	f107 0308 	add.w	r3, r7, #8
 800cace:	4618      	mov	r0, r3
 800cad0:	f7fe fc10 	bl	800b2f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cad4:	6839      	ldr	r1, [r7, #0]
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	68ba      	ldr	r2, [r7, #8]
 800cada:	9202      	str	r2, [sp, #8]
 800cadc:	9301      	str	r3, [sp, #4]
 800cade:	2300      	movs	r3, #0
 800cae0:	9300      	str	r3, [sp, #0]
 800cae2:	2300      	movs	r3, #0
 800cae4:	460a      	mov	r2, r1
 800cae6:	4924      	ldr	r1, [pc, #144]	; (800cb78 <vTaskStartScheduler+0xc0>)
 800cae8:	4824      	ldr	r0, [pc, #144]	; (800cb7c <vTaskStartScheduler+0xc4>)
 800caea:	f7ff fdaf 	bl	800c64c <xTaskCreateStatic>
 800caee:	4603      	mov	r3, r0
 800caf0:	4a23      	ldr	r2, [pc, #140]	; (800cb80 <vTaskStartScheduler+0xc8>)
 800caf2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800caf4:	4b22      	ldr	r3, [pc, #136]	; (800cb80 <vTaskStartScheduler+0xc8>)
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d002      	beq.n	800cb02 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cafc:	2301      	movs	r3, #1
 800cafe:	617b      	str	r3, [r7, #20]
 800cb00:	e001      	b.n	800cb06 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cb02:	2300      	movs	r3, #0
 800cb04:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800cb06:	697b      	ldr	r3, [r7, #20]
 800cb08:	2b01      	cmp	r3, #1
 800cb0a:	d102      	bne.n	800cb12 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800cb0c:	f001 f832 	bl	800db74 <xTimerCreateTimerTask>
 800cb10:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cb12:	697b      	ldr	r3, [r7, #20]
 800cb14:	2b01      	cmp	r3, #1
 800cb16:	d11b      	bne.n	800cb50 <vTaskStartScheduler+0x98>
	__asm volatile
 800cb18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb1c:	f383 8811 	msr	BASEPRI, r3
 800cb20:	f3bf 8f6f 	isb	sy
 800cb24:	f3bf 8f4f 	dsb	sy
 800cb28:	613b      	str	r3, [r7, #16]
}
 800cb2a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cb2c:	4b15      	ldr	r3, [pc, #84]	; (800cb84 <vTaskStartScheduler+0xcc>)
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	3354      	adds	r3, #84	; 0x54
 800cb32:	4a15      	ldr	r2, [pc, #84]	; (800cb88 <vTaskStartScheduler+0xd0>)
 800cb34:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cb36:	4b15      	ldr	r3, [pc, #84]	; (800cb8c <vTaskStartScheduler+0xd4>)
 800cb38:	f04f 32ff 	mov.w	r2, #4294967295
 800cb3c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cb3e:	4b14      	ldr	r3, [pc, #80]	; (800cb90 <vTaskStartScheduler+0xd8>)
 800cb40:	2201      	movs	r2, #1
 800cb42:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cb44:	4b13      	ldr	r3, [pc, #76]	; (800cb94 <vTaskStartScheduler+0xdc>)
 800cb46:	2200      	movs	r2, #0
 800cb48:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cb4a:	f001 fca9 	bl	800e4a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cb4e:	e00e      	b.n	800cb6e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cb50:	697b      	ldr	r3, [r7, #20]
 800cb52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb56:	d10a      	bne.n	800cb6e <vTaskStartScheduler+0xb6>
	__asm volatile
 800cb58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb5c:	f383 8811 	msr	BASEPRI, r3
 800cb60:	f3bf 8f6f 	isb	sy
 800cb64:	f3bf 8f4f 	dsb	sy
 800cb68:	60fb      	str	r3, [r7, #12]
}
 800cb6a:	bf00      	nop
 800cb6c:	e7fe      	b.n	800cb6c <vTaskStartScheduler+0xb4>
}
 800cb6e:	bf00      	nop
 800cb70:	3718      	adds	r7, #24
 800cb72:	46bd      	mov	sp, r7
 800cb74:	bd80      	pop	{r7, pc}
 800cb76:	bf00      	nop
 800cb78:	08011860 	.word	0x08011860
 800cb7c:	0800d1e1 	.word	0x0800d1e1
 800cb80:	200014e4 	.word	0x200014e4
 800cb84:	20000fec 	.word	0x20000fec
 800cb88:	2000006c 	.word	0x2000006c
 800cb8c:	200014e0 	.word	0x200014e0
 800cb90:	200014cc 	.word	0x200014cc
 800cb94:	200014c4 	.word	0x200014c4

0800cb98 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cb98:	b480      	push	{r7}
 800cb9a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800cb9c:	4b04      	ldr	r3, [pc, #16]	; (800cbb0 <vTaskSuspendAll+0x18>)
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	3301      	adds	r3, #1
 800cba2:	4a03      	ldr	r2, [pc, #12]	; (800cbb0 <vTaskSuspendAll+0x18>)
 800cba4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800cba6:	bf00      	nop
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbae:	4770      	bx	lr
 800cbb0:	200014e8 	.word	0x200014e8

0800cbb4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cbb4:	b580      	push	{r7, lr}
 800cbb6:	b084      	sub	sp, #16
 800cbb8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cbba:	2300      	movs	r3, #0
 800cbbc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cbc2:	4b42      	ldr	r3, [pc, #264]	; (800cccc <xTaskResumeAll+0x118>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d10a      	bne.n	800cbe0 <xTaskResumeAll+0x2c>
	__asm volatile
 800cbca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbce:	f383 8811 	msr	BASEPRI, r3
 800cbd2:	f3bf 8f6f 	isb	sy
 800cbd6:	f3bf 8f4f 	dsb	sy
 800cbda:	603b      	str	r3, [r7, #0]
}
 800cbdc:	bf00      	nop
 800cbde:	e7fe      	b.n	800cbde <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cbe0:	f001 fd00 	bl	800e5e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cbe4:	4b39      	ldr	r3, [pc, #228]	; (800cccc <xTaskResumeAll+0x118>)
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	3b01      	subs	r3, #1
 800cbea:	4a38      	ldr	r2, [pc, #224]	; (800cccc <xTaskResumeAll+0x118>)
 800cbec:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cbee:	4b37      	ldr	r3, [pc, #220]	; (800cccc <xTaskResumeAll+0x118>)
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d162      	bne.n	800ccbc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cbf6:	4b36      	ldr	r3, [pc, #216]	; (800ccd0 <xTaskResumeAll+0x11c>)
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d05e      	beq.n	800ccbc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cbfe:	e02f      	b.n	800cc60 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc00:	4b34      	ldr	r3, [pc, #208]	; (800ccd4 <xTaskResumeAll+0x120>)
 800cc02:	68db      	ldr	r3, [r3, #12]
 800cc04:	68db      	ldr	r3, [r3, #12]
 800cc06:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	3318      	adds	r3, #24
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	f7fe fc2f 	bl	800b470 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	3304      	adds	r3, #4
 800cc16:	4618      	mov	r0, r3
 800cc18:	f7fe fc2a 	bl	800b470 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc20:	4b2d      	ldr	r3, [pc, #180]	; (800ccd8 <xTaskResumeAll+0x124>)
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	429a      	cmp	r2, r3
 800cc26:	d903      	bls.n	800cc30 <xTaskResumeAll+0x7c>
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc2c:	4a2a      	ldr	r2, [pc, #168]	; (800ccd8 <xTaskResumeAll+0x124>)
 800cc2e:	6013      	str	r3, [r2, #0]
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc34:	4613      	mov	r3, r2
 800cc36:	009b      	lsls	r3, r3, #2
 800cc38:	4413      	add	r3, r2
 800cc3a:	009b      	lsls	r3, r3, #2
 800cc3c:	4a27      	ldr	r2, [pc, #156]	; (800ccdc <xTaskResumeAll+0x128>)
 800cc3e:	441a      	add	r2, r3
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	3304      	adds	r3, #4
 800cc44:	4619      	mov	r1, r3
 800cc46:	4610      	mov	r0, r2
 800cc48:	f7fe fbb5 	bl	800b3b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc50:	4b23      	ldr	r3, [pc, #140]	; (800cce0 <xTaskResumeAll+0x12c>)
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc56:	429a      	cmp	r2, r3
 800cc58:	d302      	bcc.n	800cc60 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800cc5a:	4b22      	ldr	r3, [pc, #136]	; (800cce4 <xTaskResumeAll+0x130>)
 800cc5c:	2201      	movs	r2, #1
 800cc5e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cc60:	4b1c      	ldr	r3, [pc, #112]	; (800ccd4 <xTaskResumeAll+0x120>)
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d1cb      	bne.n	800cc00 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d001      	beq.n	800cc72 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cc6e:	f000 fb71 	bl	800d354 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cc72:	4b1d      	ldr	r3, [pc, #116]	; (800cce8 <xTaskResumeAll+0x134>)
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d010      	beq.n	800cca0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cc7e:	f000 f859 	bl	800cd34 <xTaskIncrementTick>
 800cc82:	4603      	mov	r3, r0
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d002      	beq.n	800cc8e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800cc88:	4b16      	ldr	r3, [pc, #88]	; (800cce4 <xTaskResumeAll+0x130>)
 800cc8a:	2201      	movs	r2, #1
 800cc8c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	3b01      	subs	r3, #1
 800cc92:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d1f1      	bne.n	800cc7e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800cc9a:	4b13      	ldr	r3, [pc, #76]	; (800cce8 <xTaskResumeAll+0x134>)
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cca0:	4b10      	ldr	r3, [pc, #64]	; (800cce4 <xTaskResumeAll+0x130>)
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d009      	beq.n	800ccbc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cca8:	2301      	movs	r3, #1
 800ccaa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ccac:	4b0f      	ldr	r3, [pc, #60]	; (800ccec <xTaskResumeAll+0x138>)
 800ccae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ccb2:	601a      	str	r2, [r3, #0]
 800ccb4:	f3bf 8f4f 	dsb	sy
 800ccb8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ccbc:	f001 fcc2 	bl	800e644 <vPortExitCritical>

	return xAlreadyYielded;
 800ccc0:	68bb      	ldr	r3, [r7, #8]
}
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	3710      	adds	r7, #16
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	bd80      	pop	{r7, pc}
 800ccca:	bf00      	nop
 800cccc:	200014e8 	.word	0x200014e8
 800ccd0:	200014c0 	.word	0x200014c0
 800ccd4:	20001480 	.word	0x20001480
 800ccd8:	200014c8 	.word	0x200014c8
 800ccdc:	20000ff0 	.word	0x20000ff0
 800cce0:	20000fec 	.word	0x20000fec
 800cce4:	200014d4 	.word	0x200014d4
 800cce8:	200014d0 	.word	0x200014d0
 800ccec:	e000ed04 	.word	0xe000ed04

0800ccf0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b083      	sub	sp, #12
 800ccf4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ccf6:	4b05      	ldr	r3, [pc, #20]	; (800cd0c <xTaskGetTickCount+0x1c>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ccfc:	687b      	ldr	r3, [r7, #4]
}
 800ccfe:	4618      	mov	r0, r3
 800cd00:	370c      	adds	r7, #12
 800cd02:	46bd      	mov	sp, r7
 800cd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd08:	4770      	bx	lr
 800cd0a:	bf00      	nop
 800cd0c:	200014c4 	.word	0x200014c4

0800cd10 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800cd10:	b580      	push	{r7, lr}
 800cd12:	b082      	sub	sp, #8
 800cd14:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cd16:	f001 fd47 	bl	800e7a8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800cd1e:	4b04      	ldr	r3, [pc, #16]	; (800cd30 <xTaskGetTickCountFromISR+0x20>)
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cd24:	683b      	ldr	r3, [r7, #0]
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	3708      	adds	r7, #8
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bd80      	pop	{r7, pc}
 800cd2e:	bf00      	nop
 800cd30:	200014c4 	.word	0x200014c4

0800cd34 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	b086      	sub	sp, #24
 800cd38:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd3e:	4b4f      	ldr	r3, [pc, #316]	; (800ce7c <xTaskIncrementTick+0x148>)
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	f040 808f 	bne.w	800ce66 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cd48:	4b4d      	ldr	r3, [pc, #308]	; (800ce80 <xTaskIncrementTick+0x14c>)
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	3301      	adds	r3, #1
 800cd4e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cd50:	4a4b      	ldr	r2, [pc, #300]	; (800ce80 <xTaskIncrementTick+0x14c>)
 800cd52:	693b      	ldr	r3, [r7, #16]
 800cd54:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cd56:	693b      	ldr	r3, [r7, #16]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d120      	bne.n	800cd9e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800cd5c:	4b49      	ldr	r3, [pc, #292]	; (800ce84 <xTaskIncrementTick+0x150>)
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d00a      	beq.n	800cd7c <xTaskIncrementTick+0x48>
	__asm volatile
 800cd66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd6a:	f383 8811 	msr	BASEPRI, r3
 800cd6e:	f3bf 8f6f 	isb	sy
 800cd72:	f3bf 8f4f 	dsb	sy
 800cd76:	603b      	str	r3, [r7, #0]
}
 800cd78:	bf00      	nop
 800cd7a:	e7fe      	b.n	800cd7a <xTaskIncrementTick+0x46>
 800cd7c:	4b41      	ldr	r3, [pc, #260]	; (800ce84 <xTaskIncrementTick+0x150>)
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	60fb      	str	r3, [r7, #12]
 800cd82:	4b41      	ldr	r3, [pc, #260]	; (800ce88 <xTaskIncrementTick+0x154>)
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	4a3f      	ldr	r2, [pc, #252]	; (800ce84 <xTaskIncrementTick+0x150>)
 800cd88:	6013      	str	r3, [r2, #0]
 800cd8a:	4a3f      	ldr	r2, [pc, #252]	; (800ce88 <xTaskIncrementTick+0x154>)
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	6013      	str	r3, [r2, #0]
 800cd90:	4b3e      	ldr	r3, [pc, #248]	; (800ce8c <xTaskIncrementTick+0x158>)
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	3301      	adds	r3, #1
 800cd96:	4a3d      	ldr	r2, [pc, #244]	; (800ce8c <xTaskIncrementTick+0x158>)
 800cd98:	6013      	str	r3, [r2, #0]
 800cd9a:	f000 fadb 	bl	800d354 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cd9e:	4b3c      	ldr	r3, [pc, #240]	; (800ce90 <xTaskIncrementTick+0x15c>)
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	693a      	ldr	r2, [r7, #16]
 800cda4:	429a      	cmp	r2, r3
 800cda6:	d349      	bcc.n	800ce3c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cda8:	4b36      	ldr	r3, [pc, #216]	; (800ce84 <xTaskIncrementTick+0x150>)
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d104      	bne.n	800cdbc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdb2:	4b37      	ldr	r3, [pc, #220]	; (800ce90 <xTaskIncrementTick+0x15c>)
 800cdb4:	f04f 32ff 	mov.w	r2, #4294967295
 800cdb8:	601a      	str	r2, [r3, #0]
					break;
 800cdba:	e03f      	b.n	800ce3c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cdbc:	4b31      	ldr	r3, [pc, #196]	; (800ce84 <xTaskIncrementTick+0x150>)
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	68db      	ldr	r3, [r3, #12]
 800cdc2:	68db      	ldr	r3, [r3, #12]
 800cdc4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cdc6:	68bb      	ldr	r3, [r7, #8]
 800cdc8:	685b      	ldr	r3, [r3, #4]
 800cdca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cdcc:	693a      	ldr	r2, [r7, #16]
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	429a      	cmp	r2, r3
 800cdd2:	d203      	bcs.n	800cddc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cdd4:	4a2e      	ldr	r2, [pc, #184]	; (800ce90 <xTaskIncrementTick+0x15c>)
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cdda:	e02f      	b.n	800ce3c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cddc:	68bb      	ldr	r3, [r7, #8]
 800cdde:	3304      	adds	r3, #4
 800cde0:	4618      	mov	r0, r3
 800cde2:	f7fe fb45 	bl	800b470 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cde6:	68bb      	ldr	r3, [r7, #8]
 800cde8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d004      	beq.n	800cdf8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cdee:	68bb      	ldr	r3, [r7, #8]
 800cdf0:	3318      	adds	r3, #24
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	f7fe fb3c 	bl	800b470 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cdf8:	68bb      	ldr	r3, [r7, #8]
 800cdfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdfc:	4b25      	ldr	r3, [pc, #148]	; (800ce94 <xTaskIncrementTick+0x160>)
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	429a      	cmp	r2, r3
 800ce02:	d903      	bls.n	800ce0c <xTaskIncrementTick+0xd8>
 800ce04:	68bb      	ldr	r3, [r7, #8]
 800ce06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce08:	4a22      	ldr	r2, [pc, #136]	; (800ce94 <xTaskIncrementTick+0x160>)
 800ce0a:	6013      	str	r3, [r2, #0]
 800ce0c:	68bb      	ldr	r3, [r7, #8]
 800ce0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce10:	4613      	mov	r3, r2
 800ce12:	009b      	lsls	r3, r3, #2
 800ce14:	4413      	add	r3, r2
 800ce16:	009b      	lsls	r3, r3, #2
 800ce18:	4a1f      	ldr	r2, [pc, #124]	; (800ce98 <xTaskIncrementTick+0x164>)
 800ce1a:	441a      	add	r2, r3
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	3304      	adds	r3, #4
 800ce20:	4619      	mov	r1, r3
 800ce22:	4610      	mov	r0, r2
 800ce24:	f7fe fac7 	bl	800b3b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce2c:	4b1b      	ldr	r3, [pc, #108]	; (800ce9c <xTaskIncrementTick+0x168>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce32:	429a      	cmp	r2, r3
 800ce34:	d3b8      	bcc.n	800cda8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ce36:	2301      	movs	r3, #1
 800ce38:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ce3a:	e7b5      	b.n	800cda8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ce3c:	4b17      	ldr	r3, [pc, #92]	; (800ce9c <xTaskIncrementTick+0x168>)
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce42:	4915      	ldr	r1, [pc, #84]	; (800ce98 <xTaskIncrementTick+0x164>)
 800ce44:	4613      	mov	r3, r2
 800ce46:	009b      	lsls	r3, r3, #2
 800ce48:	4413      	add	r3, r2
 800ce4a:	009b      	lsls	r3, r3, #2
 800ce4c:	440b      	add	r3, r1
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	2b01      	cmp	r3, #1
 800ce52:	d901      	bls.n	800ce58 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ce54:	2301      	movs	r3, #1
 800ce56:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ce58:	4b11      	ldr	r3, [pc, #68]	; (800cea0 <xTaskIncrementTick+0x16c>)
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d007      	beq.n	800ce70 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ce60:	2301      	movs	r3, #1
 800ce62:	617b      	str	r3, [r7, #20]
 800ce64:	e004      	b.n	800ce70 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ce66:	4b0f      	ldr	r3, [pc, #60]	; (800cea4 <xTaskIncrementTick+0x170>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	3301      	adds	r3, #1
 800ce6c:	4a0d      	ldr	r2, [pc, #52]	; (800cea4 <xTaskIncrementTick+0x170>)
 800ce6e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ce70:	697b      	ldr	r3, [r7, #20]
}
 800ce72:	4618      	mov	r0, r3
 800ce74:	3718      	adds	r7, #24
 800ce76:	46bd      	mov	sp, r7
 800ce78:	bd80      	pop	{r7, pc}
 800ce7a:	bf00      	nop
 800ce7c:	200014e8 	.word	0x200014e8
 800ce80:	200014c4 	.word	0x200014c4
 800ce84:	20001478 	.word	0x20001478
 800ce88:	2000147c 	.word	0x2000147c
 800ce8c:	200014d8 	.word	0x200014d8
 800ce90:	200014e0 	.word	0x200014e0
 800ce94:	200014c8 	.word	0x200014c8
 800ce98:	20000ff0 	.word	0x20000ff0
 800ce9c:	20000fec 	.word	0x20000fec
 800cea0:	200014d4 	.word	0x200014d4
 800cea4:	200014d0 	.word	0x200014d0

0800cea8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cea8:	b480      	push	{r7}
 800ceaa:	b085      	sub	sp, #20
 800ceac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ceae:	4b2a      	ldr	r3, [pc, #168]	; (800cf58 <vTaskSwitchContext+0xb0>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d003      	beq.n	800cebe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ceb6:	4b29      	ldr	r3, [pc, #164]	; (800cf5c <vTaskSwitchContext+0xb4>)
 800ceb8:	2201      	movs	r2, #1
 800ceba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cebc:	e046      	b.n	800cf4c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800cebe:	4b27      	ldr	r3, [pc, #156]	; (800cf5c <vTaskSwitchContext+0xb4>)
 800cec0:	2200      	movs	r2, #0
 800cec2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cec4:	4b26      	ldr	r3, [pc, #152]	; (800cf60 <vTaskSwitchContext+0xb8>)
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	60fb      	str	r3, [r7, #12]
 800ceca:	e010      	b.n	800ceee <vTaskSwitchContext+0x46>
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d10a      	bne.n	800cee8 <vTaskSwitchContext+0x40>
	__asm volatile
 800ced2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ced6:	f383 8811 	msr	BASEPRI, r3
 800ceda:	f3bf 8f6f 	isb	sy
 800cede:	f3bf 8f4f 	dsb	sy
 800cee2:	607b      	str	r3, [r7, #4]
}
 800cee4:	bf00      	nop
 800cee6:	e7fe      	b.n	800cee6 <vTaskSwitchContext+0x3e>
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	3b01      	subs	r3, #1
 800ceec:	60fb      	str	r3, [r7, #12]
 800ceee:	491d      	ldr	r1, [pc, #116]	; (800cf64 <vTaskSwitchContext+0xbc>)
 800cef0:	68fa      	ldr	r2, [r7, #12]
 800cef2:	4613      	mov	r3, r2
 800cef4:	009b      	lsls	r3, r3, #2
 800cef6:	4413      	add	r3, r2
 800cef8:	009b      	lsls	r3, r3, #2
 800cefa:	440b      	add	r3, r1
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d0e4      	beq.n	800cecc <vTaskSwitchContext+0x24>
 800cf02:	68fa      	ldr	r2, [r7, #12]
 800cf04:	4613      	mov	r3, r2
 800cf06:	009b      	lsls	r3, r3, #2
 800cf08:	4413      	add	r3, r2
 800cf0a:	009b      	lsls	r3, r3, #2
 800cf0c:	4a15      	ldr	r2, [pc, #84]	; (800cf64 <vTaskSwitchContext+0xbc>)
 800cf0e:	4413      	add	r3, r2
 800cf10:	60bb      	str	r3, [r7, #8]
 800cf12:	68bb      	ldr	r3, [r7, #8]
 800cf14:	685b      	ldr	r3, [r3, #4]
 800cf16:	685a      	ldr	r2, [r3, #4]
 800cf18:	68bb      	ldr	r3, [r7, #8]
 800cf1a:	605a      	str	r2, [r3, #4]
 800cf1c:	68bb      	ldr	r3, [r7, #8]
 800cf1e:	685a      	ldr	r2, [r3, #4]
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	3308      	adds	r3, #8
 800cf24:	429a      	cmp	r2, r3
 800cf26:	d104      	bne.n	800cf32 <vTaskSwitchContext+0x8a>
 800cf28:	68bb      	ldr	r3, [r7, #8]
 800cf2a:	685b      	ldr	r3, [r3, #4]
 800cf2c:	685a      	ldr	r2, [r3, #4]
 800cf2e:	68bb      	ldr	r3, [r7, #8]
 800cf30:	605a      	str	r2, [r3, #4]
 800cf32:	68bb      	ldr	r3, [r7, #8]
 800cf34:	685b      	ldr	r3, [r3, #4]
 800cf36:	68db      	ldr	r3, [r3, #12]
 800cf38:	4a0b      	ldr	r2, [pc, #44]	; (800cf68 <vTaskSwitchContext+0xc0>)
 800cf3a:	6013      	str	r3, [r2, #0]
 800cf3c:	4a08      	ldr	r2, [pc, #32]	; (800cf60 <vTaskSwitchContext+0xb8>)
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cf42:	4b09      	ldr	r3, [pc, #36]	; (800cf68 <vTaskSwitchContext+0xc0>)
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	3354      	adds	r3, #84	; 0x54
 800cf48:	4a08      	ldr	r2, [pc, #32]	; (800cf6c <vTaskSwitchContext+0xc4>)
 800cf4a:	6013      	str	r3, [r2, #0]
}
 800cf4c:	bf00      	nop
 800cf4e:	3714      	adds	r7, #20
 800cf50:	46bd      	mov	sp, r7
 800cf52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf56:	4770      	bx	lr
 800cf58:	200014e8 	.word	0x200014e8
 800cf5c:	200014d4 	.word	0x200014d4
 800cf60:	200014c8 	.word	0x200014c8
 800cf64:	20000ff0 	.word	0x20000ff0
 800cf68:	20000fec 	.word	0x20000fec
 800cf6c:	2000006c 	.word	0x2000006c

0800cf70 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b084      	sub	sp, #16
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
 800cf78:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d10a      	bne.n	800cf96 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800cf80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf84:	f383 8811 	msr	BASEPRI, r3
 800cf88:	f3bf 8f6f 	isb	sy
 800cf8c:	f3bf 8f4f 	dsb	sy
 800cf90:	60fb      	str	r3, [r7, #12]
}
 800cf92:	bf00      	nop
 800cf94:	e7fe      	b.n	800cf94 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cf96:	4b07      	ldr	r3, [pc, #28]	; (800cfb4 <vTaskPlaceOnEventList+0x44>)
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	3318      	adds	r3, #24
 800cf9c:	4619      	mov	r1, r3
 800cf9e:	6878      	ldr	r0, [r7, #4]
 800cfa0:	f7fe fa2d 	bl	800b3fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cfa4:	2101      	movs	r1, #1
 800cfa6:	6838      	ldr	r0, [r7, #0]
 800cfa8:	f000 fd90 	bl	800dacc <prvAddCurrentTaskToDelayedList>
}
 800cfac:	bf00      	nop
 800cfae:	3710      	adds	r7, #16
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	bd80      	pop	{r7, pc}
 800cfb4:	20000fec 	.word	0x20000fec

0800cfb8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b086      	sub	sp, #24
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	60f8      	str	r0, [r7, #12]
 800cfc0:	60b9      	str	r1, [r7, #8]
 800cfc2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d10a      	bne.n	800cfe0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800cfca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfce:	f383 8811 	msr	BASEPRI, r3
 800cfd2:	f3bf 8f6f 	isb	sy
 800cfd6:	f3bf 8f4f 	dsb	sy
 800cfda:	617b      	str	r3, [r7, #20]
}
 800cfdc:	bf00      	nop
 800cfde:	e7fe      	b.n	800cfde <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cfe0:	4b0a      	ldr	r3, [pc, #40]	; (800d00c <vTaskPlaceOnEventListRestricted+0x54>)
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	3318      	adds	r3, #24
 800cfe6:	4619      	mov	r1, r3
 800cfe8:	68f8      	ldr	r0, [r7, #12]
 800cfea:	f7fe f9e4 	bl	800b3b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d002      	beq.n	800cffa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800cff4:	f04f 33ff 	mov.w	r3, #4294967295
 800cff8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cffa:	6879      	ldr	r1, [r7, #4]
 800cffc:	68b8      	ldr	r0, [r7, #8]
 800cffe:	f000 fd65 	bl	800dacc <prvAddCurrentTaskToDelayedList>
	}
 800d002:	bf00      	nop
 800d004:	3718      	adds	r7, #24
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}
 800d00a:	bf00      	nop
 800d00c:	20000fec 	.word	0x20000fec

0800d010 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b086      	sub	sp, #24
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	68db      	ldr	r3, [r3, #12]
 800d01c:	68db      	ldr	r3, [r3, #12]
 800d01e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d020:	693b      	ldr	r3, [r7, #16]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d10a      	bne.n	800d03c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800d026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d02a:	f383 8811 	msr	BASEPRI, r3
 800d02e:	f3bf 8f6f 	isb	sy
 800d032:	f3bf 8f4f 	dsb	sy
 800d036:	60fb      	str	r3, [r7, #12]
}
 800d038:	bf00      	nop
 800d03a:	e7fe      	b.n	800d03a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d03c:	693b      	ldr	r3, [r7, #16]
 800d03e:	3318      	adds	r3, #24
 800d040:	4618      	mov	r0, r3
 800d042:	f7fe fa15 	bl	800b470 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d046:	4b1e      	ldr	r3, [pc, #120]	; (800d0c0 <xTaskRemoveFromEventList+0xb0>)
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d11d      	bne.n	800d08a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d04e:	693b      	ldr	r3, [r7, #16]
 800d050:	3304      	adds	r3, #4
 800d052:	4618      	mov	r0, r3
 800d054:	f7fe fa0c 	bl	800b470 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d058:	693b      	ldr	r3, [r7, #16]
 800d05a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d05c:	4b19      	ldr	r3, [pc, #100]	; (800d0c4 <xTaskRemoveFromEventList+0xb4>)
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	429a      	cmp	r2, r3
 800d062:	d903      	bls.n	800d06c <xTaskRemoveFromEventList+0x5c>
 800d064:	693b      	ldr	r3, [r7, #16]
 800d066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d068:	4a16      	ldr	r2, [pc, #88]	; (800d0c4 <xTaskRemoveFromEventList+0xb4>)
 800d06a:	6013      	str	r3, [r2, #0]
 800d06c:	693b      	ldr	r3, [r7, #16]
 800d06e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d070:	4613      	mov	r3, r2
 800d072:	009b      	lsls	r3, r3, #2
 800d074:	4413      	add	r3, r2
 800d076:	009b      	lsls	r3, r3, #2
 800d078:	4a13      	ldr	r2, [pc, #76]	; (800d0c8 <xTaskRemoveFromEventList+0xb8>)
 800d07a:	441a      	add	r2, r3
 800d07c:	693b      	ldr	r3, [r7, #16]
 800d07e:	3304      	adds	r3, #4
 800d080:	4619      	mov	r1, r3
 800d082:	4610      	mov	r0, r2
 800d084:	f7fe f997 	bl	800b3b6 <vListInsertEnd>
 800d088:	e005      	b.n	800d096 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d08a:	693b      	ldr	r3, [r7, #16]
 800d08c:	3318      	adds	r3, #24
 800d08e:	4619      	mov	r1, r3
 800d090:	480e      	ldr	r0, [pc, #56]	; (800d0cc <xTaskRemoveFromEventList+0xbc>)
 800d092:	f7fe f990 	bl	800b3b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d096:	693b      	ldr	r3, [r7, #16]
 800d098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d09a:	4b0d      	ldr	r3, [pc, #52]	; (800d0d0 <xTaskRemoveFromEventList+0xc0>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0a0:	429a      	cmp	r2, r3
 800d0a2:	d905      	bls.n	800d0b0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d0a4:	2301      	movs	r3, #1
 800d0a6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d0a8:	4b0a      	ldr	r3, [pc, #40]	; (800d0d4 <xTaskRemoveFromEventList+0xc4>)
 800d0aa:	2201      	movs	r2, #1
 800d0ac:	601a      	str	r2, [r3, #0]
 800d0ae:	e001      	b.n	800d0b4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d0b4:	697b      	ldr	r3, [r7, #20]
}
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	3718      	adds	r7, #24
 800d0ba:	46bd      	mov	sp, r7
 800d0bc:	bd80      	pop	{r7, pc}
 800d0be:	bf00      	nop
 800d0c0:	200014e8 	.word	0x200014e8
 800d0c4:	200014c8 	.word	0x200014c8
 800d0c8:	20000ff0 	.word	0x20000ff0
 800d0cc:	20001480 	.word	0x20001480
 800d0d0:	20000fec 	.word	0x20000fec
 800d0d4:	200014d4 	.word	0x200014d4

0800d0d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d0d8:	b480      	push	{r7}
 800d0da:	b083      	sub	sp, #12
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d0e0:	4b06      	ldr	r3, [pc, #24]	; (800d0fc <vTaskInternalSetTimeOutState+0x24>)
 800d0e2:	681a      	ldr	r2, [r3, #0]
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d0e8:	4b05      	ldr	r3, [pc, #20]	; (800d100 <vTaskInternalSetTimeOutState+0x28>)
 800d0ea:	681a      	ldr	r2, [r3, #0]
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	605a      	str	r2, [r3, #4]
}
 800d0f0:	bf00      	nop
 800d0f2:	370c      	adds	r7, #12
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0fa:	4770      	bx	lr
 800d0fc:	200014d8 	.word	0x200014d8
 800d100:	200014c4 	.word	0x200014c4

0800d104 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b088      	sub	sp, #32
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
 800d10c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d10a      	bne.n	800d12a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800d114:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d118:	f383 8811 	msr	BASEPRI, r3
 800d11c:	f3bf 8f6f 	isb	sy
 800d120:	f3bf 8f4f 	dsb	sy
 800d124:	613b      	str	r3, [r7, #16]
}
 800d126:	bf00      	nop
 800d128:	e7fe      	b.n	800d128 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d10a      	bne.n	800d146 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800d130:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d134:	f383 8811 	msr	BASEPRI, r3
 800d138:	f3bf 8f6f 	isb	sy
 800d13c:	f3bf 8f4f 	dsb	sy
 800d140:	60fb      	str	r3, [r7, #12]
}
 800d142:	bf00      	nop
 800d144:	e7fe      	b.n	800d144 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800d146:	f001 fa4d 	bl	800e5e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d14a:	4b1d      	ldr	r3, [pc, #116]	; (800d1c0 <xTaskCheckForTimeOut+0xbc>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	685b      	ldr	r3, [r3, #4]
 800d154:	69ba      	ldr	r2, [r7, #24]
 800d156:	1ad3      	subs	r3, r2, r3
 800d158:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d15a:	683b      	ldr	r3, [r7, #0]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d162:	d102      	bne.n	800d16a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d164:	2300      	movs	r3, #0
 800d166:	61fb      	str	r3, [r7, #28]
 800d168:	e023      	b.n	800d1b2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681a      	ldr	r2, [r3, #0]
 800d16e:	4b15      	ldr	r3, [pc, #84]	; (800d1c4 <xTaskCheckForTimeOut+0xc0>)
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	429a      	cmp	r2, r3
 800d174:	d007      	beq.n	800d186 <xTaskCheckForTimeOut+0x82>
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	685b      	ldr	r3, [r3, #4]
 800d17a:	69ba      	ldr	r2, [r7, #24]
 800d17c:	429a      	cmp	r2, r3
 800d17e:	d302      	bcc.n	800d186 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d180:	2301      	movs	r3, #1
 800d182:	61fb      	str	r3, [r7, #28]
 800d184:	e015      	b.n	800d1b2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	697a      	ldr	r2, [r7, #20]
 800d18c:	429a      	cmp	r2, r3
 800d18e:	d20b      	bcs.n	800d1a8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	681a      	ldr	r2, [r3, #0]
 800d194:	697b      	ldr	r3, [r7, #20]
 800d196:	1ad2      	subs	r2, r2, r3
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d19c:	6878      	ldr	r0, [r7, #4]
 800d19e:	f7ff ff9b 	bl	800d0d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d1a2:	2300      	movs	r3, #0
 800d1a4:	61fb      	str	r3, [r7, #28]
 800d1a6:	e004      	b.n	800d1b2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800d1a8:	683b      	ldr	r3, [r7, #0]
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d1ae:	2301      	movs	r3, #1
 800d1b0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d1b2:	f001 fa47 	bl	800e644 <vPortExitCritical>

	return xReturn;
 800d1b6:	69fb      	ldr	r3, [r7, #28]
}
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	3720      	adds	r7, #32
 800d1bc:	46bd      	mov	sp, r7
 800d1be:	bd80      	pop	{r7, pc}
 800d1c0:	200014c4 	.word	0x200014c4
 800d1c4:	200014d8 	.word	0x200014d8

0800d1c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d1c8:	b480      	push	{r7}
 800d1ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d1cc:	4b03      	ldr	r3, [pc, #12]	; (800d1dc <vTaskMissedYield+0x14>)
 800d1ce:	2201      	movs	r2, #1
 800d1d0:	601a      	str	r2, [r3, #0]
}
 800d1d2:	bf00      	nop
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1da:	4770      	bx	lr
 800d1dc:	200014d4 	.word	0x200014d4

0800d1e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b082      	sub	sp, #8
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d1e8:	f000 f852 	bl	800d290 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d1ec:	4b06      	ldr	r3, [pc, #24]	; (800d208 <prvIdleTask+0x28>)
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	2b01      	cmp	r3, #1
 800d1f2:	d9f9      	bls.n	800d1e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d1f4:	4b05      	ldr	r3, [pc, #20]	; (800d20c <prvIdleTask+0x2c>)
 800d1f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d1fa:	601a      	str	r2, [r3, #0]
 800d1fc:	f3bf 8f4f 	dsb	sy
 800d200:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d204:	e7f0      	b.n	800d1e8 <prvIdleTask+0x8>
 800d206:	bf00      	nop
 800d208:	20000ff0 	.word	0x20000ff0
 800d20c:	e000ed04 	.word	0xe000ed04

0800d210 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b082      	sub	sp, #8
 800d214:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d216:	2300      	movs	r3, #0
 800d218:	607b      	str	r3, [r7, #4]
 800d21a:	e00c      	b.n	800d236 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d21c:	687a      	ldr	r2, [r7, #4]
 800d21e:	4613      	mov	r3, r2
 800d220:	009b      	lsls	r3, r3, #2
 800d222:	4413      	add	r3, r2
 800d224:	009b      	lsls	r3, r3, #2
 800d226:	4a12      	ldr	r2, [pc, #72]	; (800d270 <prvInitialiseTaskLists+0x60>)
 800d228:	4413      	add	r3, r2
 800d22a:	4618      	mov	r0, r3
 800d22c:	f7fe f896 	bl	800b35c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	3301      	adds	r3, #1
 800d234:	607b      	str	r3, [r7, #4]
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	2b37      	cmp	r3, #55	; 0x37
 800d23a:	d9ef      	bls.n	800d21c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d23c:	480d      	ldr	r0, [pc, #52]	; (800d274 <prvInitialiseTaskLists+0x64>)
 800d23e:	f7fe f88d 	bl	800b35c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d242:	480d      	ldr	r0, [pc, #52]	; (800d278 <prvInitialiseTaskLists+0x68>)
 800d244:	f7fe f88a 	bl	800b35c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d248:	480c      	ldr	r0, [pc, #48]	; (800d27c <prvInitialiseTaskLists+0x6c>)
 800d24a:	f7fe f887 	bl	800b35c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d24e:	480c      	ldr	r0, [pc, #48]	; (800d280 <prvInitialiseTaskLists+0x70>)
 800d250:	f7fe f884 	bl	800b35c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d254:	480b      	ldr	r0, [pc, #44]	; (800d284 <prvInitialiseTaskLists+0x74>)
 800d256:	f7fe f881 	bl	800b35c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d25a:	4b0b      	ldr	r3, [pc, #44]	; (800d288 <prvInitialiseTaskLists+0x78>)
 800d25c:	4a05      	ldr	r2, [pc, #20]	; (800d274 <prvInitialiseTaskLists+0x64>)
 800d25e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d260:	4b0a      	ldr	r3, [pc, #40]	; (800d28c <prvInitialiseTaskLists+0x7c>)
 800d262:	4a05      	ldr	r2, [pc, #20]	; (800d278 <prvInitialiseTaskLists+0x68>)
 800d264:	601a      	str	r2, [r3, #0]
}
 800d266:	bf00      	nop
 800d268:	3708      	adds	r7, #8
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}
 800d26e:	bf00      	nop
 800d270:	20000ff0 	.word	0x20000ff0
 800d274:	20001450 	.word	0x20001450
 800d278:	20001464 	.word	0x20001464
 800d27c:	20001480 	.word	0x20001480
 800d280:	20001494 	.word	0x20001494
 800d284:	200014ac 	.word	0x200014ac
 800d288:	20001478 	.word	0x20001478
 800d28c:	2000147c 	.word	0x2000147c

0800d290 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b082      	sub	sp, #8
 800d294:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d296:	e019      	b.n	800d2cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d298:	f001 f9a4 	bl	800e5e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d29c:	4b10      	ldr	r3, [pc, #64]	; (800d2e0 <prvCheckTasksWaitingTermination+0x50>)
 800d29e:	68db      	ldr	r3, [r3, #12]
 800d2a0:	68db      	ldr	r3, [r3, #12]
 800d2a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	3304      	adds	r3, #4
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	f7fe f8e1 	bl	800b470 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d2ae:	4b0d      	ldr	r3, [pc, #52]	; (800d2e4 <prvCheckTasksWaitingTermination+0x54>)
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	3b01      	subs	r3, #1
 800d2b4:	4a0b      	ldr	r2, [pc, #44]	; (800d2e4 <prvCheckTasksWaitingTermination+0x54>)
 800d2b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d2b8:	4b0b      	ldr	r3, [pc, #44]	; (800d2e8 <prvCheckTasksWaitingTermination+0x58>)
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	3b01      	subs	r3, #1
 800d2be:	4a0a      	ldr	r2, [pc, #40]	; (800d2e8 <prvCheckTasksWaitingTermination+0x58>)
 800d2c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d2c2:	f001 f9bf 	bl	800e644 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d2c6:	6878      	ldr	r0, [r7, #4]
 800d2c8:	f000 f810 	bl	800d2ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d2cc:	4b06      	ldr	r3, [pc, #24]	; (800d2e8 <prvCheckTasksWaitingTermination+0x58>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d1e1      	bne.n	800d298 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d2d4:	bf00      	nop
 800d2d6:	bf00      	nop
 800d2d8:	3708      	adds	r7, #8
 800d2da:	46bd      	mov	sp, r7
 800d2dc:	bd80      	pop	{r7, pc}
 800d2de:	bf00      	nop
 800d2e0:	20001494 	.word	0x20001494
 800d2e4:	200014c0 	.word	0x200014c0
 800d2e8:	200014a8 	.word	0x200014a8

0800d2ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d2ec:	b580      	push	{r7, lr}
 800d2ee:	b084      	sub	sp, #16
 800d2f0:	af00      	add	r7, sp, #0
 800d2f2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	3354      	adds	r3, #84	; 0x54
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	f002 f9f5 	bl	800f6e8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800d304:	2b00      	cmp	r3, #0
 800d306:	d108      	bne.n	800d31a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d30c:	4618      	mov	r0, r3
 800d30e:	f001 fb57 	bl	800e9c0 <vPortFree>
				vPortFree( pxTCB );
 800d312:	6878      	ldr	r0, [r7, #4]
 800d314:	f001 fb54 	bl	800e9c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d318:	e018      	b.n	800d34c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800d320:	2b01      	cmp	r3, #1
 800d322:	d103      	bne.n	800d32c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d324:	6878      	ldr	r0, [r7, #4]
 800d326:	f001 fb4b 	bl	800e9c0 <vPortFree>
	}
 800d32a:	e00f      	b.n	800d34c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800d332:	2b02      	cmp	r3, #2
 800d334:	d00a      	beq.n	800d34c <prvDeleteTCB+0x60>
	__asm volatile
 800d336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d33a:	f383 8811 	msr	BASEPRI, r3
 800d33e:	f3bf 8f6f 	isb	sy
 800d342:	f3bf 8f4f 	dsb	sy
 800d346:	60fb      	str	r3, [r7, #12]
}
 800d348:	bf00      	nop
 800d34a:	e7fe      	b.n	800d34a <prvDeleteTCB+0x5e>
	}
 800d34c:	bf00      	nop
 800d34e:	3710      	adds	r7, #16
 800d350:	46bd      	mov	sp, r7
 800d352:	bd80      	pop	{r7, pc}

0800d354 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d354:	b480      	push	{r7}
 800d356:	b083      	sub	sp, #12
 800d358:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d35a:	4b0c      	ldr	r3, [pc, #48]	; (800d38c <prvResetNextTaskUnblockTime+0x38>)
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	2b00      	cmp	r3, #0
 800d362:	d104      	bne.n	800d36e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d364:	4b0a      	ldr	r3, [pc, #40]	; (800d390 <prvResetNextTaskUnblockTime+0x3c>)
 800d366:	f04f 32ff 	mov.w	r2, #4294967295
 800d36a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d36c:	e008      	b.n	800d380 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d36e:	4b07      	ldr	r3, [pc, #28]	; (800d38c <prvResetNextTaskUnblockTime+0x38>)
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	68db      	ldr	r3, [r3, #12]
 800d374:	68db      	ldr	r3, [r3, #12]
 800d376:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	685b      	ldr	r3, [r3, #4]
 800d37c:	4a04      	ldr	r2, [pc, #16]	; (800d390 <prvResetNextTaskUnblockTime+0x3c>)
 800d37e:	6013      	str	r3, [r2, #0]
}
 800d380:	bf00      	nop
 800d382:	370c      	adds	r7, #12
 800d384:	46bd      	mov	sp, r7
 800d386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38a:	4770      	bx	lr
 800d38c:	20001478 	.word	0x20001478
 800d390:	200014e0 	.word	0x200014e0

0800d394 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800d394:	b480      	push	{r7}
 800d396:	b083      	sub	sp, #12
 800d398:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800d39a:	4b05      	ldr	r3, [pc, #20]	; (800d3b0 <xTaskGetCurrentTaskHandle+0x1c>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	607b      	str	r3, [r7, #4]

		return xReturn;
 800d3a0:	687b      	ldr	r3, [r7, #4]
	}
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	370c      	adds	r7, #12
 800d3a6:	46bd      	mov	sp, r7
 800d3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ac:	4770      	bx	lr
 800d3ae:	bf00      	nop
 800d3b0:	20000fec 	.word	0x20000fec

0800d3b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d3b4:	b480      	push	{r7}
 800d3b6:	b083      	sub	sp, #12
 800d3b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d3ba:	4b0b      	ldr	r3, [pc, #44]	; (800d3e8 <xTaskGetSchedulerState+0x34>)
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d102      	bne.n	800d3c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d3c2:	2301      	movs	r3, #1
 800d3c4:	607b      	str	r3, [r7, #4]
 800d3c6:	e008      	b.n	800d3da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d3c8:	4b08      	ldr	r3, [pc, #32]	; (800d3ec <xTaskGetSchedulerState+0x38>)
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d102      	bne.n	800d3d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d3d0:	2302      	movs	r3, #2
 800d3d2:	607b      	str	r3, [r7, #4]
 800d3d4:	e001      	b.n	800d3da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d3da:	687b      	ldr	r3, [r7, #4]
	}
 800d3dc:	4618      	mov	r0, r3
 800d3de:	370c      	adds	r7, #12
 800d3e0:	46bd      	mov	sp, r7
 800d3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e6:	4770      	bx	lr
 800d3e8:	200014cc 	.word	0x200014cc
 800d3ec:	200014e8 	.word	0x200014e8

0800d3f0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b084      	sub	sp, #16
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d051      	beq.n	800d4aa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d40a:	4b2a      	ldr	r3, [pc, #168]	; (800d4b4 <xTaskPriorityInherit+0xc4>)
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d410:	429a      	cmp	r2, r3
 800d412:	d241      	bcs.n	800d498 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d414:	68bb      	ldr	r3, [r7, #8]
 800d416:	699b      	ldr	r3, [r3, #24]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	db06      	blt.n	800d42a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d41c:	4b25      	ldr	r3, [pc, #148]	; (800d4b4 <xTaskPriorityInherit+0xc4>)
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d422:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d42a:	68bb      	ldr	r3, [r7, #8]
 800d42c:	6959      	ldr	r1, [r3, #20]
 800d42e:	68bb      	ldr	r3, [r7, #8]
 800d430:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d432:	4613      	mov	r3, r2
 800d434:	009b      	lsls	r3, r3, #2
 800d436:	4413      	add	r3, r2
 800d438:	009b      	lsls	r3, r3, #2
 800d43a:	4a1f      	ldr	r2, [pc, #124]	; (800d4b8 <xTaskPriorityInherit+0xc8>)
 800d43c:	4413      	add	r3, r2
 800d43e:	4299      	cmp	r1, r3
 800d440:	d122      	bne.n	800d488 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d442:	68bb      	ldr	r3, [r7, #8]
 800d444:	3304      	adds	r3, #4
 800d446:	4618      	mov	r0, r3
 800d448:	f7fe f812 	bl	800b470 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d44c:	4b19      	ldr	r3, [pc, #100]	; (800d4b4 <xTaskPriorityInherit+0xc4>)
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d452:	68bb      	ldr	r3, [r7, #8]
 800d454:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d456:	68bb      	ldr	r3, [r7, #8]
 800d458:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d45a:	4b18      	ldr	r3, [pc, #96]	; (800d4bc <xTaskPriorityInherit+0xcc>)
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	429a      	cmp	r2, r3
 800d460:	d903      	bls.n	800d46a <xTaskPriorityInherit+0x7a>
 800d462:	68bb      	ldr	r3, [r7, #8]
 800d464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d466:	4a15      	ldr	r2, [pc, #84]	; (800d4bc <xTaskPriorityInherit+0xcc>)
 800d468:	6013      	str	r3, [r2, #0]
 800d46a:	68bb      	ldr	r3, [r7, #8]
 800d46c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d46e:	4613      	mov	r3, r2
 800d470:	009b      	lsls	r3, r3, #2
 800d472:	4413      	add	r3, r2
 800d474:	009b      	lsls	r3, r3, #2
 800d476:	4a10      	ldr	r2, [pc, #64]	; (800d4b8 <xTaskPriorityInherit+0xc8>)
 800d478:	441a      	add	r2, r3
 800d47a:	68bb      	ldr	r3, [r7, #8]
 800d47c:	3304      	adds	r3, #4
 800d47e:	4619      	mov	r1, r3
 800d480:	4610      	mov	r0, r2
 800d482:	f7fd ff98 	bl	800b3b6 <vListInsertEnd>
 800d486:	e004      	b.n	800d492 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d488:	4b0a      	ldr	r3, [pc, #40]	; (800d4b4 <xTaskPriorityInherit+0xc4>)
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d48e:	68bb      	ldr	r3, [r7, #8]
 800d490:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d492:	2301      	movs	r3, #1
 800d494:	60fb      	str	r3, [r7, #12]
 800d496:	e008      	b.n	800d4aa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d498:	68bb      	ldr	r3, [r7, #8]
 800d49a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d49c:	4b05      	ldr	r3, [pc, #20]	; (800d4b4 <xTaskPriorityInherit+0xc4>)
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4a2:	429a      	cmp	r2, r3
 800d4a4:	d201      	bcs.n	800d4aa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d4a6:	2301      	movs	r3, #1
 800d4a8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d4aa:	68fb      	ldr	r3, [r7, #12]
	}
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	3710      	adds	r7, #16
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	bd80      	pop	{r7, pc}
 800d4b4:	20000fec 	.word	0x20000fec
 800d4b8:	20000ff0 	.word	0x20000ff0
 800d4bc:	200014c8 	.word	0x200014c8

0800d4c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d4c0:	b580      	push	{r7, lr}
 800d4c2:	b086      	sub	sp, #24
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d056      	beq.n	800d584 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d4d6:	4b2e      	ldr	r3, [pc, #184]	; (800d590 <xTaskPriorityDisinherit+0xd0>)
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	693a      	ldr	r2, [r7, #16]
 800d4dc:	429a      	cmp	r2, r3
 800d4de:	d00a      	beq.n	800d4f6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4e4:	f383 8811 	msr	BASEPRI, r3
 800d4e8:	f3bf 8f6f 	isb	sy
 800d4ec:	f3bf 8f4f 	dsb	sy
 800d4f0:	60fb      	str	r3, [r7, #12]
}
 800d4f2:	bf00      	nop
 800d4f4:	e7fe      	b.n	800d4f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d4f6:	693b      	ldr	r3, [r7, #16]
 800d4f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d10a      	bne.n	800d514 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d4fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d502:	f383 8811 	msr	BASEPRI, r3
 800d506:	f3bf 8f6f 	isb	sy
 800d50a:	f3bf 8f4f 	dsb	sy
 800d50e:	60bb      	str	r3, [r7, #8]
}
 800d510:	bf00      	nop
 800d512:	e7fe      	b.n	800d512 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d514:	693b      	ldr	r3, [r7, #16]
 800d516:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d518:	1e5a      	subs	r2, r3, #1
 800d51a:	693b      	ldr	r3, [r7, #16]
 800d51c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d51e:	693b      	ldr	r3, [r7, #16]
 800d520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d522:	693b      	ldr	r3, [r7, #16]
 800d524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d526:	429a      	cmp	r2, r3
 800d528:	d02c      	beq.n	800d584 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d52a:	693b      	ldr	r3, [r7, #16]
 800d52c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d128      	bne.n	800d584 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d532:	693b      	ldr	r3, [r7, #16]
 800d534:	3304      	adds	r3, #4
 800d536:	4618      	mov	r0, r3
 800d538:	f7fd ff9a 	bl	800b470 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d53c:	693b      	ldr	r3, [r7, #16]
 800d53e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d540:	693b      	ldr	r3, [r7, #16]
 800d542:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d548:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d54c:	693b      	ldr	r3, [r7, #16]
 800d54e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d550:	693b      	ldr	r3, [r7, #16]
 800d552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d554:	4b0f      	ldr	r3, [pc, #60]	; (800d594 <xTaskPriorityDisinherit+0xd4>)
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	429a      	cmp	r2, r3
 800d55a:	d903      	bls.n	800d564 <xTaskPriorityDisinherit+0xa4>
 800d55c:	693b      	ldr	r3, [r7, #16]
 800d55e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d560:	4a0c      	ldr	r2, [pc, #48]	; (800d594 <xTaskPriorityDisinherit+0xd4>)
 800d562:	6013      	str	r3, [r2, #0]
 800d564:	693b      	ldr	r3, [r7, #16]
 800d566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d568:	4613      	mov	r3, r2
 800d56a:	009b      	lsls	r3, r3, #2
 800d56c:	4413      	add	r3, r2
 800d56e:	009b      	lsls	r3, r3, #2
 800d570:	4a09      	ldr	r2, [pc, #36]	; (800d598 <xTaskPriorityDisinherit+0xd8>)
 800d572:	441a      	add	r2, r3
 800d574:	693b      	ldr	r3, [r7, #16]
 800d576:	3304      	adds	r3, #4
 800d578:	4619      	mov	r1, r3
 800d57a:	4610      	mov	r0, r2
 800d57c:	f7fd ff1b 	bl	800b3b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d580:	2301      	movs	r3, #1
 800d582:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d584:	697b      	ldr	r3, [r7, #20]
	}
 800d586:	4618      	mov	r0, r3
 800d588:	3718      	adds	r7, #24
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bd80      	pop	{r7, pc}
 800d58e:	bf00      	nop
 800d590:	20000fec 	.word	0x20000fec
 800d594:	200014c8 	.word	0x200014c8
 800d598:	20000ff0 	.word	0x20000ff0

0800d59c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b088      	sub	sp, #32
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
 800d5a4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d06a      	beq.n	800d68a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d5b4:	69bb      	ldr	r3, [r7, #24]
 800d5b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d10a      	bne.n	800d5d2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800d5bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5c0:	f383 8811 	msr	BASEPRI, r3
 800d5c4:	f3bf 8f6f 	isb	sy
 800d5c8:	f3bf 8f4f 	dsb	sy
 800d5cc:	60fb      	str	r3, [r7, #12]
}
 800d5ce:	bf00      	nop
 800d5d0:	e7fe      	b.n	800d5d0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d5d2:	69bb      	ldr	r3, [r7, #24]
 800d5d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d5d6:	683a      	ldr	r2, [r7, #0]
 800d5d8:	429a      	cmp	r2, r3
 800d5da:	d902      	bls.n	800d5e2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d5dc:	683b      	ldr	r3, [r7, #0]
 800d5de:	61fb      	str	r3, [r7, #28]
 800d5e0:	e002      	b.n	800d5e8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d5e2:	69bb      	ldr	r3, [r7, #24]
 800d5e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d5e6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d5e8:	69bb      	ldr	r3, [r7, #24]
 800d5ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5ec:	69fa      	ldr	r2, [r7, #28]
 800d5ee:	429a      	cmp	r2, r3
 800d5f0:	d04b      	beq.n	800d68a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d5f2:	69bb      	ldr	r3, [r7, #24]
 800d5f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d5f6:	697a      	ldr	r2, [r7, #20]
 800d5f8:	429a      	cmp	r2, r3
 800d5fa:	d146      	bne.n	800d68a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d5fc:	4b25      	ldr	r3, [pc, #148]	; (800d694 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	69ba      	ldr	r2, [r7, #24]
 800d602:	429a      	cmp	r2, r3
 800d604:	d10a      	bne.n	800d61c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800d606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d60a:	f383 8811 	msr	BASEPRI, r3
 800d60e:	f3bf 8f6f 	isb	sy
 800d612:	f3bf 8f4f 	dsb	sy
 800d616:	60bb      	str	r3, [r7, #8]
}
 800d618:	bf00      	nop
 800d61a:	e7fe      	b.n	800d61a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d61c:	69bb      	ldr	r3, [r7, #24]
 800d61e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d620:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d622:	69bb      	ldr	r3, [r7, #24]
 800d624:	69fa      	ldr	r2, [r7, #28]
 800d626:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d628:	69bb      	ldr	r3, [r7, #24]
 800d62a:	699b      	ldr	r3, [r3, #24]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	db04      	blt.n	800d63a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d630:	69fb      	ldr	r3, [r7, #28]
 800d632:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d636:	69bb      	ldr	r3, [r7, #24]
 800d638:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d63a:	69bb      	ldr	r3, [r7, #24]
 800d63c:	6959      	ldr	r1, [r3, #20]
 800d63e:	693a      	ldr	r2, [r7, #16]
 800d640:	4613      	mov	r3, r2
 800d642:	009b      	lsls	r3, r3, #2
 800d644:	4413      	add	r3, r2
 800d646:	009b      	lsls	r3, r3, #2
 800d648:	4a13      	ldr	r2, [pc, #76]	; (800d698 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d64a:	4413      	add	r3, r2
 800d64c:	4299      	cmp	r1, r3
 800d64e:	d11c      	bne.n	800d68a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d650:	69bb      	ldr	r3, [r7, #24]
 800d652:	3304      	adds	r3, #4
 800d654:	4618      	mov	r0, r3
 800d656:	f7fd ff0b 	bl	800b470 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d65a:	69bb      	ldr	r3, [r7, #24]
 800d65c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d65e:	4b0f      	ldr	r3, [pc, #60]	; (800d69c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	429a      	cmp	r2, r3
 800d664:	d903      	bls.n	800d66e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800d666:	69bb      	ldr	r3, [r7, #24]
 800d668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d66a:	4a0c      	ldr	r2, [pc, #48]	; (800d69c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d66c:	6013      	str	r3, [r2, #0]
 800d66e:	69bb      	ldr	r3, [r7, #24]
 800d670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d672:	4613      	mov	r3, r2
 800d674:	009b      	lsls	r3, r3, #2
 800d676:	4413      	add	r3, r2
 800d678:	009b      	lsls	r3, r3, #2
 800d67a:	4a07      	ldr	r2, [pc, #28]	; (800d698 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d67c:	441a      	add	r2, r3
 800d67e:	69bb      	ldr	r3, [r7, #24]
 800d680:	3304      	adds	r3, #4
 800d682:	4619      	mov	r1, r3
 800d684:	4610      	mov	r0, r2
 800d686:	f7fd fe96 	bl	800b3b6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d68a:	bf00      	nop
 800d68c:	3720      	adds	r7, #32
 800d68e:	46bd      	mov	sp, r7
 800d690:	bd80      	pop	{r7, pc}
 800d692:	bf00      	nop
 800d694:	20000fec 	.word	0x20000fec
 800d698:	20000ff0 	.word	0x20000ff0
 800d69c:	200014c8 	.word	0x200014c8

0800d6a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d6a0:	b480      	push	{r7}
 800d6a2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d6a4:	4b07      	ldr	r3, [pc, #28]	; (800d6c4 <pvTaskIncrementMutexHeldCount+0x24>)
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d004      	beq.n	800d6b6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d6ac:	4b05      	ldr	r3, [pc, #20]	; (800d6c4 <pvTaskIncrementMutexHeldCount+0x24>)
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d6b2:	3201      	adds	r2, #1
 800d6b4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800d6b6:	4b03      	ldr	r3, [pc, #12]	; (800d6c4 <pvTaskIncrementMutexHeldCount+0x24>)
 800d6b8:	681b      	ldr	r3, [r3, #0]
	}
 800d6ba:	4618      	mov	r0, r3
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c2:	4770      	bx	lr
 800d6c4:	20000fec 	.word	0x20000fec

0800d6c8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b086      	sub	sp, #24
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	60f8      	str	r0, [r7, #12]
 800d6d0:	60b9      	str	r1, [r7, #8]
 800d6d2:	607a      	str	r2, [r7, #4]
 800d6d4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800d6d6:	f000 ff85 	bl	800e5e4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800d6da:	4b29      	ldr	r3, [pc, #164]	; (800d780 <xTaskNotifyWait+0xb8>)
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d6e2:	b2db      	uxtb	r3, r3
 800d6e4:	2b02      	cmp	r3, #2
 800d6e6:	d01c      	beq.n	800d722 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800d6e8:	4b25      	ldr	r3, [pc, #148]	; (800d780 <xTaskNotifyWait+0xb8>)
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 800d6f0:	68fa      	ldr	r2, [r7, #12]
 800d6f2:	43d2      	mvns	r2, r2
 800d6f4:	400a      	ands	r2, r1
 800d6f6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800d6fa:	4b21      	ldr	r3, [pc, #132]	; (800d780 <xTaskNotifyWait+0xb8>)
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	2201      	movs	r2, #1
 800d700:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d00b      	beq.n	800d722 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d70a:	2101      	movs	r1, #1
 800d70c:	6838      	ldr	r0, [r7, #0]
 800d70e:	f000 f9dd 	bl	800dacc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800d712:	4b1c      	ldr	r3, [pc, #112]	; (800d784 <xTaskNotifyWait+0xbc>)
 800d714:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d718:	601a      	str	r2, [r3, #0]
 800d71a:	f3bf 8f4f 	dsb	sy
 800d71e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800d722:	f000 ff8f 	bl	800e644 <vPortExitCritical>

		taskENTER_CRITICAL();
 800d726:	f000 ff5d 	bl	800e5e4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d005      	beq.n	800d73c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800d730:	4b13      	ldr	r3, [pc, #76]	; (800d780 <xTaskNotifyWait+0xb8>)
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800d73c:	4b10      	ldr	r3, [pc, #64]	; (800d780 <xTaskNotifyWait+0xb8>)
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d744:	b2db      	uxtb	r3, r3
 800d746:	2b02      	cmp	r3, #2
 800d748:	d002      	beq.n	800d750 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800d74a:	2300      	movs	r3, #0
 800d74c:	617b      	str	r3, [r7, #20]
 800d74e:	e00a      	b.n	800d766 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800d750:	4b0b      	ldr	r3, [pc, #44]	; (800d780 <xTaskNotifyWait+0xb8>)
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 800d758:	68ba      	ldr	r2, [r7, #8]
 800d75a:	43d2      	mvns	r2, r2
 800d75c:	400a      	ands	r2, r1
 800d75e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				xReturn = pdTRUE;
 800d762:	2301      	movs	r3, #1
 800d764:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d766:	4b06      	ldr	r3, [pc, #24]	; (800d780 <xTaskNotifyWait+0xb8>)
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	2200      	movs	r2, #0
 800d76c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
		}
		taskEXIT_CRITICAL();
 800d770:	f000 ff68 	bl	800e644 <vPortExitCritical>

		return xReturn;
 800d774:	697b      	ldr	r3, [r7, #20]
	}
 800d776:	4618      	mov	r0, r3
 800d778:	3718      	adds	r7, #24
 800d77a:	46bd      	mov	sp, r7
 800d77c:	bd80      	pop	{r7, pc}
 800d77e:	bf00      	nop
 800d780:	20000fec 	.word	0x20000fec
 800d784:	e000ed04 	.word	0xe000ed04

0800d788 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800d788:	b580      	push	{r7, lr}
 800d78a:	b08a      	sub	sp, #40	; 0x28
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	60f8      	str	r0, [r7, #12]
 800d790:	60b9      	str	r1, [r7, #8]
 800d792:	603b      	str	r3, [r7, #0]
 800d794:	4613      	mov	r3, r2
 800d796:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800d798:	2301      	movs	r3, #1
 800d79a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d10a      	bne.n	800d7b8 <xTaskGenericNotify+0x30>
	__asm volatile
 800d7a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7a6:	f383 8811 	msr	BASEPRI, r3
 800d7aa:	f3bf 8f6f 	isb	sy
 800d7ae:	f3bf 8f4f 	dsb	sy
 800d7b2:	61bb      	str	r3, [r7, #24]
}
 800d7b4:	bf00      	nop
 800d7b6:	e7fe      	b.n	800d7b6 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800d7bc:	f000 ff12 	bl	800e5e4 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800d7c0:	683b      	ldr	r3, [r7, #0]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d004      	beq.n	800d7d0 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800d7c6:	6a3b      	ldr	r3, [r7, #32]
 800d7c8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800d7cc:	683b      	ldr	r3, [r7, #0]
 800d7ce:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800d7d0:	6a3b      	ldr	r3, [r7, #32]
 800d7d2:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d7d6:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800d7d8:	6a3b      	ldr	r3, [r7, #32]
 800d7da:	2202      	movs	r2, #2
 800d7dc:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

			switch( eAction )
 800d7e0:	79fb      	ldrb	r3, [r7, #7]
 800d7e2:	2b04      	cmp	r3, #4
 800d7e4:	d82d      	bhi.n	800d842 <xTaskGenericNotify+0xba>
 800d7e6:	a201      	add	r2, pc, #4	; (adr r2, 800d7ec <xTaskGenericNotify+0x64>)
 800d7e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7ec:	0800d865 	.word	0x0800d865
 800d7f0:	0800d801 	.word	0x0800d801
 800d7f4:	0800d813 	.word	0x0800d813
 800d7f8:	0800d823 	.word	0x0800d823
 800d7fc:	0800d82d 	.word	0x0800d82d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800d800:	6a3b      	ldr	r3, [r7, #32]
 800d802:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800d806:	68bb      	ldr	r3, [r7, #8]
 800d808:	431a      	orrs	r2, r3
 800d80a:	6a3b      	ldr	r3, [r7, #32]
 800d80c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800d810:	e02b      	b.n	800d86a <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800d812:	6a3b      	ldr	r3, [r7, #32]
 800d814:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d818:	1c5a      	adds	r2, r3, #1
 800d81a:	6a3b      	ldr	r3, [r7, #32]
 800d81c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800d820:	e023      	b.n	800d86a <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800d822:	6a3b      	ldr	r3, [r7, #32]
 800d824:	68ba      	ldr	r2, [r7, #8]
 800d826:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800d82a:	e01e      	b.n	800d86a <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800d82c:	7ffb      	ldrb	r3, [r7, #31]
 800d82e:	2b02      	cmp	r3, #2
 800d830:	d004      	beq.n	800d83c <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800d832:	6a3b      	ldr	r3, [r7, #32]
 800d834:	68ba      	ldr	r2, [r7, #8]
 800d836:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800d83a:	e016      	b.n	800d86a <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800d83c:	2300      	movs	r3, #0
 800d83e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800d840:	e013      	b.n	800d86a <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800d842:	6a3b      	ldr	r3, [r7, #32]
 800d844:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d84c:	d00c      	beq.n	800d868 <xTaskGenericNotify+0xe0>
	__asm volatile
 800d84e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d852:	f383 8811 	msr	BASEPRI, r3
 800d856:	f3bf 8f6f 	isb	sy
 800d85a:	f3bf 8f4f 	dsb	sy
 800d85e:	617b      	str	r3, [r7, #20]
}
 800d860:	bf00      	nop
 800d862:	e7fe      	b.n	800d862 <xTaskGenericNotify+0xda>
					break;
 800d864:	bf00      	nop
 800d866:	e000      	b.n	800d86a <xTaskGenericNotify+0xe2>

					break;
 800d868:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800d86a:	7ffb      	ldrb	r3, [r7, #31]
 800d86c:	2b01      	cmp	r3, #1
 800d86e:	d13a      	bne.n	800d8e6 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d870:	6a3b      	ldr	r3, [r7, #32]
 800d872:	3304      	adds	r3, #4
 800d874:	4618      	mov	r0, r3
 800d876:	f7fd fdfb 	bl	800b470 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800d87a:	6a3b      	ldr	r3, [r7, #32]
 800d87c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d87e:	4b1d      	ldr	r3, [pc, #116]	; (800d8f4 <xTaskGenericNotify+0x16c>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	429a      	cmp	r2, r3
 800d884:	d903      	bls.n	800d88e <xTaskGenericNotify+0x106>
 800d886:	6a3b      	ldr	r3, [r7, #32]
 800d888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d88a:	4a1a      	ldr	r2, [pc, #104]	; (800d8f4 <xTaskGenericNotify+0x16c>)
 800d88c:	6013      	str	r3, [r2, #0]
 800d88e:	6a3b      	ldr	r3, [r7, #32]
 800d890:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d892:	4613      	mov	r3, r2
 800d894:	009b      	lsls	r3, r3, #2
 800d896:	4413      	add	r3, r2
 800d898:	009b      	lsls	r3, r3, #2
 800d89a:	4a17      	ldr	r2, [pc, #92]	; (800d8f8 <xTaskGenericNotify+0x170>)
 800d89c:	441a      	add	r2, r3
 800d89e:	6a3b      	ldr	r3, [r7, #32]
 800d8a0:	3304      	adds	r3, #4
 800d8a2:	4619      	mov	r1, r3
 800d8a4:	4610      	mov	r0, r2
 800d8a6:	f7fd fd86 	bl	800b3b6 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800d8aa:	6a3b      	ldr	r3, [r7, #32]
 800d8ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d00a      	beq.n	800d8c8 <xTaskGenericNotify+0x140>
	__asm volatile
 800d8b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8b6:	f383 8811 	msr	BASEPRI, r3
 800d8ba:	f3bf 8f6f 	isb	sy
 800d8be:	f3bf 8f4f 	dsb	sy
 800d8c2:	613b      	str	r3, [r7, #16]
}
 800d8c4:	bf00      	nop
 800d8c6:	e7fe      	b.n	800d8c6 <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d8c8:	6a3b      	ldr	r3, [r7, #32]
 800d8ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8cc:	4b0b      	ldr	r3, [pc, #44]	; (800d8fc <xTaskGenericNotify+0x174>)
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8d2:	429a      	cmp	r2, r3
 800d8d4:	d907      	bls.n	800d8e6 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800d8d6:	4b0a      	ldr	r3, [pc, #40]	; (800d900 <xTaskGenericNotify+0x178>)
 800d8d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d8dc:	601a      	str	r2, [r3, #0]
 800d8de:	f3bf 8f4f 	dsb	sy
 800d8e2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800d8e6:	f000 fead 	bl	800e644 <vPortExitCritical>

		return xReturn;
 800d8ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	3728      	adds	r7, #40	; 0x28
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	bd80      	pop	{r7, pc}
 800d8f4:	200014c8 	.word	0x200014c8
 800d8f8:	20000ff0 	.word	0x20000ff0
 800d8fc:	20000fec 	.word	0x20000fec
 800d900:	e000ed04 	.word	0xe000ed04

0800d904 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800d904:	b580      	push	{r7, lr}
 800d906:	b08e      	sub	sp, #56	; 0x38
 800d908:	af00      	add	r7, sp, #0
 800d90a:	60f8      	str	r0, [r7, #12]
 800d90c:	60b9      	str	r1, [r7, #8]
 800d90e:	603b      	str	r3, [r7, #0]
 800d910:	4613      	mov	r3, r2
 800d912:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800d914:	2301      	movs	r3, #1
 800d916:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d10a      	bne.n	800d934 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800d91e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d922:	f383 8811 	msr	BASEPRI, r3
 800d926:	f3bf 8f6f 	isb	sy
 800d92a:	f3bf 8f4f 	dsb	sy
 800d92e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d930:	bf00      	nop
 800d932:	e7fe      	b.n	800d932 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d934:	f000 ff38 	bl	800e7a8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800d93c:	f3ef 8211 	mrs	r2, BASEPRI
 800d940:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d944:	f383 8811 	msr	BASEPRI, r3
 800d948:	f3bf 8f6f 	isb	sy
 800d94c:	f3bf 8f4f 	dsb	sy
 800d950:	623a      	str	r2, [r7, #32]
 800d952:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800d954:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d956:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800d958:	683b      	ldr	r3, [r7, #0]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d004      	beq.n	800d968 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800d95e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d960:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800d964:	683b      	ldr	r3, [r7, #0]
 800d966:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800d968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d96a:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d96e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800d972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d974:	2202      	movs	r2, #2
 800d976:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

			switch( eAction )
 800d97a:	79fb      	ldrb	r3, [r7, #7]
 800d97c:	2b04      	cmp	r3, #4
 800d97e:	d82f      	bhi.n	800d9e0 <xTaskGenericNotifyFromISR+0xdc>
 800d980:	a201      	add	r2, pc, #4	; (adr r2, 800d988 <xTaskGenericNotifyFromISR+0x84>)
 800d982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d986:	bf00      	nop
 800d988:	0800da03 	.word	0x0800da03
 800d98c:	0800d99d 	.word	0x0800d99d
 800d990:	0800d9af 	.word	0x0800d9af
 800d994:	0800d9bf 	.word	0x0800d9bf
 800d998:	0800d9c9 	.word	0x0800d9c9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800d99c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d99e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800d9a2:	68bb      	ldr	r3, [r7, #8]
 800d9a4:	431a      	orrs	r2, r3
 800d9a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9a8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800d9ac:	e02c      	b.n	800da08 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800d9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d9b4:	1c5a      	adds	r2, r3, #1
 800d9b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9b8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800d9bc:	e024      	b.n	800da08 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800d9be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9c0:	68ba      	ldr	r2, [r7, #8]
 800d9c2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800d9c6:	e01f      	b.n	800da08 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800d9c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d9cc:	2b02      	cmp	r3, #2
 800d9ce:	d004      	beq.n	800d9da <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800d9d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9d2:	68ba      	ldr	r2, [r7, #8]
 800d9d4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800d9d8:	e016      	b.n	800da08 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800d9da:	2300      	movs	r3, #0
 800d9dc:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800d9de:	e013      	b.n	800da08 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800d9e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d9e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9ea:	d00c      	beq.n	800da06 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800d9ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9f0:	f383 8811 	msr	BASEPRI, r3
 800d9f4:	f3bf 8f6f 	isb	sy
 800d9f8:	f3bf 8f4f 	dsb	sy
 800d9fc:	61bb      	str	r3, [r7, #24]
}
 800d9fe:	bf00      	nop
 800da00:	e7fe      	b.n	800da00 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800da02:	bf00      	nop
 800da04:	e000      	b.n	800da08 <xTaskGenericNotifyFromISR+0x104>
					break;
 800da06:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800da08:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800da0c:	2b01      	cmp	r3, #1
 800da0e:	d146      	bne.n	800da9e <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800da10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da14:	2b00      	cmp	r3, #0
 800da16:	d00a      	beq.n	800da2e <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800da18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da1c:	f383 8811 	msr	BASEPRI, r3
 800da20:	f3bf 8f6f 	isb	sy
 800da24:	f3bf 8f4f 	dsb	sy
 800da28:	617b      	str	r3, [r7, #20]
}
 800da2a:	bf00      	nop
 800da2c:	e7fe      	b.n	800da2c <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800da2e:	4b21      	ldr	r3, [pc, #132]	; (800dab4 <xTaskGenericNotifyFromISR+0x1b0>)
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d11d      	bne.n	800da72 <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800da36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da38:	3304      	adds	r3, #4
 800da3a:	4618      	mov	r0, r3
 800da3c:	f7fd fd18 	bl	800b470 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800da40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da44:	4b1c      	ldr	r3, [pc, #112]	; (800dab8 <xTaskGenericNotifyFromISR+0x1b4>)
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	429a      	cmp	r2, r3
 800da4a:	d903      	bls.n	800da54 <xTaskGenericNotifyFromISR+0x150>
 800da4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da50:	4a19      	ldr	r2, [pc, #100]	; (800dab8 <xTaskGenericNotifyFromISR+0x1b4>)
 800da52:	6013      	str	r3, [r2, #0]
 800da54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da58:	4613      	mov	r3, r2
 800da5a:	009b      	lsls	r3, r3, #2
 800da5c:	4413      	add	r3, r2
 800da5e:	009b      	lsls	r3, r3, #2
 800da60:	4a16      	ldr	r2, [pc, #88]	; (800dabc <xTaskGenericNotifyFromISR+0x1b8>)
 800da62:	441a      	add	r2, r3
 800da64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da66:	3304      	adds	r3, #4
 800da68:	4619      	mov	r1, r3
 800da6a:	4610      	mov	r0, r2
 800da6c:	f7fd fca3 	bl	800b3b6 <vListInsertEnd>
 800da70:	e005      	b.n	800da7e <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800da72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da74:	3318      	adds	r3, #24
 800da76:	4619      	mov	r1, r3
 800da78:	4811      	ldr	r0, [pc, #68]	; (800dac0 <xTaskGenericNotifyFromISR+0x1bc>)
 800da7a:	f7fd fc9c 	bl	800b3b6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800da7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da82:	4b10      	ldr	r3, [pc, #64]	; (800dac4 <xTaskGenericNotifyFromISR+0x1c0>)
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da88:	429a      	cmp	r2, r3
 800da8a:	d908      	bls.n	800da9e <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800da8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d002      	beq.n	800da98 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800da92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da94:	2201      	movs	r2, #1
 800da96:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800da98:	4b0b      	ldr	r3, [pc, #44]	; (800dac8 <xTaskGenericNotifyFromISR+0x1c4>)
 800da9a:	2201      	movs	r2, #1
 800da9c:	601a      	str	r2, [r3, #0]
 800da9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800daa0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800daa2:	693b      	ldr	r3, [r7, #16]
 800daa4:	f383 8811 	msr	BASEPRI, r3
}
 800daa8:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800daaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800daac:	4618      	mov	r0, r3
 800daae:	3738      	adds	r7, #56	; 0x38
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bd80      	pop	{r7, pc}
 800dab4:	200014e8 	.word	0x200014e8
 800dab8:	200014c8 	.word	0x200014c8
 800dabc:	20000ff0 	.word	0x20000ff0
 800dac0:	20001480 	.word	0x20001480
 800dac4:	20000fec 	.word	0x20000fec
 800dac8:	200014d4 	.word	0x200014d4

0800dacc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dacc:	b580      	push	{r7, lr}
 800dace:	b084      	sub	sp, #16
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	6078      	str	r0, [r7, #4]
 800dad4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dad6:	4b21      	ldr	r3, [pc, #132]	; (800db5c <prvAddCurrentTaskToDelayedList+0x90>)
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dadc:	4b20      	ldr	r3, [pc, #128]	; (800db60 <prvAddCurrentTaskToDelayedList+0x94>)
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	3304      	adds	r3, #4
 800dae2:	4618      	mov	r0, r3
 800dae4:	f7fd fcc4 	bl	800b470 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800daee:	d10a      	bne.n	800db06 <prvAddCurrentTaskToDelayedList+0x3a>
 800daf0:	683b      	ldr	r3, [r7, #0]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d007      	beq.n	800db06 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800daf6:	4b1a      	ldr	r3, [pc, #104]	; (800db60 <prvAddCurrentTaskToDelayedList+0x94>)
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	3304      	adds	r3, #4
 800dafc:	4619      	mov	r1, r3
 800dafe:	4819      	ldr	r0, [pc, #100]	; (800db64 <prvAddCurrentTaskToDelayedList+0x98>)
 800db00:	f7fd fc59 	bl	800b3b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800db04:	e026      	b.n	800db54 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800db06:	68fa      	ldr	r2, [r7, #12]
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	4413      	add	r3, r2
 800db0c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800db0e:	4b14      	ldr	r3, [pc, #80]	; (800db60 <prvAddCurrentTaskToDelayedList+0x94>)
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	68ba      	ldr	r2, [r7, #8]
 800db14:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800db16:	68ba      	ldr	r2, [r7, #8]
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	429a      	cmp	r2, r3
 800db1c:	d209      	bcs.n	800db32 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800db1e:	4b12      	ldr	r3, [pc, #72]	; (800db68 <prvAddCurrentTaskToDelayedList+0x9c>)
 800db20:	681a      	ldr	r2, [r3, #0]
 800db22:	4b0f      	ldr	r3, [pc, #60]	; (800db60 <prvAddCurrentTaskToDelayedList+0x94>)
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	3304      	adds	r3, #4
 800db28:	4619      	mov	r1, r3
 800db2a:	4610      	mov	r0, r2
 800db2c:	f7fd fc67 	bl	800b3fe <vListInsert>
}
 800db30:	e010      	b.n	800db54 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800db32:	4b0e      	ldr	r3, [pc, #56]	; (800db6c <prvAddCurrentTaskToDelayedList+0xa0>)
 800db34:	681a      	ldr	r2, [r3, #0]
 800db36:	4b0a      	ldr	r3, [pc, #40]	; (800db60 <prvAddCurrentTaskToDelayedList+0x94>)
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	3304      	adds	r3, #4
 800db3c:	4619      	mov	r1, r3
 800db3e:	4610      	mov	r0, r2
 800db40:	f7fd fc5d 	bl	800b3fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800db44:	4b0a      	ldr	r3, [pc, #40]	; (800db70 <prvAddCurrentTaskToDelayedList+0xa4>)
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	68ba      	ldr	r2, [r7, #8]
 800db4a:	429a      	cmp	r2, r3
 800db4c:	d202      	bcs.n	800db54 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800db4e:	4a08      	ldr	r2, [pc, #32]	; (800db70 <prvAddCurrentTaskToDelayedList+0xa4>)
 800db50:	68bb      	ldr	r3, [r7, #8]
 800db52:	6013      	str	r3, [r2, #0]
}
 800db54:	bf00      	nop
 800db56:	3710      	adds	r7, #16
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}
 800db5c:	200014c4 	.word	0x200014c4
 800db60:	20000fec 	.word	0x20000fec
 800db64:	200014ac 	.word	0x200014ac
 800db68:	2000147c 	.word	0x2000147c
 800db6c:	20001478 	.word	0x20001478
 800db70:	200014e0 	.word	0x200014e0

0800db74 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800db74:	b580      	push	{r7, lr}
 800db76:	b08a      	sub	sp, #40	; 0x28
 800db78:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800db7a:	2300      	movs	r3, #0
 800db7c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800db7e:	f000 fba1 	bl	800e2c4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800db82:	4b1c      	ldr	r3, [pc, #112]	; (800dbf4 <xTimerCreateTimerTask+0x80>)
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d021      	beq.n	800dbce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800db8a:	2300      	movs	r3, #0
 800db8c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800db8e:	2300      	movs	r3, #0
 800db90:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800db92:	1d3a      	adds	r2, r7, #4
 800db94:	f107 0108 	add.w	r1, r7, #8
 800db98:	f107 030c 	add.w	r3, r7, #12
 800db9c:	4618      	mov	r0, r3
 800db9e:	f7fd fbc3 	bl	800b328 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800dba2:	6879      	ldr	r1, [r7, #4]
 800dba4:	68bb      	ldr	r3, [r7, #8]
 800dba6:	68fa      	ldr	r2, [r7, #12]
 800dba8:	9202      	str	r2, [sp, #8]
 800dbaa:	9301      	str	r3, [sp, #4]
 800dbac:	2302      	movs	r3, #2
 800dbae:	9300      	str	r3, [sp, #0]
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	460a      	mov	r2, r1
 800dbb4:	4910      	ldr	r1, [pc, #64]	; (800dbf8 <xTimerCreateTimerTask+0x84>)
 800dbb6:	4811      	ldr	r0, [pc, #68]	; (800dbfc <xTimerCreateTimerTask+0x88>)
 800dbb8:	f7fe fd48 	bl	800c64c <xTaskCreateStatic>
 800dbbc:	4603      	mov	r3, r0
 800dbbe:	4a10      	ldr	r2, [pc, #64]	; (800dc00 <xTimerCreateTimerTask+0x8c>)
 800dbc0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800dbc2:	4b0f      	ldr	r3, [pc, #60]	; (800dc00 <xTimerCreateTimerTask+0x8c>)
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d001      	beq.n	800dbce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800dbca:	2301      	movs	r3, #1
 800dbcc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800dbce:	697b      	ldr	r3, [r7, #20]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d10a      	bne.n	800dbea <xTimerCreateTimerTask+0x76>
	__asm volatile
 800dbd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbd8:	f383 8811 	msr	BASEPRI, r3
 800dbdc:	f3bf 8f6f 	isb	sy
 800dbe0:	f3bf 8f4f 	dsb	sy
 800dbe4:	613b      	str	r3, [r7, #16]
}
 800dbe6:	bf00      	nop
 800dbe8:	e7fe      	b.n	800dbe8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800dbea:	697b      	ldr	r3, [r7, #20]
}
 800dbec:	4618      	mov	r0, r3
 800dbee:	3718      	adds	r7, #24
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}
 800dbf4:	2000151c 	.word	0x2000151c
 800dbf8:	08011868 	.word	0x08011868
 800dbfc:	0800de6d 	.word	0x0800de6d
 800dc00:	20001520 	.word	0x20001520

0800dc04 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b088      	sub	sp, #32
 800dc08:	af02      	add	r7, sp, #8
 800dc0a:	60f8      	str	r0, [r7, #12]
 800dc0c:	60b9      	str	r1, [r7, #8]
 800dc0e:	607a      	str	r2, [r7, #4]
 800dc10:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800dc12:	202c      	movs	r0, #44	; 0x2c
 800dc14:	f000 fe08 	bl	800e828 <pvPortMalloc>
 800dc18:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d00d      	beq.n	800dc3c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800dc20:	697b      	ldr	r3, [r7, #20]
 800dc22:	2200      	movs	r2, #0
 800dc24:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800dc28:	697b      	ldr	r3, [r7, #20]
 800dc2a:	9301      	str	r3, [sp, #4]
 800dc2c:	6a3b      	ldr	r3, [r7, #32]
 800dc2e:	9300      	str	r3, [sp, #0]
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	687a      	ldr	r2, [r7, #4]
 800dc34:	68b9      	ldr	r1, [r7, #8]
 800dc36:	68f8      	ldr	r0, [r7, #12]
 800dc38:	f000 f843 	bl	800dcc2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800dc3c:	697b      	ldr	r3, [r7, #20]
	}
 800dc3e:	4618      	mov	r0, r3
 800dc40:	3718      	adds	r7, #24
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}

0800dc46 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800dc46:	b580      	push	{r7, lr}
 800dc48:	b08a      	sub	sp, #40	; 0x28
 800dc4a:	af02      	add	r7, sp, #8
 800dc4c:	60f8      	str	r0, [r7, #12]
 800dc4e:	60b9      	str	r1, [r7, #8]
 800dc50:	607a      	str	r2, [r7, #4]
 800dc52:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800dc54:	232c      	movs	r3, #44	; 0x2c
 800dc56:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800dc58:	693b      	ldr	r3, [r7, #16]
 800dc5a:	2b2c      	cmp	r3, #44	; 0x2c
 800dc5c:	d00a      	beq.n	800dc74 <xTimerCreateStatic+0x2e>
	__asm volatile
 800dc5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc62:	f383 8811 	msr	BASEPRI, r3
 800dc66:	f3bf 8f6f 	isb	sy
 800dc6a:	f3bf 8f4f 	dsb	sy
 800dc6e:	61bb      	str	r3, [r7, #24]
}
 800dc70:	bf00      	nop
 800dc72:	e7fe      	b.n	800dc72 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800dc74:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800dc76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d10a      	bne.n	800dc92 <xTimerCreateStatic+0x4c>
	__asm volatile
 800dc7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc80:	f383 8811 	msr	BASEPRI, r3
 800dc84:	f3bf 8f6f 	isb	sy
 800dc88:	f3bf 8f4f 	dsb	sy
 800dc8c:	617b      	str	r3, [r7, #20]
}
 800dc8e:	bf00      	nop
 800dc90:	e7fe      	b.n	800dc90 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800dc92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc94:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800dc96:	69fb      	ldr	r3, [r7, #28]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d00d      	beq.n	800dcb8 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800dc9c:	69fb      	ldr	r3, [r7, #28]
 800dc9e:	2202      	movs	r2, #2
 800dca0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800dca4:	69fb      	ldr	r3, [r7, #28]
 800dca6:	9301      	str	r3, [sp, #4]
 800dca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcaa:	9300      	str	r3, [sp, #0]
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	687a      	ldr	r2, [r7, #4]
 800dcb0:	68b9      	ldr	r1, [r7, #8]
 800dcb2:	68f8      	ldr	r0, [r7, #12]
 800dcb4:	f000 f805 	bl	800dcc2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800dcb8:	69fb      	ldr	r3, [r7, #28]
	}
 800dcba:	4618      	mov	r0, r3
 800dcbc:	3720      	adds	r7, #32
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	bd80      	pop	{r7, pc}

0800dcc2 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800dcc2:	b580      	push	{r7, lr}
 800dcc4:	b086      	sub	sp, #24
 800dcc6:	af00      	add	r7, sp, #0
 800dcc8:	60f8      	str	r0, [r7, #12]
 800dcca:	60b9      	str	r1, [r7, #8]
 800dccc:	607a      	str	r2, [r7, #4]
 800dcce:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800dcd0:	68bb      	ldr	r3, [r7, #8]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d10a      	bne.n	800dcec <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800dcd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcda:	f383 8811 	msr	BASEPRI, r3
 800dcde:	f3bf 8f6f 	isb	sy
 800dce2:	f3bf 8f4f 	dsb	sy
 800dce6:	617b      	str	r3, [r7, #20]
}
 800dce8:	bf00      	nop
 800dcea:	e7fe      	b.n	800dcea <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800dcec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d01e      	beq.n	800dd30 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800dcf2:	f000 fae7 	bl	800e2c4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800dcf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcf8:	68fa      	ldr	r2, [r7, #12]
 800dcfa:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800dcfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcfe:	68ba      	ldr	r2, [r7, #8]
 800dd00:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800dd02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd04:	683a      	ldr	r2, [r7, #0]
 800dd06:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800dd08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd0a:	6a3a      	ldr	r2, [r7, #32]
 800dd0c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800dd0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd10:	3304      	adds	r3, #4
 800dd12:	4618      	mov	r0, r3
 800dd14:	f7fd fb42 	bl	800b39c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d008      	beq.n	800dd30 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800dd1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dd24:	f043 0304 	orr.w	r3, r3, #4
 800dd28:	b2da      	uxtb	r2, r3
 800dd2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd2c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800dd30:	bf00      	nop
 800dd32:	3718      	adds	r7, #24
 800dd34:	46bd      	mov	sp, r7
 800dd36:	bd80      	pop	{r7, pc}

0800dd38 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800dd38:	b580      	push	{r7, lr}
 800dd3a:	b08a      	sub	sp, #40	; 0x28
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	60f8      	str	r0, [r7, #12]
 800dd40:	60b9      	str	r1, [r7, #8]
 800dd42:	607a      	str	r2, [r7, #4]
 800dd44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800dd46:	2300      	movs	r3, #0
 800dd48:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d10a      	bne.n	800dd66 <xTimerGenericCommand+0x2e>
	__asm volatile
 800dd50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd54:	f383 8811 	msr	BASEPRI, r3
 800dd58:	f3bf 8f6f 	isb	sy
 800dd5c:	f3bf 8f4f 	dsb	sy
 800dd60:	623b      	str	r3, [r7, #32]
}
 800dd62:	bf00      	nop
 800dd64:	e7fe      	b.n	800dd64 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800dd66:	4b1a      	ldr	r3, [pc, #104]	; (800ddd0 <xTimerGenericCommand+0x98>)
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d02a      	beq.n	800ddc4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800dd6e:	68bb      	ldr	r3, [r7, #8]
 800dd70:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800dd7a:	68bb      	ldr	r3, [r7, #8]
 800dd7c:	2b05      	cmp	r3, #5
 800dd7e:	dc18      	bgt.n	800ddb2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800dd80:	f7ff fb18 	bl	800d3b4 <xTaskGetSchedulerState>
 800dd84:	4603      	mov	r3, r0
 800dd86:	2b02      	cmp	r3, #2
 800dd88:	d109      	bne.n	800dd9e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800dd8a:	4b11      	ldr	r3, [pc, #68]	; (800ddd0 <xTimerGenericCommand+0x98>)
 800dd8c:	6818      	ldr	r0, [r3, #0]
 800dd8e:	f107 0110 	add.w	r1, r7, #16
 800dd92:	2300      	movs	r3, #0
 800dd94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dd96:	f7fd fdf3 	bl	800b980 <xQueueGenericSend>
 800dd9a:	6278      	str	r0, [r7, #36]	; 0x24
 800dd9c:	e012      	b.n	800ddc4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800dd9e:	4b0c      	ldr	r3, [pc, #48]	; (800ddd0 <xTimerGenericCommand+0x98>)
 800dda0:	6818      	ldr	r0, [r3, #0]
 800dda2:	f107 0110 	add.w	r1, r7, #16
 800dda6:	2300      	movs	r3, #0
 800dda8:	2200      	movs	r2, #0
 800ddaa:	f7fd fde9 	bl	800b980 <xQueueGenericSend>
 800ddae:	6278      	str	r0, [r7, #36]	; 0x24
 800ddb0:	e008      	b.n	800ddc4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ddb2:	4b07      	ldr	r3, [pc, #28]	; (800ddd0 <xTimerGenericCommand+0x98>)
 800ddb4:	6818      	ldr	r0, [r3, #0]
 800ddb6:	f107 0110 	add.w	r1, r7, #16
 800ddba:	2300      	movs	r3, #0
 800ddbc:	683a      	ldr	r2, [r7, #0]
 800ddbe:	f7fd fedd 	bl	800bb7c <xQueueGenericSendFromISR>
 800ddc2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ddc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	3728      	adds	r7, #40	; 0x28
 800ddca:	46bd      	mov	sp, r7
 800ddcc:	bd80      	pop	{r7, pc}
 800ddce:	bf00      	nop
 800ddd0:	2000151c 	.word	0x2000151c

0800ddd4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b088      	sub	sp, #32
 800ddd8:	af02      	add	r7, sp, #8
 800ddda:	6078      	str	r0, [r7, #4]
 800dddc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ddde:	4b22      	ldr	r3, [pc, #136]	; (800de68 <prvProcessExpiredTimer+0x94>)
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	68db      	ldr	r3, [r3, #12]
 800dde4:	68db      	ldr	r3, [r3, #12]
 800dde6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dde8:	697b      	ldr	r3, [r7, #20]
 800ddea:	3304      	adds	r3, #4
 800ddec:	4618      	mov	r0, r3
 800ddee:	f7fd fb3f 	bl	800b470 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ddf2:	697b      	ldr	r3, [r7, #20]
 800ddf4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ddf8:	f003 0304 	and.w	r3, r3, #4
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d022      	beq.n	800de46 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800de00:	697b      	ldr	r3, [r7, #20]
 800de02:	699a      	ldr	r2, [r3, #24]
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	18d1      	adds	r1, r2, r3
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	683a      	ldr	r2, [r7, #0]
 800de0c:	6978      	ldr	r0, [r7, #20]
 800de0e:	f000 f8d1 	bl	800dfb4 <prvInsertTimerInActiveList>
 800de12:	4603      	mov	r3, r0
 800de14:	2b00      	cmp	r3, #0
 800de16:	d01f      	beq.n	800de58 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800de18:	2300      	movs	r3, #0
 800de1a:	9300      	str	r3, [sp, #0]
 800de1c:	2300      	movs	r3, #0
 800de1e:	687a      	ldr	r2, [r7, #4]
 800de20:	2100      	movs	r1, #0
 800de22:	6978      	ldr	r0, [r7, #20]
 800de24:	f7ff ff88 	bl	800dd38 <xTimerGenericCommand>
 800de28:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800de2a:	693b      	ldr	r3, [r7, #16]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d113      	bne.n	800de58 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800de30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de34:	f383 8811 	msr	BASEPRI, r3
 800de38:	f3bf 8f6f 	isb	sy
 800de3c:	f3bf 8f4f 	dsb	sy
 800de40:	60fb      	str	r3, [r7, #12]
}
 800de42:	bf00      	nop
 800de44:	e7fe      	b.n	800de44 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800de46:	697b      	ldr	r3, [r7, #20]
 800de48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800de4c:	f023 0301 	bic.w	r3, r3, #1
 800de50:	b2da      	uxtb	r2, r3
 800de52:	697b      	ldr	r3, [r7, #20]
 800de54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800de58:	697b      	ldr	r3, [r7, #20]
 800de5a:	6a1b      	ldr	r3, [r3, #32]
 800de5c:	6978      	ldr	r0, [r7, #20]
 800de5e:	4798      	blx	r3
}
 800de60:	bf00      	nop
 800de62:	3718      	adds	r7, #24
 800de64:	46bd      	mov	sp, r7
 800de66:	bd80      	pop	{r7, pc}
 800de68:	20001514 	.word	0x20001514

0800de6c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b084      	sub	sp, #16
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800de74:	f107 0308 	add.w	r3, r7, #8
 800de78:	4618      	mov	r0, r3
 800de7a:	f000 f857 	bl	800df2c <prvGetNextExpireTime>
 800de7e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800de80:	68bb      	ldr	r3, [r7, #8]
 800de82:	4619      	mov	r1, r3
 800de84:	68f8      	ldr	r0, [r7, #12]
 800de86:	f000 f803 	bl	800de90 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800de8a:	f000 f8d5 	bl	800e038 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800de8e:	e7f1      	b.n	800de74 <prvTimerTask+0x8>

0800de90 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b084      	sub	sp, #16
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
 800de98:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800de9a:	f7fe fe7d 	bl	800cb98 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800de9e:	f107 0308 	add.w	r3, r7, #8
 800dea2:	4618      	mov	r0, r3
 800dea4:	f000 f866 	bl	800df74 <prvSampleTimeNow>
 800dea8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800deaa:	68bb      	ldr	r3, [r7, #8]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d130      	bne.n	800df12 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d10a      	bne.n	800decc <prvProcessTimerOrBlockTask+0x3c>
 800deb6:	687a      	ldr	r2, [r7, #4]
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	429a      	cmp	r2, r3
 800debc:	d806      	bhi.n	800decc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800debe:	f7fe fe79 	bl	800cbb4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800dec2:	68f9      	ldr	r1, [r7, #12]
 800dec4:	6878      	ldr	r0, [r7, #4]
 800dec6:	f7ff ff85 	bl	800ddd4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800deca:	e024      	b.n	800df16 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800decc:	683b      	ldr	r3, [r7, #0]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d008      	beq.n	800dee4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ded2:	4b13      	ldr	r3, [pc, #76]	; (800df20 <prvProcessTimerOrBlockTask+0x90>)
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d101      	bne.n	800dee0 <prvProcessTimerOrBlockTask+0x50>
 800dedc:	2301      	movs	r3, #1
 800dede:	e000      	b.n	800dee2 <prvProcessTimerOrBlockTask+0x52>
 800dee0:	2300      	movs	r3, #0
 800dee2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800dee4:	4b0f      	ldr	r3, [pc, #60]	; (800df24 <prvProcessTimerOrBlockTask+0x94>)
 800dee6:	6818      	ldr	r0, [r3, #0]
 800dee8:	687a      	ldr	r2, [r7, #4]
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	1ad3      	subs	r3, r2, r3
 800deee:	683a      	ldr	r2, [r7, #0]
 800def0:	4619      	mov	r1, r3
 800def2:	f7fe fb77 	bl	800c5e4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800def6:	f7fe fe5d 	bl	800cbb4 <xTaskResumeAll>
 800defa:	4603      	mov	r3, r0
 800defc:	2b00      	cmp	r3, #0
 800defe:	d10a      	bne.n	800df16 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800df00:	4b09      	ldr	r3, [pc, #36]	; (800df28 <prvProcessTimerOrBlockTask+0x98>)
 800df02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df06:	601a      	str	r2, [r3, #0]
 800df08:	f3bf 8f4f 	dsb	sy
 800df0c:	f3bf 8f6f 	isb	sy
}
 800df10:	e001      	b.n	800df16 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800df12:	f7fe fe4f 	bl	800cbb4 <xTaskResumeAll>
}
 800df16:	bf00      	nop
 800df18:	3710      	adds	r7, #16
 800df1a:	46bd      	mov	sp, r7
 800df1c:	bd80      	pop	{r7, pc}
 800df1e:	bf00      	nop
 800df20:	20001518 	.word	0x20001518
 800df24:	2000151c 	.word	0x2000151c
 800df28:	e000ed04 	.word	0xe000ed04

0800df2c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800df2c:	b480      	push	{r7}
 800df2e:	b085      	sub	sp, #20
 800df30:	af00      	add	r7, sp, #0
 800df32:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800df34:	4b0e      	ldr	r3, [pc, #56]	; (800df70 <prvGetNextExpireTime+0x44>)
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d101      	bne.n	800df42 <prvGetNextExpireTime+0x16>
 800df3e:	2201      	movs	r2, #1
 800df40:	e000      	b.n	800df44 <prvGetNextExpireTime+0x18>
 800df42:	2200      	movs	r2, #0
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d105      	bne.n	800df5c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800df50:	4b07      	ldr	r3, [pc, #28]	; (800df70 <prvGetNextExpireTime+0x44>)
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	68db      	ldr	r3, [r3, #12]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	60fb      	str	r3, [r7, #12]
 800df5a:	e001      	b.n	800df60 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800df5c:	2300      	movs	r3, #0
 800df5e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800df60:	68fb      	ldr	r3, [r7, #12]
}
 800df62:	4618      	mov	r0, r3
 800df64:	3714      	adds	r7, #20
 800df66:	46bd      	mov	sp, r7
 800df68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df6c:	4770      	bx	lr
 800df6e:	bf00      	nop
 800df70:	20001514 	.word	0x20001514

0800df74 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800df74:	b580      	push	{r7, lr}
 800df76:	b084      	sub	sp, #16
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800df7c:	f7fe feb8 	bl	800ccf0 <xTaskGetTickCount>
 800df80:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800df82:	4b0b      	ldr	r3, [pc, #44]	; (800dfb0 <prvSampleTimeNow+0x3c>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	68fa      	ldr	r2, [r7, #12]
 800df88:	429a      	cmp	r2, r3
 800df8a:	d205      	bcs.n	800df98 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800df8c:	f000 f936 	bl	800e1fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2201      	movs	r2, #1
 800df94:	601a      	str	r2, [r3, #0]
 800df96:	e002      	b.n	800df9e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	2200      	movs	r2, #0
 800df9c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800df9e:	4a04      	ldr	r2, [pc, #16]	; (800dfb0 <prvSampleTimeNow+0x3c>)
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800dfa4:	68fb      	ldr	r3, [r7, #12]
}
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	3710      	adds	r7, #16
 800dfaa:	46bd      	mov	sp, r7
 800dfac:	bd80      	pop	{r7, pc}
 800dfae:	bf00      	nop
 800dfb0:	20001524 	.word	0x20001524

0800dfb4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	b086      	sub	sp, #24
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	60f8      	str	r0, [r7, #12]
 800dfbc:	60b9      	str	r1, [r7, #8]
 800dfbe:	607a      	str	r2, [r7, #4]
 800dfc0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800dfc2:	2300      	movs	r3, #0
 800dfc4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	68ba      	ldr	r2, [r7, #8]
 800dfca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	68fa      	ldr	r2, [r7, #12]
 800dfd0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800dfd2:	68ba      	ldr	r2, [r7, #8]
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	429a      	cmp	r2, r3
 800dfd8:	d812      	bhi.n	800e000 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dfda:	687a      	ldr	r2, [r7, #4]
 800dfdc:	683b      	ldr	r3, [r7, #0]
 800dfde:	1ad2      	subs	r2, r2, r3
 800dfe0:	68fb      	ldr	r3, [r7, #12]
 800dfe2:	699b      	ldr	r3, [r3, #24]
 800dfe4:	429a      	cmp	r2, r3
 800dfe6:	d302      	bcc.n	800dfee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800dfe8:	2301      	movs	r3, #1
 800dfea:	617b      	str	r3, [r7, #20]
 800dfec:	e01b      	b.n	800e026 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800dfee:	4b10      	ldr	r3, [pc, #64]	; (800e030 <prvInsertTimerInActiveList+0x7c>)
 800dff0:	681a      	ldr	r2, [r3, #0]
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	3304      	adds	r3, #4
 800dff6:	4619      	mov	r1, r3
 800dff8:	4610      	mov	r0, r2
 800dffa:	f7fd fa00 	bl	800b3fe <vListInsert>
 800dffe:	e012      	b.n	800e026 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e000:	687a      	ldr	r2, [r7, #4]
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	429a      	cmp	r2, r3
 800e006:	d206      	bcs.n	800e016 <prvInsertTimerInActiveList+0x62>
 800e008:	68ba      	ldr	r2, [r7, #8]
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	429a      	cmp	r2, r3
 800e00e:	d302      	bcc.n	800e016 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e010:	2301      	movs	r3, #1
 800e012:	617b      	str	r3, [r7, #20]
 800e014:	e007      	b.n	800e026 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e016:	4b07      	ldr	r3, [pc, #28]	; (800e034 <prvInsertTimerInActiveList+0x80>)
 800e018:	681a      	ldr	r2, [r3, #0]
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	3304      	adds	r3, #4
 800e01e:	4619      	mov	r1, r3
 800e020:	4610      	mov	r0, r2
 800e022:	f7fd f9ec 	bl	800b3fe <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e026:	697b      	ldr	r3, [r7, #20]
}
 800e028:	4618      	mov	r0, r3
 800e02a:	3718      	adds	r7, #24
 800e02c:	46bd      	mov	sp, r7
 800e02e:	bd80      	pop	{r7, pc}
 800e030:	20001518 	.word	0x20001518
 800e034:	20001514 	.word	0x20001514

0800e038 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b08e      	sub	sp, #56	; 0x38
 800e03c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e03e:	e0ca      	b.n	800e1d6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2b00      	cmp	r3, #0
 800e044:	da18      	bge.n	800e078 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e046:	1d3b      	adds	r3, r7, #4
 800e048:	3304      	adds	r3, #4
 800e04a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e04c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d10a      	bne.n	800e068 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800e052:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e056:	f383 8811 	msr	BASEPRI, r3
 800e05a:	f3bf 8f6f 	isb	sy
 800e05e:	f3bf 8f4f 	dsb	sy
 800e062:	61fb      	str	r3, [r7, #28]
}
 800e064:	bf00      	nop
 800e066:	e7fe      	b.n	800e066 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e06e:	6850      	ldr	r0, [r2, #4]
 800e070:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e072:	6892      	ldr	r2, [r2, #8]
 800e074:	4611      	mov	r1, r2
 800e076:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	f2c0 80ab 	blt.w	800e1d6 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e086:	695b      	ldr	r3, [r3, #20]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d004      	beq.n	800e096 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e08c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e08e:	3304      	adds	r3, #4
 800e090:	4618      	mov	r0, r3
 800e092:	f7fd f9ed 	bl	800b470 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e096:	463b      	mov	r3, r7
 800e098:	4618      	mov	r0, r3
 800e09a:	f7ff ff6b 	bl	800df74 <prvSampleTimeNow>
 800e09e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2b09      	cmp	r3, #9
 800e0a4:	f200 8096 	bhi.w	800e1d4 <prvProcessReceivedCommands+0x19c>
 800e0a8:	a201      	add	r2, pc, #4	; (adr r2, 800e0b0 <prvProcessReceivedCommands+0x78>)
 800e0aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0ae:	bf00      	nop
 800e0b0:	0800e0d9 	.word	0x0800e0d9
 800e0b4:	0800e0d9 	.word	0x0800e0d9
 800e0b8:	0800e0d9 	.word	0x0800e0d9
 800e0bc:	0800e14d 	.word	0x0800e14d
 800e0c0:	0800e161 	.word	0x0800e161
 800e0c4:	0800e1ab 	.word	0x0800e1ab
 800e0c8:	0800e0d9 	.word	0x0800e0d9
 800e0cc:	0800e0d9 	.word	0x0800e0d9
 800e0d0:	0800e14d 	.word	0x0800e14d
 800e0d4:	0800e161 	.word	0x0800e161
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e0d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e0de:	f043 0301 	orr.w	r3, r3, #1
 800e0e2:	b2da      	uxtb	r2, r3
 800e0e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e0ea:	68ba      	ldr	r2, [r7, #8]
 800e0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0ee:	699b      	ldr	r3, [r3, #24]
 800e0f0:	18d1      	adds	r1, r2, r3
 800e0f2:	68bb      	ldr	r3, [r7, #8]
 800e0f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e0f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e0f8:	f7ff ff5c 	bl	800dfb4 <prvInsertTimerInActiveList>
 800e0fc:	4603      	mov	r3, r0
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d069      	beq.n	800e1d6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e104:	6a1b      	ldr	r3, [r3, #32]
 800e106:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e108:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e10a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e10c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e110:	f003 0304 	and.w	r3, r3, #4
 800e114:	2b00      	cmp	r3, #0
 800e116:	d05e      	beq.n	800e1d6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e118:	68ba      	ldr	r2, [r7, #8]
 800e11a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e11c:	699b      	ldr	r3, [r3, #24]
 800e11e:	441a      	add	r2, r3
 800e120:	2300      	movs	r3, #0
 800e122:	9300      	str	r3, [sp, #0]
 800e124:	2300      	movs	r3, #0
 800e126:	2100      	movs	r1, #0
 800e128:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e12a:	f7ff fe05 	bl	800dd38 <xTimerGenericCommand>
 800e12e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e130:	6a3b      	ldr	r3, [r7, #32]
 800e132:	2b00      	cmp	r3, #0
 800e134:	d14f      	bne.n	800e1d6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800e136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e13a:	f383 8811 	msr	BASEPRI, r3
 800e13e:	f3bf 8f6f 	isb	sy
 800e142:	f3bf 8f4f 	dsb	sy
 800e146:	61bb      	str	r3, [r7, #24]
}
 800e148:	bf00      	nop
 800e14a:	e7fe      	b.n	800e14a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e14e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e152:	f023 0301 	bic.w	r3, r3, #1
 800e156:	b2da      	uxtb	r2, r3
 800e158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e15a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800e15e:	e03a      	b.n	800e1d6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e162:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e166:	f043 0301 	orr.w	r3, r3, #1
 800e16a:	b2da      	uxtb	r2, r3
 800e16c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e16e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e172:	68ba      	ldr	r2, [r7, #8]
 800e174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e176:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e17a:	699b      	ldr	r3, [r3, #24]
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d10a      	bne.n	800e196 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800e180:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e184:	f383 8811 	msr	BASEPRI, r3
 800e188:	f3bf 8f6f 	isb	sy
 800e18c:	f3bf 8f4f 	dsb	sy
 800e190:	617b      	str	r3, [r7, #20]
}
 800e192:	bf00      	nop
 800e194:	e7fe      	b.n	800e194 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e198:	699a      	ldr	r2, [r3, #24]
 800e19a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e19c:	18d1      	adds	r1, r2, r3
 800e19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e1a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e1a4:	f7ff ff06 	bl	800dfb4 <prvInsertTimerInActiveList>
					break;
 800e1a8:	e015      	b.n	800e1d6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e1aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e1b0:	f003 0302 	and.w	r3, r3, #2
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d103      	bne.n	800e1c0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800e1b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e1ba:	f000 fc01 	bl	800e9c0 <vPortFree>
 800e1be:	e00a      	b.n	800e1d6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e1c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e1c6:	f023 0301 	bic.w	r3, r3, #1
 800e1ca:	b2da      	uxtb	r2, r3
 800e1cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e1d2:	e000      	b.n	800e1d6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800e1d4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e1d6:	4b08      	ldr	r3, [pc, #32]	; (800e1f8 <prvProcessReceivedCommands+0x1c0>)
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	1d39      	adds	r1, r7, #4
 800e1dc:	2200      	movs	r2, #0
 800e1de:	4618      	mov	r0, r3
 800e1e0:	f7fd fdf4 	bl	800bdcc <xQueueReceive>
 800e1e4:	4603      	mov	r3, r0
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	f47f af2a 	bne.w	800e040 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800e1ec:	bf00      	nop
 800e1ee:	bf00      	nop
 800e1f0:	3730      	adds	r7, #48	; 0x30
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	bd80      	pop	{r7, pc}
 800e1f6:	bf00      	nop
 800e1f8:	2000151c 	.word	0x2000151c

0800e1fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e1fc:	b580      	push	{r7, lr}
 800e1fe:	b088      	sub	sp, #32
 800e200:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e202:	e048      	b.n	800e296 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e204:	4b2d      	ldr	r3, [pc, #180]	; (800e2bc <prvSwitchTimerLists+0xc0>)
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	68db      	ldr	r3, [r3, #12]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e20e:	4b2b      	ldr	r3, [pc, #172]	; (800e2bc <prvSwitchTimerLists+0xc0>)
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	68db      	ldr	r3, [r3, #12]
 800e214:	68db      	ldr	r3, [r3, #12]
 800e216:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	3304      	adds	r3, #4
 800e21c:	4618      	mov	r0, r3
 800e21e:	f7fd f927 	bl	800b470 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	6a1b      	ldr	r3, [r3, #32]
 800e226:	68f8      	ldr	r0, [r7, #12]
 800e228:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e230:	f003 0304 	and.w	r3, r3, #4
 800e234:	2b00      	cmp	r3, #0
 800e236:	d02e      	beq.n	800e296 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	699b      	ldr	r3, [r3, #24]
 800e23c:	693a      	ldr	r2, [r7, #16]
 800e23e:	4413      	add	r3, r2
 800e240:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e242:	68ba      	ldr	r2, [r7, #8]
 800e244:	693b      	ldr	r3, [r7, #16]
 800e246:	429a      	cmp	r2, r3
 800e248:	d90e      	bls.n	800e268 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	68ba      	ldr	r2, [r7, #8]
 800e24e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	68fa      	ldr	r2, [r7, #12]
 800e254:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e256:	4b19      	ldr	r3, [pc, #100]	; (800e2bc <prvSwitchTimerLists+0xc0>)
 800e258:	681a      	ldr	r2, [r3, #0]
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	3304      	adds	r3, #4
 800e25e:	4619      	mov	r1, r3
 800e260:	4610      	mov	r0, r2
 800e262:	f7fd f8cc 	bl	800b3fe <vListInsert>
 800e266:	e016      	b.n	800e296 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e268:	2300      	movs	r3, #0
 800e26a:	9300      	str	r3, [sp, #0]
 800e26c:	2300      	movs	r3, #0
 800e26e:	693a      	ldr	r2, [r7, #16]
 800e270:	2100      	movs	r1, #0
 800e272:	68f8      	ldr	r0, [r7, #12]
 800e274:	f7ff fd60 	bl	800dd38 <xTimerGenericCommand>
 800e278:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d10a      	bne.n	800e296 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800e280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e284:	f383 8811 	msr	BASEPRI, r3
 800e288:	f3bf 8f6f 	isb	sy
 800e28c:	f3bf 8f4f 	dsb	sy
 800e290:	603b      	str	r3, [r7, #0]
}
 800e292:	bf00      	nop
 800e294:	e7fe      	b.n	800e294 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e296:	4b09      	ldr	r3, [pc, #36]	; (800e2bc <prvSwitchTimerLists+0xc0>)
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d1b1      	bne.n	800e204 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e2a0:	4b06      	ldr	r3, [pc, #24]	; (800e2bc <prvSwitchTimerLists+0xc0>)
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e2a6:	4b06      	ldr	r3, [pc, #24]	; (800e2c0 <prvSwitchTimerLists+0xc4>)
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	4a04      	ldr	r2, [pc, #16]	; (800e2bc <prvSwitchTimerLists+0xc0>)
 800e2ac:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e2ae:	4a04      	ldr	r2, [pc, #16]	; (800e2c0 <prvSwitchTimerLists+0xc4>)
 800e2b0:	697b      	ldr	r3, [r7, #20]
 800e2b2:	6013      	str	r3, [r2, #0]
}
 800e2b4:	bf00      	nop
 800e2b6:	3718      	adds	r7, #24
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}
 800e2bc:	20001514 	.word	0x20001514
 800e2c0:	20001518 	.word	0x20001518

0800e2c4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b082      	sub	sp, #8
 800e2c8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e2ca:	f000 f98b 	bl	800e5e4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e2ce:	4b15      	ldr	r3, [pc, #84]	; (800e324 <prvCheckForValidListAndQueue+0x60>)
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d120      	bne.n	800e318 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e2d6:	4814      	ldr	r0, [pc, #80]	; (800e328 <prvCheckForValidListAndQueue+0x64>)
 800e2d8:	f7fd f840 	bl	800b35c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e2dc:	4813      	ldr	r0, [pc, #76]	; (800e32c <prvCheckForValidListAndQueue+0x68>)
 800e2de:	f7fd f83d 	bl	800b35c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e2e2:	4b13      	ldr	r3, [pc, #76]	; (800e330 <prvCheckForValidListAndQueue+0x6c>)
 800e2e4:	4a10      	ldr	r2, [pc, #64]	; (800e328 <prvCheckForValidListAndQueue+0x64>)
 800e2e6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e2e8:	4b12      	ldr	r3, [pc, #72]	; (800e334 <prvCheckForValidListAndQueue+0x70>)
 800e2ea:	4a10      	ldr	r2, [pc, #64]	; (800e32c <prvCheckForValidListAndQueue+0x68>)
 800e2ec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e2ee:	2300      	movs	r3, #0
 800e2f0:	9300      	str	r3, [sp, #0]
 800e2f2:	4b11      	ldr	r3, [pc, #68]	; (800e338 <prvCheckForValidListAndQueue+0x74>)
 800e2f4:	4a11      	ldr	r2, [pc, #68]	; (800e33c <prvCheckForValidListAndQueue+0x78>)
 800e2f6:	2110      	movs	r1, #16
 800e2f8:	200a      	movs	r0, #10
 800e2fa:	f7fd f94b 	bl	800b594 <xQueueGenericCreateStatic>
 800e2fe:	4603      	mov	r3, r0
 800e300:	4a08      	ldr	r2, [pc, #32]	; (800e324 <prvCheckForValidListAndQueue+0x60>)
 800e302:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e304:	4b07      	ldr	r3, [pc, #28]	; (800e324 <prvCheckForValidListAndQueue+0x60>)
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d005      	beq.n	800e318 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e30c:	4b05      	ldr	r3, [pc, #20]	; (800e324 <prvCheckForValidListAndQueue+0x60>)
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	490b      	ldr	r1, [pc, #44]	; (800e340 <prvCheckForValidListAndQueue+0x7c>)
 800e312:	4618      	mov	r0, r3
 800e314:	f7fe f912 	bl	800c53c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e318:	f000 f994 	bl	800e644 <vPortExitCritical>
}
 800e31c:	bf00      	nop
 800e31e:	46bd      	mov	sp, r7
 800e320:	bd80      	pop	{r7, pc}
 800e322:	bf00      	nop
 800e324:	2000151c 	.word	0x2000151c
 800e328:	200014ec 	.word	0x200014ec
 800e32c:	20001500 	.word	0x20001500
 800e330:	20001514 	.word	0x20001514
 800e334:	20001518 	.word	0x20001518
 800e338:	200015c8 	.word	0x200015c8
 800e33c:	20001528 	.word	0x20001528
 800e340:	08011870 	.word	0x08011870

0800e344 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b086      	sub	sp, #24
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	2b00      	cmp	r3, #0
 800e354:	d10a      	bne.n	800e36c <pvTimerGetTimerID+0x28>
	__asm volatile
 800e356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e35a:	f383 8811 	msr	BASEPRI, r3
 800e35e:	f3bf 8f6f 	isb	sy
 800e362:	f3bf 8f4f 	dsb	sy
 800e366:	60fb      	str	r3, [r7, #12]
}
 800e368:	bf00      	nop
 800e36a:	e7fe      	b.n	800e36a <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800e36c:	f000 f93a 	bl	800e5e4 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800e370:	697b      	ldr	r3, [r7, #20]
 800e372:	69db      	ldr	r3, [r3, #28]
 800e374:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800e376:	f000 f965 	bl	800e644 <vPortExitCritical>

	return pvReturn;
 800e37a:	693b      	ldr	r3, [r7, #16]
}
 800e37c:	4618      	mov	r0, r3
 800e37e:	3718      	adds	r7, #24
 800e380:	46bd      	mov	sp, r7
 800e382:	bd80      	pop	{r7, pc}

0800e384 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e384:	b480      	push	{r7}
 800e386:	b085      	sub	sp, #20
 800e388:	af00      	add	r7, sp, #0
 800e38a:	60f8      	str	r0, [r7, #12]
 800e38c:	60b9      	str	r1, [r7, #8]
 800e38e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	3b04      	subs	r3, #4
 800e394:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e39c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	3b04      	subs	r3, #4
 800e3a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e3a4:	68bb      	ldr	r3, [r7, #8]
 800e3a6:	f023 0201 	bic.w	r2, r3, #1
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	3b04      	subs	r3, #4
 800e3b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e3b4:	4a0c      	ldr	r2, [pc, #48]	; (800e3e8 <pxPortInitialiseStack+0x64>)
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	3b14      	subs	r3, #20
 800e3be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e3c0:	687a      	ldr	r2, [r7, #4]
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	3b04      	subs	r3, #4
 800e3ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	f06f 0202 	mvn.w	r2, #2
 800e3d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	3b20      	subs	r3, #32
 800e3d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e3da:	68fb      	ldr	r3, [r7, #12]
}
 800e3dc:	4618      	mov	r0, r3
 800e3de:	3714      	adds	r7, #20
 800e3e0:	46bd      	mov	sp, r7
 800e3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e6:	4770      	bx	lr
 800e3e8:	0800e3ed 	.word	0x0800e3ed

0800e3ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e3ec:	b480      	push	{r7}
 800e3ee:	b085      	sub	sp, #20
 800e3f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e3f6:	4b12      	ldr	r3, [pc, #72]	; (800e440 <prvTaskExitError+0x54>)
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3fe:	d00a      	beq.n	800e416 <prvTaskExitError+0x2a>
	__asm volatile
 800e400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e404:	f383 8811 	msr	BASEPRI, r3
 800e408:	f3bf 8f6f 	isb	sy
 800e40c:	f3bf 8f4f 	dsb	sy
 800e410:	60fb      	str	r3, [r7, #12]
}
 800e412:	bf00      	nop
 800e414:	e7fe      	b.n	800e414 <prvTaskExitError+0x28>
	__asm volatile
 800e416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e41a:	f383 8811 	msr	BASEPRI, r3
 800e41e:	f3bf 8f6f 	isb	sy
 800e422:	f3bf 8f4f 	dsb	sy
 800e426:	60bb      	str	r3, [r7, #8]
}
 800e428:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e42a:	bf00      	nop
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d0fc      	beq.n	800e42c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e432:	bf00      	nop
 800e434:	bf00      	nop
 800e436:	3714      	adds	r7, #20
 800e438:	46bd      	mov	sp, r7
 800e43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e43e:	4770      	bx	lr
 800e440:	20000010 	.word	0x20000010
	...

0800e450 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e450:	4b07      	ldr	r3, [pc, #28]	; (800e470 <pxCurrentTCBConst2>)
 800e452:	6819      	ldr	r1, [r3, #0]
 800e454:	6808      	ldr	r0, [r1, #0]
 800e456:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e45a:	f380 8809 	msr	PSP, r0
 800e45e:	f3bf 8f6f 	isb	sy
 800e462:	f04f 0000 	mov.w	r0, #0
 800e466:	f380 8811 	msr	BASEPRI, r0
 800e46a:	4770      	bx	lr
 800e46c:	f3af 8000 	nop.w

0800e470 <pxCurrentTCBConst2>:
 800e470:	20000fec 	.word	0x20000fec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e474:	bf00      	nop
 800e476:	bf00      	nop

0800e478 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e478:	4808      	ldr	r0, [pc, #32]	; (800e49c <prvPortStartFirstTask+0x24>)
 800e47a:	6800      	ldr	r0, [r0, #0]
 800e47c:	6800      	ldr	r0, [r0, #0]
 800e47e:	f380 8808 	msr	MSP, r0
 800e482:	f04f 0000 	mov.w	r0, #0
 800e486:	f380 8814 	msr	CONTROL, r0
 800e48a:	b662      	cpsie	i
 800e48c:	b661      	cpsie	f
 800e48e:	f3bf 8f4f 	dsb	sy
 800e492:	f3bf 8f6f 	isb	sy
 800e496:	df00      	svc	0
 800e498:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e49a:	bf00      	nop
 800e49c:	e000ed08 	.word	0xe000ed08

0800e4a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b086      	sub	sp, #24
 800e4a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e4a6:	4b46      	ldr	r3, [pc, #280]	; (800e5c0 <xPortStartScheduler+0x120>)
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	4a46      	ldr	r2, [pc, #280]	; (800e5c4 <xPortStartScheduler+0x124>)
 800e4ac:	4293      	cmp	r3, r2
 800e4ae:	d10a      	bne.n	800e4c6 <xPortStartScheduler+0x26>
	__asm volatile
 800e4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4b4:	f383 8811 	msr	BASEPRI, r3
 800e4b8:	f3bf 8f6f 	isb	sy
 800e4bc:	f3bf 8f4f 	dsb	sy
 800e4c0:	613b      	str	r3, [r7, #16]
}
 800e4c2:	bf00      	nop
 800e4c4:	e7fe      	b.n	800e4c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e4c6:	4b3e      	ldr	r3, [pc, #248]	; (800e5c0 <xPortStartScheduler+0x120>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	4a3f      	ldr	r2, [pc, #252]	; (800e5c8 <xPortStartScheduler+0x128>)
 800e4cc:	4293      	cmp	r3, r2
 800e4ce:	d10a      	bne.n	800e4e6 <xPortStartScheduler+0x46>
	__asm volatile
 800e4d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4d4:	f383 8811 	msr	BASEPRI, r3
 800e4d8:	f3bf 8f6f 	isb	sy
 800e4dc:	f3bf 8f4f 	dsb	sy
 800e4e0:	60fb      	str	r3, [r7, #12]
}
 800e4e2:	bf00      	nop
 800e4e4:	e7fe      	b.n	800e4e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e4e6:	4b39      	ldr	r3, [pc, #228]	; (800e5cc <xPortStartScheduler+0x12c>)
 800e4e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e4ea:	697b      	ldr	r3, [r7, #20]
 800e4ec:	781b      	ldrb	r3, [r3, #0]
 800e4ee:	b2db      	uxtb	r3, r3
 800e4f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e4f2:	697b      	ldr	r3, [r7, #20]
 800e4f4:	22ff      	movs	r2, #255	; 0xff
 800e4f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e4f8:	697b      	ldr	r3, [r7, #20]
 800e4fa:	781b      	ldrb	r3, [r3, #0]
 800e4fc:	b2db      	uxtb	r3, r3
 800e4fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e500:	78fb      	ldrb	r3, [r7, #3]
 800e502:	b2db      	uxtb	r3, r3
 800e504:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e508:	b2da      	uxtb	r2, r3
 800e50a:	4b31      	ldr	r3, [pc, #196]	; (800e5d0 <xPortStartScheduler+0x130>)
 800e50c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e50e:	4b31      	ldr	r3, [pc, #196]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e510:	2207      	movs	r2, #7
 800e512:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e514:	e009      	b.n	800e52a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800e516:	4b2f      	ldr	r3, [pc, #188]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	3b01      	subs	r3, #1
 800e51c:	4a2d      	ldr	r2, [pc, #180]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e51e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e520:	78fb      	ldrb	r3, [r7, #3]
 800e522:	b2db      	uxtb	r3, r3
 800e524:	005b      	lsls	r3, r3, #1
 800e526:	b2db      	uxtb	r3, r3
 800e528:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e52a:	78fb      	ldrb	r3, [r7, #3]
 800e52c:	b2db      	uxtb	r3, r3
 800e52e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e532:	2b80      	cmp	r3, #128	; 0x80
 800e534:	d0ef      	beq.n	800e516 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e536:	4b27      	ldr	r3, [pc, #156]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	f1c3 0307 	rsb	r3, r3, #7
 800e53e:	2b04      	cmp	r3, #4
 800e540:	d00a      	beq.n	800e558 <xPortStartScheduler+0xb8>
	__asm volatile
 800e542:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e546:	f383 8811 	msr	BASEPRI, r3
 800e54a:	f3bf 8f6f 	isb	sy
 800e54e:	f3bf 8f4f 	dsb	sy
 800e552:	60bb      	str	r3, [r7, #8]
}
 800e554:	bf00      	nop
 800e556:	e7fe      	b.n	800e556 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e558:	4b1e      	ldr	r3, [pc, #120]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	021b      	lsls	r3, r3, #8
 800e55e:	4a1d      	ldr	r2, [pc, #116]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e560:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e562:	4b1c      	ldr	r3, [pc, #112]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e56a:	4a1a      	ldr	r2, [pc, #104]	; (800e5d4 <xPortStartScheduler+0x134>)
 800e56c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	b2da      	uxtb	r2, r3
 800e572:	697b      	ldr	r3, [r7, #20]
 800e574:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e576:	4b18      	ldr	r3, [pc, #96]	; (800e5d8 <xPortStartScheduler+0x138>)
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	4a17      	ldr	r2, [pc, #92]	; (800e5d8 <xPortStartScheduler+0x138>)
 800e57c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e580:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e582:	4b15      	ldr	r3, [pc, #84]	; (800e5d8 <xPortStartScheduler+0x138>)
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	4a14      	ldr	r2, [pc, #80]	; (800e5d8 <xPortStartScheduler+0x138>)
 800e588:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e58c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e58e:	f000 f8dd 	bl	800e74c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e592:	4b12      	ldr	r3, [pc, #72]	; (800e5dc <xPortStartScheduler+0x13c>)
 800e594:	2200      	movs	r2, #0
 800e596:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e598:	f000 f8fc 	bl	800e794 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e59c:	4b10      	ldr	r3, [pc, #64]	; (800e5e0 <xPortStartScheduler+0x140>)
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	4a0f      	ldr	r2, [pc, #60]	; (800e5e0 <xPortStartScheduler+0x140>)
 800e5a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e5a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e5a8:	f7ff ff66 	bl	800e478 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e5ac:	f7fe fc7c 	bl	800cea8 <vTaskSwitchContext>
	prvTaskExitError();
 800e5b0:	f7ff ff1c 	bl	800e3ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e5b4:	2300      	movs	r3, #0
}
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	3718      	adds	r7, #24
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	bd80      	pop	{r7, pc}
 800e5be:	bf00      	nop
 800e5c0:	e000ed00 	.word	0xe000ed00
 800e5c4:	410fc271 	.word	0x410fc271
 800e5c8:	410fc270 	.word	0x410fc270
 800e5cc:	e000e400 	.word	0xe000e400
 800e5d0:	20001618 	.word	0x20001618
 800e5d4:	2000161c 	.word	0x2000161c
 800e5d8:	e000ed20 	.word	0xe000ed20
 800e5dc:	20000010 	.word	0x20000010
 800e5e0:	e000ef34 	.word	0xe000ef34

0800e5e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e5e4:	b480      	push	{r7}
 800e5e6:	b083      	sub	sp, #12
 800e5e8:	af00      	add	r7, sp, #0
	__asm volatile
 800e5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5ee:	f383 8811 	msr	BASEPRI, r3
 800e5f2:	f3bf 8f6f 	isb	sy
 800e5f6:	f3bf 8f4f 	dsb	sy
 800e5fa:	607b      	str	r3, [r7, #4]
}
 800e5fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e5fe:	4b0f      	ldr	r3, [pc, #60]	; (800e63c <vPortEnterCritical+0x58>)
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	3301      	adds	r3, #1
 800e604:	4a0d      	ldr	r2, [pc, #52]	; (800e63c <vPortEnterCritical+0x58>)
 800e606:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e608:	4b0c      	ldr	r3, [pc, #48]	; (800e63c <vPortEnterCritical+0x58>)
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	2b01      	cmp	r3, #1
 800e60e:	d10f      	bne.n	800e630 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e610:	4b0b      	ldr	r3, [pc, #44]	; (800e640 <vPortEnterCritical+0x5c>)
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	b2db      	uxtb	r3, r3
 800e616:	2b00      	cmp	r3, #0
 800e618:	d00a      	beq.n	800e630 <vPortEnterCritical+0x4c>
	__asm volatile
 800e61a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e61e:	f383 8811 	msr	BASEPRI, r3
 800e622:	f3bf 8f6f 	isb	sy
 800e626:	f3bf 8f4f 	dsb	sy
 800e62a:	603b      	str	r3, [r7, #0]
}
 800e62c:	bf00      	nop
 800e62e:	e7fe      	b.n	800e62e <vPortEnterCritical+0x4a>
	}
}
 800e630:	bf00      	nop
 800e632:	370c      	adds	r7, #12
 800e634:	46bd      	mov	sp, r7
 800e636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e63a:	4770      	bx	lr
 800e63c:	20000010 	.word	0x20000010
 800e640:	e000ed04 	.word	0xe000ed04

0800e644 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e644:	b480      	push	{r7}
 800e646:	b083      	sub	sp, #12
 800e648:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e64a:	4b12      	ldr	r3, [pc, #72]	; (800e694 <vPortExitCritical+0x50>)
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d10a      	bne.n	800e668 <vPortExitCritical+0x24>
	__asm volatile
 800e652:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e656:	f383 8811 	msr	BASEPRI, r3
 800e65a:	f3bf 8f6f 	isb	sy
 800e65e:	f3bf 8f4f 	dsb	sy
 800e662:	607b      	str	r3, [r7, #4]
}
 800e664:	bf00      	nop
 800e666:	e7fe      	b.n	800e666 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e668:	4b0a      	ldr	r3, [pc, #40]	; (800e694 <vPortExitCritical+0x50>)
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	3b01      	subs	r3, #1
 800e66e:	4a09      	ldr	r2, [pc, #36]	; (800e694 <vPortExitCritical+0x50>)
 800e670:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e672:	4b08      	ldr	r3, [pc, #32]	; (800e694 <vPortExitCritical+0x50>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	2b00      	cmp	r3, #0
 800e678:	d105      	bne.n	800e686 <vPortExitCritical+0x42>
 800e67a:	2300      	movs	r3, #0
 800e67c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	f383 8811 	msr	BASEPRI, r3
}
 800e684:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e686:	bf00      	nop
 800e688:	370c      	adds	r7, #12
 800e68a:	46bd      	mov	sp, r7
 800e68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e690:	4770      	bx	lr
 800e692:	bf00      	nop
 800e694:	20000010 	.word	0x20000010
	...

0800e6a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e6a0:	f3ef 8009 	mrs	r0, PSP
 800e6a4:	f3bf 8f6f 	isb	sy
 800e6a8:	4b15      	ldr	r3, [pc, #84]	; (800e700 <pxCurrentTCBConst>)
 800e6aa:	681a      	ldr	r2, [r3, #0]
 800e6ac:	f01e 0f10 	tst.w	lr, #16
 800e6b0:	bf08      	it	eq
 800e6b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e6b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6ba:	6010      	str	r0, [r2, #0]
 800e6bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e6c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e6c4:	f380 8811 	msr	BASEPRI, r0
 800e6c8:	f3bf 8f4f 	dsb	sy
 800e6cc:	f3bf 8f6f 	isb	sy
 800e6d0:	f7fe fbea 	bl	800cea8 <vTaskSwitchContext>
 800e6d4:	f04f 0000 	mov.w	r0, #0
 800e6d8:	f380 8811 	msr	BASEPRI, r0
 800e6dc:	bc09      	pop	{r0, r3}
 800e6de:	6819      	ldr	r1, [r3, #0]
 800e6e0:	6808      	ldr	r0, [r1, #0]
 800e6e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6e6:	f01e 0f10 	tst.w	lr, #16
 800e6ea:	bf08      	it	eq
 800e6ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e6f0:	f380 8809 	msr	PSP, r0
 800e6f4:	f3bf 8f6f 	isb	sy
 800e6f8:	4770      	bx	lr
 800e6fa:	bf00      	nop
 800e6fc:	f3af 8000 	nop.w

0800e700 <pxCurrentTCBConst>:
 800e700:	20000fec 	.word	0x20000fec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e704:	bf00      	nop
 800e706:	bf00      	nop

0800e708 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b082      	sub	sp, #8
 800e70c:	af00      	add	r7, sp, #0
	__asm volatile
 800e70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e712:	f383 8811 	msr	BASEPRI, r3
 800e716:	f3bf 8f6f 	isb	sy
 800e71a:	f3bf 8f4f 	dsb	sy
 800e71e:	607b      	str	r3, [r7, #4]
}
 800e720:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e722:	f7fe fb07 	bl	800cd34 <xTaskIncrementTick>
 800e726:	4603      	mov	r3, r0
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d003      	beq.n	800e734 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e72c:	4b06      	ldr	r3, [pc, #24]	; (800e748 <xPortSysTickHandler+0x40>)
 800e72e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e732:	601a      	str	r2, [r3, #0]
 800e734:	2300      	movs	r3, #0
 800e736:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e738:	683b      	ldr	r3, [r7, #0]
 800e73a:	f383 8811 	msr	BASEPRI, r3
}
 800e73e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e740:	bf00      	nop
 800e742:	3708      	adds	r7, #8
 800e744:	46bd      	mov	sp, r7
 800e746:	bd80      	pop	{r7, pc}
 800e748:	e000ed04 	.word	0xe000ed04

0800e74c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e74c:	b480      	push	{r7}
 800e74e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e750:	4b0b      	ldr	r3, [pc, #44]	; (800e780 <vPortSetupTimerInterrupt+0x34>)
 800e752:	2200      	movs	r2, #0
 800e754:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e756:	4b0b      	ldr	r3, [pc, #44]	; (800e784 <vPortSetupTimerInterrupt+0x38>)
 800e758:	2200      	movs	r2, #0
 800e75a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e75c:	4b0a      	ldr	r3, [pc, #40]	; (800e788 <vPortSetupTimerInterrupt+0x3c>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	4a0a      	ldr	r2, [pc, #40]	; (800e78c <vPortSetupTimerInterrupt+0x40>)
 800e762:	fba2 2303 	umull	r2, r3, r2, r3
 800e766:	099b      	lsrs	r3, r3, #6
 800e768:	4a09      	ldr	r2, [pc, #36]	; (800e790 <vPortSetupTimerInterrupt+0x44>)
 800e76a:	3b01      	subs	r3, #1
 800e76c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e76e:	4b04      	ldr	r3, [pc, #16]	; (800e780 <vPortSetupTimerInterrupt+0x34>)
 800e770:	2207      	movs	r2, #7
 800e772:	601a      	str	r2, [r3, #0]
}
 800e774:	bf00      	nop
 800e776:	46bd      	mov	sp, r7
 800e778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e77c:	4770      	bx	lr
 800e77e:	bf00      	nop
 800e780:	e000e010 	.word	0xe000e010
 800e784:	e000e018 	.word	0xe000e018
 800e788:	20000004 	.word	0x20000004
 800e78c:	10624dd3 	.word	0x10624dd3
 800e790:	e000e014 	.word	0xe000e014

0800e794 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e794:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e7a4 <vPortEnableVFP+0x10>
 800e798:	6801      	ldr	r1, [r0, #0]
 800e79a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e79e:	6001      	str	r1, [r0, #0]
 800e7a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e7a2:	bf00      	nop
 800e7a4:	e000ed88 	.word	0xe000ed88

0800e7a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e7a8:	b480      	push	{r7}
 800e7aa:	b085      	sub	sp, #20
 800e7ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e7ae:	f3ef 8305 	mrs	r3, IPSR
 800e7b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	2b0f      	cmp	r3, #15
 800e7b8:	d914      	bls.n	800e7e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e7ba:	4a17      	ldr	r2, [pc, #92]	; (800e818 <vPortValidateInterruptPriority+0x70>)
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	4413      	add	r3, r2
 800e7c0:	781b      	ldrb	r3, [r3, #0]
 800e7c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e7c4:	4b15      	ldr	r3, [pc, #84]	; (800e81c <vPortValidateInterruptPriority+0x74>)
 800e7c6:	781b      	ldrb	r3, [r3, #0]
 800e7c8:	7afa      	ldrb	r2, [r7, #11]
 800e7ca:	429a      	cmp	r2, r3
 800e7cc:	d20a      	bcs.n	800e7e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800e7ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7d2:	f383 8811 	msr	BASEPRI, r3
 800e7d6:	f3bf 8f6f 	isb	sy
 800e7da:	f3bf 8f4f 	dsb	sy
 800e7de:	607b      	str	r3, [r7, #4]
}
 800e7e0:	bf00      	nop
 800e7e2:	e7fe      	b.n	800e7e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e7e4:	4b0e      	ldr	r3, [pc, #56]	; (800e820 <vPortValidateInterruptPriority+0x78>)
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e7ec:	4b0d      	ldr	r3, [pc, #52]	; (800e824 <vPortValidateInterruptPriority+0x7c>)
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	429a      	cmp	r2, r3
 800e7f2:	d90a      	bls.n	800e80a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800e7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7f8:	f383 8811 	msr	BASEPRI, r3
 800e7fc:	f3bf 8f6f 	isb	sy
 800e800:	f3bf 8f4f 	dsb	sy
 800e804:	603b      	str	r3, [r7, #0]
}
 800e806:	bf00      	nop
 800e808:	e7fe      	b.n	800e808 <vPortValidateInterruptPriority+0x60>
	}
 800e80a:	bf00      	nop
 800e80c:	3714      	adds	r7, #20
 800e80e:	46bd      	mov	sp, r7
 800e810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e814:	4770      	bx	lr
 800e816:	bf00      	nop
 800e818:	e000e3f0 	.word	0xe000e3f0
 800e81c:	20001618 	.word	0x20001618
 800e820:	e000ed0c 	.word	0xe000ed0c
 800e824:	2000161c 	.word	0x2000161c

0800e828 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b08a      	sub	sp, #40	; 0x28
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e830:	2300      	movs	r3, #0
 800e832:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e834:	f7fe f9b0 	bl	800cb98 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e838:	4b5b      	ldr	r3, [pc, #364]	; (800e9a8 <pvPortMalloc+0x180>)
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d101      	bne.n	800e844 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e840:	f000 f920 	bl	800ea84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e844:	4b59      	ldr	r3, [pc, #356]	; (800e9ac <pvPortMalloc+0x184>)
 800e846:	681a      	ldr	r2, [r3, #0]
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	4013      	ands	r3, r2
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	f040 8093 	bne.w	800e978 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d01d      	beq.n	800e894 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800e858:	2208      	movs	r2, #8
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	4413      	add	r3, r2
 800e85e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	f003 0307 	and.w	r3, r3, #7
 800e866:	2b00      	cmp	r3, #0
 800e868:	d014      	beq.n	800e894 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	f023 0307 	bic.w	r3, r3, #7
 800e870:	3308      	adds	r3, #8
 800e872:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	f003 0307 	and.w	r3, r3, #7
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d00a      	beq.n	800e894 <pvPortMalloc+0x6c>
	__asm volatile
 800e87e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e882:	f383 8811 	msr	BASEPRI, r3
 800e886:	f3bf 8f6f 	isb	sy
 800e88a:	f3bf 8f4f 	dsb	sy
 800e88e:	617b      	str	r3, [r7, #20]
}
 800e890:	bf00      	nop
 800e892:	e7fe      	b.n	800e892 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	2b00      	cmp	r3, #0
 800e898:	d06e      	beq.n	800e978 <pvPortMalloc+0x150>
 800e89a:	4b45      	ldr	r3, [pc, #276]	; (800e9b0 <pvPortMalloc+0x188>)
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	687a      	ldr	r2, [r7, #4]
 800e8a0:	429a      	cmp	r2, r3
 800e8a2:	d869      	bhi.n	800e978 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e8a4:	4b43      	ldr	r3, [pc, #268]	; (800e9b4 <pvPortMalloc+0x18c>)
 800e8a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e8a8:	4b42      	ldr	r3, [pc, #264]	; (800e9b4 <pvPortMalloc+0x18c>)
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e8ae:	e004      	b.n	800e8ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800e8b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e8b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e8ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8bc:	685b      	ldr	r3, [r3, #4]
 800e8be:	687a      	ldr	r2, [r7, #4]
 800e8c0:	429a      	cmp	r2, r3
 800e8c2:	d903      	bls.n	800e8cc <pvPortMalloc+0xa4>
 800e8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d1f1      	bne.n	800e8b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e8cc:	4b36      	ldr	r3, [pc, #216]	; (800e9a8 <pvPortMalloc+0x180>)
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e8d2:	429a      	cmp	r2, r3
 800e8d4:	d050      	beq.n	800e978 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e8d6:	6a3b      	ldr	r3, [r7, #32]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	2208      	movs	r2, #8
 800e8dc:	4413      	add	r3, r2
 800e8de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e8e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8e2:	681a      	ldr	r2, [r3, #0]
 800e8e4:	6a3b      	ldr	r3, [r7, #32]
 800e8e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8ea:	685a      	ldr	r2, [r3, #4]
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	1ad2      	subs	r2, r2, r3
 800e8f0:	2308      	movs	r3, #8
 800e8f2:	005b      	lsls	r3, r3, #1
 800e8f4:	429a      	cmp	r2, r3
 800e8f6:	d91f      	bls.n	800e938 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e8f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	4413      	add	r3, r2
 800e8fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e900:	69bb      	ldr	r3, [r7, #24]
 800e902:	f003 0307 	and.w	r3, r3, #7
 800e906:	2b00      	cmp	r3, #0
 800e908:	d00a      	beq.n	800e920 <pvPortMalloc+0xf8>
	__asm volatile
 800e90a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e90e:	f383 8811 	msr	BASEPRI, r3
 800e912:	f3bf 8f6f 	isb	sy
 800e916:	f3bf 8f4f 	dsb	sy
 800e91a:	613b      	str	r3, [r7, #16]
}
 800e91c:	bf00      	nop
 800e91e:	e7fe      	b.n	800e91e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e922:	685a      	ldr	r2, [r3, #4]
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	1ad2      	subs	r2, r2, r3
 800e928:	69bb      	ldr	r3, [r7, #24]
 800e92a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e92e:	687a      	ldr	r2, [r7, #4]
 800e930:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e932:	69b8      	ldr	r0, [r7, #24]
 800e934:	f000 f908 	bl	800eb48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e938:	4b1d      	ldr	r3, [pc, #116]	; (800e9b0 <pvPortMalloc+0x188>)
 800e93a:	681a      	ldr	r2, [r3, #0]
 800e93c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e93e:	685b      	ldr	r3, [r3, #4]
 800e940:	1ad3      	subs	r3, r2, r3
 800e942:	4a1b      	ldr	r2, [pc, #108]	; (800e9b0 <pvPortMalloc+0x188>)
 800e944:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e946:	4b1a      	ldr	r3, [pc, #104]	; (800e9b0 <pvPortMalloc+0x188>)
 800e948:	681a      	ldr	r2, [r3, #0]
 800e94a:	4b1b      	ldr	r3, [pc, #108]	; (800e9b8 <pvPortMalloc+0x190>)
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	429a      	cmp	r2, r3
 800e950:	d203      	bcs.n	800e95a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e952:	4b17      	ldr	r3, [pc, #92]	; (800e9b0 <pvPortMalloc+0x188>)
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	4a18      	ldr	r2, [pc, #96]	; (800e9b8 <pvPortMalloc+0x190>)
 800e958:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e95a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e95c:	685a      	ldr	r2, [r3, #4]
 800e95e:	4b13      	ldr	r3, [pc, #76]	; (800e9ac <pvPortMalloc+0x184>)
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	431a      	orrs	r2, r3
 800e964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e966:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e96a:	2200      	movs	r2, #0
 800e96c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e96e:	4b13      	ldr	r3, [pc, #76]	; (800e9bc <pvPortMalloc+0x194>)
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	3301      	adds	r3, #1
 800e974:	4a11      	ldr	r2, [pc, #68]	; (800e9bc <pvPortMalloc+0x194>)
 800e976:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e978:	f7fe f91c 	bl	800cbb4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e97c:	69fb      	ldr	r3, [r7, #28]
 800e97e:	f003 0307 	and.w	r3, r3, #7
 800e982:	2b00      	cmp	r3, #0
 800e984:	d00a      	beq.n	800e99c <pvPortMalloc+0x174>
	__asm volatile
 800e986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e98a:	f383 8811 	msr	BASEPRI, r3
 800e98e:	f3bf 8f6f 	isb	sy
 800e992:	f3bf 8f4f 	dsb	sy
 800e996:	60fb      	str	r3, [r7, #12]
}
 800e998:	bf00      	nop
 800e99a:	e7fe      	b.n	800e99a <pvPortMalloc+0x172>
	return pvReturn;
 800e99c:	69fb      	ldr	r3, [r7, #28]
}
 800e99e:	4618      	mov	r0, r3
 800e9a0:	3728      	adds	r7, #40	; 0x28
 800e9a2:	46bd      	mov	sp, r7
 800e9a4:	bd80      	pop	{r7, pc}
 800e9a6:	bf00      	nop
 800e9a8:	20009628 	.word	0x20009628
 800e9ac:	2000963c 	.word	0x2000963c
 800e9b0:	2000962c 	.word	0x2000962c
 800e9b4:	20009620 	.word	0x20009620
 800e9b8:	20009630 	.word	0x20009630
 800e9bc:	20009634 	.word	0x20009634

0800e9c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e9c0:	b580      	push	{r7, lr}
 800e9c2:	b086      	sub	sp, #24
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d04d      	beq.n	800ea6e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e9d2:	2308      	movs	r3, #8
 800e9d4:	425b      	negs	r3, r3
 800e9d6:	697a      	ldr	r2, [r7, #20]
 800e9d8:	4413      	add	r3, r2
 800e9da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e9dc:	697b      	ldr	r3, [r7, #20]
 800e9de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e9e0:	693b      	ldr	r3, [r7, #16]
 800e9e2:	685a      	ldr	r2, [r3, #4]
 800e9e4:	4b24      	ldr	r3, [pc, #144]	; (800ea78 <vPortFree+0xb8>)
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	4013      	ands	r3, r2
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d10a      	bne.n	800ea04 <vPortFree+0x44>
	__asm volatile
 800e9ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9f2:	f383 8811 	msr	BASEPRI, r3
 800e9f6:	f3bf 8f6f 	isb	sy
 800e9fa:	f3bf 8f4f 	dsb	sy
 800e9fe:	60fb      	str	r3, [r7, #12]
}
 800ea00:	bf00      	nop
 800ea02:	e7fe      	b.n	800ea02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ea04:	693b      	ldr	r3, [r7, #16]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d00a      	beq.n	800ea22 <vPortFree+0x62>
	__asm volatile
 800ea0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea10:	f383 8811 	msr	BASEPRI, r3
 800ea14:	f3bf 8f6f 	isb	sy
 800ea18:	f3bf 8f4f 	dsb	sy
 800ea1c:	60bb      	str	r3, [r7, #8]
}
 800ea1e:	bf00      	nop
 800ea20:	e7fe      	b.n	800ea20 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ea22:	693b      	ldr	r3, [r7, #16]
 800ea24:	685a      	ldr	r2, [r3, #4]
 800ea26:	4b14      	ldr	r3, [pc, #80]	; (800ea78 <vPortFree+0xb8>)
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	4013      	ands	r3, r2
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d01e      	beq.n	800ea6e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ea30:	693b      	ldr	r3, [r7, #16]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d11a      	bne.n	800ea6e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ea38:	693b      	ldr	r3, [r7, #16]
 800ea3a:	685a      	ldr	r2, [r3, #4]
 800ea3c:	4b0e      	ldr	r3, [pc, #56]	; (800ea78 <vPortFree+0xb8>)
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	43db      	mvns	r3, r3
 800ea42:	401a      	ands	r2, r3
 800ea44:	693b      	ldr	r3, [r7, #16]
 800ea46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ea48:	f7fe f8a6 	bl	800cb98 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ea4c:	693b      	ldr	r3, [r7, #16]
 800ea4e:	685a      	ldr	r2, [r3, #4]
 800ea50:	4b0a      	ldr	r3, [pc, #40]	; (800ea7c <vPortFree+0xbc>)
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	4413      	add	r3, r2
 800ea56:	4a09      	ldr	r2, [pc, #36]	; (800ea7c <vPortFree+0xbc>)
 800ea58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ea5a:	6938      	ldr	r0, [r7, #16]
 800ea5c:	f000 f874 	bl	800eb48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ea60:	4b07      	ldr	r3, [pc, #28]	; (800ea80 <vPortFree+0xc0>)
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	3301      	adds	r3, #1
 800ea66:	4a06      	ldr	r2, [pc, #24]	; (800ea80 <vPortFree+0xc0>)
 800ea68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ea6a:	f7fe f8a3 	bl	800cbb4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ea6e:	bf00      	nop
 800ea70:	3718      	adds	r7, #24
 800ea72:	46bd      	mov	sp, r7
 800ea74:	bd80      	pop	{r7, pc}
 800ea76:	bf00      	nop
 800ea78:	2000963c 	.word	0x2000963c
 800ea7c:	2000962c 	.word	0x2000962c
 800ea80:	20009638 	.word	0x20009638

0800ea84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ea84:	b480      	push	{r7}
 800ea86:	b085      	sub	sp, #20
 800ea88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ea8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ea8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ea90:	4b27      	ldr	r3, [pc, #156]	; (800eb30 <prvHeapInit+0xac>)
 800ea92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	f003 0307 	and.w	r3, r3, #7
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d00c      	beq.n	800eab8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	3307      	adds	r3, #7
 800eaa2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	f023 0307 	bic.w	r3, r3, #7
 800eaaa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800eaac:	68ba      	ldr	r2, [r7, #8]
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	1ad3      	subs	r3, r2, r3
 800eab2:	4a1f      	ldr	r2, [pc, #124]	; (800eb30 <prvHeapInit+0xac>)
 800eab4:	4413      	add	r3, r2
 800eab6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800eabc:	4a1d      	ldr	r2, [pc, #116]	; (800eb34 <prvHeapInit+0xb0>)
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800eac2:	4b1c      	ldr	r3, [pc, #112]	; (800eb34 <prvHeapInit+0xb0>)
 800eac4:	2200      	movs	r2, #0
 800eac6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	68ba      	ldr	r2, [r7, #8]
 800eacc:	4413      	add	r3, r2
 800eace:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ead0:	2208      	movs	r2, #8
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	1a9b      	subs	r3, r3, r2
 800ead6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	f023 0307 	bic.w	r3, r3, #7
 800eade:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	4a15      	ldr	r2, [pc, #84]	; (800eb38 <prvHeapInit+0xb4>)
 800eae4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800eae6:	4b14      	ldr	r3, [pc, #80]	; (800eb38 <prvHeapInit+0xb4>)
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	2200      	movs	r2, #0
 800eaec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800eaee:	4b12      	ldr	r3, [pc, #72]	; (800eb38 <prvHeapInit+0xb4>)
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800eafa:	683b      	ldr	r3, [r7, #0]
 800eafc:	68fa      	ldr	r2, [r7, #12]
 800eafe:	1ad2      	subs	r2, r2, r3
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800eb04:	4b0c      	ldr	r3, [pc, #48]	; (800eb38 <prvHeapInit+0xb4>)
 800eb06:	681a      	ldr	r2, [r3, #0]
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800eb0c:	683b      	ldr	r3, [r7, #0]
 800eb0e:	685b      	ldr	r3, [r3, #4]
 800eb10:	4a0a      	ldr	r2, [pc, #40]	; (800eb3c <prvHeapInit+0xb8>)
 800eb12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800eb14:	683b      	ldr	r3, [r7, #0]
 800eb16:	685b      	ldr	r3, [r3, #4]
 800eb18:	4a09      	ldr	r2, [pc, #36]	; (800eb40 <prvHeapInit+0xbc>)
 800eb1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800eb1c:	4b09      	ldr	r3, [pc, #36]	; (800eb44 <prvHeapInit+0xc0>)
 800eb1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800eb22:	601a      	str	r2, [r3, #0]
}
 800eb24:	bf00      	nop
 800eb26:	3714      	adds	r7, #20
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb2e:	4770      	bx	lr
 800eb30:	20001620 	.word	0x20001620
 800eb34:	20009620 	.word	0x20009620
 800eb38:	20009628 	.word	0x20009628
 800eb3c:	20009630 	.word	0x20009630
 800eb40:	2000962c 	.word	0x2000962c
 800eb44:	2000963c 	.word	0x2000963c

0800eb48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800eb48:	b480      	push	{r7}
 800eb4a:	b085      	sub	sp, #20
 800eb4c:	af00      	add	r7, sp, #0
 800eb4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800eb50:	4b28      	ldr	r3, [pc, #160]	; (800ebf4 <prvInsertBlockIntoFreeList+0xac>)
 800eb52:	60fb      	str	r3, [r7, #12]
 800eb54:	e002      	b.n	800eb5c <prvInsertBlockIntoFreeList+0x14>
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	60fb      	str	r3, [r7, #12]
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	687a      	ldr	r2, [r7, #4]
 800eb62:	429a      	cmp	r2, r3
 800eb64:	d8f7      	bhi.n	800eb56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	685b      	ldr	r3, [r3, #4]
 800eb6e:	68ba      	ldr	r2, [r7, #8]
 800eb70:	4413      	add	r3, r2
 800eb72:	687a      	ldr	r2, [r7, #4]
 800eb74:	429a      	cmp	r2, r3
 800eb76:	d108      	bne.n	800eb8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	685a      	ldr	r2, [r3, #4]
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	685b      	ldr	r3, [r3, #4]
 800eb80:	441a      	add	r2, r3
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	685b      	ldr	r3, [r3, #4]
 800eb92:	68ba      	ldr	r2, [r7, #8]
 800eb94:	441a      	add	r2, r3
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	429a      	cmp	r2, r3
 800eb9c:	d118      	bne.n	800ebd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	681a      	ldr	r2, [r3, #0]
 800eba2:	4b15      	ldr	r3, [pc, #84]	; (800ebf8 <prvInsertBlockIntoFreeList+0xb0>)
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	429a      	cmp	r2, r3
 800eba8:	d00d      	beq.n	800ebc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	685a      	ldr	r2, [r3, #4]
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	685b      	ldr	r3, [r3, #4]
 800ebb4:	441a      	add	r2, r3
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	681a      	ldr	r2, [r3, #0]
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	601a      	str	r2, [r3, #0]
 800ebc4:	e008      	b.n	800ebd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ebc6:	4b0c      	ldr	r3, [pc, #48]	; (800ebf8 <prvInsertBlockIntoFreeList+0xb0>)
 800ebc8:	681a      	ldr	r2, [r3, #0]
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	601a      	str	r2, [r3, #0]
 800ebce:	e003      	b.n	800ebd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	681a      	ldr	r2, [r3, #0]
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ebd8:	68fa      	ldr	r2, [r7, #12]
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	429a      	cmp	r2, r3
 800ebde:	d002      	beq.n	800ebe6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	687a      	ldr	r2, [r7, #4]
 800ebe4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ebe6:	bf00      	nop
 800ebe8:	3714      	adds	r7, #20
 800ebea:	46bd      	mov	sp, r7
 800ebec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf0:	4770      	bx	lr
 800ebf2:	bf00      	nop
 800ebf4:	20009620 	.word	0x20009620
 800ebf8:	20009628 	.word	0x20009628

0800ebfc <__cvt>:
 800ebfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ec00:	ec55 4b10 	vmov	r4, r5, d0
 800ec04:	2d00      	cmp	r5, #0
 800ec06:	460e      	mov	r6, r1
 800ec08:	4619      	mov	r1, r3
 800ec0a:	462b      	mov	r3, r5
 800ec0c:	bfbb      	ittet	lt
 800ec0e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ec12:	461d      	movlt	r5, r3
 800ec14:	2300      	movge	r3, #0
 800ec16:	232d      	movlt	r3, #45	; 0x2d
 800ec18:	700b      	strb	r3, [r1, #0]
 800ec1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ec1c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ec20:	4691      	mov	r9, r2
 800ec22:	f023 0820 	bic.w	r8, r3, #32
 800ec26:	bfbc      	itt	lt
 800ec28:	4622      	movlt	r2, r4
 800ec2a:	4614      	movlt	r4, r2
 800ec2c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ec30:	d005      	beq.n	800ec3e <__cvt+0x42>
 800ec32:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ec36:	d100      	bne.n	800ec3a <__cvt+0x3e>
 800ec38:	3601      	adds	r6, #1
 800ec3a:	2102      	movs	r1, #2
 800ec3c:	e000      	b.n	800ec40 <__cvt+0x44>
 800ec3e:	2103      	movs	r1, #3
 800ec40:	ab03      	add	r3, sp, #12
 800ec42:	9301      	str	r3, [sp, #4]
 800ec44:	ab02      	add	r3, sp, #8
 800ec46:	9300      	str	r3, [sp, #0]
 800ec48:	ec45 4b10 	vmov	d0, r4, r5
 800ec4c:	4653      	mov	r3, sl
 800ec4e:	4632      	mov	r2, r6
 800ec50:	f000 fe9a 	bl	800f988 <_dtoa_r>
 800ec54:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ec58:	4607      	mov	r7, r0
 800ec5a:	d102      	bne.n	800ec62 <__cvt+0x66>
 800ec5c:	f019 0f01 	tst.w	r9, #1
 800ec60:	d022      	beq.n	800eca8 <__cvt+0xac>
 800ec62:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ec66:	eb07 0906 	add.w	r9, r7, r6
 800ec6a:	d110      	bne.n	800ec8e <__cvt+0x92>
 800ec6c:	783b      	ldrb	r3, [r7, #0]
 800ec6e:	2b30      	cmp	r3, #48	; 0x30
 800ec70:	d10a      	bne.n	800ec88 <__cvt+0x8c>
 800ec72:	2200      	movs	r2, #0
 800ec74:	2300      	movs	r3, #0
 800ec76:	4620      	mov	r0, r4
 800ec78:	4629      	mov	r1, r5
 800ec7a:	f7f1 ff45 	bl	8000b08 <__aeabi_dcmpeq>
 800ec7e:	b918      	cbnz	r0, 800ec88 <__cvt+0x8c>
 800ec80:	f1c6 0601 	rsb	r6, r6, #1
 800ec84:	f8ca 6000 	str.w	r6, [sl]
 800ec88:	f8da 3000 	ldr.w	r3, [sl]
 800ec8c:	4499      	add	r9, r3
 800ec8e:	2200      	movs	r2, #0
 800ec90:	2300      	movs	r3, #0
 800ec92:	4620      	mov	r0, r4
 800ec94:	4629      	mov	r1, r5
 800ec96:	f7f1 ff37 	bl	8000b08 <__aeabi_dcmpeq>
 800ec9a:	b108      	cbz	r0, 800eca0 <__cvt+0xa4>
 800ec9c:	f8cd 900c 	str.w	r9, [sp, #12]
 800eca0:	2230      	movs	r2, #48	; 0x30
 800eca2:	9b03      	ldr	r3, [sp, #12]
 800eca4:	454b      	cmp	r3, r9
 800eca6:	d307      	bcc.n	800ecb8 <__cvt+0xbc>
 800eca8:	9b03      	ldr	r3, [sp, #12]
 800ecaa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ecac:	1bdb      	subs	r3, r3, r7
 800ecae:	4638      	mov	r0, r7
 800ecb0:	6013      	str	r3, [r2, #0]
 800ecb2:	b004      	add	sp, #16
 800ecb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecb8:	1c59      	adds	r1, r3, #1
 800ecba:	9103      	str	r1, [sp, #12]
 800ecbc:	701a      	strb	r2, [r3, #0]
 800ecbe:	e7f0      	b.n	800eca2 <__cvt+0xa6>

0800ecc0 <__exponent>:
 800ecc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	2900      	cmp	r1, #0
 800ecc6:	bfb8      	it	lt
 800ecc8:	4249      	neglt	r1, r1
 800ecca:	f803 2b02 	strb.w	r2, [r3], #2
 800ecce:	bfb4      	ite	lt
 800ecd0:	222d      	movlt	r2, #45	; 0x2d
 800ecd2:	222b      	movge	r2, #43	; 0x2b
 800ecd4:	2909      	cmp	r1, #9
 800ecd6:	7042      	strb	r2, [r0, #1]
 800ecd8:	dd2a      	ble.n	800ed30 <__exponent+0x70>
 800ecda:	f10d 0207 	add.w	r2, sp, #7
 800ecde:	4617      	mov	r7, r2
 800ece0:	260a      	movs	r6, #10
 800ece2:	4694      	mov	ip, r2
 800ece4:	fb91 f5f6 	sdiv	r5, r1, r6
 800ece8:	fb06 1415 	mls	r4, r6, r5, r1
 800ecec:	3430      	adds	r4, #48	; 0x30
 800ecee:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800ecf2:	460c      	mov	r4, r1
 800ecf4:	2c63      	cmp	r4, #99	; 0x63
 800ecf6:	f102 32ff 	add.w	r2, r2, #4294967295
 800ecfa:	4629      	mov	r1, r5
 800ecfc:	dcf1      	bgt.n	800ece2 <__exponent+0x22>
 800ecfe:	3130      	adds	r1, #48	; 0x30
 800ed00:	f1ac 0402 	sub.w	r4, ip, #2
 800ed04:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ed08:	1c41      	adds	r1, r0, #1
 800ed0a:	4622      	mov	r2, r4
 800ed0c:	42ba      	cmp	r2, r7
 800ed0e:	d30a      	bcc.n	800ed26 <__exponent+0x66>
 800ed10:	f10d 0209 	add.w	r2, sp, #9
 800ed14:	eba2 020c 	sub.w	r2, r2, ip
 800ed18:	42bc      	cmp	r4, r7
 800ed1a:	bf88      	it	hi
 800ed1c:	2200      	movhi	r2, #0
 800ed1e:	4413      	add	r3, r2
 800ed20:	1a18      	subs	r0, r3, r0
 800ed22:	b003      	add	sp, #12
 800ed24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed26:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ed2a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800ed2e:	e7ed      	b.n	800ed0c <__exponent+0x4c>
 800ed30:	2330      	movs	r3, #48	; 0x30
 800ed32:	3130      	adds	r1, #48	; 0x30
 800ed34:	7083      	strb	r3, [r0, #2]
 800ed36:	70c1      	strb	r1, [r0, #3]
 800ed38:	1d03      	adds	r3, r0, #4
 800ed3a:	e7f1      	b.n	800ed20 <__exponent+0x60>

0800ed3c <_printf_float>:
 800ed3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed40:	ed2d 8b02 	vpush	{d8}
 800ed44:	b08d      	sub	sp, #52	; 0x34
 800ed46:	460c      	mov	r4, r1
 800ed48:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ed4c:	4616      	mov	r6, r2
 800ed4e:	461f      	mov	r7, r3
 800ed50:	4605      	mov	r5, r0
 800ed52:	f000 fcb5 	bl	800f6c0 <_localeconv_r>
 800ed56:	f8d0 a000 	ldr.w	sl, [r0]
 800ed5a:	4650      	mov	r0, sl
 800ed5c:	f7f1 faa8 	bl	80002b0 <strlen>
 800ed60:	2300      	movs	r3, #0
 800ed62:	930a      	str	r3, [sp, #40]	; 0x28
 800ed64:	6823      	ldr	r3, [r4, #0]
 800ed66:	9305      	str	r3, [sp, #20]
 800ed68:	f8d8 3000 	ldr.w	r3, [r8]
 800ed6c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ed70:	3307      	adds	r3, #7
 800ed72:	f023 0307 	bic.w	r3, r3, #7
 800ed76:	f103 0208 	add.w	r2, r3, #8
 800ed7a:	f8c8 2000 	str.w	r2, [r8]
 800ed7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ed82:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ed86:	9307      	str	r3, [sp, #28]
 800ed88:	f8cd 8018 	str.w	r8, [sp, #24]
 800ed8c:	ee08 0a10 	vmov	s16, r0
 800ed90:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800ed94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ed98:	4b9e      	ldr	r3, [pc, #632]	; (800f014 <_printf_float+0x2d8>)
 800ed9a:	f04f 32ff 	mov.w	r2, #4294967295
 800ed9e:	f7f1 fee5 	bl	8000b6c <__aeabi_dcmpun>
 800eda2:	bb88      	cbnz	r0, 800ee08 <_printf_float+0xcc>
 800eda4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eda8:	4b9a      	ldr	r3, [pc, #616]	; (800f014 <_printf_float+0x2d8>)
 800edaa:	f04f 32ff 	mov.w	r2, #4294967295
 800edae:	f7f1 febf 	bl	8000b30 <__aeabi_dcmple>
 800edb2:	bb48      	cbnz	r0, 800ee08 <_printf_float+0xcc>
 800edb4:	2200      	movs	r2, #0
 800edb6:	2300      	movs	r3, #0
 800edb8:	4640      	mov	r0, r8
 800edba:	4649      	mov	r1, r9
 800edbc:	f7f1 feae 	bl	8000b1c <__aeabi_dcmplt>
 800edc0:	b110      	cbz	r0, 800edc8 <_printf_float+0x8c>
 800edc2:	232d      	movs	r3, #45	; 0x2d
 800edc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800edc8:	4a93      	ldr	r2, [pc, #588]	; (800f018 <_printf_float+0x2dc>)
 800edca:	4b94      	ldr	r3, [pc, #592]	; (800f01c <_printf_float+0x2e0>)
 800edcc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800edd0:	bf94      	ite	ls
 800edd2:	4690      	movls	r8, r2
 800edd4:	4698      	movhi	r8, r3
 800edd6:	2303      	movs	r3, #3
 800edd8:	6123      	str	r3, [r4, #16]
 800edda:	9b05      	ldr	r3, [sp, #20]
 800eddc:	f023 0304 	bic.w	r3, r3, #4
 800ede0:	6023      	str	r3, [r4, #0]
 800ede2:	f04f 0900 	mov.w	r9, #0
 800ede6:	9700      	str	r7, [sp, #0]
 800ede8:	4633      	mov	r3, r6
 800edea:	aa0b      	add	r2, sp, #44	; 0x2c
 800edec:	4621      	mov	r1, r4
 800edee:	4628      	mov	r0, r5
 800edf0:	f000 f9da 	bl	800f1a8 <_printf_common>
 800edf4:	3001      	adds	r0, #1
 800edf6:	f040 8090 	bne.w	800ef1a <_printf_float+0x1de>
 800edfa:	f04f 30ff 	mov.w	r0, #4294967295
 800edfe:	b00d      	add	sp, #52	; 0x34
 800ee00:	ecbd 8b02 	vpop	{d8}
 800ee04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee08:	4642      	mov	r2, r8
 800ee0a:	464b      	mov	r3, r9
 800ee0c:	4640      	mov	r0, r8
 800ee0e:	4649      	mov	r1, r9
 800ee10:	f7f1 feac 	bl	8000b6c <__aeabi_dcmpun>
 800ee14:	b140      	cbz	r0, 800ee28 <_printf_float+0xec>
 800ee16:	464b      	mov	r3, r9
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	bfbc      	itt	lt
 800ee1c:	232d      	movlt	r3, #45	; 0x2d
 800ee1e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ee22:	4a7f      	ldr	r2, [pc, #508]	; (800f020 <_printf_float+0x2e4>)
 800ee24:	4b7f      	ldr	r3, [pc, #508]	; (800f024 <_printf_float+0x2e8>)
 800ee26:	e7d1      	b.n	800edcc <_printf_float+0x90>
 800ee28:	6863      	ldr	r3, [r4, #4]
 800ee2a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ee2e:	9206      	str	r2, [sp, #24]
 800ee30:	1c5a      	adds	r2, r3, #1
 800ee32:	d13f      	bne.n	800eeb4 <_printf_float+0x178>
 800ee34:	2306      	movs	r3, #6
 800ee36:	6063      	str	r3, [r4, #4]
 800ee38:	9b05      	ldr	r3, [sp, #20]
 800ee3a:	6861      	ldr	r1, [r4, #4]
 800ee3c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ee40:	2300      	movs	r3, #0
 800ee42:	9303      	str	r3, [sp, #12]
 800ee44:	ab0a      	add	r3, sp, #40	; 0x28
 800ee46:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ee4a:	ab09      	add	r3, sp, #36	; 0x24
 800ee4c:	ec49 8b10 	vmov	d0, r8, r9
 800ee50:	9300      	str	r3, [sp, #0]
 800ee52:	6022      	str	r2, [r4, #0]
 800ee54:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ee58:	4628      	mov	r0, r5
 800ee5a:	f7ff fecf 	bl	800ebfc <__cvt>
 800ee5e:	9b06      	ldr	r3, [sp, #24]
 800ee60:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ee62:	2b47      	cmp	r3, #71	; 0x47
 800ee64:	4680      	mov	r8, r0
 800ee66:	d108      	bne.n	800ee7a <_printf_float+0x13e>
 800ee68:	1cc8      	adds	r0, r1, #3
 800ee6a:	db02      	blt.n	800ee72 <_printf_float+0x136>
 800ee6c:	6863      	ldr	r3, [r4, #4]
 800ee6e:	4299      	cmp	r1, r3
 800ee70:	dd41      	ble.n	800eef6 <_printf_float+0x1ba>
 800ee72:	f1ab 0302 	sub.w	r3, fp, #2
 800ee76:	fa5f fb83 	uxtb.w	fp, r3
 800ee7a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ee7e:	d820      	bhi.n	800eec2 <_printf_float+0x186>
 800ee80:	3901      	subs	r1, #1
 800ee82:	465a      	mov	r2, fp
 800ee84:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ee88:	9109      	str	r1, [sp, #36]	; 0x24
 800ee8a:	f7ff ff19 	bl	800ecc0 <__exponent>
 800ee8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ee90:	1813      	adds	r3, r2, r0
 800ee92:	2a01      	cmp	r2, #1
 800ee94:	4681      	mov	r9, r0
 800ee96:	6123      	str	r3, [r4, #16]
 800ee98:	dc02      	bgt.n	800eea0 <_printf_float+0x164>
 800ee9a:	6822      	ldr	r2, [r4, #0]
 800ee9c:	07d2      	lsls	r2, r2, #31
 800ee9e:	d501      	bpl.n	800eea4 <_printf_float+0x168>
 800eea0:	3301      	adds	r3, #1
 800eea2:	6123      	str	r3, [r4, #16]
 800eea4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d09c      	beq.n	800ede6 <_printf_float+0xaa>
 800eeac:	232d      	movs	r3, #45	; 0x2d
 800eeae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eeb2:	e798      	b.n	800ede6 <_printf_float+0xaa>
 800eeb4:	9a06      	ldr	r2, [sp, #24]
 800eeb6:	2a47      	cmp	r2, #71	; 0x47
 800eeb8:	d1be      	bne.n	800ee38 <_printf_float+0xfc>
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d1bc      	bne.n	800ee38 <_printf_float+0xfc>
 800eebe:	2301      	movs	r3, #1
 800eec0:	e7b9      	b.n	800ee36 <_printf_float+0xfa>
 800eec2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800eec6:	d118      	bne.n	800eefa <_printf_float+0x1be>
 800eec8:	2900      	cmp	r1, #0
 800eeca:	6863      	ldr	r3, [r4, #4]
 800eecc:	dd0b      	ble.n	800eee6 <_printf_float+0x1aa>
 800eece:	6121      	str	r1, [r4, #16]
 800eed0:	b913      	cbnz	r3, 800eed8 <_printf_float+0x19c>
 800eed2:	6822      	ldr	r2, [r4, #0]
 800eed4:	07d0      	lsls	r0, r2, #31
 800eed6:	d502      	bpl.n	800eede <_printf_float+0x1a2>
 800eed8:	3301      	adds	r3, #1
 800eeda:	440b      	add	r3, r1
 800eedc:	6123      	str	r3, [r4, #16]
 800eede:	65a1      	str	r1, [r4, #88]	; 0x58
 800eee0:	f04f 0900 	mov.w	r9, #0
 800eee4:	e7de      	b.n	800eea4 <_printf_float+0x168>
 800eee6:	b913      	cbnz	r3, 800eeee <_printf_float+0x1b2>
 800eee8:	6822      	ldr	r2, [r4, #0]
 800eeea:	07d2      	lsls	r2, r2, #31
 800eeec:	d501      	bpl.n	800eef2 <_printf_float+0x1b6>
 800eeee:	3302      	adds	r3, #2
 800eef0:	e7f4      	b.n	800eedc <_printf_float+0x1a0>
 800eef2:	2301      	movs	r3, #1
 800eef4:	e7f2      	b.n	800eedc <_printf_float+0x1a0>
 800eef6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800eefa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eefc:	4299      	cmp	r1, r3
 800eefe:	db05      	blt.n	800ef0c <_printf_float+0x1d0>
 800ef00:	6823      	ldr	r3, [r4, #0]
 800ef02:	6121      	str	r1, [r4, #16]
 800ef04:	07d8      	lsls	r0, r3, #31
 800ef06:	d5ea      	bpl.n	800eede <_printf_float+0x1a2>
 800ef08:	1c4b      	adds	r3, r1, #1
 800ef0a:	e7e7      	b.n	800eedc <_printf_float+0x1a0>
 800ef0c:	2900      	cmp	r1, #0
 800ef0e:	bfd4      	ite	le
 800ef10:	f1c1 0202 	rsble	r2, r1, #2
 800ef14:	2201      	movgt	r2, #1
 800ef16:	4413      	add	r3, r2
 800ef18:	e7e0      	b.n	800eedc <_printf_float+0x1a0>
 800ef1a:	6823      	ldr	r3, [r4, #0]
 800ef1c:	055a      	lsls	r2, r3, #21
 800ef1e:	d407      	bmi.n	800ef30 <_printf_float+0x1f4>
 800ef20:	6923      	ldr	r3, [r4, #16]
 800ef22:	4642      	mov	r2, r8
 800ef24:	4631      	mov	r1, r6
 800ef26:	4628      	mov	r0, r5
 800ef28:	47b8      	blx	r7
 800ef2a:	3001      	adds	r0, #1
 800ef2c:	d12c      	bne.n	800ef88 <_printf_float+0x24c>
 800ef2e:	e764      	b.n	800edfa <_printf_float+0xbe>
 800ef30:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ef34:	f240 80e0 	bls.w	800f0f8 <_printf_float+0x3bc>
 800ef38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ef3c:	2200      	movs	r2, #0
 800ef3e:	2300      	movs	r3, #0
 800ef40:	f7f1 fde2 	bl	8000b08 <__aeabi_dcmpeq>
 800ef44:	2800      	cmp	r0, #0
 800ef46:	d034      	beq.n	800efb2 <_printf_float+0x276>
 800ef48:	4a37      	ldr	r2, [pc, #220]	; (800f028 <_printf_float+0x2ec>)
 800ef4a:	2301      	movs	r3, #1
 800ef4c:	4631      	mov	r1, r6
 800ef4e:	4628      	mov	r0, r5
 800ef50:	47b8      	blx	r7
 800ef52:	3001      	adds	r0, #1
 800ef54:	f43f af51 	beq.w	800edfa <_printf_float+0xbe>
 800ef58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ef5c:	429a      	cmp	r2, r3
 800ef5e:	db02      	blt.n	800ef66 <_printf_float+0x22a>
 800ef60:	6823      	ldr	r3, [r4, #0]
 800ef62:	07d8      	lsls	r0, r3, #31
 800ef64:	d510      	bpl.n	800ef88 <_printf_float+0x24c>
 800ef66:	ee18 3a10 	vmov	r3, s16
 800ef6a:	4652      	mov	r2, sl
 800ef6c:	4631      	mov	r1, r6
 800ef6e:	4628      	mov	r0, r5
 800ef70:	47b8      	blx	r7
 800ef72:	3001      	adds	r0, #1
 800ef74:	f43f af41 	beq.w	800edfa <_printf_float+0xbe>
 800ef78:	f04f 0800 	mov.w	r8, #0
 800ef7c:	f104 091a 	add.w	r9, r4, #26
 800ef80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef82:	3b01      	subs	r3, #1
 800ef84:	4543      	cmp	r3, r8
 800ef86:	dc09      	bgt.n	800ef9c <_printf_float+0x260>
 800ef88:	6823      	ldr	r3, [r4, #0]
 800ef8a:	079b      	lsls	r3, r3, #30
 800ef8c:	f100 8107 	bmi.w	800f19e <_printf_float+0x462>
 800ef90:	68e0      	ldr	r0, [r4, #12]
 800ef92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef94:	4298      	cmp	r0, r3
 800ef96:	bfb8      	it	lt
 800ef98:	4618      	movlt	r0, r3
 800ef9a:	e730      	b.n	800edfe <_printf_float+0xc2>
 800ef9c:	2301      	movs	r3, #1
 800ef9e:	464a      	mov	r2, r9
 800efa0:	4631      	mov	r1, r6
 800efa2:	4628      	mov	r0, r5
 800efa4:	47b8      	blx	r7
 800efa6:	3001      	adds	r0, #1
 800efa8:	f43f af27 	beq.w	800edfa <_printf_float+0xbe>
 800efac:	f108 0801 	add.w	r8, r8, #1
 800efb0:	e7e6      	b.n	800ef80 <_printf_float+0x244>
 800efb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	dc39      	bgt.n	800f02c <_printf_float+0x2f0>
 800efb8:	4a1b      	ldr	r2, [pc, #108]	; (800f028 <_printf_float+0x2ec>)
 800efba:	2301      	movs	r3, #1
 800efbc:	4631      	mov	r1, r6
 800efbe:	4628      	mov	r0, r5
 800efc0:	47b8      	blx	r7
 800efc2:	3001      	adds	r0, #1
 800efc4:	f43f af19 	beq.w	800edfa <_printf_float+0xbe>
 800efc8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800efcc:	4313      	orrs	r3, r2
 800efce:	d102      	bne.n	800efd6 <_printf_float+0x29a>
 800efd0:	6823      	ldr	r3, [r4, #0]
 800efd2:	07d9      	lsls	r1, r3, #31
 800efd4:	d5d8      	bpl.n	800ef88 <_printf_float+0x24c>
 800efd6:	ee18 3a10 	vmov	r3, s16
 800efda:	4652      	mov	r2, sl
 800efdc:	4631      	mov	r1, r6
 800efde:	4628      	mov	r0, r5
 800efe0:	47b8      	blx	r7
 800efe2:	3001      	adds	r0, #1
 800efe4:	f43f af09 	beq.w	800edfa <_printf_float+0xbe>
 800efe8:	f04f 0900 	mov.w	r9, #0
 800efec:	f104 0a1a 	add.w	sl, r4, #26
 800eff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eff2:	425b      	negs	r3, r3
 800eff4:	454b      	cmp	r3, r9
 800eff6:	dc01      	bgt.n	800effc <_printf_float+0x2c0>
 800eff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800effa:	e792      	b.n	800ef22 <_printf_float+0x1e6>
 800effc:	2301      	movs	r3, #1
 800effe:	4652      	mov	r2, sl
 800f000:	4631      	mov	r1, r6
 800f002:	4628      	mov	r0, r5
 800f004:	47b8      	blx	r7
 800f006:	3001      	adds	r0, #1
 800f008:	f43f aef7 	beq.w	800edfa <_printf_float+0xbe>
 800f00c:	f109 0901 	add.w	r9, r9, #1
 800f010:	e7ee      	b.n	800eff0 <_printf_float+0x2b4>
 800f012:	bf00      	nop
 800f014:	7fefffff 	.word	0x7fefffff
 800f018:	08011dc0 	.word	0x08011dc0
 800f01c:	08011dc4 	.word	0x08011dc4
 800f020:	08011dc8 	.word	0x08011dc8
 800f024:	08011dcc 	.word	0x08011dcc
 800f028:	08011dd0 	.word	0x08011dd0
 800f02c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f02e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f030:	429a      	cmp	r2, r3
 800f032:	bfa8      	it	ge
 800f034:	461a      	movge	r2, r3
 800f036:	2a00      	cmp	r2, #0
 800f038:	4691      	mov	r9, r2
 800f03a:	dc37      	bgt.n	800f0ac <_printf_float+0x370>
 800f03c:	f04f 0b00 	mov.w	fp, #0
 800f040:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f044:	f104 021a 	add.w	r2, r4, #26
 800f048:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f04a:	9305      	str	r3, [sp, #20]
 800f04c:	eba3 0309 	sub.w	r3, r3, r9
 800f050:	455b      	cmp	r3, fp
 800f052:	dc33      	bgt.n	800f0bc <_printf_float+0x380>
 800f054:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f058:	429a      	cmp	r2, r3
 800f05a:	db3b      	blt.n	800f0d4 <_printf_float+0x398>
 800f05c:	6823      	ldr	r3, [r4, #0]
 800f05e:	07da      	lsls	r2, r3, #31
 800f060:	d438      	bmi.n	800f0d4 <_printf_float+0x398>
 800f062:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800f066:	eba2 0903 	sub.w	r9, r2, r3
 800f06a:	9b05      	ldr	r3, [sp, #20]
 800f06c:	1ad2      	subs	r2, r2, r3
 800f06e:	4591      	cmp	r9, r2
 800f070:	bfa8      	it	ge
 800f072:	4691      	movge	r9, r2
 800f074:	f1b9 0f00 	cmp.w	r9, #0
 800f078:	dc35      	bgt.n	800f0e6 <_printf_float+0x3aa>
 800f07a:	f04f 0800 	mov.w	r8, #0
 800f07e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f082:	f104 0a1a 	add.w	sl, r4, #26
 800f086:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f08a:	1a9b      	subs	r3, r3, r2
 800f08c:	eba3 0309 	sub.w	r3, r3, r9
 800f090:	4543      	cmp	r3, r8
 800f092:	f77f af79 	ble.w	800ef88 <_printf_float+0x24c>
 800f096:	2301      	movs	r3, #1
 800f098:	4652      	mov	r2, sl
 800f09a:	4631      	mov	r1, r6
 800f09c:	4628      	mov	r0, r5
 800f09e:	47b8      	blx	r7
 800f0a0:	3001      	adds	r0, #1
 800f0a2:	f43f aeaa 	beq.w	800edfa <_printf_float+0xbe>
 800f0a6:	f108 0801 	add.w	r8, r8, #1
 800f0aa:	e7ec      	b.n	800f086 <_printf_float+0x34a>
 800f0ac:	4613      	mov	r3, r2
 800f0ae:	4631      	mov	r1, r6
 800f0b0:	4642      	mov	r2, r8
 800f0b2:	4628      	mov	r0, r5
 800f0b4:	47b8      	blx	r7
 800f0b6:	3001      	adds	r0, #1
 800f0b8:	d1c0      	bne.n	800f03c <_printf_float+0x300>
 800f0ba:	e69e      	b.n	800edfa <_printf_float+0xbe>
 800f0bc:	2301      	movs	r3, #1
 800f0be:	4631      	mov	r1, r6
 800f0c0:	4628      	mov	r0, r5
 800f0c2:	9205      	str	r2, [sp, #20]
 800f0c4:	47b8      	blx	r7
 800f0c6:	3001      	adds	r0, #1
 800f0c8:	f43f ae97 	beq.w	800edfa <_printf_float+0xbe>
 800f0cc:	9a05      	ldr	r2, [sp, #20]
 800f0ce:	f10b 0b01 	add.w	fp, fp, #1
 800f0d2:	e7b9      	b.n	800f048 <_printf_float+0x30c>
 800f0d4:	ee18 3a10 	vmov	r3, s16
 800f0d8:	4652      	mov	r2, sl
 800f0da:	4631      	mov	r1, r6
 800f0dc:	4628      	mov	r0, r5
 800f0de:	47b8      	blx	r7
 800f0e0:	3001      	adds	r0, #1
 800f0e2:	d1be      	bne.n	800f062 <_printf_float+0x326>
 800f0e4:	e689      	b.n	800edfa <_printf_float+0xbe>
 800f0e6:	9a05      	ldr	r2, [sp, #20]
 800f0e8:	464b      	mov	r3, r9
 800f0ea:	4442      	add	r2, r8
 800f0ec:	4631      	mov	r1, r6
 800f0ee:	4628      	mov	r0, r5
 800f0f0:	47b8      	blx	r7
 800f0f2:	3001      	adds	r0, #1
 800f0f4:	d1c1      	bne.n	800f07a <_printf_float+0x33e>
 800f0f6:	e680      	b.n	800edfa <_printf_float+0xbe>
 800f0f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f0fa:	2a01      	cmp	r2, #1
 800f0fc:	dc01      	bgt.n	800f102 <_printf_float+0x3c6>
 800f0fe:	07db      	lsls	r3, r3, #31
 800f100:	d53a      	bpl.n	800f178 <_printf_float+0x43c>
 800f102:	2301      	movs	r3, #1
 800f104:	4642      	mov	r2, r8
 800f106:	4631      	mov	r1, r6
 800f108:	4628      	mov	r0, r5
 800f10a:	47b8      	blx	r7
 800f10c:	3001      	adds	r0, #1
 800f10e:	f43f ae74 	beq.w	800edfa <_printf_float+0xbe>
 800f112:	ee18 3a10 	vmov	r3, s16
 800f116:	4652      	mov	r2, sl
 800f118:	4631      	mov	r1, r6
 800f11a:	4628      	mov	r0, r5
 800f11c:	47b8      	blx	r7
 800f11e:	3001      	adds	r0, #1
 800f120:	f43f ae6b 	beq.w	800edfa <_printf_float+0xbe>
 800f124:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f128:	2200      	movs	r2, #0
 800f12a:	2300      	movs	r3, #0
 800f12c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800f130:	f7f1 fcea 	bl	8000b08 <__aeabi_dcmpeq>
 800f134:	b9d8      	cbnz	r0, 800f16e <_printf_float+0x432>
 800f136:	f10a 33ff 	add.w	r3, sl, #4294967295
 800f13a:	f108 0201 	add.w	r2, r8, #1
 800f13e:	4631      	mov	r1, r6
 800f140:	4628      	mov	r0, r5
 800f142:	47b8      	blx	r7
 800f144:	3001      	adds	r0, #1
 800f146:	d10e      	bne.n	800f166 <_printf_float+0x42a>
 800f148:	e657      	b.n	800edfa <_printf_float+0xbe>
 800f14a:	2301      	movs	r3, #1
 800f14c:	4652      	mov	r2, sl
 800f14e:	4631      	mov	r1, r6
 800f150:	4628      	mov	r0, r5
 800f152:	47b8      	blx	r7
 800f154:	3001      	adds	r0, #1
 800f156:	f43f ae50 	beq.w	800edfa <_printf_float+0xbe>
 800f15a:	f108 0801 	add.w	r8, r8, #1
 800f15e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f160:	3b01      	subs	r3, #1
 800f162:	4543      	cmp	r3, r8
 800f164:	dcf1      	bgt.n	800f14a <_printf_float+0x40e>
 800f166:	464b      	mov	r3, r9
 800f168:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f16c:	e6da      	b.n	800ef24 <_printf_float+0x1e8>
 800f16e:	f04f 0800 	mov.w	r8, #0
 800f172:	f104 0a1a 	add.w	sl, r4, #26
 800f176:	e7f2      	b.n	800f15e <_printf_float+0x422>
 800f178:	2301      	movs	r3, #1
 800f17a:	4642      	mov	r2, r8
 800f17c:	e7df      	b.n	800f13e <_printf_float+0x402>
 800f17e:	2301      	movs	r3, #1
 800f180:	464a      	mov	r2, r9
 800f182:	4631      	mov	r1, r6
 800f184:	4628      	mov	r0, r5
 800f186:	47b8      	blx	r7
 800f188:	3001      	adds	r0, #1
 800f18a:	f43f ae36 	beq.w	800edfa <_printf_float+0xbe>
 800f18e:	f108 0801 	add.w	r8, r8, #1
 800f192:	68e3      	ldr	r3, [r4, #12]
 800f194:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f196:	1a5b      	subs	r3, r3, r1
 800f198:	4543      	cmp	r3, r8
 800f19a:	dcf0      	bgt.n	800f17e <_printf_float+0x442>
 800f19c:	e6f8      	b.n	800ef90 <_printf_float+0x254>
 800f19e:	f04f 0800 	mov.w	r8, #0
 800f1a2:	f104 0919 	add.w	r9, r4, #25
 800f1a6:	e7f4      	b.n	800f192 <_printf_float+0x456>

0800f1a8 <_printf_common>:
 800f1a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1ac:	4616      	mov	r6, r2
 800f1ae:	4699      	mov	r9, r3
 800f1b0:	688a      	ldr	r2, [r1, #8]
 800f1b2:	690b      	ldr	r3, [r1, #16]
 800f1b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f1b8:	4293      	cmp	r3, r2
 800f1ba:	bfb8      	it	lt
 800f1bc:	4613      	movlt	r3, r2
 800f1be:	6033      	str	r3, [r6, #0]
 800f1c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f1c4:	4607      	mov	r7, r0
 800f1c6:	460c      	mov	r4, r1
 800f1c8:	b10a      	cbz	r2, 800f1ce <_printf_common+0x26>
 800f1ca:	3301      	adds	r3, #1
 800f1cc:	6033      	str	r3, [r6, #0]
 800f1ce:	6823      	ldr	r3, [r4, #0]
 800f1d0:	0699      	lsls	r1, r3, #26
 800f1d2:	bf42      	ittt	mi
 800f1d4:	6833      	ldrmi	r3, [r6, #0]
 800f1d6:	3302      	addmi	r3, #2
 800f1d8:	6033      	strmi	r3, [r6, #0]
 800f1da:	6825      	ldr	r5, [r4, #0]
 800f1dc:	f015 0506 	ands.w	r5, r5, #6
 800f1e0:	d106      	bne.n	800f1f0 <_printf_common+0x48>
 800f1e2:	f104 0a19 	add.w	sl, r4, #25
 800f1e6:	68e3      	ldr	r3, [r4, #12]
 800f1e8:	6832      	ldr	r2, [r6, #0]
 800f1ea:	1a9b      	subs	r3, r3, r2
 800f1ec:	42ab      	cmp	r3, r5
 800f1ee:	dc26      	bgt.n	800f23e <_printf_common+0x96>
 800f1f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f1f4:	1e13      	subs	r3, r2, #0
 800f1f6:	6822      	ldr	r2, [r4, #0]
 800f1f8:	bf18      	it	ne
 800f1fa:	2301      	movne	r3, #1
 800f1fc:	0692      	lsls	r2, r2, #26
 800f1fe:	d42b      	bmi.n	800f258 <_printf_common+0xb0>
 800f200:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f204:	4649      	mov	r1, r9
 800f206:	4638      	mov	r0, r7
 800f208:	47c0      	blx	r8
 800f20a:	3001      	adds	r0, #1
 800f20c:	d01e      	beq.n	800f24c <_printf_common+0xa4>
 800f20e:	6823      	ldr	r3, [r4, #0]
 800f210:	6922      	ldr	r2, [r4, #16]
 800f212:	f003 0306 	and.w	r3, r3, #6
 800f216:	2b04      	cmp	r3, #4
 800f218:	bf02      	ittt	eq
 800f21a:	68e5      	ldreq	r5, [r4, #12]
 800f21c:	6833      	ldreq	r3, [r6, #0]
 800f21e:	1aed      	subeq	r5, r5, r3
 800f220:	68a3      	ldr	r3, [r4, #8]
 800f222:	bf0c      	ite	eq
 800f224:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f228:	2500      	movne	r5, #0
 800f22a:	4293      	cmp	r3, r2
 800f22c:	bfc4      	itt	gt
 800f22e:	1a9b      	subgt	r3, r3, r2
 800f230:	18ed      	addgt	r5, r5, r3
 800f232:	2600      	movs	r6, #0
 800f234:	341a      	adds	r4, #26
 800f236:	42b5      	cmp	r5, r6
 800f238:	d11a      	bne.n	800f270 <_printf_common+0xc8>
 800f23a:	2000      	movs	r0, #0
 800f23c:	e008      	b.n	800f250 <_printf_common+0xa8>
 800f23e:	2301      	movs	r3, #1
 800f240:	4652      	mov	r2, sl
 800f242:	4649      	mov	r1, r9
 800f244:	4638      	mov	r0, r7
 800f246:	47c0      	blx	r8
 800f248:	3001      	adds	r0, #1
 800f24a:	d103      	bne.n	800f254 <_printf_common+0xac>
 800f24c:	f04f 30ff 	mov.w	r0, #4294967295
 800f250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f254:	3501      	adds	r5, #1
 800f256:	e7c6      	b.n	800f1e6 <_printf_common+0x3e>
 800f258:	18e1      	adds	r1, r4, r3
 800f25a:	1c5a      	adds	r2, r3, #1
 800f25c:	2030      	movs	r0, #48	; 0x30
 800f25e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f262:	4422      	add	r2, r4
 800f264:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f268:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f26c:	3302      	adds	r3, #2
 800f26e:	e7c7      	b.n	800f200 <_printf_common+0x58>
 800f270:	2301      	movs	r3, #1
 800f272:	4622      	mov	r2, r4
 800f274:	4649      	mov	r1, r9
 800f276:	4638      	mov	r0, r7
 800f278:	47c0      	blx	r8
 800f27a:	3001      	adds	r0, #1
 800f27c:	d0e6      	beq.n	800f24c <_printf_common+0xa4>
 800f27e:	3601      	adds	r6, #1
 800f280:	e7d9      	b.n	800f236 <_printf_common+0x8e>
	...

0800f284 <_printf_i>:
 800f284:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f288:	7e0f      	ldrb	r7, [r1, #24]
 800f28a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f28c:	2f78      	cmp	r7, #120	; 0x78
 800f28e:	4691      	mov	r9, r2
 800f290:	4680      	mov	r8, r0
 800f292:	460c      	mov	r4, r1
 800f294:	469a      	mov	sl, r3
 800f296:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f29a:	d807      	bhi.n	800f2ac <_printf_i+0x28>
 800f29c:	2f62      	cmp	r7, #98	; 0x62
 800f29e:	d80a      	bhi.n	800f2b6 <_printf_i+0x32>
 800f2a0:	2f00      	cmp	r7, #0
 800f2a2:	f000 80d4 	beq.w	800f44e <_printf_i+0x1ca>
 800f2a6:	2f58      	cmp	r7, #88	; 0x58
 800f2a8:	f000 80c0 	beq.w	800f42c <_printf_i+0x1a8>
 800f2ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f2b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f2b4:	e03a      	b.n	800f32c <_printf_i+0xa8>
 800f2b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f2ba:	2b15      	cmp	r3, #21
 800f2bc:	d8f6      	bhi.n	800f2ac <_printf_i+0x28>
 800f2be:	a101      	add	r1, pc, #4	; (adr r1, 800f2c4 <_printf_i+0x40>)
 800f2c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f2c4:	0800f31d 	.word	0x0800f31d
 800f2c8:	0800f331 	.word	0x0800f331
 800f2cc:	0800f2ad 	.word	0x0800f2ad
 800f2d0:	0800f2ad 	.word	0x0800f2ad
 800f2d4:	0800f2ad 	.word	0x0800f2ad
 800f2d8:	0800f2ad 	.word	0x0800f2ad
 800f2dc:	0800f331 	.word	0x0800f331
 800f2e0:	0800f2ad 	.word	0x0800f2ad
 800f2e4:	0800f2ad 	.word	0x0800f2ad
 800f2e8:	0800f2ad 	.word	0x0800f2ad
 800f2ec:	0800f2ad 	.word	0x0800f2ad
 800f2f0:	0800f435 	.word	0x0800f435
 800f2f4:	0800f35d 	.word	0x0800f35d
 800f2f8:	0800f3ef 	.word	0x0800f3ef
 800f2fc:	0800f2ad 	.word	0x0800f2ad
 800f300:	0800f2ad 	.word	0x0800f2ad
 800f304:	0800f457 	.word	0x0800f457
 800f308:	0800f2ad 	.word	0x0800f2ad
 800f30c:	0800f35d 	.word	0x0800f35d
 800f310:	0800f2ad 	.word	0x0800f2ad
 800f314:	0800f2ad 	.word	0x0800f2ad
 800f318:	0800f3f7 	.word	0x0800f3f7
 800f31c:	682b      	ldr	r3, [r5, #0]
 800f31e:	1d1a      	adds	r2, r3, #4
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	602a      	str	r2, [r5, #0]
 800f324:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f328:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f32c:	2301      	movs	r3, #1
 800f32e:	e09f      	b.n	800f470 <_printf_i+0x1ec>
 800f330:	6820      	ldr	r0, [r4, #0]
 800f332:	682b      	ldr	r3, [r5, #0]
 800f334:	0607      	lsls	r7, r0, #24
 800f336:	f103 0104 	add.w	r1, r3, #4
 800f33a:	6029      	str	r1, [r5, #0]
 800f33c:	d501      	bpl.n	800f342 <_printf_i+0xbe>
 800f33e:	681e      	ldr	r6, [r3, #0]
 800f340:	e003      	b.n	800f34a <_printf_i+0xc6>
 800f342:	0646      	lsls	r6, r0, #25
 800f344:	d5fb      	bpl.n	800f33e <_printf_i+0xba>
 800f346:	f9b3 6000 	ldrsh.w	r6, [r3]
 800f34a:	2e00      	cmp	r6, #0
 800f34c:	da03      	bge.n	800f356 <_printf_i+0xd2>
 800f34e:	232d      	movs	r3, #45	; 0x2d
 800f350:	4276      	negs	r6, r6
 800f352:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f356:	485a      	ldr	r0, [pc, #360]	; (800f4c0 <_printf_i+0x23c>)
 800f358:	230a      	movs	r3, #10
 800f35a:	e012      	b.n	800f382 <_printf_i+0xfe>
 800f35c:	682b      	ldr	r3, [r5, #0]
 800f35e:	6820      	ldr	r0, [r4, #0]
 800f360:	1d19      	adds	r1, r3, #4
 800f362:	6029      	str	r1, [r5, #0]
 800f364:	0605      	lsls	r5, r0, #24
 800f366:	d501      	bpl.n	800f36c <_printf_i+0xe8>
 800f368:	681e      	ldr	r6, [r3, #0]
 800f36a:	e002      	b.n	800f372 <_printf_i+0xee>
 800f36c:	0641      	lsls	r1, r0, #25
 800f36e:	d5fb      	bpl.n	800f368 <_printf_i+0xe4>
 800f370:	881e      	ldrh	r6, [r3, #0]
 800f372:	4853      	ldr	r0, [pc, #332]	; (800f4c0 <_printf_i+0x23c>)
 800f374:	2f6f      	cmp	r7, #111	; 0x6f
 800f376:	bf0c      	ite	eq
 800f378:	2308      	moveq	r3, #8
 800f37a:	230a      	movne	r3, #10
 800f37c:	2100      	movs	r1, #0
 800f37e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f382:	6865      	ldr	r5, [r4, #4]
 800f384:	60a5      	str	r5, [r4, #8]
 800f386:	2d00      	cmp	r5, #0
 800f388:	bfa2      	ittt	ge
 800f38a:	6821      	ldrge	r1, [r4, #0]
 800f38c:	f021 0104 	bicge.w	r1, r1, #4
 800f390:	6021      	strge	r1, [r4, #0]
 800f392:	b90e      	cbnz	r6, 800f398 <_printf_i+0x114>
 800f394:	2d00      	cmp	r5, #0
 800f396:	d04b      	beq.n	800f430 <_printf_i+0x1ac>
 800f398:	4615      	mov	r5, r2
 800f39a:	fbb6 f1f3 	udiv	r1, r6, r3
 800f39e:	fb03 6711 	mls	r7, r3, r1, r6
 800f3a2:	5dc7      	ldrb	r7, [r0, r7]
 800f3a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f3a8:	4637      	mov	r7, r6
 800f3aa:	42bb      	cmp	r3, r7
 800f3ac:	460e      	mov	r6, r1
 800f3ae:	d9f4      	bls.n	800f39a <_printf_i+0x116>
 800f3b0:	2b08      	cmp	r3, #8
 800f3b2:	d10b      	bne.n	800f3cc <_printf_i+0x148>
 800f3b4:	6823      	ldr	r3, [r4, #0]
 800f3b6:	07de      	lsls	r6, r3, #31
 800f3b8:	d508      	bpl.n	800f3cc <_printf_i+0x148>
 800f3ba:	6923      	ldr	r3, [r4, #16]
 800f3bc:	6861      	ldr	r1, [r4, #4]
 800f3be:	4299      	cmp	r1, r3
 800f3c0:	bfde      	ittt	le
 800f3c2:	2330      	movle	r3, #48	; 0x30
 800f3c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f3c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f3cc:	1b52      	subs	r2, r2, r5
 800f3ce:	6122      	str	r2, [r4, #16]
 800f3d0:	f8cd a000 	str.w	sl, [sp]
 800f3d4:	464b      	mov	r3, r9
 800f3d6:	aa03      	add	r2, sp, #12
 800f3d8:	4621      	mov	r1, r4
 800f3da:	4640      	mov	r0, r8
 800f3dc:	f7ff fee4 	bl	800f1a8 <_printf_common>
 800f3e0:	3001      	adds	r0, #1
 800f3e2:	d14a      	bne.n	800f47a <_printf_i+0x1f6>
 800f3e4:	f04f 30ff 	mov.w	r0, #4294967295
 800f3e8:	b004      	add	sp, #16
 800f3ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3ee:	6823      	ldr	r3, [r4, #0]
 800f3f0:	f043 0320 	orr.w	r3, r3, #32
 800f3f4:	6023      	str	r3, [r4, #0]
 800f3f6:	4833      	ldr	r0, [pc, #204]	; (800f4c4 <_printf_i+0x240>)
 800f3f8:	2778      	movs	r7, #120	; 0x78
 800f3fa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f3fe:	6823      	ldr	r3, [r4, #0]
 800f400:	6829      	ldr	r1, [r5, #0]
 800f402:	061f      	lsls	r7, r3, #24
 800f404:	f851 6b04 	ldr.w	r6, [r1], #4
 800f408:	d402      	bmi.n	800f410 <_printf_i+0x18c>
 800f40a:	065f      	lsls	r7, r3, #25
 800f40c:	bf48      	it	mi
 800f40e:	b2b6      	uxthmi	r6, r6
 800f410:	07df      	lsls	r7, r3, #31
 800f412:	bf48      	it	mi
 800f414:	f043 0320 	orrmi.w	r3, r3, #32
 800f418:	6029      	str	r1, [r5, #0]
 800f41a:	bf48      	it	mi
 800f41c:	6023      	strmi	r3, [r4, #0]
 800f41e:	b91e      	cbnz	r6, 800f428 <_printf_i+0x1a4>
 800f420:	6823      	ldr	r3, [r4, #0]
 800f422:	f023 0320 	bic.w	r3, r3, #32
 800f426:	6023      	str	r3, [r4, #0]
 800f428:	2310      	movs	r3, #16
 800f42a:	e7a7      	b.n	800f37c <_printf_i+0xf8>
 800f42c:	4824      	ldr	r0, [pc, #144]	; (800f4c0 <_printf_i+0x23c>)
 800f42e:	e7e4      	b.n	800f3fa <_printf_i+0x176>
 800f430:	4615      	mov	r5, r2
 800f432:	e7bd      	b.n	800f3b0 <_printf_i+0x12c>
 800f434:	682b      	ldr	r3, [r5, #0]
 800f436:	6826      	ldr	r6, [r4, #0]
 800f438:	6961      	ldr	r1, [r4, #20]
 800f43a:	1d18      	adds	r0, r3, #4
 800f43c:	6028      	str	r0, [r5, #0]
 800f43e:	0635      	lsls	r5, r6, #24
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	d501      	bpl.n	800f448 <_printf_i+0x1c4>
 800f444:	6019      	str	r1, [r3, #0]
 800f446:	e002      	b.n	800f44e <_printf_i+0x1ca>
 800f448:	0670      	lsls	r0, r6, #25
 800f44a:	d5fb      	bpl.n	800f444 <_printf_i+0x1c0>
 800f44c:	8019      	strh	r1, [r3, #0]
 800f44e:	2300      	movs	r3, #0
 800f450:	6123      	str	r3, [r4, #16]
 800f452:	4615      	mov	r5, r2
 800f454:	e7bc      	b.n	800f3d0 <_printf_i+0x14c>
 800f456:	682b      	ldr	r3, [r5, #0]
 800f458:	1d1a      	adds	r2, r3, #4
 800f45a:	602a      	str	r2, [r5, #0]
 800f45c:	681d      	ldr	r5, [r3, #0]
 800f45e:	6862      	ldr	r2, [r4, #4]
 800f460:	2100      	movs	r1, #0
 800f462:	4628      	mov	r0, r5
 800f464:	f7f0 fed4 	bl	8000210 <memchr>
 800f468:	b108      	cbz	r0, 800f46e <_printf_i+0x1ea>
 800f46a:	1b40      	subs	r0, r0, r5
 800f46c:	6060      	str	r0, [r4, #4]
 800f46e:	6863      	ldr	r3, [r4, #4]
 800f470:	6123      	str	r3, [r4, #16]
 800f472:	2300      	movs	r3, #0
 800f474:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f478:	e7aa      	b.n	800f3d0 <_printf_i+0x14c>
 800f47a:	6923      	ldr	r3, [r4, #16]
 800f47c:	462a      	mov	r2, r5
 800f47e:	4649      	mov	r1, r9
 800f480:	4640      	mov	r0, r8
 800f482:	47d0      	blx	sl
 800f484:	3001      	adds	r0, #1
 800f486:	d0ad      	beq.n	800f3e4 <_printf_i+0x160>
 800f488:	6823      	ldr	r3, [r4, #0]
 800f48a:	079b      	lsls	r3, r3, #30
 800f48c:	d413      	bmi.n	800f4b6 <_printf_i+0x232>
 800f48e:	68e0      	ldr	r0, [r4, #12]
 800f490:	9b03      	ldr	r3, [sp, #12]
 800f492:	4298      	cmp	r0, r3
 800f494:	bfb8      	it	lt
 800f496:	4618      	movlt	r0, r3
 800f498:	e7a6      	b.n	800f3e8 <_printf_i+0x164>
 800f49a:	2301      	movs	r3, #1
 800f49c:	4632      	mov	r2, r6
 800f49e:	4649      	mov	r1, r9
 800f4a0:	4640      	mov	r0, r8
 800f4a2:	47d0      	blx	sl
 800f4a4:	3001      	adds	r0, #1
 800f4a6:	d09d      	beq.n	800f3e4 <_printf_i+0x160>
 800f4a8:	3501      	adds	r5, #1
 800f4aa:	68e3      	ldr	r3, [r4, #12]
 800f4ac:	9903      	ldr	r1, [sp, #12]
 800f4ae:	1a5b      	subs	r3, r3, r1
 800f4b0:	42ab      	cmp	r3, r5
 800f4b2:	dcf2      	bgt.n	800f49a <_printf_i+0x216>
 800f4b4:	e7eb      	b.n	800f48e <_printf_i+0x20a>
 800f4b6:	2500      	movs	r5, #0
 800f4b8:	f104 0619 	add.w	r6, r4, #25
 800f4bc:	e7f5      	b.n	800f4aa <_printf_i+0x226>
 800f4be:	bf00      	nop
 800f4c0:	08011dd2 	.word	0x08011dd2
 800f4c4:	08011de3 	.word	0x08011de3

0800f4c8 <std>:
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	b510      	push	{r4, lr}
 800f4cc:	4604      	mov	r4, r0
 800f4ce:	e9c0 3300 	strd	r3, r3, [r0]
 800f4d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f4d6:	6083      	str	r3, [r0, #8]
 800f4d8:	8181      	strh	r1, [r0, #12]
 800f4da:	6643      	str	r3, [r0, #100]	; 0x64
 800f4dc:	81c2      	strh	r2, [r0, #14]
 800f4de:	6183      	str	r3, [r0, #24]
 800f4e0:	4619      	mov	r1, r3
 800f4e2:	2208      	movs	r2, #8
 800f4e4:	305c      	adds	r0, #92	; 0x5c
 800f4e6:	f000 f8e2 	bl	800f6ae <memset>
 800f4ea:	4b05      	ldr	r3, [pc, #20]	; (800f500 <std+0x38>)
 800f4ec:	6263      	str	r3, [r4, #36]	; 0x24
 800f4ee:	4b05      	ldr	r3, [pc, #20]	; (800f504 <std+0x3c>)
 800f4f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800f4f2:	4b05      	ldr	r3, [pc, #20]	; (800f508 <std+0x40>)
 800f4f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f4f6:	4b05      	ldr	r3, [pc, #20]	; (800f50c <std+0x44>)
 800f4f8:	6224      	str	r4, [r4, #32]
 800f4fa:	6323      	str	r3, [r4, #48]	; 0x30
 800f4fc:	bd10      	pop	{r4, pc}
 800f4fe:	bf00      	nop
 800f500:	0800f629 	.word	0x0800f629
 800f504:	0800f64b 	.word	0x0800f64b
 800f508:	0800f683 	.word	0x0800f683
 800f50c:	0800f6a7 	.word	0x0800f6a7

0800f510 <stdio_exit_handler>:
 800f510:	4a02      	ldr	r2, [pc, #8]	; (800f51c <stdio_exit_handler+0xc>)
 800f512:	4903      	ldr	r1, [pc, #12]	; (800f520 <stdio_exit_handler+0x10>)
 800f514:	4803      	ldr	r0, [pc, #12]	; (800f524 <stdio_exit_handler+0x14>)
 800f516:	f000 b869 	b.w	800f5ec <_fwalk_sglue>
 800f51a:	bf00      	nop
 800f51c:	20000014 	.word	0x20000014
 800f520:	08010f71 	.word	0x08010f71
 800f524:	20000020 	.word	0x20000020

0800f528 <cleanup_stdio>:
 800f528:	6841      	ldr	r1, [r0, #4]
 800f52a:	4b0c      	ldr	r3, [pc, #48]	; (800f55c <cleanup_stdio+0x34>)
 800f52c:	4299      	cmp	r1, r3
 800f52e:	b510      	push	{r4, lr}
 800f530:	4604      	mov	r4, r0
 800f532:	d001      	beq.n	800f538 <cleanup_stdio+0x10>
 800f534:	f001 fd1c 	bl	8010f70 <_fflush_r>
 800f538:	68a1      	ldr	r1, [r4, #8]
 800f53a:	4b09      	ldr	r3, [pc, #36]	; (800f560 <cleanup_stdio+0x38>)
 800f53c:	4299      	cmp	r1, r3
 800f53e:	d002      	beq.n	800f546 <cleanup_stdio+0x1e>
 800f540:	4620      	mov	r0, r4
 800f542:	f001 fd15 	bl	8010f70 <_fflush_r>
 800f546:	68e1      	ldr	r1, [r4, #12]
 800f548:	4b06      	ldr	r3, [pc, #24]	; (800f564 <cleanup_stdio+0x3c>)
 800f54a:	4299      	cmp	r1, r3
 800f54c:	d004      	beq.n	800f558 <cleanup_stdio+0x30>
 800f54e:	4620      	mov	r0, r4
 800f550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f554:	f001 bd0c 	b.w	8010f70 <_fflush_r>
 800f558:	bd10      	pop	{r4, pc}
 800f55a:	bf00      	nop
 800f55c:	20009640 	.word	0x20009640
 800f560:	200096a8 	.word	0x200096a8
 800f564:	20009710 	.word	0x20009710

0800f568 <global_stdio_init.part.0>:
 800f568:	b510      	push	{r4, lr}
 800f56a:	4b0b      	ldr	r3, [pc, #44]	; (800f598 <global_stdio_init.part.0+0x30>)
 800f56c:	4c0b      	ldr	r4, [pc, #44]	; (800f59c <global_stdio_init.part.0+0x34>)
 800f56e:	4a0c      	ldr	r2, [pc, #48]	; (800f5a0 <global_stdio_init.part.0+0x38>)
 800f570:	601a      	str	r2, [r3, #0]
 800f572:	4620      	mov	r0, r4
 800f574:	2200      	movs	r2, #0
 800f576:	2104      	movs	r1, #4
 800f578:	f7ff ffa6 	bl	800f4c8 <std>
 800f57c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800f580:	2201      	movs	r2, #1
 800f582:	2109      	movs	r1, #9
 800f584:	f7ff ffa0 	bl	800f4c8 <std>
 800f588:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800f58c:	2202      	movs	r2, #2
 800f58e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f592:	2112      	movs	r1, #18
 800f594:	f7ff bf98 	b.w	800f4c8 <std>
 800f598:	20009778 	.word	0x20009778
 800f59c:	20009640 	.word	0x20009640
 800f5a0:	0800f511 	.word	0x0800f511

0800f5a4 <__sfp_lock_acquire>:
 800f5a4:	4801      	ldr	r0, [pc, #4]	; (800f5ac <__sfp_lock_acquire+0x8>)
 800f5a6:	f000 b955 	b.w	800f854 <__retarget_lock_acquire_recursive>
 800f5aa:	bf00      	nop
 800f5ac:	20009781 	.word	0x20009781

0800f5b0 <__sfp_lock_release>:
 800f5b0:	4801      	ldr	r0, [pc, #4]	; (800f5b8 <__sfp_lock_release+0x8>)
 800f5b2:	f000 b950 	b.w	800f856 <__retarget_lock_release_recursive>
 800f5b6:	bf00      	nop
 800f5b8:	20009781 	.word	0x20009781

0800f5bc <__sinit>:
 800f5bc:	b510      	push	{r4, lr}
 800f5be:	4604      	mov	r4, r0
 800f5c0:	f7ff fff0 	bl	800f5a4 <__sfp_lock_acquire>
 800f5c4:	6a23      	ldr	r3, [r4, #32]
 800f5c6:	b11b      	cbz	r3, 800f5d0 <__sinit+0x14>
 800f5c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f5cc:	f7ff bff0 	b.w	800f5b0 <__sfp_lock_release>
 800f5d0:	4b04      	ldr	r3, [pc, #16]	; (800f5e4 <__sinit+0x28>)
 800f5d2:	6223      	str	r3, [r4, #32]
 800f5d4:	4b04      	ldr	r3, [pc, #16]	; (800f5e8 <__sinit+0x2c>)
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d1f5      	bne.n	800f5c8 <__sinit+0xc>
 800f5dc:	f7ff ffc4 	bl	800f568 <global_stdio_init.part.0>
 800f5e0:	e7f2      	b.n	800f5c8 <__sinit+0xc>
 800f5e2:	bf00      	nop
 800f5e4:	0800f529 	.word	0x0800f529
 800f5e8:	20009778 	.word	0x20009778

0800f5ec <_fwalk_sglue>:
 800f5ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f5f0:	4607      	mov	r7, r0
 800f5f2:	4688      	mov	r8, r1
 800f5f4:	4614      	mov	r4, r2
 800f5f6:	2600      	movs	r6, #0
 800f5f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f5fc:	f1b9 0901 	subs.w	r9, r9, #1
 800f600:	d505      	bpl.n	800f60e <_fwalk_sglue+0x22>
 800f602:	6824      	ldr	r4, [r4, #0]
 800f604:	2c00      	cmp	r4, #0
 800f606:	d1f7      	bne.n	800f5f8 <_fwalk_sglue+0xc>
 800f608:	4630      	mov	r0, r6
 800f60a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f60e:	89ab      	ldrh	r3, [r5, #12]
 800f610:	2b01      	cmp	r3, #1
 800f612:	d907      	bls.n	800f624 <_fwalk_sglue+0x38>
 800f614:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f618:	3301      	adds	r3, #1
 800f61a:	d003      	beq.n	800f624 <_fwalk_sglue+0x38>
 800f61c:	4629      	mov	r1, r5
 800f61e:	4638      	mov	r0, r7
 800f620:	47c0      	blx	r8
 800f622:	4306      	orrs	r6, r0
 800f624:	3568      	adds	r5, #104	; 0x68
 800f626:	e7e9      	b.n	800f5fc <_fwalk_sglue+0x10>

0800f628 <__sread>:
 800f628:	b510      	push	{r4, lr}
 800f62a:	460c      	mov	r4, r1
 800f62c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f630:	f000 f8c2 	bl	800f7b8 <_read_r>
 800f634:	2800      	cmp	r0, #0
 800f636:	bfab      	itete	ge
 800f638:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f63a:	89a3      	ldrhlt	r3, [r4, #12]
 800f63c:	181b      	addge	r3, r3, r0
 800f63e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f642:	bfac      	ite	ge
 800f644:	6563      	strge	r3, [r4, #84]	; 0x54
 800f646:	81a3      	strhlt	r3, [r4, #12]
 800f648:	bd10      	pop	{r4, pc}

0800f64a <__swrite>:
 800f64a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f64e:	461f      	mov	r7, r3
 800f650:	898b      	ldrh	r3, [r1, #12]
 800f652:	05db      	lsls	r3, r3, #23
 800f654:	4605      	mov	r5, r0
 800f656:	460c      	mov	r4, r1
 800f658:	4616      	mov	r6, r2
 800f65a:	d505      	bpl.n	800f668 <__swrite+0x1e>
 800f65c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f660:	2302      	movs	r3, #2
 800f662:	2200      	movs	r2, #0
 800f664:	f000 f896 	bl	800f794 <_lseek_r>
 800f668:	89a3      	ldrh	r3, [r4, #12]
 800f66a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f66e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f672:	81a3      	strh	r3, [r4, #12]
 800f674:	4632      	mov	r2, r6
 800f676:	463b      	mov	r3, r7
 800f678:	4628      	mov	r0, r5
 800f67a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f67e:	f000 b8ad 	b.w	800f7dc <_write_r>

0800f682 <__sseek>:
 800f682:	b510      	push	{r4, lr}
 800f684:	460c      	mov	r4, r1
 800f686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f68a:	f000 f883 	bl	800f794 <_lseek_r>
 800f68e:	1c43      	adds	r3, r0, #1
 800f690:	89a3      	ldrh	r3, [r4, #12]
 800f692:	bf15      	itete	ne
 800f694:	6560      	strne	r0, [r4, #84]	; 0x54
 800f696:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f69a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f69e:	81a3      	strheq	r3, [r4, #12]
 800f6a0:	bf18      	it	ne
 800f6a2:	81a3      	strhne	r3, [r4, #12]
 800f6a4:	bd10      	pop	{r4, pc}

0800f6a6 <__sclose>:
 800f6a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6aa:	f000 b80d 	b.w	800f6c8 <_close_r>

0800f6ae <memset>:
 800f6ae:	4402      	add	r2, r0
 800f6b0:	4603      	mov	r3, r0
 800f6b2:	4293      	cmp	r3, r2
 800f6b4:	d100      	bne.n	800f6b8 <memset+0xa>
 800f6b6:	4770      	bx	lr
 800f6b8:	f803 1b01 	strb.w	r1, [r3], #1
 800f6bc:	e7f9      	b.n	800f6b2 <memset+0x4>
	...

0800f6c0 <_localeconv_r>:
 800f6c0:	4800      	ldr	r0, [pc, #0]	; (800f6c4 <_localeconv_r+0x4>)
 800f6c2:	4770      	bx	lr
 800f6c4:	20000160 	.word	0x20000160

0800f6c8 <_close_r>:
 800f6c8:	b538      	push	{r3, r4, r5, lr}
 800f6ca:	4d06      	ldr	r5, [pc, #24]	; (800f6e4 <_close_r+0x1c>)
 800f6cc:	2300      	movs	r3, #0
 800f6ce:	4604      	mov	r4, r0
 800f6d0:	4608      	mov	r0, r1
 800f6d2:	602b      	str	r3, [r5, #0]
 800f6d4:	f7f5 fdd5 	bl	8005282 <_close>
 800f6d8:	1c43      	adds	r3, r0, #1
 800f6da:	d102      	bne.n	800f6e2 <_close_r+0x1a>
 800f6dc:	682b      	ldr	r3, [r5, #0]
 800f6de:	b103      	cbz	r3, 800f6e2 <_close_r+0x1a>
 800f6e0:	6023      	str	r3, [r4, #0]
 800f6e2:	bd38      	pop	{r3, r4, r5, pc}
 800f6e4:	2000977c 	.word	0x2000977c

0800f6e8 <_reclaim_reent>:
 800f6e8:	4b29      	ldr	r3, [pc, #164]	; (800f790 <_reclaim_reent+0xa8>)
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	4283      	cmp	r3, r0
 800f6ee:	b570      	push	{r4, r5, r6, lr}
 800f6f0:	4604      	mov	r4, r0
 800f6f2:	d04b      	beq.n	800f78c <_reclaim_reent+0xa4>
 800f6f4:	69c3      	ldr	r3, [r0, #28]
 800f6f6:	b143      	cbz	r3, 800f70a <_reclaim_reent+0x22>
 800f6f8:	68db      	ldr	r3, [r3, #12]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d144      	bne.n	800f788 <_reclaim_reent+0xa0>
 800f6fe:	69e3      	ldr	r3, [r4, #28]
 800f700:	6819      	ldr	r1, [r3, #0]
 800f702:	b111      	cbz	r1, 800f70a <_reclaim_reent+0x22>
 800f704:	4620      	mov	r0, r4
 800f706:	f000 ff31 	bl	801056c <_free_r>
 800f70a:	6961      	ldr	r1, [r4, #20]
 800f70c:	b111      	cbz	r1, 800f714 <_reclaim_reent+0x2c>
 800f70e:	4620      	mov	r0, r4
 800f710:	f000 ff2c 	bl	801056c <_free_r>
 800f714:	69e1      	ldr	r1, [r4, #28]
 800f716:	b111      	cbz	r1, 800f71e <_reclaim_reent+0x36>
 800f718:	4620      	mov	r0, r4
 800f71a:	f000 ff27 	bl	801056c <_free_r>
 800f71e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f720:	b111      	cbz	r1, 800f728 <_reclaim_reent+0x40>
 800f722:	4620      	mov	r0, r4
 800f724:	f000 ff22 	bl	801056c <_free_r>
 800f728:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f72a:	b111      	cbz	r1, 800f732 <_reclaim_reent+0x4a>
 800f72c:	4620      	mov	r0, r4
 800f72e:	f000 ff1d 	bl	801056c <_free_r>
 800f732:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f734:	b111      	cbz	r1, 800f73c <_reclaim_reent+0x54>
 800f736:	4620      	mov	r0, r4
 800f738:	f000 ff18 	bl	801056c <_free_r>
 800f73c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f73e:	b111      	cbz	r1, 800f746 <_reclaim_reent+0x5e>
 800f740:	4620      	mov	r0, r4
 800f742:	f000 ff13 	bl	801056c <_free_r>
 800f746:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800f748:	b111      	cbz	r1, 800f750 <_reclaim_reent+0x68>
 800f74a:	4620      	mov	r0, r4
 800f74c:	f000 ff0e 	bl	801056c <_free_r>
 800f750:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800f752:	b111      	cbz	r1, 800f75a <_reclaim_reent+0x72>
 800f754:	4620      	mov	r0, r4
 800f756:	f000 ff09 	bl	801056c <_free_r>
 800f75a:	6a23      	ldr	r3, [r4, #32]
 800f75c:	b1b3      	cbz	r3, 800f78c <_reclaim_reent+0xa4>
 800f75e:	4620      	mov	r0, r4
 800f760:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f764:	4718      	bx	r3
 800f766:	5949      	ldr	r1, [r1, r5]
 800f768:	b941      	cbnz	r1, 800f77c <_reclaim_reent+0x94>
 800f76a:	3504      	adds	r5, #4
 800f76c:	69e3      	ldr	r3, [r4, #28]
 800f76e:	2d80      	cmp	r5, #128	; 0x80
 800f770:	68d9      	ldr	r1, [r3, #12]
 800f772:	d1f8      	bne.n	800f766 <_reclaim_reent+0x7e>
 800f774:	4620      	mov	r0, r4
 800f776:	f000 fef9 	bl	801056c <_free_r>
 800f77a:	e7c0      	b.n	800f6fe <_reclaim_reent+0x16>
 800f77c:	680e      	ldr	r6, [r1, #0]
 800f77e:	4620      	mov	r0, r4
 800f780:	f000 fef4 	bl	801056c <_free_r>
 800f784:	4631      	mov	r1, r6
 800f786:	e7ef      	b.n	800f768 <_reclaim_reent+0x80>
 800f788:	2500      	movs	r5, #0
 800f78a:	e7ef      	b.n	800f76c <_reclaim_reent+0x84>
 800f78c:	bd70      	pop	{r4, r5, r6, pc}
 800f78e:	bf00      	nop
 800f790:	2000006c 	.word	0x2000006c

0800f794 <_lseek_r>:
 800f794:	b538      	push	{r3, r4, r5, lr}
 800f796:	4d07      	ldr	r5, [pc, #28]	; (800f7b4 <_lseek_r+0x20>)
 800f798:	4604      	mov	r4, r0
 800f79a:	4608      	mov	r0, r1
 800f79c:	4611      	mov	r1, r2
 800f79e:	2200      	movs	r2, #0
 800f7a0:	602a      	str	r2, [r5, #0]
 800f7a2:	461a      	mov	r2, r3
 800f7a4:	f7f5 fd94 	bl	80052d0 <_lseek>
 800f7a8:	1c43      	adds	r3, r0, #1
 800f7aa:	d102      	bne.n	800f7b2 <_lseek_r+0x1e>
 800f7ac:	682b      	ldr	r3, [r5, #0]
 800f7ae:	b103      	cbz	r3, 800f7b2 <_lseek_r+0x1e>
 800f7b0:	6023      	str	r3, [r4, #0]
 800f7b2:	bd38      	pop	{r3, r4, r5, pc}
 800f7b4:	2000977c 	.word	0x2000977c

0800f7b8 <_read_r>:
 800f7b8:	b538      	push	{r3, r4, r5, lr}
 800f7ba:	4d07      	ldr	r5, [pc, #28]	; (800f7d8 <_read_r+0x20>)
 800f7bc:	4604      	mov	r4, r0
 800f7be:	4608      	mov	r0, r1
 800f7c0:	4611      	mov	r1, r2
 800f7c2:	2200      	movs	r2, #0
 800f7c4:	602a      	str	r2, [r5, #0]
 800f7c6:	461a      	mov	r2, r3
 800f7c8:	f7f5 fd22 	bl	8005210 <_read>
 800f7cc:	1c43      	adds	r3, r0, #1
 800f7ce:	d102      	bne.n	800f7d6 <_read_r+0x1e>
 800f7d0:	682b      	ldr	r3, [r5, #0]
 800f7d2:	b103      	cbz	r3, 800f7d6 <_read_r+0x1e>
 800f7d4:	6023      	str	r3, [r4, #0]
 800f7d6:	bd38      	pop	{r3, r4, r5, pc}
 800f7d8:	2000977c 	.word	0x2000977c

0800f7dc <_write_r>:
 800f7dc:	b538      	push	{r3, r4, r5, lr}
 800f7de:	4d07      	ldr	r5, [pc, #28]	; (800f7fc <_write_r+0x20>)
 800f7e0:	4604      	mov	r4, r0
 800f7e2:	4608      	mov	r0, r1
 800f7e4:	4611      	mov	r1, r2
 800f7e6:	2200      	movs	r2, #0
 800f7e8:	602a      	str	r2, [r5, #0]
 800f7ea:	461a      	mov	r2, r3
 800f7ec:	f7f5 fd2d 	bl	800524a <_write>
 800f7f0:	1c43      	adds	r3, r0, #1
 800f7f2:	d102      	bne.n	800f7fa <_write_r+0x1e>
 800f7f4:	682b      	ldr	r3, [r5, #0]
 800f7f6:	b103      	cbz	r3, 800f7fa <_write_r+0x1e>
 800f7f8:	6023      	str	r3, [r4, #0]
 800f7fa:	bd38      	pop	{r3, r4, r5, pc}
 800f7fc:	2000977c 	.word	0x2000977c

0800f800 <__errno>:
 800f800:	4b01      	ldr	r3, [pc, #4]	; (800f808 <__errno+0x8>)
 800f802:	6818      	ldr	r0, [r3, #0]
 800f804:	4770      	bx	lr
 800f806:	bf00      	nop
 800f808:	2000006c 	.word	0x2000006c

0800f80c <__libc_init_array>:
 800f80c:	b570      	push	{r4, r5, r6, lr}
 800f80e:	4d0d      	ldr	r5, [pc, #52]	; (800f844 <__libc_init_array+0x38>)
 800f810:	4c0d      	ldr	r4, [pc, #52]	; (800f848 <__libc_init_array+0x3c>)
 800f812:	1b64      	subs	r4, r4, r5
 800f814:	10a4      	asrs	r4, r4, #2
 800f816:	2600      	movs	r6, #0
 800f818:	42a6      	cmp	r6, r4
 800f81a:	d109      	bne.n	800f830 <__libc_init_array+0x24>
 800f81c:	4d0b      	ldr	r5, [pc, #44]	; (800f84c <__libc_init_array+0x40>)
 800f81e:	4c0c      	ldr	r4, [pc, #48]	; (800f850 <__libc_init_array+0x44>)
 800f820:	f001 feec 	bl	80115fc <_init>
 800f824:	1b64      	subs	r4, r4, r5
 800f826:	10a4      	asrs	r4, r4, #2
 800f828:	2600      	movs	r6, #0
 800f82a:	42a6      	cmp	r6, r4
 800f82c:	d105      	bne.n	800f83a <__libc_init_array+0x2e>
 800f82e:	bd70      	pop	{r4, r5, r6, pc}
 800f830:	f855 3b04 	ldr.w	r3, [r5], #4
 800f834:	4798      	blx	r3
 800f836:	3601      	adds	r6, #1
 800f838:	e7ee      	b.n	800f818 <__libc_init_array+0xc>
 800f83a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f83e:	4798      	blx	r3
 800f840:	3601      	adds	r6, #1
 800f842:	e7f2      	b.n	800f82a <__libc_init_array+0x1e>
 800f844:	0801213c 	.word	0x0801213c
 800f848:	0801213c 	.word	0x0801213c
 800f84c:	0801213c 	.word	0x0801213c
 800f850:	08012140 	.word	0x08012140

0800f854 <__retarget_lock_acquire_recursive>:
 800f854:	4770      	bx	lr

0800f856 <__retarget_lock_release_recursive>:
 800f856:	4770      	bx	lr

0800f858 <memcpy>:
 800f858:	440a      	add	r2, r1
 800f85a:	4291      	cmp	r1, r2
 800f85c:	f100 33ff 	add.w	r3, r0, #4294967295
 800f860:	d100      	bne.n	800f864 <memcpy+0xc>
 800f862:	4770      	bx	lr
 800f864:	b510      	push	{r4, lr}
 800f866:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f86a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f86e:	4291      	cmp	r1, r2
 800f870:	d1f9      	bne.n	800f866 <memcpy+0xe>
 800f872:	bd10      	pop	{r4, pc}

0800f874 <quorem>:
 800f874:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f878:	6903      	ldr	r3, [r0, #16]
 800f87a:	690c      	ldr	r4, [r1, #16]
 800f87c:	42a3      	cmp	r3, r4
 800f87e:	4607      	mov	r7, r0
 800f880:	db7e      	blt.n	800f980 <quorem+0x10c>
 800f882:	3c01      	subs	r4, #1
 800f884:	f101 0814 	add.w	r8, r1, #20
 800f888:	f100 0514 	add.w	r5, r0, #20
 800f88c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f890:	9301      	str	r3, [sp, #4]
 800f892:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f896:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f89a:	3301      	adds	r3, #1
 800f89c:	429a      	cmp	r2, r3
 800f89e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f8a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f8a6:	fbb2 f6f3 	udiv	r6, r2, r3
 800f8aa:	d331      	bcc.n	800f910 <quorem+0x9c>
 800f8ac:	f04f 0e00 	mov.w	lr, #0
 800f8b0:	4640      	mov	r0, r8
 800f8b2:	46ac      	mov	ip, r5
 800f8b4:	46f2      	mov	sl, lr
 800f8b6:	f850 2b04 	ldr.w	r2, [r0], #4
 800f8ba:	b293      	uxth	r3, r2
 800f8bc:	fb06 e303 	mla	r3, r6, r3, lr
 800f8c0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f8c4:	0c1a      	lsrs	r2, r3, #16
 800f8c6:	b29b      	uxth	r3, r3
 800f8c8:	ebaa 0303 	sub.w	r3, sl, r3
 800f8cc:	f8dc a000 	ldr.w	sl, [ip]
 800f8d0:	fa13 f38a 	uxtah	r3, r3, sl
 800f8d4:	fb06 220e 	mla	r2, r6, lr, r2
 800f8d8:	9300      	str	r3, [sp, #0]
 800f8da:	9b00      	ldr	r3, [sp, #0]
 800f8dc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f8e0:	b292      	uxth	r2, r2
 800f8e2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f8e6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f8ea:	f8bd 3000 	ldrh.w	r3, [sp]
 800f8ee:	4581      	cmp	r9, r0
 800f8f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f8f4:	f84c 3b04 	str.w	r3, [ip], #4
 800f8f8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f8fc:	d2db      	bcs.n	800f8b6 <quorem+0x42>
 800f8fe:	f855 300b 	ldr.w	r3, [r5, fp]
 800f902:	b92b      	cbnz	r3, 800f910 <quorem+0x9c>
 800f904:	9b01      	ldr	r3, [sp, #4]
 800f906:	3b04      	subs	r3, #4
 800f908:	429d      	cmp	r5, r3
 800f90a:	461a      	mov	r2, r3
 800f90c:	d32c      	bcc.n	800f968 <quorem+0xf4>
 800f90e:	613c      	str	r4, [r7, #16]
 800f910:	4638      	mov	r0, r7
 800f912:	f001 f9a7 	bl	8010c64 <__mcmp>
 800f916:	2800      	cmp	r0, #0
 800f918:	db22      	blt.n	800f960 <quorem+0xec>
 800f91a:	3601      	adds	r6, #1
 800f91c:	4629      	mov	r1, r5
 800f91e:	2000      	movs	r0, #0
 800f920:	f858 2b04 	ldr.w	r2, [r8], #4
 800f924:	f8d1 c000 	ldr.w	ip, [r1]
 800f928:	b293      	uxth	r3, r2
 800f92a:	1ac3      	subs	r3, r0, r3
 800f92c:	0c12      	lsrs	r2, r2, #16
 800f92e:	fa13 f38c 	uxtah	r3, r3, ip
 800f932:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800f936:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f93a:	b29b      	uxth	r3, r3
 800f93c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f940:	45c1      	cmp	r9, r8
 800f942:	f841 3b04 	str.w	r3, [r1], #4
 800f946:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f94a:	d2e9      	bcs.n	800f920 <quorem+0xac>
 800f94c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f950:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f954:	b922      	cbnz	r2, 800f960 <quorem+0xec>
 800f956:	3b04      	subs	r3, #4
 800f958:	429d      	cmp	r5, r3
 800f95a:	461a      	mov	r2, r3
 800f95c:	d30a      	bcc.n	800f974 <quorem+0x100>
 800f95e:	613c      	str	r4, [r7, #16]
 800f960:	4630      	mov	r0, r6
 800f962:	b003      	add	sp, #12
 800f964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f968:	6812      	ldr	r2, [r2, #0]
 800f96a:	3b04      	subs	r3, #4
 800f96c:	2a00      	cmp	r2, #0
 800f96e:	d1ce      	bne.n	800f90e <quorem+0x9a>
 800f970:	3c01      	subs	r4, #1
 800f972:	e7c9      	b.n	800f908 <quorem+0x94>
 800f974:	6812      	ldr	r2, [r2, #0]
 800f976:	3b04      	subs	r3, #4
 800f978:	2a00      	cmp	r2, #0
 800f97a:	d1f0      	bne.n	800f95e <quorem+0xea>
 800f97c:	3c01      	subs	r4, #1
 800f97e:	e7eb      	b.n	800f958 <quorem+0xe4>
 800f980:	2000      	movs	r0, #0
 800f982:	e7ee      	b.n	800f962 <quorem+0xee>
 800f984:	0000      	movs	r0, r0
	...

0800f988 <_dtoa_r>:
 800f988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f98c:	ed2d 8b04 	vpush	{d8-d9}
 800f990:	69c5      	ldr	r5, [r0, #28]
 800f992:	b093      	sub	sp, #76	; 0x4c
 800f994:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f998:	ec57 6b10 	vmov	r6, r7, d0
 800f99c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f9a0:	9107      	str	r1, [sp, #28]
 800f9a2:	4604      	mov	r4, r0
 800f9a4:	920a      	str	r2, [sp, #40]	; 0x28
 800f9a6:	930d      	str	r3, [sp, #52]	; 0x34
 800f9a8:	b975      	cbnz	r5, 800f9c8 <_dtoa_r+0x40>
 800f9aa:	2010      	movs	r0, #16
 800f9ac:	f000 fe2a 	bl	8010604 <malloc>
 800f9b0:	4602      	mov	r2, r0
 800f9b2:	61e0      	str	r0, [r4, #28]
 800f9b4:	b920      	cbnz	r0, 800f9c0 <_dtoa_r+0x38>
 800f9b6:	4bae      	ldr	r3, [pc, #696]	; (800fc70 <_dtoa_r+0x2e8>)
 800f9b8:	21ef      	movs	r1, #239	; 0xef
 800f9ba:	48ae      	ldr	r0, [pc, #696]	; (800fc74 <_dtoa_r+0x2ec>)
 800f9bc:	f001 fb10 	bl	8010fe0 <__assert_func>
 800f9c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f9c4:	6005      	str	r5, [r0, #0]
 800f9c6:	60c5      	str	r5, [r0, #12]
 800f9c8:	69e3      	ldr	r3, [r4, #28]
 800f9ca:	6819      	ldr	r1, [r3, #0]
 800f9cc:	b151      	cbz	r1, 800f9e4 <_dtoa_r+0x5c>
 800f9ce:	685a      	ldr	r2, [r3, #4]
 800f9d0:	604a      	str	r2, [r1, #4]
 800f9d2:	2301      	movs	r3, #1
 800f9d4:	4093      	lsls	r3, r2
 800f9d6:	608b      	str	r3, [r1, #8]
 800f9d8:	4620      	mov	r0, r4
 800f9da:	f000 ff07 	bl	80107ec <_Bfree>
 800f9de:	69e3      	ldr	r3, [r4, #28]
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	601a      	str	r2, [r3, #0]
 800f9e4:	1e3b      	subs	r3, r7, #0
 800f9e6:	bfbb      	ittet	lt
 800f9e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f9ec:	9303      	strlt	r3, [sp, #12]
 800f9ee:	2300      	movge	r3, #0
 800f9f0:	2201      	movlt	r2, #1
 800f9f2:	bfac      	ite	ge
 800f9f4:	f8c8 3000 	strge.w	r3, [r8]
 800f9f8:	f8c8 2000 	strlt.w	r2, [r8]
 800f9fc:	4b9e      	ldr	r3, [pc, #632]	; (800fc78 <_dtoa_r+0x2f0>)
 800f9fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800fa02:	ea33 0308 	bics.w	r3, r3, r8
 800fa06:	d11b      	bne.n	800fa40 <_dtoa_r+0xb8>
 800fa08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fa0a:	f242 730f 	movw	r3, #9999	; 0x270f
 800fa0e:	6013      	str	r3, [r2, #0]
 800fa10:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800fa14:	4333      	orrs	r3, r6
 800fa16:	f000 8593 	beq.w	8010540 <_dtoa_r+0xbb8>
 800fa1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fa1c:	b963      	cbnz	r3, 800fa38 <_dtoa_r+0xb0>
 800fa1e:	4b97      	ldr	r3, [pc, #604]	; (800fc7c <_dtoa_r+0x2f4>)
 800fa20:	e027      	b.n	800fa72 <_dtoa_r+0xea>
 800fa22:	4b97      	ldr	r3, [pc, #604]	; (800fc80 <_dtoa_r+0x2f8>)
 800fa24:	9300      	str	r3, [sp, #0]
 800fa26:	3308      	adds	r3, #8
 800fa28:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fa2a:	6013      	str	r3, [r2, #0]
 800fa2c:	9800      	ldr	r0, [sp, #0]
 800fa2e:	b013      	add	sp, #76	; 0x4c
 800fa30:	ecbd 8b04 	vpop	{d8-d9}
 800fa34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa38:	4b90      	ldr	r3, [pc, #576]	; (800fc7c <_dtoa_r+0x2f4>)
 800fa3a:	9300      	str	r3, [sp, #0]
 800fa3c:	3303      	adds	r3, #3
 800fa3e:	e7f3      	b.n	800fa28 <_dtoa_r+0xa0>
 800fa40:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fa44:	2200      	movs	r2, #0
 800fa46:	ec51 0b17 	vmov	r0, r1, d7
 800fa4a:	eeb0 8a47 	vmov.f32	s16, s14
 800fa4e:	eef0 8a67 	vmov.f32	s17, s15
 800fa52:	2300      	movs	r3, #0
 800fa54:	f7f1 f858 	bl	8000b08 <__aeabi_dcmpeq>
 800fa58:	4681      	mov	r9, r0
 800fa5a:	b160      	cbz	r0, 800fa76 <_dtoa_r+0xee>
 800fa5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fa5e:	2301      	movs	r3, #1
 800fa60:	6013      	str	r3, [r2, #0]
 800fa62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	f000 8568 	beq.w	801053a <_dtoa_r+0xbb2>
 800fa6a:	4b86      	ldr	r3, [pc, #536]	; (800fc84 <_dtoa_r+0x2fc>)
 800fa6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fa6e:	6013      	str	r3, [r2, #0]
 800fa70:	3b01      	subs	r3, #1
 800fa72:	9300      	str	r3, [sp, #0]
 800fa74:	e7da      	b.n	800fa2c <_dtoa_r+0xa4>
 800fa76:	aa10      	add	r2, sp, #64	; 0x40
 800fa78:	a911      	add	r1, sp, #68	; 0x44
 800fa7a:	4620      	mov	r0, r4
 800fa7c:	eeb0 0a48 	vmov.f32	s0, s16
 800fa80:	eef0 0a68 	vmov.f32	s1, s17
 800fa84:	f001 f994 	bl	8010db0 <__d2b>
 800fa88:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800fa8c:	4682      	mov	sl, r0
 800fa8e:	2d00      	cmp	r5, #0
 800fa90:	d07f      	beq.n	800fb92 <_dtoa_r+0x20a>
 800fa92:	ee18 3a90 	vmov	r3, s17
 800fa96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fa9a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800fa9e:	ec51 0b18 	vmov	r0, r1, d8
 800faa2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800faa6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800faaa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800faae:	4619      	mov	r1, r3
 800fab0:	2200      	movs	r2, #0
 800fab2:	4b75      	ldr	r3, [pc, #468]	; (800fc88 <_dtoa_r+0x300>)
 800fab4:	f7f0 fc08 	bl	80002c8 <__aeabi_dsub>
 800fab8:	a367      	add	r3, pc, #412	; (adr r3, 800fc58 <_dtoa_r+0x2d0>)
 800faba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fabe:	f7f0 fdbb 	bl	8000638 <__aeabi_dmul>
 800fac2:	a367      	add	r3, pc, #412	; (adr r3, 800fc60 <_dtoa_r+0x2d8>)
 800fac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fac8:	f7f0 fc00 	bl	80002cc <__adddf3>
 800facc:	4606      	mov	r6, r0
 800face:	4628      	mov	r0, r5
 800fad0:	460f      	mov	r7, r1
 800fad2:	f7f0 fd47 	bl	8000564 <__aeabi_i2d>
 800fad6:	a364      	add	r3, pc, #400	; (adr r3, 800fc68 <_dtoa_r+0x2e0>)
 800fad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fadc:	f7f0 fdac 	bl	8000638 <__aeabi_dmul>
 800fae0:	4602      	mov	r2, r0
 800fae2:	460b      	mov	r3, r1
 800fae4:	4630      	mov	r0, r6
 800fae6:	4639      	mov	r1, r7
 800fae8:	f7f0 fbf0 	bl	80002cc <__adddf3>
 800faec:	4606      	mov	r6, r0
 800faee:	460f      	mov	r7, r1
 800faf0:	f7f1 f852 	bl	8000b98 <__aeabi_d2iz>
 800faf4:	2200      	movs	r2, #0
 800faf6:	4683      	mov	fp, r0
 800faf8:	2300      	movs	r3, #0
 800fafa:	4630      	mov	r0, r6
 800fafc:	4639      	mov	r1, r7
 800fafe:	f7f1 f80d 	bl	8000b1c <__aeabi_dcmplt>
 800fb02:	b148      	cbz	r0, 800fb18 <_dtoa_r+0x190>
 800fb04:	4658      	mov	r0, fp
 800fb06:	f7f0 fd2d 	bl	8000564 <__aeabi_i2d>
 800fb0a:	4632      	mov	r2, r6
 800fb0c:	463b      	mov	r3, r7
 800fb0e:	f7f0 fffb 	bl	8000b08 <__aeabi_dcmpeq>
 800fb12:	b908      	cbnz	r0, 800fb18 <_dtoa_r+0x190>
 800fb14:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fb18:	f1bb 0f16 	cmp.w	fp, #22
 800fb1c:	d857      	bhi.n	800fbce <_dtoa_r+0x246>
 800fb1e:	4b5b      	ldr	r3, [pc, #364]	; (800fc8c <_dtoa_r+0x304>)
 800fb20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800fb24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb28:	ec51 0b18 	vmov	r0, r1, d8
 800fb2c:	f7f0 fff6 	bl	8000b1c <__aeabi_dcmplt>
 800fb30:	2800      	cmp	r0, #0
 800fb32:	d04e      	beq.n	800fbd2 <_dtoa_r+0x24a>
 800fb34:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fb38:	2300      	movs	r3, #0
 800fb3a:	930c      	str	r3, [sp, #48]	; 0x30
 800fb3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fb3e:	1b5b      	subs	r3, r3, r5
 800fb40:	1e5a      	subs	r2, r3, #1
 800fb42:	bf45      	ittet	mi
 800fb44:	f1c3 0301 	rsbmi	r3, r3, #1
 800fb48:	9305      	strmi	r3, [sp, #20]
 800fb4a:	2300      	movpl	r3, #0
 800fb4c:	2300      	movmi	r3, #0
 800fb4e:	9206      	str	r2, [sp, #24]
 800fb50:	bf54      	ite	pl
 800fb52:	9305      	strpl	r3, [sp, #20]
 800fb54:	9306      	strmi	r3, [sp, #24]
 800fb56:	f1bb 0f00 	cmp.w	fp, #0
 800fb5a:	db3c      	blt.n	800fbd6 <_dtoa_r+0x24e>
 800fb5c:	9b06      	ldr	r3, [sp, #24]
 800fb5e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800fb62:	445b      	add	r3, fp
 800fb64:	9306      	str	r3, [sp, #24]
 800fb66:	2300      	movs	r3, #0
 800fb68:	9308      	str	r3, [sp, #32]
 800fb6a:	9b07      	ldr	r3, [sp, #28]
 800fb6c:	2b09      	cmp	r3, #9
 800fb6e:	d868      	bhi.n	800fc42 <_dtoa_r+0x2ba>
 800fb70:	2b05      	cmp	r3, #5
 800fb72:	bfc4      	itt	gt
 800fb74:	3b04      	subgt	r3, #4
 800fb76:	9307      	strgt	r3, [sp, #28]
 800fb78:	9b07      	ldr	r3, [sp, #28]
 800fb7a:	f1a3 0302 	sub.w	r3, r3, #2
 800fb7e:	bfcc      	ite	gt
 800fb80:	2500      	movgt	r5, #0
 800fb82:	2501      	movle	r5, #1
 800fb84:	2b03      	cmp	r3, #3
 800fb86:	f200 8085 	bhi.w	800fc94 <_dtoa_r+0x30c>
 800fb8a:	e8df f003 	tbb	[pc, r3]
 800fb8e:	3b2e      	.short	0x3b2e
 800fb90:	5839      	.short	0x5839
 800fb92:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800fb96:	441d      	add	r5, r3
 800fb98:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800fb9c:	2b20      	cmp	r3, #32
 800fb9e:	bfc1      	itttt	gt
 800fba0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800fba4:	fa08 f803 	lslgt.w	r8, r8, r3
 800fba8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800fbac:	fa26 f303 	lsrgt.w	r3, r6, r3
 800fbb0:	bfd6      	itet	le
 800fbb2:	f1c3 0320 	rsble	r3, r3, #32
 800fbb6:	ea48 0003 	orrgt.w	r0, r8, r3
 800fbba:	fa06 f003 	lslle.w	r0, r6, r3
 800fbbe:	f7f0 fcc1 	bl	8000544 <__aeabi_ui2d>
 800fbc2:	2201      	movs	r2, #1
 800fbc4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800fbc8:	3d01      	subs	r5, #1
 800fbca:	920e      	str	r2, [sp, #56]	; 0x38
 800fbcc:	e76f      	b.n	800faae <_dtoa_r+0x126>
 800fbce:	2301      	movs	r3, #1
 800fbd0:	e7b3      	b.n	800fb3a <_dtoa_r+0x1b2>
 800fbd2:	900c      	str	r0, [sp, #48]	; 0x30
 800fbd4:	e7b2      	b.n	800fb3c <_dtoa_r+0x1b4>
 800fbd6:	9b05      	ldr	r3, [sp, #20]
 800fbd8:	eba3 030b 	sub.w	r3, r3, fp
 800fbdc:	9305      	str	r3, [sp, #20]
 800fbde:	f1cb 0300 	rsb	r3, fp, #0
 800fbe2:	9308      	str	r3, [sp, #32]
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	930b      	str	r3, [sp, #44]	; 0x2c
 800fbe8:	e7bf      	b.n	800fb6a <_dtoa_r+0x1e2>
 800fbea:	2300      	movs	r3, #0
 800fbec:	9309      	str	r3, [sp, #36]	; 0x24
 800fbee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	dc52      	bgt.n	800fc9a <_dtoa_r+0x312>
 800fbf4:	2301      	movs	r3, #1
 800fbf6:	9301      	str	r3, [sp, #4]
 800fbf8:	9304      	str	r3, [sp, #16]
 800fbfa:	461a      	mov	r2, r3
 800fbfc:	920a      	str	r2, [sp, #40]	; 0x28
 800fbfe:	e00b      	b.n	800fc18 <_dtoa_r+0x290>
 800fc00:	2301      	movs	r3, #1
 800fc02:	e7f3      	b.n	800fbec <_dtoa_r+0x264>
 800fc04:	2300      	movs	r3, #0
 800fc06:	9309      	str	r3, [sp, #36]	; 0x24
 800fc08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc0a:	445b      	add	r3, fp
 800fc0c:	9301      	str	r3, [sp, #4]
 800fc0e:	3301      	adds	r3, #1
 800fc10:	2b01      	cmp	r3, #1
 800fc12:	9304      	str	r3, [sp, #16]
 800fc14:	bfb8      	it	lt
 800fc16:	2301      	movlt	r3, #1
 800fc18:	69e0      	ldr	r0, [r4, #28]
 800fc1a:	2100      	movs	r1, #0
 800fc1c:	2204      	movs	r2, #4
 800fc1e:	f102 0614 	add.w	r6, r2, #20
 800fc22:	429e      	cmp	r6, r3
 800fc24:	d93d      	bls.n	800fca2 <_dtoa_r+0x31a>
 800fc26:	6041      	str	r1, [r0, #4]
 800fc28:	4620      	mov	r0, r4
 800fc2a:	f000 fd9f 	bl	801076c <_Balloc>
 800fc2e:	9000      	str	r0, [sp, #0]
 800fc30:	2800      	cmp	r0, #0
 800fc32:	d139      	bne.n	800fca8 <_dtoa_r+0x320>
 800fc34:	4b16      	ldr	r3, [pc, #88]	; (800fc90 <_dtoa_r+0x308>)
 800fc36:	4602      	mov	r2, r0
 800fc38:	f240 11af 	movw	r1, #431	; 0x1af
 800fc3c:	e6bd      	b.n	800f9ba <_dtoa_r+0x32>
 800fc3e:	2301      	movs	r3, #1
 800fc40:	e7e1      	b.n	800fc06 <_dtoa_r+0x27e>
 800fc42:	2501      	movs	r5, #1
 800fc44:	2300      	movs	r3, #0
 800fc46:	9307      	str	r3, [sp, #28]
 800fc48:	9509      	str	r5, [sp, #36]	; 0x24
 800fc4a:	f04f 33ff 	mov.w	r3, #4294967295
 800fc4e:	9301      	str	r3, [sp, #4]
 800fc50:	9304      	str	r3, [sp, #16]
 800fc52:	2200      	movs	r2, #0
 800fc54:	2312      	movs	r3, #18
 800fc56:	e7d1      	b.n	800fbfc <_dtoa_r+0x274>
 800fc58:	636f4361 	.word	0x636f4361
 800fc5c:	3fd287a7 	.word	0x3fd287a7
 800fc60:	8b60c8b3 	.word	0x8b60c8b3
 800fc64:	3fc68a28 	.word	0x3fc68a28
 800fc68:	509f79fb 	.word	0x509f79fb
 800fc6c:	3fd34413 	.word	0x3fd34413
 800fc70:	08011e01 	.word	0x08011e01
 800fc74:	08011e18 	.word	0x08011e18
 800fc78:	7ff00000 	.word	0x7ff00000
 800fc7c:	08011dfd 	.word	0x08011dfd
 800fc80:	08011df4 	.word	0x08011df4
 800fc84:	08011dd1 	.word	0x08011dd1
 800fc88:	3ff80000 	.word	0x3ff80000
 800fc8c:	08011f08 	.word	0x08011f08
 800fc90:	08011e70 	.word	0x08011e70
 800fc94:	2301      	movs	r3, #1
 800fc96:	9309      	str	r3, [sp, #36]	; 0x24
 800fc98:	e7d7      	b.n	800fc4a <_dtoa_r+0x2c2>
 800fc9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc9c:	9301      	str	r3, [sp, #4]
 800fc9e:	9304      	str	r3, [sp, #16]
 800fca0:	e7ba      	b.n	800fc18 <_dtoa_r+0x290>
 800fca2:	3101      	adds	r1, #1
 800fca4:	0052      	lsls	r2, r2, #1
 800fca6:	e7ba      	b.n	800fc1e <_dtoa_r+0x296>
 800fca8:	69e3      	ldr	r3, [r4, #28]
 800fcaa:	9a00      	ldr	r2, [sp, #0]
 800fcac:	601a      	str	r2, [r3, #0]
 800fcae:	9b04      	ldr	r3, [sp, #16]
 800fcb0:	2b0e      	cmp	r3, #14
 800fcb2:	f200 80a8 	bhi.w	800fe06 <_dtoa_r+0x47e>
 800fcb6:	2d00      	cmp	r5, #0
 800fcb8:	f000 80a5 	beq.w	800fe06 <_dtoa_r+0x47e>
 800fcbc:	f1bb 0f00 	cmp.w	fp, #0
 800fcc0:	dd38      	ble.n	800fd34 <_dtoa_r+0x3ac>
 800fcc2:	4bc0      	ldr	r3, [pc, #768]	; (800ffc4 <_dtoa_r+0x63c>)
 800fcc4:	f00b 020f 	and.w	r2, fp, #15
 800fcc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fccc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800fcd0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800fcd4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800fcd8:	d019      	beq.n	800fd0e <_dtoa_r+0x386>
 800fcda:	4bbb      	ldr	r3, [pc, #748]	; (800ffc8 <_dtoa_r+0x640>)
 800fcdc:	ec51 0b18 	vmov	r0, r1, d8
 800fce0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fce4:	f7f0 fdd2 	bl	800088c <__aeabi_ddiv>
 800fce8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fcec:	f008 080f 	and.w	r8, r8, #15
 800fcf0:	2503      	movs	r5, #3
 800fcf2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ffc8 <_dtoa_r+0x640>
 800fcf6:	f1b8 0f00 	cmp.w	r8, #0
 800fcfa:	d10a      	bne.n	800fd12 <_dtoa_r+0x38a>
 800fcfc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fd00:	4632      	mov	r2, r6
 800fd02:	463b      	mov	r3, r7
 800fd04:	f7f0 fdc2 	bl	800088c <__aeabi_ddiv>
 800fd08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fd0c:	e02b      	b.n	800fd66 <_dtoa_r+0x3de>
 800fd0e:	2502      	movs	r5, #2
 800fd10:	e7ef      	b.n	800fcf2 <_dtoa_r+0x36a>
 800fd12:	f018 0f01 	tst.w	r8, #1
 800fd16:	d008      	beq.n	800fd2a <_dtoa_r+0x3a2>
 800fd18:	4630      	mov	r0, r6
 800fd1a:	4639      	mov	r1, r7
 800fd1c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800fd20:	f7f0 fc8a 	bl	8000638 <__aeabi_dmul>
 800fd24:	3501      	adds	r5, #1
 800fd26:	4606      	mov	r6, r0
 800fd28:	460f      	mov	r7, r1
 800fd2a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800fd2e:	f109 0908 	add.w	r9, r9, #8
 800fd32:	e7e0      	b.n	800fcf6 <_dtoa_r+0x36e>
 800fd34:	f000 809f 	beq.w	800fe76 <_dtoa_r+0x4ee>
 800fd38:	f1cb 0600 	rsb	r6, fp, #0
 800fd3c:	4ba1      	ldr	r3, [pc, #644]	; (800ffc4 <_dtoa_r+0x63c>)
 800fd3e:	4fa2      	ldr	r7, [pc, #648]	; (800ffc8 <_dtoa_r+0x640>)
 800fd40:	f006 020f 	and.w	r2, r6, #15
 800fd44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd4c:	ec51 0b18 	vmov	r0, r1, d8
 800fd50:	f7f0 fc72 	bl	8000638 <__aeabi_dmul>
 800fd54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fd58:	1136      	asrs	r6, r6, #4
 800fd5a:	2300      	movs	r3, #0
 800fd5c:	2502      	movs	r5, #2
 800fd5e:	2e00      	cmp	r6, #0
 800fd60:	d17e      	bne.n	800fe60 <_dtoa_r+0x4d8>
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d1d0      	bne.n	800fd08 <_dtoa_r+0x380>
 800fd66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fd68:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	f000 8084 	beq.w	800fe7a <_dtoa_r+0x4f2>
 800fd72:	4b96      	ldr	r3, [pc, #600]	; (800ffcc <_dtoa_r+0x644>)
 800fd74:	2200      	movs	r2, #0
 800fd76:	4640      	mov	r0, r8
 800fd78:	4649      	mov	r1, r9
 800fd7a:	f7f0 fecf 	bl	8000b1c <__aeabi_dcmplt>
 800fd7e:	2800      	cmp	r0, #0
 800fd80:	d07b      	beq.n	800fe7a <_dtoa_r+0x4f2>
 800fd82:	9b04      	ldr	r3, [sp, #16]
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d078      	beq.n	800fe7a <_dtoa_r+0x4f2>
 800fd88:	9b01      	ldr	r3, [sp, #4]
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	dd39      	ble.n	800fe02 <_dtoa_r+0x47a>
 800fd8e:	4b90      	ldr	r3, [pc, #576]	; (800ffd0 <_dtoa_r+0x648>)
 800fd90:	2200      	movs	r2, #0
 800fd92:	4640      	mov	r0, r8
 800fd94:	4649      	mov	r1, r9
 800fd96:	f7f0 fc4f 	bl	8000638 <__aeabi_dmul>
 800fd9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fd9e:	9e01      	ldr	r6, [sp, #4]
 800fda0:	f10b 37ff 	add.w	r7, fp, #4294967295
 800fda4:	3501      	adds	r5, #1
 800fda6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800fdaa:	4628      	mov	r0, r5
 800fdac:	f7f0 fbda 	bl	8000564 <__aeabi_i2d>
 800fdb0:	4642      	mov	r2, r8
 800fdb2:	464b      	mov	r3, r9
 800fdb4:	f7f0 fc40 	bl	8000638 <__aeabi_dmul>
 800fdb8:	4b86      	ldr	r3, [pc, #536]	; (800ffd4 <_dtoa_r+0x64c>)
 800fdba:	2200      	movs	r2, #0
 800fdbc:	f7f0 fa86 	bl	80002cc <__adddf3>
 800fdc0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800fdc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fdc8:	9303      	str	r3, [sp, #12]
 800fdca:	2e00      	cmp	r6, #0
 800fdcc:	d158      	bne.n	800fe80 <_dtoa_r+0x4f8>
 800fdce:	4b82      	ldr	r3, [pc, #520]	; (800ffd8 <_dtoa_r+0x650>)
 800fdd0:	2200      	movs	r2, #0
 800fdd2:	4640      	mov	r0, r8
 800fdd4:	4649      	mov	r1, r9
 800fdd6:	f7f0 fa77 	bl	80002c8 <__aeabi_dsub>
 800fdda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fdde:	4680      	mov	r8, r0
 800fde0:	4689      	mov	r9, r1
 800fde2:	f7f0 feb9 	bl	8000b58 <__aeabi_dcmpgt>
 800fde6:	2800      	cmp	r0, #0
 800fde8:	f040 8296 	bne.w	8010318 <_dtoa_r+0x990>
 800fdec:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800fdf0:	4640      	mov	r0, r8
 800fdf2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fdf6:	4649      	mov	r1, r9
 800fdf8:	f7f0 fe90 	bl	8000b1c <__aeabi_dcmplt>
 800fdfc:	2800      	cmp	r0, #0
 800fdfe:	f040 8289 	bne.w	8010314 <_dtoa_r+0x98c>
 800fe02:	ed8d 8b02 	vstr	d8, [sp, #8]
 800fe06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	f2c0 814e 	blt.w	80100aa <_dtoa_r+0x722>
 800fe0e:	f1bb 0f0e 	cmp.w	fp, #14
 800fe12:	f300 814a 	bgt.w	80100aa <_dtoa_r+0x722>
 800fe16:	4b6b      	ldr	r3, [pc, #428]	; (800ffc4 <_dtoa_r+0x63c>)
 800fe18:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800fe1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fe20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	f280 80dc 	bge.w	800ffe0 <_dtoa_r+0x658>
 800fe28:	9b04      	ldr	r3, [sp, #16]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	f300 80d8 	bgt.w	800ffe0 <_dtoa_r+0x658>
 800fe30:	f040 826f 	bne.w	8010312 <_dtoa_r+0x98a>
 800fe34:	4b68      	ldr	r3, [pc, #416]	; (800ffd8 <_dtoa_r+0x650>)
 800fe36:	2200      	movs	r2, #0
 800fe38:	4640      	mov	r0, r8
 800fe3a:	4649      	mov	r1, r9
 800fe3c:	f7f0 fbfc 	bl	8000638 <__aeabi_dmul>
 800fe40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fe44:	f7f0 fe7e 	bl	8000b44 <__aeabi_dcmpge>
 800fe48:	9e04      	ldr	r6, [sp, #16]
 800fe4a:	4637      	mov	r7, r6
 800fe4c:	2800      	cmp	r0, #0
 800fe4e:	f040 8245 	bne.w	80102dc <_dtoa_r+0x954>
 800fe52:	9d00      	ldr	r5, [sp, #0]
 800fe54:	2331      	movs	r3, #49	; 0x31
 800fe56:	f805 3b01 	strb.w	r3, [r5], #1
 800fe5a:	f10b 0b01 	add.w	fp, fp, #1
 800fe5e:	e241      	b.n	80102e4 <_dtoa_r+0x95c>
 800fe60:	07f2      	lsls	r2, r6, #31
 800fe62:	d505      	bpl.n	800fe70 <_dtoa_r+0x4e8>
 800fe64:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fe68:	f7f0 fbe6 	bl	8000638 <__aeabi_dmul>
 800fe6c:	3501      	adds	r5, #1
 800fe6e:	2301      	movs	r3, #1
 800fe70:	1076      	asrs	r6, r6, #1
 800fe72:	3708      	adds	r7, #8
 800fe74:	e773      	b.n	800fd5e <_dtoa_r+0x3d6>
 800fe76:	2502      	movs	r5, #2
 800fe78:	e775      	b.n	800fd66 <_dtoa_r+0x3de>
 800fe7a:	9e04      	ldr	r6, [sp, #16]
 800fe7c:	465f      	mov	r7, fp
 800fe7e:	e792      	b.n	800fda6 <_dtoa_r+0x41e>
 800fe80:	9900      	ldr	r1, [sp, #0]
 800fe82:	4b50      	ldr	r3, [pc, #320]	; (800ffc4 <_dtoa_r+0x63c>)
 800fe84:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fe88:	4431      	add	r1, r6
 800fe8a:	9102      	str	r1, [sp, #8]
 800fe8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fe8e:	eeb0 9a47 	vmov.f32	s18, s14
 800fe92:	eef0 9a67 	vmov.f32	s19, s15
 800fe96:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800fe9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fe9e:	2900      	cmp	r1, #0
 800fea0:	d044      	beq.n	800ff2c <_dtoa_r+0x5a4>
 800fea2:	494e      	ldr	r1, [pc, #312]	; (800ffdc <_dtoa_r+0x654>)
 800fea4:	2000      	movs	r0, #0
 800fea6:	f7f0 fcf1 	bl	800088c <__aeabi_ddiv>
 800feaa:	ec53 2b19 	vmov	r2, r3, d9
 800feae:	f7f0 fa0b 	bl	80002c8 <__aeabi_dsub>
 800feb2:	9d00      	ldr	r5, [sp, #0]
 800feb4:	ec41 0b19 	vmov	d9, r0, r1
 800feb8:	4649      	mov	r1, r9
 800feba:	4640      	mov	r0, r8
 800febc:	f7f0 fe6c 	bl	8000b98 <__aeabi_d2iz>
 800fec0:	4606      	mov	r6, r0
 800fec2:	f7f0 fb4f 	bl	8000564 <__aeabi_i2d>
 800fec6:	4602      	mov	r2, r0
 800fec8:	460b      	mov	r3, r1
 800feca:	4640      	mov	r0, r8
 800fecc:	4649      	mov	r1, r9
 800fece:	f7f0 f9fb 	bl	80002c8 <__aeabi_dsub>
 800fed2:	3630      	adds	r6, #48	; 0x30
 800fed4:	f805 6b01 	strb.w	r6, [r5], #1
 800fed8:	ec53 2b19 	vmov	r2, r3, d9
 800fedc:	4680      	mov	r8, r0
 800fede:	4689      	mov	r9, r1
 800fee0:	f7f0 fe1c 	bl	8000b1c <__aeabi_dcmplt>
 800fee4:	2800      	cmp	r0, #0
 800fee6:	d164      	bne.n	800ffb2 <_dtoa_r+0x62a>
 800fee8:	4642      	mov	r2, r8
 800feea:	464b      	mov	r3, r9
 800feec:	4937      	ldr	r1, [pc, #220]	; (800ffcc <_dtoa_r+0x644>)
 800feee:	2000      	movs	r0, #0
 800fef0:	f7f0 f9ea 	bl	80002c8 <__aeabi_dsub>
 800fef4:	ec53 2b19 	vmov	r2, r3, d9
 800fef8:	f7f0 fe10 	bl	8000b1c <__aeabi_dcmplt>
 800fefc:	2800      	cmp	r0, #0
 800fefe:	f040 80b6 	bne.w	801006e <_dtoa_r+0x6e6>
 800ff02:	9b02      	ldr	r3, [sp, #8]
 800ff04:	429d      	cmp	r5, r3
 800ff06:	f43f af7c 	beq.w	800fe02 <_dtoa_r+0x47a>
 800ff0a:	4b31      	ldr	r3, [pc, #196]	; (800ffd0 <_dtoa_r+0x648>)
 800ff0c:	ec51 0b19 	vmov	r0, r1, d9
 800ff10:	2200      	movs	r2, #0
 800ff12:	f7f0 fb91 	bl	8000638 <__aeabi_dmul>
 800ff16:	4b2e      	ldr	r3, [pc, #184]	; (800ffd0 <_dtoa_r+0x648>)
 800ff18:	ec41 0b19 	vmov	d9, r0, r1
 800ff1c:	2200      	movs	r2, #0
 800ff1e:	4640      	mov	r0, r8
 800ff20:	4649      	mov	r1, r9
 800ff22:	f7f0 fb89 	bl	8000638 <__aeabi_dmul>
 800ff26:	4680      	mov	r8, r0
 800ff28:	4689      	mov	r9, r1
 800ff2a:	e7c5      	b.n	800feb8 <_dtoa_r+0x530>
 800ff2c:	ec51 0b17 	vmov	r0, r1, d7
 800ff30:	f7f0 fb82 	bl	8000638 <__aeabi_dmul>
 800ff34:	9b02      	ldr	r3, [sp, #8]
 800ff36:	9d00      	ldr	r5, [sp, #0]
 800ff38:	930f      	str	r3, [sp, #60]	; 0x3c
 800ff3a:	ec41 0b19 	vmov	d9, r0, r1
 800ff3e:	4649      	mov	r1, r9
 800ff40:	4640      	mov	r0, r8
 800ff42:	f7f0 fe29 	bl	8000b98 <__aeabi_d2iz>
 800ff46:	4606      	mov	r6, r0
 800ff48:	f7f0 fb0c 	bl	8000564 <__aeabi_i2d>
 800ff4c:	3630      	adds	r6, #48	; 0x30
 800ff4e:	4602      	mov	r2, r0
 800ff50:	460b      	mov	r3, r1
 800ff52:	4640      	mov	r0, r8
 800ff54:	4649      	mov	r1, r9
 800ff56:	f7f0 f9b7 	bl	80002c8 <__aeabi_dsub>
 800ff5a:	f805 6b01 	strb.w	r6, [r5], #1
 800ff5e:	9b02      	ldr	r3, [sp, #8]
 800ff60:	429d      	cmp	r5, r3
 800ff62:	4680      	mov	r8, r0
 800ff64:	4689      	mov	r9, r1
 800ff66:	f04f 0200 	mov.w	r2, #0
 800ff6a:	d124      	bne.n	800ffb6 <_dtoa_r+0x62e>
 800ff6c:	4b1b      	ldr	r3, [pc, #108]	; (800ffdc <_dtoa_r+0x654>)
 800ff6e:	ec51 0b19 	vmov	r0, r1, d9
 800ff72:	f7f0 f9ab 	bl	80002cc <__adddf3>
 800ff76:	4602      	mov	r2, r0
 800ff78:	460b      	mov	r3, r1
 800ff7a:	4640      	mov	r0, r8
 800ff7c:	4649      	mov	r1, r9
 800ff7e:	f7f0 fdeb 	bl	8000b58 <__aeabi_dcmpgt>
 800ff82:	2800      	cmp	r0, #0
 800ff84:	d173      	bne.n	801006e <_dtoa_r+0x6e6>
 800ff86:	ec53 2b19 	vmov	r2, r3, d9
 800ff8a:	4914      	ldr	r1, [pc, #80]	; (800ffdc <_dtoa_r+0x654>)
 800ff8c:	2000      	movs	r0, #0
 800ff8e:	f7f0 f99b 	bl	80002c8 <__aeabi_dsub>
 800ff92:	4602      	mov	r2, r0
 800ff94:	460b      	mov	r3, r1
 800ff96:	4640      	mov	r0, r8
 800ff98:	4649      	mov	r1, r9
 800ff9a:	f7f0 fdbf 	bl	8000b1c <__aeabi_dcmplt>
 800ff9e:	2800      	cmp	r0, #0
 800ffa0:	f43f af2f 	beq.w	800fe02 <_dtoa_r+0x47a>
 800ffa4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ffa6:	1e6b      	subs	r3, r5, #1
 800ffa8:	930f      	str	r3, [sp, #60]	; 0x3c
 800ffaa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ffae:	2b30      	cmp	r3, #48	; 0x30
 800ffb0:	d0f8      	beq.n	800ffa4 <_dtoa_r+0x61c>
 800ffb2:	46bb      	mov	fp, r7
 800ffb4:	e04a      	b.n	801004c <_dtoa_r+0x6c4>
 800ffb6:	4b06      	ldr	r3, [pc, #24]	; (800ffd0 <_dtoa_r+0x648>)
 800ffb8:	f7f0 fb3e 	bl	8000638 <__aeabi_dmul>
 800ffbc:	4680      	mov	r8, r0
 800ffbe:	4689      	mov	r9, r1
 800ffc0:	e7bd      	b.n	800ff3e <_dtoa_r+0x5b6>
 800ffc2:	bf00      	nop
 800ffc4:	08011f08 	.word	0x08011f08
 800ffc8:	08011ee0 	.word	0x08011ee0
 800ffcc:	3ff00000 	.word	0x3ff00000
 800ffd0:	40240000 	.word	0x40240000
 800ffd4:	401c0000 	.word	0x401c0000
 800ffd8:	40140000 	.word	0x40140000
 800ffdc:	3fe00000 	.word	0x3fe00000
 800ffe0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ffe4:	9d00      	ldr	r5, [sp, #0]
 800ffe6:	4642      	mov	r2, r8
 800ffe8:	464b      	mov	r3, r9
 800ffea:	4630      	mov	r0, r6
 800ffec:	4639      	mov	r1, r7
 800ffee:	f7f0 fc4d 	bl	800088c <__aeabi_ddiv>
 800fff2:	f7f0 fdd1 	bl	8000b98 <__aeabi_d2iz>
 800fff6:	9001      	str	r0, [sp, #4]
 800fff8:	f7f0 fab4 	bl	8000564 <__aeabi_i2d>
 800fffc:	4642      	mov	r2, r8
 800fffe:	464b      	mov	r3, r9
 8010000:	f7f0 fb1a 	bl	8000638 <__aeabi_dmul>
 8010004:	4602      	mov	r2, r0
 8010006:	460b      	mov	r3, r1
 8010008:	4630      	mov	r0, r6
 801000a:	4639      	mov	r1, r7
 801000c:	f7f0 f95c 	bl	80002c8 <__aeabi_dsub>
 8010010:	9e01      	ldr	r6, [sp, #4]
 8010012:	9f04      	ldr	r7, [sp, #16]
 8010014:	3630      	adds	r6, #48	; 0x30
 8010016:	f805 6b01 	strb.w	r6, [r5], #1
 801001a:	9e00      	ldr	r6, [sp, #0]
 801001c:	1bae      	subs	r6, r5, r6
 801001e:	42b7      	cmp	r7, r6
 8010020:	4602      	mov	r2, r0
 8010022:	460b      	mov	r3, r1
 8010024:	d134      	bne.n	8010090 <_dtoa_r+0x708>
 8010026:	f7f0 f951 	bl	80002cc <__adddf3>
 801002a:	4642      	mov	r2, r8
 801002c:	464b      	mov	r3, r9
 801002e:	4606      	mov	r6, r0
 8010030:	460f      	mov	r7, r1
 8010032:	f7f0 fd91 	bl	8000b58 <__aeabi_dcmpgt>
 8010036:	b9c8      	cbnz	r0, 801006c <_dtoa_r+0x6e4>
 8010038:	4642      	mov	r2, r8
 801003a:	464b      	mov	r3, r9
 801003c:	4630      	mov	r0, r6
 801003e:	4639      	mov	r1, r7
 8010040:	f7f0 fd62 	bl	8000b08 <__aeabi_dcmpeq>
 8010044:	b110      	cbz	r0, 801004c <_dtoa_r+0x6c4>
 8010046:	9b01      	ldr	r3, [sp, #4]
 8010048:	07db      	lsls	r3, r3, #31
 801004a:	d40f      	bmi.n	801006c <_dtoa_r+0x6e4>
 801004c:	4651      	mov	r1, sl
 801004e:	4620      	mov	r0, r4
 8010050:	f000 fbcc 	bl	80107ec <_Bfree>
 8010054:	2300      	movs	r3, #0
 8010056:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010058:	702b      	strb	r3, [r5, #0]
 801005a:	f10b 0301 	add.w	r3, fp, #1
 801005e:	6013      	str	r3, [r2, #0]
 8010060:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010062:	2b00      	cmp	r3, #0
 8010064:	f43f ace2 	beq.w	800fa2c <_dtoa_r+0xa4>
 8010068:	601d      	str	r5, [r3, #0]
 801006a:	e4df      	b.n	800fa2c <_dtoa_r+0xa4>
 801006c:	465f      	mov	r7, fp
 801006e:	462b      	mov	r3, r5
 8010070:	461d      	mov	r5, r3
 8010072:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010076:	2a39      	cmp	r2, #57	; 0x39
 8010078:	d106      	bne.n	8010088 <_dtoa_r+0x700>
 801007a:	9a00      	ldr	r2, [sp, #0]
 801007c:	429a      	cmp	r2, r3
 801007e:	d1f7      	bne.n	8010070 <_dtoa_r+0x6e8>
 8010080:	9900      	ldr	r1, [sp, #0]
 8010082:	2230      	movs	r2, #48	; 0x30
 8010084:	3701      	adds	r7, #1
 8010086:	700a      	strb	r2, [r1, #0]
 8010088:	781a      	ldrb	r2, [r3, #0]
 801008a:	3201      	adds	r2, #1
 801008c:	701a      	strb	r2, [r3, #0]
 801008e:	e790      	b.n	800ffb2 <_dtoa_r+0x62a>
 8010090:	4ba3      	ldr	r3, [pc, #652]	; (8010320 <_dtoa_r+0x998>)
 8010092:	2200      	movs	r2, #0
 8010094:	f7f0 fad0 	bl	8000638 <__aeabi_dmul>
 8010098:	2200      	movs	r2, #0
 801009a:	2300      	movs	r3, #0
 801009c:	4606      	mov	r6, r0
 801009e:	460f      	mov	r7, r1
 80100a0:	f7f0 fd32 	bl	8000b08 <__aeabi_dcmpeq>
 80100a4:	2800      	cmp	r0, #0
 80100a6:	d09e      	beq.n	800ffe6 <_dtoa_r+0x65e>
 80100a8:	e7d0      	b.n	801004c <_dtoa_r+0x6c4>
 80100aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80100ac:	2a00      	cmp	r2, #0
 80100ae:	f000 80ca 	beq.w	8010246 <_dtoa_r+0x8be>
 80100b2:	9a07      	ldr	r2, [sp, #28]
 80100b4:	2a01      	cmp	r2, #1
 80100b6:	f300 80ad 	bgt.w	8010214 <_dtoa_r+0x88c>
 80100ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80100bc:	2a00      	cmp	r2, #0
 80100be:	f000 80a5 	beq.w	801020c <_dtoa_r+0x884>
 80100c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80100c6:	9e08      	ldr	r6, [sp, #32]
 80100c8:	9d05      	ldr	r5, [sp, #20]
 80100ca:	9a05      	ldr	r2, [sp, #20]
 80100cc:	441a      	add	r2, r3
 80100ce:	9205      	str	r2, [sp, #20]
 80100d0:	9a06      	ldr	r2, [sp, #24]
 80100d2:	2101      	movs	r1, #1
 80100d4:	441a      	add	r2, r3
 80100d6:	4620      	mov	r0, r4
 80100d8:	9206      	str	r2, [sp, #24]
 80100da:	f000 fc3d 	bl	8010958 <__i2b>
 80100de:	4607      	mov	r7, r0
 80100e0:	b165      	cbz	r5, 80100fc <_dtoa_r+0x774>
 80100e2:	9b06      	ldr	r3, [sp, #24]
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	dd09      	ble.n	80100fc <_dtoa_r+0x774>
 80100e8:	42ab      	cmp	r3, r5
 80100ea:	9a05      	ldr	r2, [sp, #20]
 80100ec:	bfa8      	it	ge
 80100ee:	462b      	movge	r3, r5
 80100f0:	1ad2      	subs	r2, r2, r3
 80100f2:	9205      	str	r2, [sp, #20]
 80100f4:	9a06      	ldr	r2, [sp, #24]
 80100f6:	1aed      	subs	r5, r5, r3
 80100f8:	1ad3      	subs	r3, r2, r3
 80100fa:	9306      	str	r3, [sp, #24]
 80100fc:	9b08      	ldr	r3, [sp, #32]
 80100fe:	b1f3      	cbz	r3, 801013e <_dtoa_r+0x7b6>
 8010100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010102:	2b00      	cmp	r3, #0
 8010104:	f000 80a3 	beq.w	801024e <_dtoa_r+0x8c6>
 8010108:	2e00      	cmp	r6, #0
 801010a:	dd10      	ble.n	801012e <_dtoa_r+0x7a6>
 801010c:	4639      	mov	r1, r7
 801010e:	4632      	mov	r2, r6
 8010110:	4620      	mov	r0, r4
 8010112:	f000 fce1 	bl	8010ad8 <__pow5mult>
 8010116:	4652      	mov	r2, sl
 8010118:	4601      	mov	r1, r0
 801011a:	4607      	mov	r7, r0
 801011c:	4620      	mov	r0, r4
 801011e:	f000 fc31 	bl	8010984 <__multiply>
 8010122:	4651      	mov	r1, sl
 8010124:	4680      	mov	r8, r0
 8010126:	4620      	mov	r0, r4
 8010128:	f000 fb60 	bl	80107ec <_Bfree>
 801012c:	46c2      	mov	sl, r8
 801012e:	9b08      	ldr	r3, [sp, #32]
 8010130:	1b9a      	subs	r2, r3, r6
 8010132:	d004      	beq.n	801013e <_dtoa_r+0x7b6>
 8010134:	4651      	mov	r1, sl
 8010136:	4620      	mov	r0, r4
 8010138:	f000 fcce 	bl	8010ad8 <__pow5mult>
 801013c:	4682      	mov	sl, r0
 801013e:	2101      	movs	r1, #1
 8010140:	4620      	mov	r0, r4
 8010142:	f000 fc09 	bl	8010958 <__i2b>
 8010146:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010148:	2b00      	cmp	r3, #0
 801014a:	4606      	mov	r6, r0
 801014c:	f340 8081 	ble.w	8010252 <_dtoa_r+0x8ca>
 8010150:	461a      	mov	r2, r3
 8010152:	4601      	mov	r1, r0
 8010154:	4620      	mov	r0, r4
 8010156:	f000 fcbf 	bl	8010ad8 <__pow5mult>
 801015a:	9b07      	ldr	r3, [sp, #28]
 801015c:	2b01      	cmp	r3, #1
 801015e:	4606      	mov	r6, r0
 8010160:	dd7a      	ble.n	8010258 <_dtoa_r+0x8d0>
 8010162:	f04f 0800 	mov.w	r8, #0
 8010166:	6933      	ldr	r3, [r6, #16]
 8010168:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801016c:	6918      	ldr	r0, [r3, #16]
 801016e:	f000 fba5 	bl	80108bc <__hi0bits>
 8010172:	f1c0 0020 	rsb	r0, r0, #32
 8010176:	9b06      	ldr	r3, [sp, #24]
 8010178:	4418      	add	r0, r3
 801017a:	f010 001f 	ands.w	r0, r0, #31
 801017e:	f000 8094 	beq.w	80102aa <_dtoa_r+0x922>
 8010182:	f1c0 0320 	rsb	r3, r0, #32
 8010186:	2b04      	cmp	r3, #4
 8010188:	f340 8085 	ble.w	8010296 <_dtoa_r+0x90e>
 801018c:	9b05      	ldr	r3, [sp, #20]
 801018e:	f1c0 001c 	rsb	r0, r0, #28
 8010192:	4403      	add	r3, r0
 8010194:	9305      	str	r3, [sp, #20]
 8010196:	9b06      	ldr	r3, [sp, #24]
 8010198:	4403      	add	r3, r0
 801019a:	4405      	add	r5, r0
 801019c:	9306      	str	r3, [sp, #24]
 801019e:	9b05      	ldr	r3, [sp, #20]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	dd05      	ble.n	80101b0 <_dtoa_r+0x828>
 80101a4:	4651      	mov	r1, sl
 80101a6:	461a      	mov	r2, r3
 80101a8:	4620      	mov	r0, r4
 80101aa:	f000 fcef 	bl	8010b8c <__lshift>
 80101ae:	4682      	mov	sl, r0
 80101b0:	9b06      	ldr	r3, [sp, #24]
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	dd05      	ble.n	80101c2 <_dtoa_r+0x83a>
 80101b6:	4631      	mov	r1, r6
 80101b8:	461a      	mov	r2, r3
 80101ba:	4620      	mov	r0, r4
 80101bc:	f000 fce6 	bl	8010b8c <__lshift>
 80101c0:	4606      	mov	r6, r0
 80101c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d072      	beq.n	80102ae <_dtoa_r+0x926>
 80101c8:	4631      	mov	r1, r6
 80101ca:	4650      	mov	r0, sl
 80101cc:	f000 fd4a 	bl	8010c64 <__mcmp>
 80101d0:	2800      	cmp	r0, #0
 80101d2:	da6c      	bge.n	80102ae <_dtoa_r+0x926>
 80101d4:	2300      	movs	r3, #0
 80101d6:	4651      	mov	r1, sl
 80101d8:	220a      	movs	r2, #10
 80101da:	4620      	mov	r0, r4
 80101dc:	f000 fb28 	bl	8010830 <__multadd>
 80101e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80101e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80101e6:	4682      	mov	sl, r0
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	f000 81b0 	beq.w	801054e <_dtoa_r+0xbc6>
 80101ee:	2300      	movs	r3, #0
 80101f0:	4639      	mov	r1, r7
 80101f2:	220a      	movs	r2, #10
 80101f4:	4620      	mov	r0, r4
 80101f6:	f000 fb1b 	bl	8010830 <__multadd>
 80101fa:	9b01      	ldr	r3, [sp, #4]
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	4607      	mov	r7, r0
 8010200:	f300 8096 	bgt.w	8010330 <_dtoa_r+0x9a8>
 8010204:	9b07      	ldr	r3, [sp, #28]
 8010206:	2b02      	cmp	r3, #2
 8010208:	dc59      	bgt.n	80102be <_dtoa_r+0x936>
 801020a:	e091      	b.n	8010330 <_dtoa_r+0x9a8>
 801020c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801020e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010212:	e758      	b.n	80100c6 <_dtoa_r+0x73e>
 8010214:	9b04      	ldr	r3, [sp, #16]
 8010216:	1e5e      	subs	r6, r3, #1
 8010218:	9b08      	ldr	r3, [sp, #32]
 801021a:	42b3      	cmp	r3, r6
 801021c:	bfbf      	itttt	lt
 801021e:	9b08      	ldrlt	r3, [sp, #32]
 8010220:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8010222:	9608      	strlt	r6, [sp, #32]
 8010224:	1af3      	sublt	r3, r6, r3
 8010226:	bfb4      	ite	lt
 8010228:	18d2      	addlt	r2, r2, r3
 801022a:	1b9e      	subge	r6, r3, r6
 801022c:	9b04      	ldr	r3, [sp, #16]
 801022e:	bfbc      	itt	lt
 8010230:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8010232:	2600      	movlt	r6, #0
 8010234:	2b00      	cmp	r3, #0
 8010236:	bfb7      	itett	lt
 8010238:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 801023c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8010240:	1a9d      	sublt	r5, r3, r2
 8010242:	2300      	movlt	r3, #0
 8010244:	e741      	b.n	80100ca <_dtoa_r+0x742>
 8010246:	9e08      	ldr	r6, [sp, #32]
 8010248:	9d05      	ldr	r5, [sp, #20]
 801024a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801024c:	e748      	b.n	80100e0 <_dtoa_r+0x758>
 801024e:	9a08      	ldr	r2, [sp, #32]
 8010250:	e770      	b.n	8010134 <_dtoa_r+0x7ac>
 8010252:	9b07      	ldr	r3, [sp, #28]
 8010254:	2b01      	cmp	r3, #1
 8010256:	dc19      	bgt.n	801028c <_dtoa_r+0x904>
 8010258:	9b02      	ldr	r3, [sp, #8]
 801025a:	b9bb      	cbnz	r3, 801028c <_dtoa_r+0x904>
 801025c:	9b03      	ldr	r3, [sp, #12]
 801025e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010262:	b99b      	cbnz	r3, 801028c <_dtoa_r+0x904>
 8010264:	9b03      	ldr	r3, [sp, #12]
 8010266:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801026a:	0d1b      	lsrs	r3, r3, #20
 801026c:	051b      	lsls	r3, r3, #20
 801026e:	b183      	cbz	r3, 8010292 <_dtoa_r+0x90a>
 8010270:	9b05      	ldr	r3, [sp, #20]
 8010272:	3301      	adds	r3, #1
 8010274:	9305      	str	r3, [sp, #20]
 8010276:	9b06      	ldr	r3, [sp, #24]
 8010278:	3301      	adds	r3, #1
 801027a:	9306      	str	r3, [sp, #24]
 801027c:	f04f 0801 	mov.w	r8, #1
 8010280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010282:	2b00      	cmp	r3, #0
 8010284:	f47f af6f 	bne.w	8010166 <_dtoa_r+0x7de>
 8010288:	2001      	movs	r0, #1
 801028a:	e774      	b.n	8010176 <_dtoa_r+0x7ee>
 801028c:	f04f 0800 	mov.w	r8, #0
 8010290:	e7f6      	b.n	8010280 <_dtoa_r+0x8f8>
 8010292:	4698      	mov	r8, r3
 8010294:	e7f4      	b.n	8010280 <_dtoa_r+0x8f8>
 8010296:	d082      	beq.n	801019e <_dtoa_r+0x816>
 8010298:	9a05      	ldr	r2, [sp, #20]
 801029a:	331c      	adds	r3, #28
 801029c:	441a      	add	r2, r3
 801029e:	9205      	str	r2, [sp, #20]
 80102a0:	9a06      	ldr	r2, [sp, #24]
 80102a2:	441a      	add	r2, r3
 80102a4:	441d      	add	r5, r3
 80102a6:	9206      	str	r2, [sp, #24]
 80102a8:	e779      	b.n	801019e <_dtoa_r+0x816>
 80102aa:	4603      	mov	r3, r0
 80102ac:	e7f4      	b.n	8010298 <_dtoa_r+0x910>
 80102ae:	9b04      	ldr	r3, [sp, #16]
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	dc37      	bgt.n	8010324 <_dtoa_r+0x99c>
 80102b4:	9b07      	ldr	r3, [sp, #28]
 80102b6:	2b02      	cmp	r3, #2
 80102b8:	dd34      	ble.n	8010324 <_dtoa_r+0x99c>
 80102ba:	9b04      	ldr	r3, [sp, #16]
 80102bc:	9301      	str	r3, [sp, #4]
 80102be:	9b01      	ldr	r3, [sp, #4]
 80102c0:	b963      	cbnz	r3, 80102dc <_dtoa_r+0x954>
 80102c2:	4631      	mov	r1, r6
 80102c4:	2205      	movs	r2, #5
 80102c6:	4620      	mov	r0, r4
 80102c8:	f000 fab2 	bl	8010830 <__multadd>
 80102cc:	4601      	mov	r1, r0
 80102ce:	4606      	mov	r6, r0
 80102d0:	4650      	mov	r0, sl
 80102d2:	f000 fcc7 	bl	8010c64 <__mcmp>
 80102d6:	2800      	cmp	r0, #0
 80102d8:	f73f adbb 	bgt.w	800fe52 <_dtoa_r+0x4ca>
 80102dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80102de:	9d00      	ldr	r5, [sp, #0]
 80102e0:	ea6f 0b03 	mvn.w	fp, r3
 80102e4:	f04f 0800 	mov.w	r8, #0
 80102e8:	4631      	mov	r1, r6
 80102ea:	4620      	mov	r0, r4
 80102ec:	f000 fa7e 	bl	80107ec <_Bfree>
 80102f0:	2f00      	cmp	r7, #0
 80102f2:	f43f aeab 	beq.w	801004c <_dtoa_r+0x6c4>
 80102f6:	f1b8 0f00 	cmp.w	r8, #0
 80102fa:	d005      	beq.n	8010308 <_dtoa_r+0x980>
 80102fc:	45b8      	cmp	r8, r7
 80102fe:	d003      	beq.n	8010308 <_dtoa_r+0x980>
 8010300:	4641      	mov	r1, r8
 8010302:	4620      	mov	r0, r4
 8010304:	f000 fa72 	bl	80107ec <_Bfree>
 8010308:	4639      	mov	r1, r7
 801030a:	4620      	mov	r0, r4
 801030c:	f000 fa6e 	bl	80107ec <_Bfree>
 8010310:	e69c      	b.n	801004c <_dtoa_r+0x6c4>
 8010312:	2600      	movs	r6, #0
 8010314:	4637      	mov	r7, r6
 8010316:	e7e1      	b.n	80102dc <_dtoa_r+0x954>
 8010318:	46bb      	mov	fp, r7
 801031a:	4637      	mov	r7, r6
 801031c:	e599      	b.n	800fe52 <_dtoa_r+0x4ca>
 801031e:	bf00      	nop
 8010320:	40240000 	.word	0x40240000
 8010324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010326:	2b00      	cmp	r3, #0
 8010328:	f000 80c8 	beq.w	80104bc <_dtoa_r+0xb34>
 801032c:	9b04      	ldr	r3, [sp, #16]
 801032e:	9301      	str	r3, [sp, #4]
 8010330:	2d00      	cmp	r5, #0
 8010332:	dd05      	ble.n	8010340 <_dtoa_r+0x9b8>
 8010334:	4639      	mov	r1, r7
 8010336:	462a      	mov	r2, r5
 8010338:	4620      	mov	r0, r4
 801033a:	f000 fc27 	bl	8010b8c <__lshift>
 801033e:	4607      	mov	r7, r0
 8010340:	f1b8 0f00 	cmp.w	r8, #0
 8010344:	d05b      	beq.n	80103fe <_dtoa_r+0xa76>
 8010346:	6879      	ldr	r1, [r7, #4]
 8010348:	4620      	mov	r0, r4
 801034a:	f000 fa0f 	bl	801076c <_Balloc>
 801034e:	4605      	mov	r5, r0
 8010350:	b928      	cbnz	r0, 801035e <_dtoa_r+0x9d6>
 8010352:	4b83      	ldr	r3, [pc, #524]	; (8010560 <_dtoa_r+0xbd8>)
 8010354:	4602      	mov	r2, r0
 8010356:	f240 21ef 	movw	r1, #751	; 0x2ef
 801035a:	f7ff bb2e 	b.w	800f9ba <_dtoa_r+0x32>
 801035e:	693a      	ldr	r2, [r7, #16]
 8010360:	3202      	adds	r2, #2
 8010362:	0092      	lsls	r2, r2, #2
 8010364:	f107 010c 	add.w	r1, r7, #12
 8010368:	300c      	adds	r0, #12
 801036a:	f7ff fa75 	bl	800f858 <memcpy>
 801036e:	2201      	movs	r2, #1
 8010370:	4629      	mov	r1, r5
 8010372:	4620      	mov	r0, r4
 8010374:	f000 fc0a 	bl	8010b8c <__lshift>
 8010378:	9b00      	ldr	r3, [sp, #0]
 801037a:	3301      	adds	r3, #1
 801037c:	9304      	str	r3, [sp, #16]
 801037e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010382:	4413      	add	r3, r2
 8010384:	9308      	str	r3, [sp, #32]
 8010386:	9b02      	ldr	r3, [sp, #8]
 8010388:	f003 0301 	and.w	r3, r3, #1
 801038c:	46b8      	mov	r8, r7
 801038e:	9306      	str	r3, [sp, #24]
 8010390:	4607      	mov	r7, r0
 8010392:	9b04      	ldr	r3, [sp, #16]
 8010394:	4631      	mov	r1, r6
 8010396:	3b01      	subs	r3, #1
 8010398:	4650      	mov	r0, sl
 801039a:	9301      	str	r3, [sp, #4]
 801039c:	f7ff fa6a 	bl	800f874 <quorem>
 80103a0:	4641      	mov	r1, r8
 80103a2:	9002      	str	r0, [sp, #8]
 80103a4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80103a8:	4650      	mov	r0, sl
 80103aa:	f000 fc5b 	bl	8010c64 <__mcmp>
 80103ae:	463a      	mov	r2, r7
 80103b0:	9005      	str	r0, [sp, #20]
 80103b2:	4631      	mov	r1, r6
 80103b4:	4620      	mov	r0, r4
 80103b6:	f000 fc71 	bl	8010c9c <__mdiff>
 80103ba:	68c2      	ldr	r2, [r0, #12]
 80103bc:	4605      	mov	r5, r0
 80103be:	bb02      	cbnz	r2, 8010402 <_dtoa_r+0xa7a>
 80103c0:	4601      	mov	r1, r0
 80103c2:	4650      	mov	r0, sl
 80103c4:	f000 fc4e 	bl	8010c64 <__mcmp>
 80103c8:	4602      	mov	r2, r0
 80103ca:	4629      	mov	r1, r5
 80103cc:	4620      	mov	r0, r4
 80103ce:	9209      	str	r2, [sp, #36]	; 0x24
 80103d0:	f000 fa0c 	bl	80107ec <_Bfree>
 80103d4:	9b07      	ldr	r3, [sp, #28]
 80103d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80103d8:	9d04      	ldr	r5, [sp, #16]
 80103da:	ea43 0102 	orr.w	r1, r3, r2
 80103de:	9b06      	ldr	r3, [sp, #24]
 80103e0:	4319      	orrs	r1, r3
 80103e2:	d110      	bne.n	8010406 <_dtoa_r+0xa7e>
 80103e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80103e8:	d029      	beq.n	801043e <_dtoa_r+0xab6>
 80103ea:	9b05      	ldr	r3, [sp, #20]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	dd02      	ble.n	80103f6 <_dtoa_r+0xa6e>
 80103f0:	9b02      	ldr	r3, [sp, #8]
 80103f2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80103f6:	9b01      	ldr	r3, [sp, #4]
 80103f8:	f883 9000 	strb.w	r9, [r3]
 80103fc:	e774      	b.n	80102e8 <_dtoa_r+0x960>
 80103fe:	4638      	mov	r0, r7
 8010400:	e7ba      	b.n	8010378 <_dtoa_r+0x9f0>
 8010402:	2201      	movs	r2, #1
 8010404:	e7e1      	b.n	80103ca <_dtoa_r+0xa42>
 8010406:	9b05      	ldr	r3, [sp, #20]
 8010408:	2b00      	cmp	r3, #0
 801040a:	db04      	blt.n	8010416 <_dtoa_r+0xa8e>
 801040c:	9907      	ldr	r1, [sp, #28]
 801040e:	430b      	orrs	r3, r1
 8010410:	9906      	ldr	r1, [sp, #24]
 8010412:	430b      	orrs	r3, r1
 8010414:	d120      	bne.n	8010458 <_dtoa_r+0xad0>
 8010416:	2a00      	cmp	r2, #0
 8010418:	dded      	ble.n	80103f6 <_dtoa_r+0xa6e>
 801041a:	4651      	mov	r1, sl
 801041c:	2201      	movs	r2, #1
 801041e:	4620      	mov	r0, r4
 8010420:	f000 fbb4 	bl	8010b8c <__lshift>
 8010424:	4631      	mov	r1, r6
 8010426:	4682      	mov	sl, r0
 8010428:	f000 fc1c 	bl	8010c64 <__mcmp>
 801042c:	2800      	cmp	r0, #0
 801042e:	dc03      	bgt.n	8010438 <_dtoa_r+0xab0>
 8010430:	d1e1      	bne.n	80103f6 <_dtoa_r+0xa6e>
 8010432:	f019 0f01 	tst.w	r9, #1
 8010436:	d0de      	beq.n	80103f6 <_dtoa_r+0xa6e>
 8010438:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801043c:	d1d8      	bne.n	80103f0 <_dtoa_r+0xa68>
 801043e:	9a01      	ldr	r2, [sp, #4]
 8010440:	2339      	movs	r3, #57	; 0x39
 8010442:	7013      	strb	r3, [r2, #0]
 8010444:	462b      	mov	r3, r5
 8010446:	461d      	mov	r5, r3
 8010448:	3b01      	subs	r3, #1
 801044a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801044e:	2a39      	cmp	r2, #57	; 0x39
 8010450:	d06c      	beq.n	801052c <_dtoa_r+0xba4>
 8010452:	3201      	adds	r2, #1
 8010454:	701a      	strb	r2, [r3, #0]
 8010456:	e747      	b.n	80102e8 <_dtoa_r+0x960>
 8010458:	2a00      	cmp	r2, #0
 801045a:	dd07      	ble.n	801046c <_dtoa_r+0xae4>
 801045c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8010460:	d0ed      	beq.n	801043e <_dtoa_r+0xab6>
 8010462:	9a01      	ldr	r2, [sp, #4]
 8010464:	f109 0301 	add.w	r3, r9, #1
 8010468:	7013      	strb	r3, [r2, #0]
 801046a:	e73d      	b.n	80102e8 <_dtoa_r+0x960>
 801046c:	9b04      	ldr	r3, [sp, #16]
 801046e:	9a08      	ldr	r2, [sp, #32]
 8010470:	f803 9c01 	strb.w	r9, [r3, #-1]
 8010474:	4293      	cmp	r3, r2
 8010476:	d043      	beq.n	8010500 <_dtoa_r+0xb78>
 8010478:	4651      	mov	r1, sl
 801047a:	2300      	movs	r3, #0
 801047c:	220a      	movs	r2, #10
 801047e:	4620      	mov	r0, r4
 8010480:	f000 f9d6 	bl	8010830 <__multadd>
 8010484:	45b8      	cmp	r8, r7
 8010486:	4682      	mov	sl, r0
 8010488:	f04f 0300 	mov.w	r3, #0
 801048c:	f04f 020a 	mov.w	r2, #10
 8010490:	4641      	mov	r1, r8
 8010492:	4620      	mov	r0, r4
 8010494:	d107      	bne.n	80104a6 <_dtoa_r+0xb1e>
 8010496:	f000 f9cb 	bl	8010830 <__multadd>
 801049a:	4680      	mov	r8, r0
 801049c:	4607      	mov	r7, r0
 801049e:	9b04      	ldr	r3, [sp, #16]
 80104a0:	3301      	adds	r3, #1
 80104a2:	9304      	str	r3, [sp, #16]
 80104a4:	e775      	b.n	8010392 <_dtoa_r+0xa0a>
 80104a6:	f000 f9c3 	bl	8010830 <__multadd>
 80104aa:	4639      	mov	r1, r7
 80104ac:	4680      	mov	r8, r0
 80104ae:	2300      	movs	r3, #0
 80104b0:	220a      	movs	r2, #10
 80104b2:	4620      	mov	r0, r4
 80104b4:	f000 f9bc 	bl	8010830 <__multadd>
 80104b8:	4607      	mov	r7, r0
 80104ba:	e7f0      	b.n	801049e <_dtoa_r+0xb16>
 80104bc:	9b04      	ldr	r3, [sp, #16]
 80104be:	9301      	str	r3, [sp, #4]
 80104c0:	9d00      	ldr	r5, [sp, #0]
 80104c2:	4631      	mov	r1, r6
 80104c4:	4650      	mov	r0, sl
 80104c6:	f7ff f9d5 	bl	800f874 <quorem>
 80104ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80104ce:	9b00      	ldr	r3, [sp, #0]
 80104d0:	f805 9b01 	strb.w	r9, [r5], #1
 80104d4:	1aea      	subs	r2, r5, r3
 80104d6:	9b01      	ldr	r3, [sp, #4]
 80104d8:	4293      	cmp	r3, r2
 80104da:	dd07      	ble.n	80104ec <_dtoa_r+0xb64>
 80104dc:	4651      	mov	r1, sl
 80104de:	2300      	movs	r3, #0
 80104e0:	220a      	movs	r2, #10
 80104e2:	4620      	mov	r0, r4
 80104e4:	f000 f9a4 	bl	8010830 <__multadd>
 80104e8:	4682      	mov	sl, r0
 80104ea:	e7ea      	b.n	80104c2 <_dtoa_r+0xb3a>
 80104ec:	9b01      	ldr	r3, [sp, #4]
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	bfc8      	it	gt
 80104f2:	461d      	movgt	r5, r3
 80104f4:	9b00      	ldr	r3, [sp, #0]
 80104f6:	bfd8      	it	le
 80104f8:	2501      	movle	r5, #1
 80104fa:	441d      	add	r5, r3
 80104fc:	f04f 0800 	mov.w	r8, #0
 8010500:	4651      	mov	r1, sl
 8010502:	2201      	movs	r2, #1
 8010504:	4620      	mov	r0, r4
 8010506:	f000 fb41 	bl	8010b8c <__lshift>
 801050a:	4631      	mov	r1, r6
 801050c:	4682      	mov	sl, r0
 801050e:	f000 fba9 	bl	8010c64 <__mcmp>
 8010512:	2800      	cmp	r0, #0
 8010514:	dc96      	bgt.n	8010444 <_dtoa_r+0xabc>
 8010516:	d102      	bne.n	801051e <_dtoa_r+0xb96>
 8010518:	f019 0f01 	tst.w	r9, #1
 801051c:	d192      	bne.n	8010444 <_dtoa_r+0xabc>
 801051e:	462b      	mov	r3, r5
 8010520:	461d      	mov	r5, r3
 8010522:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010526:	2a30      	cmp	r2, #48	; 0x30
 8010528:	d0fa      	beq.n	8010520 <_dtoa_r+0xb98>
 801052a:	e6dd      	b.n	80102e8 <_dtoa_r+0x960>
 801052c:	9a00      	ldr	r2, [sp, #0]
 801052e:	429a      	cmp	r2, r3
 8010530:	d189      	bne.n	8010446 <_dtoa_r+0xabe>
 8010532:	f10b 0b01 	add.w	fp, fp, #1
 8010536:	2331      	movs	r3, #49	; 0x31
 8010538:	e796      	b.n	8010468 <_dtoa_r+0xae0>
 801053a:	4b0a      	ldr	r3, [pc, #40]	; (8010564 <_dtoa_r+0xbdc>)
 801053c:	f7ff ba99 	b.w	800fa72 <_dtoa_r+0xea>
 8010540:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010542:	2b00      	cmp	r3, #0
 8010544:	f47f aa6d 	bne.w	800fa22 <_dtoa_r+0x9a>
 8010548:	4b07      	ldr	r3, [pc, #28]	; (8010568 <_dtoa_r+0xbe0>)
 801054a:	f7ff ba92 	b.w	800fa72 <_dtoa_r+0xea>
 801054e:	9b01      	ldr	r3, [sp, #4]
 8010550:	2b00      	cmp	r3, #0
 8010552:	dcb5      	bgt.n	80104c0 <_dtoa_r+0xb38>
 8010554:	9b07      	ldr	r3, [sp, #28]
 8010556:	2b02      	cmp	r3, #2
 8010558:	f73f aeb1 	bgt.w	80102be <_dtoa_r+0x936>
 801055c:	e7b0      	b.n	80104c0 <_dtoa_r+0xb38>
 801055e:	bf00      	nop
 8010560:	08011e70 	.word	0x08011e70
 8010564:	08011dd0 	.word	0x08011dd0
 8010568:	08011df4 	.word	0x08011df4

0801056c <_free_r>:
 801056c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801056e:	2900      	cmp	r1, #0
 8010570:	d044      	beq.n	80105fc <_free_r+0x90>
 8010572:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010576:	9001      	str	r0, [sp, #4]
 8010578:	2b00      	cmp	r3, #0
 801057a:	f1a1 0404 	sub.w	r4, r1, #4
 801057e:	bfb8      	it	lt
 8010580:	18e4      	addlt	r4, r4, r3
 8010582:	f000 f8e7 	bl	8010754 <__malloc_lock>
 8010586:	4a1e      	ldr	r2, [pc, #120]	; (8010600 <_free_r+0x94>)
 8010588:	9801      	ldr	r0, [sp, #4]
 801058a:	6813      	ldr	r3, [r2, #0]
 801058c:	b933      	cbnz	r3, 801059c <_free_r+0x30>
 801058e:	6063      	str	r3, [r4, #4]
 8010590:	6014      	str	r4, [r2, #0]
 8010592:	b003      	add	sp, #12
 8010594:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010598:	f000 b8e2 	b.w	8010760 <__malloc_unlock>
 801059c:	42a3      	cmp	r3, r4
 801059e:	d908      	bls.n	80105b2 <_free_r+0x46>
 80105a0:	6825      	ldr	r5, [r4, #0]
 80105a2:	1961      	adds	r1, r4, r5
 80105a4:	428b      	cmp	r3, r1
 80105a6:	bf01      	itttt	eq
 80105a8:	6819      	ldreq	r1, [r3, #0]
 80105aa:	685b      	ldreq	r3, [r3, #4]
 80105ac:	1949      	addeq	r1, r1, r5
 80105ae:	6021      	streq	r1, [r4, #0]
 80105b0:	e7ed      	b.n	801058e <_free_r+0x22>
 80105b2:	461a      	mov	r2, r3
 80105b4:	685b      	ldr	r3, [r3, #4]
 80105b6:	b10b      	cbz	r3, 80105bc <_free_r+0x50>
 80105b8:	42a3      	cmp	r3, r4
 80105ba:	d9fa      	bls.n	80105b2 <_free_r+0x46>
 80105bc:	6811      	ldr	r1, [r2, #0]
 80105be:	1855      	adds	r5, r2, r1
 80105c0:	42a5      	cmp	r5, r4
 80105c2:	d10b      	bne.n	80105dc <_free_r+0x70>
 80105c4:	6824      	ldr	r4, [r4, #0]
 80105c6:	4421      	add	r1, r4
 80105c8:	1854      	adds	r4, r2, r1
 80105ca:	42a3      	cmp	r3, r4
 80105cc:	6011      	str	r1, [r2, #0]
 80105ce:	d1e0      	bne.n	8010592 <_free_r+0x26>
 80105d0:	681c      	ldr	r4, [r3, #0]
 80105d2:	685b      	ldr	r3, [r3, #4]
 80105d4:	6053      	str	r3, [r2, #4]
 80105d6:	440c      	add	r4, r1
 80105d8:	6014      	str	r4, [r2, #0]
 80105da:	e7da      	b.n	8010592 <_free_r+0x26>
 80105dc:	d902      	bls.n	80105e4 <_free_r+0x78>
 80105de:	230c      	movs	r3, #12
 80105e0:	6003      	str	r3, [r0, #0]
 80105e2:	e7d6      	b.n	8010592 <_free_r+0x26>
 80105e4:	6825      	ldr	r5, [r4, #0]
 80105e6:	1961      	adds	r1, r4, r5
 80105e8:	428b      	cmp	r3, r1
 80105ea:	bf04      	itt	eq
 80105ec:	6819      	ldreq	r1, [r3, #0]
 80105ee:	685b      	ldreq	r3, [r3, #4]
 80105f0:	6063      	str	r3, [r4, #4]
 80105f2:	bf04      	itt	eq
 80105f4:	1949      	addeq	r1, r1, r5
 80105f6:	6021      	streq	r1, [r4, #0]
 80105f8:	6054      	str	r4, [r2, #4]
 80105fa:	e7ca      	b.n	8010592 <_free_r+0x26>
 80105fc:	b003      	add	sp, #12
 80105fe:	bd30      	pop	{r4, r5, pc}
 8010600:	20009784 	.word	0x20009784

08010604 <malloc>:
 8010604:	4b02      	ldr	r3, [pc, #8]	; (8010610 <malloc+0xc>)
 8010606:	4601      	mov	r1, r0
 8010608:	6818      	ldr	r0, [r3, #0]
 801060a:	f000 b823 	b.w	8010654 <_malloc_r>
 801060e:	bf00      	nop
 8010610:	2000006c 	.word	0x2000006c

08010614 <sbrk_aligned>:
 8010614:	b570      	push	{r4, r5, r6, lr}
 8010616:	4e0e      	ldr	r6, [pc, #56]	; (8010650 <sbrk_aligned+0x3c>)
 8010618:	460c      	mov	r4, r1
 801061a:	6831      	ldr	r1, [r6, #0]
 801061c:	4605      	mov	r5, r0
 801061e:	b911      	cbnz	r1, 8010626 <sbrk_aligned+0x12>
 8010620:	f000 fcce 	bl	8010fc0 <_sbrk_r>
 8010624:	6030      	str	r0, [r6, #0]
 8010626:	4621      	mov	r1, r4
 8010628:	4628      	mov	r0, r5
 801062a:	f000 fcc9 	bl	8010fc0 <_sbrk_r>
 801062e:	1c43      	adds	r3, r0, #1
 8010630:	d00a      	beq.n	8010648 <sbrk_aligned+0x34>
 8010632:	1cc4      	adds	r4, r0, #3
 8010634:	f024 0403 	bic.w	r4, r4, #3
 8010638:	42a0      	cmp	r0, r4
 801063a:	d007      	beq.n	801064c <sbrk_aligned+0x38>
 801063c:	1a21      	subs	r1, r4, r0
 801063e:	4628      	mov	r0, r5
 8010640:	f000 fcbe 	bl	8010fc0 <_sbrk_r>
 8010644:	3001      	adds	r0, #1
 8010646:	d101      	bne.n	801064c <sbrk_aligned+0x38>
 8010648:	f04f 34ff 	mov.w	r4, #4294967295
 801064c:	4620      	mov	r0, r4
 801064e:	bd70      	pop	{r4, r5, r6, pc}
 8010650:	20009788 	.word	0x20009788

08010654 <_malloc_r>:
 8010654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010658:	1ccd      	adds	r5, r1, #3
 801065a:	f025 0503 	bic.w	r5, r5, #3
 801065e:	3508      	adds	r5, #8
 8010660:	2d0c      	cmp	r5, #12
 8010662:	bf38      	it	cc
 8010664:	250c      	movcc	r5, #12
 8010666:	2d00      	cmp	r5, #0
 8010668:	4607      	mov	r7, r0
 801066a:	db01      	blt.n	8010670 <_malloc_r+0x1c>
 801066c:	42a9      	cmp	r1, r5
 801066e:	d905      	bls.n	801067c <_malloc_r+0x28>
 8010670:	230c      	movs	r3, #12
 8010672:	603b      	str	r3, [r7, #0]
 8010674:	2600      	movs	r6, #0
 8010676:	4630      	mov	r0, r6
 8010678:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801067c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8010750 <_malloc_r+0xfc>
 8010680:	f000 f868 	bl	8010754 <__malloc_lock>
 8010684:	f8d8 3000 	ldr.w	r3, [r8]
 8010688:	461c      	mov	r4, r3
 801068a:	bb5c      	cbnz	r4, 80106e4 <_malloc_r+0x90>
 801068c:	4629      	mov	r1, r5
 801068e:	4638      	mov	r0, r7
 8010690:	f7ff ffc0 	bl	8010614 <sbrk_aligned>
 8010694:	1c43      	adds	r3, r0, #1
 8010696:	4604      	mov	r4, r0
 8010698:	d155      	bne.n	8010746 <_malloc_r+0xf2>
 801069a:	f8d8 4000 	ldr.w	r4, [r8]
 801069e:	4626      	mov	r6, r4
 80106a0:	2e00      	cmp	r6, #0
 80106a2:	d145      	bne.n	8010730 <_malloc_r+0xdc>
 80106a4:	2c00      	cmp	r4, #0
 80106a6:	d048      	beq.n	801073a <_malloc_r+0xe6>
 80106a8:	6823      	ldr	r3, [r4, #0]
 80106aa:	4631      	mov	r1, r6
 80106ac:	4638      	mov	r0, r7
 80106ae:	eb04 0903 	add.w	r9, r4, r3
 80106b2:	f000 fc85 	bl	8010fc0 <_sbrk_r>
 80106b6:	4581      	cmp	r9, r0
 80106b8:	d13f      	bne.n	801073a <_malloc_r+0xe6>
 80106ba:	6821      	ldr	r1, [r4, #0]
 80106bc:	1a6d      	subs	r5, r5, r1
 80106be:	4629      	mov	r1, r5
 80106c0:	4638      	mov	r0, r7
 80106c2:	f7ff ffa7 	bl	8010614 <sbrk_aligned>
 80106c6:	3001      	adds	r0, #1
 80106c8:	d037      	beq.n	801073a <_malloc_r+0xe6>
 80106ca:	6823      	ldr	r3, [r4, #0]
 80106cc:	442b      	add	r3, r5
 80106ce:	6023      	str	r3, [r4, #0]
 80106d0:	f8d8 3000 	ldr.w	r3, [r8]
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d038      	beq.n	801074a <_malloc_r+0xf6>
 80106d8:	685a      	ldr	r2, [r3, #4]
 80106da:	42a2      	cmp	r2, r4
 80106dc:	d12b      	bne.n	8010736 <_malloc_r+0xe2>
 80106de:	2200      	movs	r2, #0
 80106e0:	605a      	str	r2, [r3, #4]
 80106e2:	e00f      	b.n	8010704 <_malloc_r+0xb0>
 80106e4:	6822      	ldr	r2, [r4, #0]
 80106e6:	1b52      	subs	r2, r2, r5
 80106e8:	d41f      	bmi.n	801072a <_malloc_r+0xd6>
 80106ea:	2a0b      	cmp	r2, #11
 80106ec:	d917      	bls.n	801071e <_malloc_r+0xca>
 80106ee:	1961      	adds	r1, r4, r5
 80106f0:	42a3      	cmp	r3, r4
 80106f2:	6025      	str	r5, [r4, #0]
 80106f4:	bf18      	it	ne
 80106f6:	6059      	strne	r1, [r3, #4]
 80106f8:	6863      	ldr	r3, [r4, #4]
 80106fa:	bf08      	it	eq
 80106fc:	f8c8 1000 	streq.w	r1, [r8]
 8010700:	5162      	str	r2, [r4, r5]
 8010702:	604b      	str	r3, [r1, #4]
 8010704:	4638      	mov	r0, r7
 8010706:	f104 060b 	add.w	r6, r4, #11
 801070a:	f000 f829 	bl	8010760 <__malloc_unlock>
 801070e:	f026 0607 	bic.w	r6, r6, #7
 8010712:	1d23      	adds	r3, r4, #4
 8010714:	1af2      	subs	r2, r6, r3
 8010716:	d0ae      	beq.n	8010676 <_malloc_r+0x22>
 8010718:	1b9b      	subs	r3, r3, r6
 801071a:	50a3      	str	r3, [r4, r2]
 801071c:	e7ab      	b.n	8010676 <_malloc_r+0x22>
 801071e:	42a3      	cmp	r3, r4
 8010720:	6862      	ldr	r2, [r4, #4]
 8010722:	d1dd      	bne.n	80106e0 <_malloc_r+0x8c>
 8010724:	f8c8 2000 	str.w	r2, [r8]
 8010728:	e7ec      	b.n	8010704 <_malloc_r+0xb0>
 801072a:	4623      	mov	r3, r4
 801072c:	6864      	ldr	r4, [r4, #4]
 801072e:	e7ac      	b.n	801068a <_malloc_r+0x36>
 8010730:	4634      	mov	r4, r6
 8010732:	6876      	ldr	r6, [r6, #4]
 8010734:	e7b4      	b.n	80106a0 <_malloc_r+0x4c>
 8010736:	4613      	mov	r3, r2
 8010738:	e7cc      	b.n	80106d4 <_malloc_r+0x80>
 801073a:	230c      	movs	r3, #12
 801073c:	603b      	str	r3, [r7, #0]
 801073e:	4638      	mov	r0, r7
 8010740:	f000 f80e 	bl	8010760 <__malloc_unlock>
 8010744:	e797      	b.n	8010676 <_malloc_r+0x22>
 8010746:	6025      	str	r5, [r4, #0]
 8010748:	e7dc      	b.n	8010704 <_malloc_r+0xb0>
 801074a:	605b      	str	r3, [r3, #4]
 801074c:	deff      	udf	#255	; 0xff
 801074e:	bf00      	nop
 8010750:	20009784 	.word	0x20009784

08010754 <__malloc_lock>:
 8010754:	4801      	ldr	r0, [pc, #4]	; (801075c <__malloc_lock+0x8>)
 8010756:	f7ff b87d 	b.w	800f854 <__retarget_lock_acquire_recursive>
 801075a:	bf00      	nop
 801075c:	20009780 	.word	0x20009780

08010760 <__malloc_unlock>:
 8010760:	4801      	ldr	r0, [pc, #4]	; (8010768 <__malloc_unlock+0x8>)
 8010762:	f7ff b878 	b.w	800f856 <__retarget_lock_release_recursive>
 8010766:	bf00      	nop
 8010768:	20009780 	.word	0x20009780

0801076c <_Balloc>:
 801076c:	b570      	push	{r4, r5, r6, lr}
 801076e:	69c6      	ldr	r6, [r0, #28]
 8010770:	4604      	mov	r4, r0
 8010772:	460d      	mov	r5, r1
 8010774:	b976      	cbnz	r6, 8010794 <_Balloc+0x28>
 8010776:	2010      	movs	r0, #16
 8010778:	f7ff ff44 	bl	8010604 <malloc>
 801077c:	4602      	mov	r2, r0
 801077e:	61e0      	str	r0, [r4, #28]
 8010780:	b920      	cbnz	r0, 801078c <_Balloc+0x20>
 8010782:	4b18      	ldr	r3, [pc, #96]	; (80107e4 <_Balloc+0x78>)
 8010784:	4818      	ldr	r0, [pc, #96]	; (80107e8 <_Balloc+0x7c>)
 8010786:	216b      	movs	r1, #107	; 0x6b
 8010788:	f000 fc2a 	bl	8010fe0 <__assert_func>
 801078c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010790:	6006      	str	r6, [r0, #0]
 8010792:	60c6      	str	r6, [r0, #12]
 8010794:	69e6      	ldr	r6, [r4, #28]
 8010796:	68f3      	ldr	r3, [r6, #12]
 8010798:	b183      	cbz	r3, 80107bc <_Balloc+0x50>
 801079a:	69e3      	ldr	r3, [r4, #28]
 801079c:	68db      	ldr	r3, [r3, #12]
 801079e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80107a2:	b9b8      	cbnz	r0, 80107d4 <_Balloc+0x68>
 80107a4:	2101      	movs	r1, #1
 80107a6:	fa01 f605 	lsl.w	r6, r1, r5
 80107aa:	1d72      	adds	r2, r6, #5
 80107ac:	0092      	lsls	r2, r2, #2
 80107ae:	4620      	mov	r0, r4
 80107b0:	f000 fc34 	bl	801101c <_calloc_r>
 80107b4:	b160      	cbz	r0, 80107d0 <_Balloc+0x64>
 80107b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80107ba:	e00e      	b.n	80107da <_Balloc+0x6e>
 80107bc:	2221      	movs	r2, #33	; 0x21
 80107be:	2104      	movs	r1, #4
 80107c0:	4620      	mov	r0, r4
 80107c2:	f000 fc2b 	bl	801101c <_calloc_r>
 80107c6:	69e3      	ldr	r3, [r4, #28]
 80107c8:	60f0      	str	r0, [r6, #12]
 80107ca:	68db      	ldr	r3, [r3, #12]
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d1e4      	bne.n	801079a <_Balloc+0x2e>
 80107d0:	2000      	movs	r0, #0
 80107d2:	bd70      	pop	{r4, r5, r6, pc}
 80107d4:	6802      	ldr	r2, [r0, #0]
 80107d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80107da:	2300      	movs	r3, #0
 80107dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80107e0:	e7f7      	b.n	80107d2 <_Balloc+0x66>
 80107e2:	bf00      	nop
 80107e4:	08011e01 	.word	0x08011e01
 80107e8:	08011e81 	.word	0x08011e81

080107ec <_Bfree>:
 80107ec:	b570      	push	{r4, r5, r6, lr}
 80107ee:	69c6      	ldr	r6, [r0, #28]
 80107f0:	4605      	mov	r5, r0
 80107f2:	460c      	mov	r4, r1
 80107f4:	b976      	cbnz	r6, 8010814 <_Bfree+0x28>
 80107f6:	2010      	movs	r0, #16
 80107f8:	f7ff ff04 	bl	8010604 <malloc>
 80107fc:	4602      	mov	r2, r0
 80107fe:	61e8      	str	r0, [r5, #28]
 8010800:	b920      	cbnz	r0, 801080c <_Bfree+0x20>
 8010802:	4b09      	ldr	r3, [pc, #36]	; (8010828 <_Bfree+0x3c>)
 8010804:	4809      	ldr	r0, [pc, #36]	; (801082c <_Bfree+0x40>)
 8010806:	218f      	movs	r1, #143	; 0x8f
 8010808:	f000 fbea 	bl	8010fe0 <__assert_func>
 801080c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010810:	6006      	str	r6, [r0, #0]
 8010812:	60c6      	str	r6, [r0, #12]
 8010814:	b13c      	cbz	r4, 8010826 <_Bfree+0x3a>
 8010816:	69eb      	ldr	r3, [r5, #28]
 8010818:	6862      	ldr	r2, [r4, #4]
 801081a:	68db      	ldr	r3, [r3, #12]
 801081c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010820:	6021      	str	r1, [r4, #0]
 8010822:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010826:	bd70      	pop	{r4, r5, r6, pc}
 8010828:	08011e01 	.word	0x08011e01
 801082c:	08011e81 	.word	0x08011e81

08010830 <__multadd>:
 8010830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010834:	690d      	ldr	r5, [r1, #16]
 8010836:	4607      	mov	r7, r0
 8010838:	460c      	mov	r4, r1
 801083a:	461e      	mov	r6, r3
 801083c:	f101 0c14 	add.w	ip, r1, #20
 8010840:	2000      	movs	r0, #0
 8010842:	f8dc 3000 	ldr.w	r3, [ip]
 8010846:	b299      	uxth	r1, r3
 8010848:	fb02 6101 	mla	r1, r2, r1, r6
 801084c:	0c1e      	lsrs	r6, r3, #16
 801084e:	0c0b      	lsrs	r3, r1, #16
 8010850:	fb02 3306 	mla	r3, r2, r6, r3
 8010854:	b289      	uxth	r1, r1
 8010856:	3001      	adds	r0, #1
 8010858:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801085c:	4285      	cmp	r5, r0
 801085e:	f84c 1b04 	str.w	r1, [ip], #4
 8010862:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010866:	dcec      	bgt.n	8010842 <__multadd+0x12>
 8010868:	b30e      	cbz	r6, 80108ae <__multadd+0x7e>
 801086a:	68a3      	ldr	r3, [r4, #8]
 801086c:	42ab      	cmp	r3, r5
 801086e:	dc19      	bgt.n	80108a4 <__multadd+0x74>
 8010870:	6861      	ldr	r1, [r4, #4]
 8010872:	4638      	mov	r0, r7
 8010874:	3101      	adds	r1, #1
 8010876:	f7ff ff79 	bl	801076c <_Balloc>
 801087a:	4680      	mov	r8, r0
 801087c:	b928      	cbnz	r0, 801088a <__multadd+0x5a>
 801087e:	4602      	mov	r2, r0
 8010880:	4b0c      	ldr	r3, [pc, #48]	; (80108b4 <__multadd+0x84>)
 8010882:	480d      	ldr	r0, [pc, #52]	; (80108b8 <__multadd+0x88>)
 8010884:	21ba      	movs	r1, #186	; 0xba
 8010886:	f000 fbab 	bl	8010fe0 <__assert_func>
 801088a:	6922      	ldr	r2, [r4, #16]
 801088c:	3202      	adds	r2, #2
 801088e:	f104 010c 	add.w	r1, r4, #12
 8010892:	0092      	lsls	r2, r2, #2
 8010894:	300c      	adds	r0, #12
 8010896:	f7fe ffdf 	bl	800f858 <memcpy>
 801089a:	4621      	mov	r1, r4
 801089c:	4638      	mov	r0, r7
 801089e:	f7ff ffa5 	bl	80107ec <_Bfree>
 80108a2:	4644      	mov	r4, r8
 80108a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80108a8:	3501      	adds	r5, #1
 80108aa:	615e      	str	r6, [r3, #20]
 80108ac:	6125      	str	r5, [r4, #16]
 80108ae:	4620      	mov	r0, r4
 80108b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108b4:	08011e70 	.word	0x08011e70
 80108b8:	08011e81 	.word	0x08011e81

080108bc <__hi0bits>:
 80108bc:	0c03      	lsrs	r3, r0, #16
 80108be:	041b      	lsls	r3, r3, #16
 80108c0:	b9d3      	cbnz	r3, 80108f8 <__hi0bits+0x3c>
 80108c2:	0400      	lsls	r0, r0, #16
 80108c4:	2310      	movs	r3, #16
 80108c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80108ca:	bf04      	itt	eq
 80108cc:	0200      	lsleq	r0, r0, #8
 80108ce:	3308      	addeq	r3, #8
 80108d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80108d4:	bf04      	itt	eq
 80108d6:	0100      	lsleq	r0, r0, #4
 80108d8:	3304      	addeq	r3, #4
 80108da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80108de:	bf04      	itt	eq
 80108e0:	0080      	lsleq	r0, r0, #2
 80108e2:	3302      	addeq	r3, #2
 80108e4:	2800      	cmp	r0, #0
 80108e6:	db05      	blt.n	80108f4 <__hi0bits+0x38>
 80108e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80108ec:	f103 0301 	add.w	r3, r3, #1
 80108f0:	bf08      	it	eq
 80108f2:	2320      	moveq	r3, #32
 80108f4:	4618      	mov	r0, r3
 80108f6:	4770      	bx	lr
 80108f8:	2300      	movs	r3, #0
 80108fa:	e7e4      	b.n	80108c6 <__hi0bits+0xa>

080108fc <__lo0bits>:
 80108fc:	6803      	ldr	r3, [r0, #0]
 80108fe:	f013 0207 	ands.w	r2, r3, #7
 8010902:	d00c      	beq.n	801091e <__lo0bits+0x22>
 8010904:	07d9      	lsls	r1, r3, #31
 8010906:	d422      	bmi.n	801094e <__lo0bits+0x52>
 8010908:	079a      	lsls	r2, r3, #30
 801090a:	bf49      	itett	mi
 801090c:	085b      	lsrmi	r3, r3, #1
 801090e:	089b      	lsrpl	r3, r3, #2
 8010910:	6003      	strmi	r3, [r0, #0]
 8010912:	2201      	movmi	r2, #1
 8010914:	bf5c      	itt	pl
 8010916:	6003      	strpl	r3, [r0, #0]
 8010918:	2202      	movpl	r2, #2
 801091a:	4610      	mov	r0, r2
 801091c:	4770      	bx	lr
 801091e:	b299      	uxth	r1, r3
 8010920:	b909      	cbnz	r1, 8010926 <__lo0bits+0x2a>
 8010922:	0c1b      	lsrs	r3, r3, #16
 8010924:	2210      	movs	r2, #16
 8010926:	b2d9      	uxtb	r1, r3
 8010928:	b909      	cbnz	r1, 801092e <__lo0bits+0x32>
 801092a:	3208      	adds	r2, #8
 801092c:	0a1b      	lsrs	r3, r3, #8
 801092e:	0719      	lsls	r1, r3, #28
 8010930:	bf04      	itt	eq
 8010932:	091b      	lsreq	r3, r3, #4
 8010934:	3204      	addeq	r2, #4
 8010936:	0799      	lsls	r1, r3, #30
 8010938:	bf04      	itt	eq
 801093a:	089b      	lsreq	r3, r3, #2
 801093c:	3202      	addeq	r2, #2
 801093e:	07d9      	lsls	r1, r3, #31
 8010940:	d403      	bmi.n	801094a <__lo0bits+0x4e>
 8010942:	085b      	lsrs	r3, r3, #1
 8010944:	f102 0201 	add.w	r2, r2, #1
 8010948:	d003      	beq.n	8010952 <__lo0bits+0x56>
 801094a:	6003      	str	r3, [r0, #0]
 801094c:	e7e5      	b.n	801091a <__lo0bits+0x1e>
 801094e:	2200      	movs	r2, #0
 8010950:	e7e3      	b.n	801091a <__lo0bits+0x1e>
 8010952:	2220      	movs	r2, #32
 8010954:	e7e1      	b.n	801091a <__lo0bits+0x1e>
	...

08010958 <__i2b>:
 8010958:	b510      	push	{r4, lr}
 801095a:	460c      	mov	r4, r1
 801095c:	2101      	movs	r1, #1
 801095e:	f7ff ff05 	bl	801076c <_Balloc>
 8010962:	4602      	mov	r2, r0
 8010964:	b928      	cbnz	r0, 8010972 <__i2b+0x1a>
 8010966:	4b05      	ldr	r3, [pc, #20]	; (801097c <__i2b+0x24>)
 8010968:	4805      	ldr	r0, [pc, #20]	; (8010980 <__i2b+0x28>)
 801096a:	f240 1145 	movw	r1, #325	; 0x145
 801096e:	f000 fb37 	bl	8010fe0 <__assert_func>
 8010972:	2301      	movs	r3, #1
 8010974:	6144      	str	r4, [r0, #20]
 8010976:	6103      	str	r3, [r0, #16]
 8010978:	bd10      	pop	{r4, pc}
 801097a:	bf00      	nop
 801097c:	08011e70 	.word	0x08011e70
 8010980:	08011e81 	.word	0x08011e81

08010984 <__multiply>:
 8010984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010988:	4691      	mov	r9, r2
 801098a:	690a      	ldr	r2, [r1, #16]
 801098c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010990:	429a      	cmp	r2, r3
 8010992:	bfb8      	it	lt
 8010994:	460b      	movlt	r3, r1
 8010996:	460c      	mov	r4, r1
 8010998:	bfbc      	itt	lt
 801099a:	464c      	movlt	r4, r9
 801099c:	4699      	movlt	r9, r3
 801099e:	6927      	ldr	r7, [r4, #16]
 80109a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80109a4:	68a3      	ldr	r3, [r4, #8]
 80109a6:	6861      	ldr	r1, [r4, #4]
 80109a8:	eb07 060a 	add.w	r6, r7, sl
 80109ac:	42b3      	cmp	r3, r6
 80109ae:	b085      	sub	sp, #20
 80109b0:	bfb8      	it	lt
 80109b2:	3101      	addlt	r1, #1
 80109b4:	f7ff feda 	bl	801076c <_Balloc>
 80109b8:	b930      	cbnz	r0, 80109c8 <__multiply+0x44>
 80109ba:	4602      	mov	r2, r0
 80109bc:	4b44      	ldr	r3, [pc, #272]	; (8010ad0 <__multiply+0x14c>)
 80109be:	4845      	ldr	r0, [pc, #276]	; (8010ad4 <__multiply+0x150>)
 80109c0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80109c4:	f000 fb0c 	bl	8010fe0 <__assert_func>
 80109c8:	f100 0514 	add.w	r5, r0, #20
 80109cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80109d0:	462b      	mov	r3, r5
 80109d2:	2200      	movs	r2, #0
 80109d4:	4543      	cmp	r3, r8
 80109d6:	d321      	bcc.n	8010a1c <__multiply+0x98>
 80109d8:	f104 0314 	add.w	r3, r4, #20
 80109dc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80109e0:	f109 0314 	add.w	r3, r9, #20
 80109e4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80109e8:	9202      	str	r2, [sp, #8]
 80109ea:	1b3a      	subs	r2, r7, r4
 80109ec:	3a15      	subs	r2, #21
 80109ee:	f022 0203 	bic.w	r2, r2, #3
 80109f2:	3204      	adds	r2, #4
 80109f4:	f104 0115 	add.w	r1, r4, #21
 80109f8:	428f      	cmp	r7, r1
 80109fa:	bf38      	it	cc
 80109fc:	2204      	movcc	r2, #4
 80109fe:	9201      	str	r2, [sp, #4]
 8010a00:	9a02      	ldr	r2, [sp, #8]
 8010a02:	9303      	str	r3, [sp, #12]
 8010a04:	429a      	cmp	r2, r3
 8010a06:	d80c      	bhi.n	8010a22 <__multiply+0x9e>
 8010a08:	2e00      	cmp	r6, #0
 8010a0a:	dd03      	ble.n	8010a14 <__multiply+0x90>
 8010a0c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d05b      	beq.n	8010acc <__multiply+0x148>
 8010a14:	6106      	str	r6, [r0, #16]
 8010a16:	b005      	add	sp, #20
 8010a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a1c:	f843 2b04 	str.w	r2, [r3], #4
 8010a20:	e7d8      	b.n	80109d4 <__multiply+0x50>
 8010a22:	f8b3 a000 	ldrh.w	sl, [r3]
 8010a26:	f1ba 0f00 	cmp.w	sl, #0
 8010a2a:	d024      	beq.n	8010a76 <__multiply+0xf2>
 8010a2c:	f104 0e14 	add.w	lr, r4, #20
 8010a30:	46a9      	mov	r9, r5
 8010a32:	f04f 0c00 	mov.w	ip, #0
 8010a36:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010a3a:	f8d9 1000 	ldr.w	r1, [r9]
 8010a3e:	fa1f fb82 	uxth.w	fp, r2
 8010a42:	b289      	uxth	r1, r1
 8010a44:	fb0a 110b 	mla	r1, sl, fp, r1
 8010a48:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010a4c:	f8d9 2000 	ldr.w	r2, [r9]
 8010a50:	4461      	add	r1, ip
 8010a52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010a56:	fb0a c20b 	mla	r2, sl, fp, ip
 8010a5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010a5e:	b289      	uxth	r1, r1
 8010a60:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010a64:	4577      	cmp	r7, lr
 8010a66:	f849 1b04 	str.w	r1, [r9], #4
 8010a6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010a6e:	d8e2      	bhi.n	8010a36 <__multiply+0xb2>
 8010a70:	9a01      	ldr	r2, [sp, #4]
 8010a72:	f845 c002 	str.w	ip, [r5, r2]
 8010a76:	9a03      	ldr	r2, [sp, #12]
 8010a78:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010a7c:	3304      	adds	r3, #4
 8010a7e:	f1b9 0f00 	cmp.w	r9, #0
 8010a82:	d021      	beq.n	8010ac8 <__multiply+0x144>
 8010a84:	6829      	ldr	r1, [r5, #0]
 8010a86:	f104 0c14 	add.w	ip, r4, #20
 8010a8a:	46ae      	mov	lr, r5
 8010a8c:	f04f 0a00 	mov.w	sl, #0
 8010a90:	f8bc b000 	ldrh.w	fp, [ip]
 8010a94:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010a98:	fb09 220b 	mla	r2, r9, fp, r2
 8010a9c:	4452      	add	r2, sl
 8010a9e:	b289      	uxth	r1, r1
 8010aa0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010aa4:	f84e 1b04 	str.w	r1, [lr], #4
 8010aa8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8010aac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010ab0:	f8be 1000 	ldrh.w	r1, [lr]
 8010ab4:	fb09 110a 	mla	r1, r9, sl, r1
 8010ab8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8010abc:	4567      	cmp	r7, ip
 8010abe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010ac2:	d8e5      	bhi.n	8010a90 <__multiply+0x10c>
 8010ac4:	9a01      	ldr	r2, [sp, #4]
 8010ac6:	50a9      	str	r1, [r5, r2]
 8010ac8:	3504      	adds	r5, #4
 8010aca:	e799      	b.n	8010a00 <__multiply+0x7c>
 8010acc:	3e01      	subs	r6, #1
 8010ace:	e79b      	b.n	8010a08 <__multiply+0x84>
 8010ad0:	08011e70 	.word	0x08011e70
 8010ad4:	08011e81 	.word	0x08011e81

08010ad8 <__pow5mult>:
 8010ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010adc:	4615      	mov	r5, r2
 8010ade:	f012 0203 	ands.w	r2, r2, #3
 8010ae2:	4606      	mov	r6, r0
 8010ae4:	460f      	mov	r7, r1
 8010ae6:	d007      	beq.n	8010af8 <__pow5mult+0x20>
 8010ae8:	4c25      	ldr	r4, [pc, #148]	; (8010b80 <__pow5mult+0xa8>)
 8010aea:	3a01      	subs	r2, #1
 8010aec:	2300      	movs	r3, #0
 8010aee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010af2:	f7ff fe9d 	bl	8010830 <__multadd>
 8010af6:	4607      	mov	r7, r0
 8010af8:	10ad      	asrs	r5, r5, #2
 8010afa:	d03d      	beq.n	8010b78 <__pow5mult+0xa0>
 8010afc:	69f4      	ldr	r4, [r6, #28]
 8010afe:	b97c      	cbnz	r4, 8010b20 <__pow5mult+0x48>
 8010b00:	2010      	movs	r0, #16
 8010b02:	f7ff fd7f 	bl	8010604 <malloc>
 8010b06:	4602      	mov	r2, r0
 8010b08:	61f0      	str	r0, [r6, #28]
 8010b0a:	b928      	cbnz	r0, 8010b18 <__pow5mult+0x40>
 8010b0c:	4b1d      	ldr	r3, [pc, #116]	; (8010b84 <__pow5mult+0xac>)
 8010b0e:	481e      	ldr	r0, [pc, #120]	; (8010b88 <__pow5mult+0xb0>)
 8010b10:	f240 11b3 	movw	r1, #435	; 0x1b3
 8010b14:	f000 fa64 	bl	8010fe0 <__assert_func>
 8010b18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010b1c:	6004      	str	r4, [r0, #0]
 8010b1e:	60c4      	str	r4, [r0, #12]
 8010b20:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8010b24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010b28:	b94c      	cbnz	r4, 8010b3e <__pow5mult+0x66>
 8010b2a:	f240 2171 	movw	r1, #625	; 0x271
 8010b2e:	4630      	mov	r0, r6
 8010b30:	f7ff ff12 	bl	8010958 <__i2b>
 8010b34:	2300      	movs	r3, #0
 8010b36:	f8c8 0008 	str.w	r0, [r8, #8]
 8010b3a:	4604      	mov	r4, r0
 8010b3c:	6003      	str	r3, [r0, #0]
 8010b3e:	f04f 0900 	mov.w	r9, #0
 8010b42:	07eb      	lsls	r3, r5, #31
 8010b44:	d50a      	bpl.n	8010b5c <__pow5mult+0x84>
 8010b46:	4639      	mov	r1, r7
 8010b48:	4622      	mov	r2, r4
 8010b4a:	4630      	mov	r0, r6
 8010b4c:	f7ff ff1a 	bl	8010984 <__multiply>
 8010b50:	4639      	mov	r1, r7
 8010b52:	4680      	mov	r8, r0
 8010b54:	4630      	mov	r0, r6
 8010b56:	f7ff fe49 	bl	80107ec <_Bfree>
 8010b5a:	4647      	mov	r7, r8
 8010b5c:	106d      	asrs	r5, r5, #1
 8010b5e:	d00b      	beq.n	8010b78 <__pow5mult+0xa0>
 8010b60:	6820      	ldr	r0, [r4, #0]
 8010b62:	b938      	cbnz	r0, 8010b74 <__pow5mult+0x9c>
 8010b64:	4622      	mov	r2, r4
 8010b66:	4621      	mov	r1, r4
 8010b68:	4630      	mov	r0, r6
 8010b6a:	f7ff ff0b 	bl	8010984 <__multiply>
 8010b6e:	6020      	str	r0, [r4, #0]
 8010b70:	f8c0 9000 	str.w	r9, [r0]
 8010b74:	4604      	mov	r4, r0
 8010b76:	e7e4      	b.n	8010b42 <__pow5mult+0x6a>
 8010b78:	4638      	mov	r0, r7
 8010b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010b7e:	bf00      	nop
 8010b80:	08011fd0 	.word	0x08011fd0
 8010b84:	08011e01 	.word	0x08011e01
 8010b88:	08011e81 	.word	0x08011e81

08010b8c <__lshift>:
 8010b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b90:	460c      	mov	r4, r1
 8010b92:	6849      	ldr	r1, [r1, #4]
 8010b94:	6923      	ldr	r3, [r4, #16]
 8010b96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010b9a:	68a3      	ldr	r3, [r4, #8]
 8010b9c:	4607      	mov	r7, r0
 8010b9e:	4691      	mov	r9, r2
 8010ba0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010ba4:	f108 0601 	add.w	r6, r8, #1
 8010ba8:	42b3      	cmp	r3, r6
 8010baa:	db0b      	blt.n	8010bc4 <__lshift+0x38>
 8010bac:	4638      	mov	r0, r7
 8010bae:	f7ff fddd 	bl	801076c <_Balloc>
 8010bb2:	4605      	mov	r5, r0
 8010bb4:	b948      	cbnz	r0, 8010bca <__lshift+0x3e>
 8010bb6:	4602      	mov	r2, r0
 8010bb8:	4b28      	ldr	r3, [pc, #160]	; (8010c5c <__lshift+0xd0>)
 8010bba:	4829      	ldr	r0, [pc, #164]	; (8010c60 <__lshift+0xd4>)
 8010bbc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8010bc0:	f000 fa0e 	bl	8010fe0 <__assert_func>
 8010bc4:	3101      	adds	r1, #1
 8010bc6:	005b      	lsls	r3, r3, #1
 8010bc8:	e7ee      	b.n	8010ba8 <__lshift+0x1c>
 8010bca:	2300      	movs	r3, #0
 8010bcc:	f100 0114 	add.w	r1, r0, #20
 8010bd0:	f100 0210 	add.w	r2, r0, #16
 8010bd4:	4618      	mov	r0, r3
 8010bd6:	4553      	cmp	r3, sl
 8010bd8:	db33      	blt.n	8010c42 <__lshift+0xb6>
 8010bda:	6920      	ldr	r0, [r4, #16]
 8010bdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010be0:	f104 0314 	add.w	r3, r4, #20
 8010be4:	f019 091f 	ands.w	r9, r9, #31
 8010be8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010bec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010bf0:	d02b      	beq.n	8010c4a <__lshift+0xbe>
 8010bf2:	f1c9 0e20 	rsb	lr, r9, #32
 8010bf6:	468a      	mov	sl, r1
 8010bf8:	2200      	movs	r2, #0
 8010bfa:	6818      	ldr	r0, [r3, #0]
 8010bfc:	fa00 f009 	lsl.w	r0, r0, r9
 8010c00:	4310      	orrs	r0, r2
 8010c02:	f84a 0b04 	str.w	r0, [sl], #4
 8010c06:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c0a:	459c      	cmp	ip, r3
 8010c0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8010c10:	d8f3      	bhi.n	8010bfa <__lshift+0x6e>
 8010c12:	ebac 0304 	sub.w	r3, ip, r4
 8010c16:	3b15      	subs	r3, #21
 8010c18:	f023 0303 	bic.w	r3, r3, #3
 8010c1c:	3304      	adds	r3, #4
 8010c1e:	f104 0015 	add.w	r0, r4, #21
 8010c22:	4584      	cmp	ip, r0
 8010c24:	bf38      	it	cc
 8010c26:	2304      	movcc	r3, #4
 8010c28:	50ca      	str	r2, [r1, r3]
 8010c2a:	b10a      	cbz	r2, 8010c30 <__lshift+0xa4>
 8010c2c:	f108 0602 	add.w	r6, r8, #2
 8010c30:	3e01      	subs	r6, #1
 8010c32:	4638      	mov	r0, r7
 8010c34:	612e      	str	r6, [r5, #16]
 8010c36:	4621      	mov	r1, r4
 8010c38:	f7ff fdd8 	bl	80107ec <_Bfree>
 8010c3c:	4628      	mov	r0, r5
 8010c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c42:	f842 0f04 	str.w	r0, [r2, #4]!
 8010c46:	3301      	adds	r3, #1
 8010c48:	e7c5      	b.n	8010bd6 <__lshift+0x4a>
 8010c4a:	3904      	subs	r1, #4
 8010c4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c50:	f841 2f04 	str.w	r2, [r1, #4]!
 8010c54:	459c      	cmp	ip, r3
 8010c56:	d8f9      	bhi.n	8010c4c <__lshift+0xc0>
 8010c58:	e7ea      	b.n	8010c30 <__lshift+0xa4>
 8010c5a:	bf00      	nop
 8010c5c:	08011e70 	.word	0x08011e70
 8010c60:	08011e81 	.word	0x08011e81

08010c64 <__mcmp>:
 8010c64:	b530      	push	{r4, r5, lr}
 8010c66:	6902      	ldr	r2, [r0, #16]
 8010c68:	690c      	ldr	r4, [r1, #16]
 8010c6a:	1b12      	subs	r2, r2, r4
 8010c6c:	d10e      	bne.n	8010c8c <__mcmp+0x28>
 8010c6e:	f100 0314 	add.w	r3, r0, #20
 8010c72:	3114      	adds	r1, #20
 8010c74:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010c78:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010c7c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010c80:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010c84:	42a5      	cmp	r5, r4
 8010c86:	d003      	beq.n	8010c90 <__mcmp+0x2c>
 8010c88:	d305      	bcc.n	8010c96 <__mcmp+0x32>
 8010c8a:	2201      	movs	r2, #1
 8010c8c:	4610      	mov	r0, r2
 8010c8e:	bd30      	pop	{r4, r5, pc}
 8010c90:	4283      	cmp	r3, r0
 8010c92:	d3f3      	bcc.n	8010c7c <__mcmp+0x18>
 8010c94:	e7fa      	b.n	8010c8c <__mcmp+0x28>
 8010c96:	f04f 32ff 	mov.w	r2, #4294967295
 8010c9a:	e7f7      	b.n	8010c8c <__mcmp+0x28>

08010c9c <__mdiff>:
 8010c9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ca0:	460c      	mov	r4, r1
 8010ca2:	4606      	mov	r6, r0
 8010ca4:	4611      	mov	r1, r2
 8010ca6:	4620      	mov	r0, r4
 8010ca8:	4690      	mov	r8, r2
 8010caa:	f7ff ffdb 	bl	8010c64 <__mcmp>
 8010cae:	1e05      	subs	r5, r0, #0
 8010cb0:	d110      	bne.n	8010cd4 <__mdiff+0x38>
 8010cb2:	4629      	mov	r1, r5
 8010cb4:	4630      	mov	r0, r6
 8010cb6:	f7ff fd59 	bl	801076c <_Balloc>
 8010cba:	b930      	cbnz	r0, 8010cca <__mdiff+0x2e>
 8010cbc:	4b3a      	ldr	r3, [pc, #232]	; (8010da8 <__mdiff+0x10c>)
 8010cbe:	4602      	mov	r2, r0
 8010cc0:	f240 2137 	movw	r1, #567	; 0x237
 8010cc4:	4839      	ldr	r0, [pc, #228]	; (8010dac <__mdiff+0x110>)
 8010cc6:	f000 f98b 	bl	8010fe0 <__assert_func>
 8010cca:	2301      	movs	r3, #1
 8010ccc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010cd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cd4:	bfa4      	itt	ge
 8010cd6:	4643      	movge	r3, r8
 8010cd8:	46a0      	movge	r8, r4
 8010cda:	4630      	mov	r0, r6
 8010cdc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010ce0:	bfa6      	itte	ge
 8010ce2:	461c      	movge	r4, r3
 8010ce4:	2500      	movge	r5, #0
 8010ce6:	2501      	movlt	r5, #1
 8010ce8:	f7ff fd40 	bl	801076c <_Balloc>
 8010cec:	b920      	cbnz	r0, 8010cf8 <__mdiff+0x5c>
 8010cee:	4b2e      	ldr	r3, [pc, #184]	; (8010da8 <__mdiff+0x10c>)
 8010cf0:	4602      	mov	r2, r0
 8010cf2:	f240 2145 	movw	r1, #581	; 0x245
 8010cf6:	e7e5      	b.n	8010cc4 <__mdiff+0x28>
 8010cf8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010cfc:	6926      	ldr	r6, [r4, #16]
 8010cfe:	60c5      	str	r5, [r0, #12]
 8010d00:	f104 0914 	add.w	r9, r4, #20
 8010d04:	f108 0514 	add.w	r5, r8, #20
 8010d08:	f100 0e14 	add.w	lr, r0, #20
 8010d0c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010d10:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010d14:	f108 0210 	add.w	r2, r8, #16
 8010d18:	46f2      	mov	sl, lr
 8010d1a:	2100      	movs	r1, #0
 8010d1c:	f859 3b04 	ldr.w	r3, [r9], #4
 8010d20:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010d24:	fa11 f88b 	uxtah	r8, r1, fp
 8010d28:	b299      	uxth	r1, r3
 8010d2a:	0c1b      	lsrs	r3, r3, #16
 8010d2c:	eba8 0801 	sub.w	r8, r8, r1
 8010d30:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010d34:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010d38:	fa1f f888 	uxth.w	r8, r8
 8010d3c:	1419      	asrs	r1, r3, #16
 8010d3e:	454e      	cmp	r6, r9
 8010d40:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010d44:	f84a 3b04 	str.w	r3, [sl], #4
 8010d48:	d8e8      	bhi.n	8010d1c <__mdiff+0x80>
 8010d4a:	1b33      	subs	r3, r6, r4
 8010d4c:	3b15      	subs	r3, #21
 8010d4e:	f023 0303 	bic.w	r3, r3, #3
 8010d52:	3304      	adds	r3, #4
 8010d54:	3415      	adds	r4, #21
 8010d56:	42a6      	cmp	r6, r4
 8010d58:	bf38      	it	cc
 8010d5a:	2304      	movcc	r3, #4
 8010d5c:	441d      	add	r5, r3
 8010d5e:	4473      	add	r3, lr
 8010d60:	469e      	mov	lr, r3
 8010d62:	462e      	mov	r6, r5
 8010d64:	4566      	cmp	r6, ip
 8010d66:	d30e      	bcc.n	8010d86 <__mdiff+0xea>
 8010d68:	f10c 0203 	add.w	r2, ip, #3
 8010d6c:	1b52      	subs	r2, r2, r5
 8010d6e:	f022 0203 	bic.w	r2, r2, #3
 8010d72:	3d03      	subs	r5, #3
 8010d74:	45ac      	cmp	ip, r5
 8010d76:	bf38      	it	cc
 8010d78:	2200      	movcc	r2, #0
 8010d7a:	4413      	add	r3, r2
 8010d7c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010d80:	b17a      	cbz	r2, 8010da2 <__mdiff+0x106>
 8010d82:	6107      	str	r7, [r0, #16]
 8010d84:	e7a4      	b.n	8010cd0 <__mdiff+0x34>
 8010d86:	f856 8b04 	ldr.w	r8, [r6], #4
 8010d8a:	fa11 f288 	uxtah	r2, r1, r8
 8010d8e:	1414      	asrs	r4, r2, #16
 8010d90:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010d94:	b292      	uxth	r2, r2
 8010d96:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8010d9a:	f84e 2b04 	str.w	r2, [lr], #4
 8010d9e:	1421      	asrs	r1, r4, #16
 8010da0:	e7e0      	b.n	8010d64 <__mdiff+0xc8>
 8010da2:	3f01      	subs	r7, #1
 8010da4:	e7ea      	b.n	8010d7c <__mdiff+0xe0>
 8010da6:	bf00      	nop
 8010da8:	08011e70 	.word	0x08011e70
 8010dac:	08011e81 	.word	0x08011e81

08010db0 <__d2b>:
 8010db0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010db4:	460f      	mov	r7, r1
 8010db6:	2101      	movs	r1, #1
 8010db8:	ec59 8b10 	vmov	r8, r9, d0
 8010dbc:	4616      	mov	r6, r2
 8010dbe:	f7ff fcd5 	bl	801076c <_Balloc>
 8010dc2:	4604      	mov	r4, r0
 8010dc4:	b930      	cbnz	r0, 8010dd4 <__d2b+0x24>
 8010dc6:	4602      	mov	r2, r0
 8010dc8:	4b24      	ldr	r3, [pc, #144]	; (8010e5c <__d2b+0xac>)
 8010dca:	4825      	ldr	r0, [pc, #148]	; (8010e60 <__d2b+0xb0>)
 8010dcc:	f240 310f 	movw	r1, #783	; 0x30f
 8010dd0:	f000 f906 	bl	8010fe0 <__assert_func>
 8010dd4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010dd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010ddc:	bb2d      	cbnz	r5, 8010e2a <__d2b+0x7a>
 8010dde:	9301      	str	r3, [sp, #4]
 8010de0:	f1b8 0300 	subs.w	r3, r8, #0
 8010de4:	d026      	beq.n	8010e34 <__d2b+0x84>
 8010de6:	4668      	mov	r0, sp
 8010de8:	9300      	str	r3, [sp, #0]
 8010dea:	f7ff fd87 	bl	80108fc <__lo0bits>
 8010dee:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010df2:	b1e8      	cbz	r0, 8010e30 <__d2b+0x80>
 8010df4:	f1c0 0320 	rsb	r3, r0, #32
 8010df8:	fa02 f303 	lsl.w	r3, r2, r3
 8010dfc:	430b      	orrs	r3, r1
 8010dfe:	40c2      	lsrs	r2, r0
 8010e00:	6163      	str	r3, [r4, #20]
 8010e02:	9201      	str	r2, [sp, #4]
 8010e04:	9b01      	ldr	r3, [sp, #4]
 8010e06:	61a3      	str	r3, [r4, #24]
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	bf14      	ite	ne
 8010e0c:	2202      	movne	r2, #2
 8010e0e:	2201      	moveq	r2, #1
 8010e10:	6122      	str	r2, [r4, #16]
 8010e12:	b1bd      	cbz	r5, 8010e44 <__d2b+0x94>
 8010e14:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010e18:	4405      	add	r5, r0
 8010e1a:	603d      	str	r5, [r7, #0]
 8010e1c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010e20:	6030      	str	r0, [r6, #0]
 8010e22:	4620      	mov	r0, r4
 8010e24:	b003      	add	sp, #12
 8010e26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010e2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010e2e:	e7d6      	b.n	8010dde <__d2b+0x2e>
 8010e30:	6161      	str	r1, [r4, #20]
 8010e32:	e7e7      	b.n	8010e04 <__d2b+0x54>
 8010e34:	a801      	add	r0, sp, #4
 8010e36:	f7ff fd61 	bl	80108fc <__lo0bits>
 8010e3a:	9b01      	ldr	r3, [sp, #4]
 8010e3c:	6163      	str	r3, [r4, #20]
 8010e3e:	3020      	adds	r0, #32
 8010e40:	2201      	movs	r2, #1
 8010e42:	e7e5      	b.n	8010e10 <__d2b+0x60>
 8010e44:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010e48:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010e4c:	6038      	str	r0, [r7, #0]
 8010e4e:	6918      	ldr	r0, [r3, #16]
 8010e50:	f7ff fd34 	bl	80108bc <__hi0bits>
 8010e54:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010e58:	e7e2      	b.n	8010e20 <__d2b+0x70>
 8010e5a:	bf00      	nop
 8010e5c:	08011e70 	.word	0x08011e70
 8010e60:	08011e81 	.word	0x08011e81

08010e64 <__sflush_r>:
 8010e64:	898a      	ldrh	r2, [r1, #12]
 8010e66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e6a:	4605      	mov	r5, r0
 8010e6c:	0710      	lsls	r0, r2, #28
 8010e6e:	460c      	mov	r4, r1
 8010e70:	d458      	bmi.n	8010f24 <__sflush_r+0xc0>
 8010e72:	684b      	ldr	r3, [r1, #4]
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	dc05      	bgt.n	8010e84 <__sflush_r+0x20>
 8010e78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	dc02      	bgt.n	8010e84 <__sflush_r+0x20>
 8010e7e:	2000      	movs	r0, #0
 8010e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010e86:	2e00      	cmp	r6, #0
 8010e88:	d0f9      	beq.n	8010e7e <__sflush_r+0x1a>
 8010e8a:	2300      	movs	r3, #0
 8010e8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010e90:	682f      	ldr	r7, [r5, #0]
 8010e92:	6a21      	ldr	r1, [r4, #32]
 8010e94:	602b      	str	r3, [r5, #0]
 8010e96:	d032      	beq.n	8010efe <__sflush_r+0x9a>
 8010e98:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010e9a:	89a3      	ldrh	r3, [r4, #12]
 8010e9c:	075a      	lsls	r2, r3, #29
 8010e9e:	d505      	bpl.n	8010eac <__sflush_r+0x48>
 8010ea0:	6863      	ldr	r3, [r4, #4]
 8010ea2:	1ac0      	subs	r0, r0, r3
 8010ea4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010ea6:	b10b      	cbz	r3, 8010eac <__sflush_r+0x48>
 8010ea8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010eaa:	1ac0      	subs	r0, r0, r3
 8010eac:	2300      	movs	r3, #0
 8010eae:	4602      	mov	r2, r0
 8010eb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010eb2:	6a21      	ldr	r1, [r4, #32]
 8010eb4:	4628      	mov	r0, r5
 8010eb6:	47b0      	blx	r6
 8010eb8:	1c43      	adds	r3, r0, #1
 8010eba:	89a3      	ldrh	r3, [r4, #12]
 8010ebc:	d106      	bne.n	8010ecc <__sflush_r+0x68>
 8010ebe:	6829      	ldr	r1, [r5, #0]
 8010ec0:	291d      	cmp	r1, #29
 8010ec2:	d82b      	bhi.n	8010f1c <__sflush_r+0xb8>
 8010ec4:	4a29      	ldr	r2, [pc, #164]	; (8010f6c <__sflush_r+0x108>)
 8010ec6:	410a      	asrs	r2, r1
 8010ec8:	07d6      	lsls	r6, r2, #31
 8010eca:	d427      	bmi.n	8010f1c <__sflush_r+0xb8>
 8010ecc:	2200      	movs	r2, #0
 8010ece:	6062      	str	r2, [r4, #4]
 8010ed0:	04d9      	lsls	r1, r3, #19
 8010ed2:	6922      	ldr	r2, [r4, #16]
 8010ed4:	6022      	str	r2, [r4, #0]
 8010ed6:	d504      	bpl.n	8010ee2 <__sflush_r+0x7e>
 8010ed8:	1c42      	adds	r2, r0, #1
 8010eda:	d101      	bne.n	8010ee0 <__sflush_r+0x7c>
 8010edc:	682b      	ldr	r3, [r5, #0]
 8010ede:	b903      	cbnz	r3, 8010ee2 <__sflush_r+0x7e>
 8010ee0:	6560      	str	r0, [r4, #84]	; 0x54
 8010ee2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010ee4:	602f      	str	r7, [r5, #0]
 8010ee6:	2900      	cmp	r1, #0
 8010ee8:	d0c9      	beq.n	8010e7e <__sflush_r+0x1a>
 8010eea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010eee:	4299      	cmp	r1, r3
 8010ef0:	d002      	beq.n	8010ef8 <__sflush_r+0x94>
 8010ef2:	4628      	mov	r0, r5
 8010ef4:	f7ff fb3a 	bl	801056c <_free_r>
 8010ef8:	2000      	movs	r0, #0
 8010efa:	6360      	str	r0, [r4, #52]	; 0x34
 8010efc:	e7c0      	b.n	8010e80 <__sflush_r+0x1c>
 8010efe:	2301      	movs	r3, #1
 8010f00:	4628      	mov	r0, r5
 8010f02:	47b0      	blx	r6
 8010f04:	1c41      	adds	r1, r0, #1
 8010f06:	d1c8      	bne.n	8010e9a <__sflush_r+0x36>
 8010f08:	682b      	ldr	r3, [r5, #0]
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d0c5      	beq.n	8010e9a <__sflush_r+0x36>
 8010f0e:	2b1d      	cmp	r3, #29
 8010f10:	d001      	beq.n	8010f16 <__sflush_r+0xb2>
 8010f12:	2b16      	cmp	r3, #22
 8010f14:	d101      	bne.n	8010f1a <__sflush_r+0xb6>
 8010f16:	602f      	str	r7, [r5, #0]
 8010f18:	e7b1      	b.n	8010e7e <__sflush_r+0x1a>
 8010f1a:	89a3      	ldrh	r3, [r4, #12]
 8010f1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010f20:	81a3      	strh	r3, [r4, #12]
 8010f22:	e7ad      	b.n	8010e80 <__sflush_r+0x1c>
 8010f24:	690f      	ldr	r7, [r1, #16]
 8010f26:	2f00      	cmp	r7, #0
 8010f28:	d0a9      	beq.n	8010e7e <__sflush_r+0x1a>
 8010f2a:	0793      	lsls	r3, r2, #30
 8010f2c:	680e      	ldr	r6, [r1, #0]
 8010f2e:	bf08      	it	eq
 8010f30:	694b      	ldreq	r3, [r1, #20]
 8010f32:	600f      	str	r7, [r1, #0]
 8010f34:	bf18      	it	ne
 8010f36:	2300      	movne	r3, #0
 8010f38:	eba6 0807 	sub.w	r8, r6, r7
 8010f3c:	608b      	str	r3, [r1, #8]
 8010f3e:	f1b8 0f00 	cmp.w	r8, #0
 8010f42:	dd9c      	ble.n	8010e7e <__sflush_r+0x1a>
 8010f44:	6a21      	ldr	r1, [r4, #32]
 8010f46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010f48:	4643      	mov	r3, r8
 8010f4a:	463a      	mov	r2, r7
 8010f4c:	4628      	mov	r0, r5
 8010f4e:	47b0      	blx	r6
 8010f50:	2800      	cmp	r0, #0
 8010f52:	dc06      	bgt.n	8010f62 <__sflush_r+0xfe>
 8010f54:	89a3      	ldrh	r3, [r4, #12]
 8010f56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010f5a:	81a3      	strh	r3, [r4, #12]
 8010f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8010f60:	e78e      	b.n	8010e80 <__sflush_r+0x1c>
 8010f62:	4407      	add	r7, r0
 8010f64:	eba8 0800 	sub.w	r8, r8, r0
 8010f68:	e7e9      	b.n	8010f3e <__sflush_r+0xda>
 8010f6a:	bf00      	nop
 8010f6c:	dfbffffe 	.word	0xdfbffffe

08010f70 <_fflush_r>:
 8010f70:	b538      	push	{r3, r4, r5, lr}
 8010f72:	690b      	ldr	r3, [r1, #16]
 8010f74:	4605      	mov	r5, r0
 8010f76:	460c      	mov	r4, r1
 8010f78:	b913      	cbnz	r3, 8010f80 <_fflush_r+0x10>
 8010f7a:	2500      	movs	r5, #0
 8010f7c:	4628      	mov	r0, r5
 8010f7e:	bd38      	pop	{r3, r4, r5, pc}
 8010f80:	b118      	cbz	r0, 8010f8a <_fflush_r+0x1a>
 8010f82:	6a03      	ldr	r3, [r0, #32]
 8010f84:	b90b      	cbnz	r3, 8010f8a <_fflush_r+0x1a>
 8010f86:	f7fe fb19 	bl	800f5bc <__sinit>
 8010f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d0f3      	beq.n	8010f7a <_fflush_r+0xa>
 8010f92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010f94:	07d0      	lsls	r0, r2, #31
 8010f96:	d404      	bmi.n	8010fa2 <_fflush_r+0x32>
 8010f98:	0599      	lsls	r1, r3, #22
 8010f9a:	d402      	bmi.n	8010fa2 <_fflush_r+0x32>
 8010f9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010f9e:	f7fe fc59 	bl	800f854 <__retarget_lock_acquire_recursive>
 8010fa2:	4628      	mov	r0, r5
 8010fa4:	4621      	mov	r1, r4
 8010fa6:	f7ff ff5d 	bl	8010e64 <__sflush_r>
 8010faa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010fac:	07da      	lsls	r2, r3, #31
 8010fae:	4605      	mov	r5, r0
 8010fb0:	d4e4      	bmi.n	8010f7c <_fflush_r+0xc>
 8010fb2:	89a3      	ldrh	r3, [r4, #12]
 8010fb4:	059b      	lsls	r3, r3, #22
 8010fb6:	d4e1      	bmi.n	8010f7c <_fflush_r+0xc>
 8010fb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010fba:	f7fe fc4c 	bl	800f856 <__retarget_lock_release_recursive>
 8010fbe:	e7dd      	b.n	8010f7c <_fflush_r+0xc>

08010fc0 <_sbrk_r>:
 8010fc0:	b538      	push	{r3, r4, r5, lr}
 8010fc2:	4d06      	ldr	r5, [pc, #24]	; (8010fdc <_sbrk_r+0x1c>)
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	4604      	mov	r4, r0
 8010fc8:	4608      	mov	r0, r1
 8010fca:	602b      	str	r3, [r5, #0]
 8010fcc:	f7f4 f98e 	bl	80052ec <_sbrk>
 8010fd0:	1c43      	adds	r3, r0, #1
 8010fd2:	d102      	bne.n	8010fda <_sbrk_r+0x1a>
 8010fd4:	682b      	ldr	r3, [r5, #0]
 8010fd6:	b103      	cbz	r3, 8010fda <_sbrk_r+0x1a>
 8010fd8:	6023      	str	r3, [r4, #0]
 8010fda:	bd38      	pop	{r3, r4, r5, pc}
 8010fdc:	2000977c 	.word	0x2000977c

08010fe0 <__assert_func>:
 8010fe0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010fe2:	4614      	mov	r4, r2
 8010fe4:	461a      	mov	r2, r3
 8010fe6:	4b09      	ldr	r3, [pc, #36]	; (801100c <__assert_func+0x2c>)
 8010fe8:	681b      	ldr	r3, [r3, #0]
 8010fea:	4605      	mov	r5, r0
 8010fec:	68d8      	ldr	r0, [r3, #12]
 8010fee:	b14c      	cbz	r4, 8011004 <__assert_func+0x24>
 8010ff0:	4b07      	ldr	r3, [pc, #28]	; (8011010 <__assert_func+0x30>)
 8010ff2:	9100      	str	r1, [sp, #0]
 8010ff4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010ff8:	4906      	ldr	r1, [pc, #24]	; (8011014 <__assert_func+0x34>)
 8010ffa:	462b      	mov	r3, r5
 8010ffc:	f000 f844 	bl	8011088 <fiprintf>
 8011000:	f000 f854 	bl	80110ac <abort>
 8011004:	4b04      	ldr	r3, [pc, #16]	; (8011018 <__assert_func+0x38>)
 8011006:	461c      	mov	r4, r3
 8011008:	e7f3      	b.n	8010ff2 <__assert_func+0x12>
 801100a:	bf00      	nop
 801100c:	2000006c 	.word	0x2000006c
 8011010:	08011fe6 	.word	0x08011fe6
 8011014:	08011ff3 	.word	0x08011ff3
 8011018:	08012021 	.word	0x08012021

0801101c <_calloc_r>:
 801101c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801101e:	fba1 2402 	umull	r2, r4, r1, r2
 8011022:	b94c      	cbnz	r4, 8011038 <_calloc_r+0x1c>
 8011024:	4611      	mov	r1, r2
 8011026:	9201      	str	r2, [sp, #4]
 8011028:	f7ff fb14 	bl	8010654 <_malloc_r>
 801102c:	9a01      	ldr	r2, [sp, #4]
 801102e:	4605      	mov	r5, r0
 8011030:	b930      	cbnz	r0, 8011040 <_calloc_r+0x24>
 8011032:	4628      	mov	r0, r5
 8011034:	b003      	add	sp, #12
 8011036:	bd30      	pop	{r4, r5, pc}
 8011038:	220c      	movs	r2, #12
 801103a:	6002      	str	r2, [r0, #0]
 801103c:	2500      	movs	r5, #0
 801103e:	e7f8      	b.n	8011032 <_calloc_r+0x16>
 8011040:	4621      	mov	r1, r4
 8011042:	f7fe fb34 	bl	800f6ae <memset>
 8011046:	e7f4      	b.n	8011032 <_calloc_r+0x16>

08011048 <__ascii_mbtowc>:
 8011048:	b082      	sub	sp, #8
 801104a:	b901      	cbnz	r1, 801104e <__ascii_mbtowc+0x6>
 801104c:	a901      	add	r1, sp, #4
 801104e:	b142      	cbz	r2, 8011062 <__ascii_mbtowc+0x1a>
 8011050:	b14b      	cbz	r3, 8011066 <__ascii_mbtowc+0x1e>
 8011052:	7813      	ldrb	r3, [r2, #0]
 8011054:	600b      	str	r3, [r1, #0]
 8011056:	7812      	ldrb	r2, [r2, #0]
 8011058:	1e10      	subs	r0, r2, #0
 801105a:	bf18      	it	ne
 801105c:	2001      	movne	r0, #1
 801105e:	b002      	add	sp, #8
 8011060:	4770      	bx	lr
 8011062:	4610      	mov	r0, r2
 8011064:	e7fb      	b.n	801105e <__ascii_mbtowc+0x16>
 8011066:	f06f 0001 	mvn.w	r0, #1
 801106a:	e7f8      	b.n	801105e <__ascii_mbtowc+0x16>

0801106c <__ascii_wctomb>:
 801106c:	b149      	cbz	r1, 8011082 <__ascii_wctomb+0x16>
 801106e:	2aff      	cmp	r2, #255	; 0xff
 8011070:	bf85      	ittet	hi
 8011072:	238a      	movhi	r3, #138	; 0x8a
 8011074:	6003      	strhi	r3, [r0, #0]
 8011076:	700a      	strbls	r2, [r1, #0]
 8011078:	f04f 30ff 	movhi.w	r0, #4294967295
 801107c:	bf98      	it	ls
 801107e:	2001      	movls	r0, #1
 8011080:	4770      	bx	lr
 8011082:	4608      	mov	r0, r1
 8011084:	4770      	bx	lr
	...

08011088 <fiprintf>:
 8011088:	b40e      	push	{r1, r2, r3}
 801108a:	b503      	push	{r0, r1, lr}
 801108c:	4601      	mov	r1, r0
 801108e:	ab03      	add	r3, sp, #12
 8011090:	4805      	ldr	r0, [pc, #20]	; (80110a8 <fiprintf+0x20>)
 8011092:	f853 2b04 	ldr.w	r2, [r3], #4
 8011096:	6800      	ldr	r0, [r0, #0]
 8011098:	9301      	str	r3, [sp, #4]
 801109a:	f000 f837 	bl	801110c <_vfiprintf_r>
 801109e:	b002      	add	sp, #8
 80110a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80110a4:	b003      	add	sp, #12
 80110a6:	4770      	bx	lr
 80110a8:	2000006c 	.word	0x2000006c

080110ac <abort>:
 80110ac:	b508      	push	{r3, lr}
 80110ae:	2006      	movs	r0, #6
 80110b0:	f000 fa04 	bl	80114bc <raise>
 80110b4:	2001      	movs	r0, #1
 80110b6:	f7f4 f8a1 	bl	80051fc <_exit>

080110ba <__sfputc_r>:
 80110ba:	6893      	ldr	r3, [r2, #8]
 80110bc:	3b01      	subs	r3, #1
 80110be:	2b00      	cmp	r3, #0
 80110c0:	b410      	push	{r4}
 80110c2:	6093      	str	r3, [r2, #8]
 80110c4:	da08      	bge.n	80110d8 <__sfputc_r+0x1e>
 80110c6:	6994      	ldr	r4, [r2, #24]
 80110c8:	42a3      	cmp	r3, r4
 80110ca:	db01      	blt.n	80110d0 <__sfputc_r+0x16>
 80110cc:	290a      	cmp	r1, #10
 80110ce:	d103      	bne.n	80110d8 <__sfputc_r+0x1e>
 80110d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80110d4:	f000 b934 	b.w	8011340 <__swbuf_r>
 80110d8:	6813      	ldr	r3, [r2, #0]
 80110da:	1c58      	adds	r0, r3, #1
 80110dc:	6010      	str	r0, [r2, #0]
 80110de:	7019      	strb	r1, [r3, #0]
 80110e0:	4608      	mov	r0, r1
 80110e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80110e6:	4770      	bx	lr

080110e8 <__sfputs_r>:
 80110e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110ea:	4606      	mov	r6, r0
 80110ec:	460f      	mov	r7, r1
 80110ee:	4614      	mov	r4, r2
 80110f0:	18d5      	adds	r5, r2, r3
 80110f2:	42ac      	cmp	r4, r5
 80110f4:	d101      	bne.n	80110fa <__sfputs_r+0x12>
 80110f6:	2000      	movs	r0, #0
 80110f8:	e007      	b.n	801110a <__sfputs_r+0x22>
 80110fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80110fe:	463a      	mov	r2, r7
 8011100:	4630      	mov	r0, r6
 8011102:	f7ff ffda 	bl	80110ba <__sfputc_r>
 8011106:	1c43      	adds	r3, r0, #1
 8011108:	d1f3      	bne.n	80110f2 <__sfputs_r+0xa>
 801110a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801110c <_vfiprintf_r>:
 801110c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011110:	460d      	mov	r5, r1
 8011112:	b09d      	sub	sp, #116	; 0x74
 8011114:	4614      	mov	r4, r2
 8011116:	4698      	mov	r8, r3
 8011118:	4606      	mov	r6, r0
 801111a:	b118      	cbz	r0, 8011124 <_vfiprintf_r+0x18>
 801111c:	6a03      	ldr	r3, [r0, #32]
 801111e:	b90b      	cbnz	r3, 8011124 <_vfiprintf_r+0x18>
 8011120:	f7fe fa4c 	bl	800f5bc <__sinit>
 8011124:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011126:	07d9      	lsls	r1, r3, #31
 8011128:	d405      	bmi.n	8011136 <_vfiprintf_r+0x2a>
 801112a:	89ab      	ldrh	r3, [r5, #12]
 801112c:	059a      	lsls	r2, r3, #22
 801112e:	d402      	bmi.n	8011136 <_vfiprintf_r+0x2a>
 8011130:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011132:	f7fe fb8f 	bl	800f854 <__retarget_lock_acquire_recursive>
 8011136:	89ab      	ldrh	r3, [r5, #12]
 8011138:	071b      	lsls	r3, r3, #28
 801113a:	d501      	bpl.n	8011140 <_vfiprintf_r+0x34>
 801113c:	692b      	ldr	r3, [r5, #16]
 801113e:	b99b      	cbnz	r3, 8011168 <_vfiprintf_r+0x5c>
 8011140:	4629      	mov	r1, r5
 8011142:	4630      	mov	r0, r6
 8011144:	f000 f93a 	bl	80113bc <__swsetup_r>
 8011148:	b170      	cbz	r0, 8011168 <_vfiprintf_r+0x5c>
 801114a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801114c:	07dc      	lsls	r4, r3, #31
 801114e:	d504      	bpl.n	801115a <_vfiprintf_r+0x4e>
 8011150:	f04f 30ff 	mov.w	r0, #4294967295
 8011154:	b01d      	add	sp, #116	; 0x74
 8011156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801115a:	89ab      	ldrh	r3, [r5, #12]
 801115c:	0598      	lsls	r0, r3, #22
 801115e:	d4f7      	bmi.n	8011150 <_vfiprintf_r+0x44>
 8011160:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011162:	f7fe fb78 	bl	800f856 <__retarget_lock_release_recursive>
 8011166:	e7f3      	b.n	8011150 <_vfiprintf_r+0x44>
 8011168:	2300      	movs	r3, #0
 801116a:	9309      	str	r3, [sp, #36]	; 0x24
 801116c:	2320      	movs	r3, #32
 801116e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011172:	f8cd 800c 	str.w	r8, [sp, #12]
 8011176:	2330      	movs	r3, #48	; 0x30
 8011178:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801132c <_vfiprintf_r+0x220>
 801117c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011180:	f04f 0901 	mov.w	r9, #1
 8011184:	4623      	mov	r3, r4
 8011186:	469a      	mov	sl, r3
 8011188:	f813 2b01 	ldrb.w	r2, [r3], #1
 801118c:	b10a      	cbz	r2, 8011192 <_vfiprintf_r+0x86>
 801118e:	2a25      	cmp	r2, #37	; 0x25
 8011190:	d1f9      	bne.n	8011186 <_vfiprintf_r+0x7a>
 8011192:	ebba 0b04 	subs.w	fp, sl, r4
 8011196:	d00b      	beq.n	80111b0 <_vfiprintf_r+0xa4>
 8011198:	465b      	mov	r3, fp
 801119a:	4622      	mov	r2, r4
 801119c:	4629      	mov	r1, r5
 801119e:	4630      	mov	r0, r6
 80111a0:	f7ff ffa2 	bl	80110e8 <__sfputs_r>
 80111a4:	3001      	adds	r0, #1
 80111a6:	f000 80a9 	beq.w	80112fc <_vfiprintf_r+0x1f0>
 80111aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80111ac:	445a      	add	r2, fp
 80111ae:	9209      	str	r2, [sp, #36]	; 0x24
 80111b0:	f89a 3000 	ldrb.w	r3, [sl]
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	f000 80a1 	beq.w	80112fc <_vfiprintf_r+0x1f0>
 80111ba:	2300      	movs	r3, #0
 80111bc:	f04f 32ff 	mov.w	r2, #4294967295
 80111c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80111c4:	f10a 0a01 	add.w	sl, sl, #1
 80111c8:	9304      	str	r3, [sp, #16]
 80111ca:	9307      	str	r3, [sp, #28]
 80111cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80111d0:	931a      	str	r3, [sp, #104]	; 0x68
 80111d2:	4654      	mov	r4, sl
 80111d4:	2205      	movs	r2, #5
 80111d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111da:	4854      	ldr	r0, [pc, #336]	; (801132c <_vfiprintf_r+0x220>)
 80111dc:	f7ef f818 	bl	8000210 <memchr>
 80111e0:	9a04      	ldr	r2, [sp, #16]
 80111e2:	b9d8      	cbnz	r0, 801121c <_vfiprintf_r+0x110>
 80111e4:	06d1      	lsls	r1, r2, #27
 80111e6:	bf44      	itt	mi
 80111e8:	2320      	movmi	r3, #32
 80111ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80111ee:	0713      	lsls	r3, r2, #28
 80111f0:	bf44      	itt	mi
 80111f2:	232b      	movmi	r3, #43	; 0x2b
 80111f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80111f8:	f89a 3000 	ldrb.w	r3, [sl]
 80111fc:	2b2a      	cmp	r3, #42	; 0x2a
 80111fe:	d015      	beq.n	801122c <_vfiprintf_r+0x120>
 8011200:	9a07      	ldr	r2, [sp, #28]
 8011202:	4654      	mov	r4, sl
 8011204:	2000      	movs	r0, #0
 8011206:	f04f 0c0a 	mov.w	ip, #10
 801120a:	4621      	mov	r1, r4
 801120c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011210:	3b30      	subs	r3, #48	; 0x30
 8011212:	2b09      	cmp	r3, #9
 8011214:	d94d      	bls.n	80112b2 <_vfiprintf_r+0x1a6>
 8011216:	b1b0      	cbz	r0, 8011246 <_vfiprintf_r+0x13a>
 8011218:	9207      	str	r2, [sp, #28]
 801121a:	e014      	b.n	8011246 <_vfiprintf_r+0x13a>
 801121c:	eba0 0308 	sub.w	r3, r0, r8
 8011220:	fa09 f303 	lsl.w	r3, r9, r3
 8011224:	4313      	orrs	r3, r2
 8011226:	9304      	str	r3, [sp, #16]
 8011228:	46a2      	mov	sl, r4
 801122a:	e7d2      	b.n	80111d2 <_vfiprintf_r+0xc6>
 801122c:	9b03      	ldr	r3, [sp, #12]
 801122e:	1d19      	adds	r1, r3, #4
 8011230:	681b      	ldr	r3, [r3, #0]
 8011232:	9103      	str	r1, [sp, #12]
 8011234:	2b00      	cmp	r3, #0
 8011236:	bfbb      	ittet	lt
 8011238:	425b      	neglt	r3, r3
 801123a:	f042 0202 	orrlt.w	r2, r2, #2
 801123e:	9307      	strge	r3, [sp, #28]
 8011240:	9307      	strlt	r3, [sp, #28]
 8011242:	bfb8      	it	lt
 8011244:	9204      	strlt	r2, [sp, #16]
 8011246:	7823      	ldrb	r3, [r4, #0]
 8011248:	2b2e      	cmp	r3, #46	; 0x2e
 801124a:	d10c      	bne.n	8011266 <_vfiprintf_r+0x15a>
 801124c:	7863      	ldrb	r3, [r4, #1]
 801124e:	2b2a      	cmp	r3, #42	; 0x2a
 8011250:	d134      	bne.n	80112bc <_vfiprintf_r+0x1b0>
 8011252:	9b03      	ldr	r3, [sp, #12]
 8011254:	1d1a      	adds	r2, r3, #4
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	9203      	str	r2, [sp, #12]
 801125a:	2b00      	cmp	r3, #0
 801125c:	bfb8      	it	lt
 801125e:	f04f 33ff 	movlt.w	r3, #4294967295
 8011262:	3402      	adds	r4, #2
 8011264:	9305      	str	r3, [sp, #20]
 8011266:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801133c <_vfiprintf_r+0x230>
 801126a:	7821      	ldrb	r1, [r4, #0]
 801126c:	2203      	movs	r2, #3
 801126e:	4650      	mov	r0, sl
 8011270:	f7ee ffce 	bl	8000210 <memchr>
 8011274:	b138      	cbz	r0, 8011286 <_vfiprintf_r+0x17a>
 8011276:	9b04      	ldr	r3, [sp, #16]
 8011278:	eba0 000a 	sub.w	r0, r0, sl
 801127c:	2240      	movs	r2, #64	; 0x40
 801127e:	4082      	lsls	r2, r0
 8011280:	4313      	orrs	r3, r2
 8011282:	3401      	adds	r4, #1
 8011284:	9304      	str	r3, [sp, #16]
 8011286:	f814 1b01 	ldrb.w	r1, [r4], #1
 801128a:	4829      	ldr	r0, [pc, #164]	; (8011330 <_vfiprintf_r+0x224>)
 801128c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011290:	2206      	movs	r2, #6
 8011292:	f7ee ffbd 	bl	8000210 <memchr>
 8011296:	2800      	cmp	r0, #0
 8011298:	d03f      	beq.n	801131a <_vfiprintf_r+0x20e>
 801129a:	4b26      	ldr	r3, [pc, #152]	; (8011334 <_vfiprintf_r+0x228>)
 801129c:	bb1b      	cbnz	r3, 80112e6 <_vfiprintf_r+0x1da>
 801129e:	9b03      	ldr	r3, [sp, #12]
 80112a0:	3307      	adds	r3, #7
 80112a2:	f023 0307 	bic.w	r3, r3, #7
 80112a6:	3308      	adds	r3, #8
 80112a8:	9303      	str	r3, [sp, #12]
 80112aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80112ac:	443b      	add	r3, r7
 80112ae:	9309      	str	r3, [sp, #36]	; 0x24
 80112b0:	e768      	b.n	8011184 <_vfiprintf_r+0x78>
 80112b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80112b6:	460c      	mov	r4, r1
 80112b8:	2001      	movs	r0, #1
 80112ba:	e7a6      	b.n	801120a <_vfiprintf_r+0xfe>
 80112bc:	2300      	movs	r3, #0
 80112be:	3401      	adds	r4, #1
 80112c0:	9305      	str	r3, [sp, #20]
 80112c2:	4619      	mov	r1, r3
 80112c4:	f04f 0c0a 	mov.w	ip, #10
 80112c8:	4620      	mov	r0, r4
 80112ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80112ce:	3a30      	subs	r2, #48	; 0x30
 80112d0:	2a09      	cmp	r2, #9
 80112d2:	d903      	bls.n	80112dc <_vfiprintf_r+0x1d0>
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d0c6      	beq.n	8011266 <_vfiprintf_r+0x15a>
 80112d8:	9105      	str	r1, [sp, #20]
 80112da:	e7c4      	b.n	8011266 <_vfiprintf_r+0x15a>
 80112dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80112e0:	4604      	mov	r4, r0
 80112e2:	2301      	movs	r3, #1
 80112e4:	e7f0      	b.n	80112c8 <_vfiprintf_r+0x1bc>
 80112e6:	ab03      	add	r3, sp, #12
 80112e8:	9300      	str	r3, [sp, #0]
 80112ea:	462a      	mov	r2, r5
 80112ec:	4b12      	ldr	r3, [pc, #72]	; (8011338 <_vfiprintf_r+0x22c>)
 80112ee:	a904      	add	r1, sp, #16
 80112f0:	4630      	mov	r0, r6
 80112f2:	f7fd fd23 	bl	800ed3c <_printf_float>
 80112f6:	4607      	mov	r7, r0
 80112f8:	1c78      	adds	r0, r7, #1
 80112fa:	d1d6      	bne.n	80112aa <_vfiprintf_r+0x19e>
 80112fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80112fe:	07d9      	lsls	r1, r3, #31
 8011300:	d405      	bmi.n	801130e <_vfiprintf_r+0x202>
 8011302:	89ab      	ldrh	r3, [r5, #12]
 8011304:	059a      	lsls	r2, r3, #22
 8011306:	d402      	bmi.n	801130e <_vfiprintf_r+0x202>
 8011308:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801130a:	f7fe faa4 	bl	800f856 <__retarget_lock_release_recursive>
 801130e:	89ab      	ldrh	r3, [r5, #12]
 8011310:	065b      	lsls	r3, r3, #25
 8011312:	f53f af1d 	bmi.w	8011150 <_vfiprintf_r+0x44>
 8011316:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011318:	e71c      	b.n	8011154 <_vfiprintf_r+0x48>
 801131a:	ab03      	add	r3, sp, #12
 801131c:	9300      	str	r3, [sp, #0]
 801131e:	462a      	mov	r2, r5
 8011320:	4b05      	ldr	r3, [pc, #20]	; (8011338 <_vfiprintf_r+0x22c>)
 8011322:	a904      	add	r1, sp, #16
 8011324:	4630      	mov	r0, r6
 8011326:	f7fd ffad 	bl	800f284 <_printf_i>
 801132a:	e7e4      	b.n	80112f6 <_vfiprintf_r+0x1ea>
 801132c:	08012123 	.word	0x08012123
 8011330:	0801212d 	.word	0x0801212d
 8011334:	0800ed3d 	.word	0x0800ed3d
 8011338:	080110e9 	.word	0x080110e9
 801133c:	08012129 	.word	0x08012129

08011340 <__swbuf_r>:
 8011340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011342:	460e      	mov	r6, r1
 8011344:	4614      	mov	r4, r2
 8011346:	4605      	mov	r5, r0
 8011348:	b118      	cbz	r0, 8011352 <__swbuf_r+0x12>
 801134a:	6a03      	ldr	r3, [r0, #32]
 801134c:	b90b      	cbnz	r3, 8011352 <__swbuf_r+0x12>
 801134e:	f7fe f935 	bl	800f5bc <__sinit>
 8011352:	69a3      	ldr	r3, [r4, #24]
 8011354:	60a3      	str	r3, [r4, #8]
 8011356:	89a3      	ldrh	r3, [r4, #12]
 8011358:	071a      	lsls	r2, r3, #28
 801135a:	d525      	bpl.n	80113a8 <__swbuf_r+0x68>
 801135c:	6923      	ldr	r3, [r4, #16]
 801135e:	b31b      	cbz	r3, 80113a8 <__swbuf_r+0x68>
 8011360:	6823      	ldr	r3, [r4, #0]
 8011362:	6922      	ldr	r2, [r4, #16]
 8011364:	1a98      	subs	r0, r3, r2
 8011366:	6963      	ldr	r3, [r4, #20]
 8011368:	b2f6      	uxtb	r6, r6
 801136a:	4283      	cmp	r3, r0
 801136c:	4637      	mov	r7, r6
 801136e:	dc04      	bgt.n	801137a <__swbuf_r+0x3a>
 8011370:	4621      	mov	r1, r4
 8011372:	4628      	mov	r0, r5
 8011374:	f7ff fdfc 	bl	8010f70 <_fflush_r>
 8011378:	b9e0      	cbnz	r0, 80113b4 <__swbuf_r+0x74>
 801137a:	68a3      	ldr	r3, [r4, #8]
 801137c:	3b01      	subs	r3, #1
 801137e:	60a3      	str	r3, [r4, #8]
 8011380:	6823      	ldr	r3, [r4, #0]
 8011382:	1c5a      	adds	r2, r3, #1
 8011384:	6022      	str	r2, [r4, #0]
 8011386:	701e      	strb	r6, [r3, #0]
 8011388:	6962      	ldr	r2, [r4, #20]
 801138a:	1c43      	adds	r3, r0, #1
 801138c:	429a      	cmp	r2, r3
 801138e:	d004      	beq.n	801139a <__swbuf_r+0x5a>
 8011390:	89a3      	ldrh	r3, [r4, #12]
 8011392:	07db      	lsls	r3, r3, #31
 8011394:	d506      	bpl.n	80113a4 <__swbuf_r+0x64>
 8011396:	2e0a      	cmp	r6, #10
 8011398:	d104      	bne.n	80113a4 <__swbuf_r+0x64>
 801139a:	4621      	mov	r1, r4
 801139c:	4628      	mov	r0, r5
 801139e:	f7ff fde7 	bl	8010f70 <_fflush_r>
 80113a2:	b938      	cbnz	r0, 80113b4 <__swbuf_r+0x74>
 80113a4:	4638      	mov	r0, r7
 80113a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80113a8:	4621      	mov	r1, r4
 80113aa:	4628      	mov	r0, r5
 80113ac:	f000 f806 	bl	80113bc <__swsetup_r>
 80113b0:	2800      	cmp	r0, #0
 80113b2:	d0d5      	beq.n	8011360 <__swbuf_r+0x20>
 80113b4:	f04f 37ff 	mov.w	r7, #4294967295
 80113b8:	e7f4      	b.n	80113a4 <__swbuf_r+0x64>
	...

080113bc <__swsetup_r>:
 80113bc:	b538      	push	{r3, r4, r5, lr}
 80113be:	4b2a      	ldr	r3, [pc, #168]	; (8011468 <__swsetup_r+0xac>)
 80113c0:	4605      	mov	r5, r0
 80113c2:	6818      	ldr	r0, [r3, #0]
 80113c4:	460c      	mov	r4, r1
 80113c6:	b118      	cbz	r0, 80113d0 <__swsetup_r+0x14>
 80113c8:	6a03      	ldr	r3, [r0, #32]
 80113ca:	b90b      	cbnz	r3, 80113d0 <__swsetup_r+0x14>
 80113cc:	f7fe f8f6 	bl	800f5bc <__sinit>
 80113d0:	89a3      	ldrh	r3, [r4, #12]
 80113d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80113d6:	0718      	lsls	r0, r3, #28
 80113d8:	d422      	bmi.n	8011420 <__swsetup_r+0x64>
 80113da:	06d9      	lsls	r1, r3, #27
 80113dc:	d407      	bmi.n	80113ee <__swsetup_r+0x32>
 80113de:	2309      	movs	r3, #9
 80113e0:	602b      	str	r3, [r5, #0]
 80113e2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80113e6:	81a3      	strh	r3, [r4, #12]
 80113e8:	f04f 30ff 	mov.w	r0, #4294967295
 80113ec:	e034      	b.n	8011458 <__swsetup_r+0x9c>
 80113ee:	0758      	lsls	r0, r3, #29
 80113f0:	d512      	bpl.n	8011418 <__swsetup_r+0x5c>
 80113f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80113f4:	b141      	cbz	r1, 8011408 <__swsetup_r+0x4c>
 80113f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80113fa:	4299      	cmp	r1, r3
 80113fc:	d002      	beq.n	8011404 <__swsetup_r+0x48>
 80113fe:	4628      	mov	r0, r5
 8011400:	f7ff f8b4 	bl	801056c <_free_r>
 8011404:	2300      	movs	r3, #0
 8011406:	6363      	str	r3, [r4, #52]	; 0x34
 8011408:	89a3      	ldrh	r3, [r4, #12]
 801140a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801140e:	81a3      	strh	r3, [r4, #12]
 8011410:	2300      	movs	r3, #0
 8011412:	6063      	str	r3, [r4, #4]
 8011414:	6923      	ldr	r3, [r4, #16]
 8011416:	6023      	str	r3, [r4, #0]
 8011418:	89a3      	ldrh	r3, [r4, #12]
 801141a:	f043 0308 	orr.w	r3, r3, #8
 801141e:	81a3      	strh	r3, [r4, #12]
 8011420:	6923      	ldr	r3, [r4, #16]
 8011422:	b94b      	cbnz	r3, 8011438 <__swsetup_r+0x7c>
 8011424:	89a3      	ldrh	r3, [r4, #12]
 8011426:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801142a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801142e:	d003      	beq.n	8011438 <__swsetup_r+0x7c>
 8011430:	4621      	mov	r1, r4
 8011432:	4628      	mov	r0, r5
 8011434:	f000 f884 	bl	8011540 <__smakebuf_r>
 8011438:	89a0      	ldrh	r0, [r4, #12]
 801143a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801143e:	f010 0301 	ands.w	r3, r0, #1
 8011442:	d00a      	beq.n	801145a <__swsetup_r+0x9e>
 8011444:	2300      	movs	r3, #0
 8011446:	60a3      	str	r3, [r4, #8]
 8011448:	6963      	ldr	r3, [r4, #20]
 801144a:	425b      	negs	r3, r3
 801144c:	61a3      	str	r3, [r4, #24]
 801144e:	6923      	ldr	r3, [r4, #16]
 8011450:	b943      	cbnz	r3, 8011464 <__swsetup_r+0xa8>
 8011452:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011456:	d1c4      	bne.n	80113e2 <__swsetup_r+0x26>
 8011458:	bd38      	pop	{r3, r4, r5, pc}
 801145a:	0781      	lsls	r1, r0, #30
 801145c:	bf58      	it	pl
 801145e:	6963      	ldrpl	r3, [r4, #20]
 8011460:	60a3      	str	r3, [r4, #8]
 8011462:	e7f4      	b.n	801144e <__swsetup_r+0x92>
 8011464:	2000      	movs	r0, #0
 8011466:	e7f7      	b.n	8011458 <__swsetup_r+0x9c>
 8011468:	2000006c 	.word	0x2000006c

0801146c <_raise_r>:
 801146c:	291f      	cmp	r1, #31
 801146e:	b538      	push	{r3, r4, r5, lr}
 8011470:	4604      	mov	r4, r0
 8011472:	460d      	mov	r5, r1
 8011474:	d904      	bls.n	8011480 <_raise_r+0x14>
 8011476:	2316      	movs	r3, #22
 8011478:	6003      	str	r3, [r0, #0]
 801147a:	f04f 30ff 	mov.w	r0, #4294967295
 801147e:	bd38      	pop	{r3, r4, r5, pc}
 8011480:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8011482:	b112      	cbz	r2, 801148a <_raise_r+0x1e>
 8011484:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011488:	b94b      	cbnz	r3, 801149e <_raise_r+0x32>
 801148a:	4620      	mov	r0, r4
 801148c:	f000 f830 	bl	80114f0 <_getpid_r>
 8011490:	462a      	mov	r2, r5
 8011492:	4601      	mov	r1, r0
 8011494:	4620      	mov	r0, r4
 8011496:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801149a:	f000 b817 	b.w	80114cc <_kill_r>
 801149e:	2b01      	cmp	r3, #1
 80114a0:	d00a      	beq.n	80114b8 <_raise_r+0x4c>
 80114a2:	1c59      	adds	r1, r3, #1
 80114a4:	d103      	bne.n	80114ae <_raise_r+0x42>
 80114a6:	2316      	movs	r3, #22
 80114a8:	6003      	str	r3, [r0, #0]
 80114aa:	2001      	movs	r0, #1
 80114ac:	e7e7      	b.n	801147e <_raise_r+0x12>
 80114ae:	2400      	movs	r4, #0
 80114b0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80114b4:	4628      	mov	r0, r5
 80114b6:	4798      	blx	r3
 80114b8:	2000      	movs	r0, #0
 80114ba:	e7e0      	b.n	801147e <_raise_r+0x12>

080114bc <raise>:
 80114bc:	4b02      	ldr	r3, [pc, #8]	; (80114c8 <raise+0xc>)
 80114be:	4601      	mov	r1, r0
 80114c0:	6818      	ldr	r0, [r3, #0]
 80114c2:	f7ff bfd3 	b.w	801146c <_raise_r>
 80114c6:	bf00      	nop
 80114c8:	2000006c 	.word	0x2000006c

080114cc <_kill_r>:
 80114cc:	b538      	push	{r3, r4, r5, lr}
 80114ce:	4d07      	ldr	r5, [pc, #28]	; (80114ec <_kill_r+0x20>)
 80114d0:	2300      	movs	r3, #0
 80114d2:	4604      	mov	r4, r0
 80114d4:	4608      	mov	r0, r1
 80114d6:	4611      	mov	r1, r2
 80114d8:	602b      	str	r3, [r5, #0]
 80114da:	f7f3 fe7f 	bl	80051dc <_kill>
 80114de:	1c43      	adds	r3, r0, #1
 80114e0:	d102      	bne.n	80114e8 <_kill_r+0x1c>
 80114e2:	682b      	ldr	r3, [r5, #0]
 80114e4:	b103      	cbz	r3, 80114e8 <_kill_r+0x1c>
 80114e6:	6023      	str	r3, [r4, #0]
 80114e8:	bd38      	pop	{r3, r4, r5, pc}
 80114ea:	bf00      	nop
 80114ec:	2000977c 	.word	0x2000977c

080114f0 <_getpid_r>:
 80114f0:	f7f3 be6c 	b.w	80051cc <_getpid>

080114f4 <__swhatbuf_r>:
 80114f4:	b570      	push	{r4, r5, r6, lr}
 80114f6:	460c      	mov	r4, r1
 80114f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114fc:	2900      	cmp	r1, #0
 80114fe:	b096      	sub	sp, #88	; 0x58
 8011500:	4615      	mov	r5, r2
 8011502:	461e      	mov	r6, r3
 8011504:	da0d      	bge.n	8011522 <__swhatbuf_r+0x2e>
 8011506:	89a3      	ldrh	r3, [r4, #12]
 8011508:	f013 0f80 	tst.w	r3, #128	; 0x80
 801150c:	f04f 0100 	mov.w	r1, #0
 8011510:	bf0c      	ite	eq
 8011512:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8011516:	2340      	movne	r3, #64	; 0x40
 8011518:	2000      	movs	r0, #0
 801151a:	6031      	str	r1, [r6, #0]
 801151c:	602b      	str	r3, [r5, #0]
 801151e:	b016      	add	sp, #88	; 0x58
 8011520:	bd70      	pop	{r4, r5, r6, pc}
 8011522:	466a      	mov	r2, sp
 8011524:	f000 f848 	bl	80115b8 <_fstat_r>
 8011528:	2800      	cmp	r0, #0
 801152a:	dbec      	blt.n	8011506 <__swhatbuf_r+0x12>
 801152c:	9901      	ldr	r1, [sp, #4]
 801152e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8011532:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8011536:	4259      	negs	r1, r3
 8011538:	4159      	adcs	r1, r3
 801153a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801153e:	e7eb      	b.n	8011518 <__swhatbuf_r+0x24>

08011540 <__smakebuf_r>:
 8011540:	898b      	ldrh	r3, [r1, #12]
 8011542:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011544:	079d      	lsls	r5, r3, #30
 8011546:	4606      	mov	r6, r0
 8011548:	460c      	mov	r4, r1
 801154a:	d507      	bpl.n	801155c <__smakebuf_r+0x1c>
 801154c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011550:	6023      	str	r3, [r4, #0]
 8011552:	6123      	str	r3, [r4, #16]
 8011554:	2301      	movs	r3, #1
 8011556:	6163      	str	r3, [r4, #20]
 8011558:	b002      	add	sp, #8
 801155a:	bd70      	pop	{r4, r5, r6, pc}
 801155c:	ab01      	add	r3, sp, #4
 801155e:	466a      	mov	r2, sp
 8011560:	f7ff ffc8 	bl	80114f4 <__swhatbuf_r>
 8011564:	9900      	ldr	r1, [sp, #0]
 8011566:	4605      	mov	r5, r0
 8011568:	4630      	mov	r0, r6
 801156a:	f7ff f873 	bl	8010654 <_malloc_r>
 801156e:	b948      	cbnz	r0, 8011584 <__smakebuf_r+0x44>
 8011570:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011574:	059a      	lsls	r2, r3, #22
 8011576:	d4ef      	bmi.n	8011558 <__smakebuf_r+0x18>
 8011578:	f023 0303 	bic.w	r3, r3, #3
 801157c:	f043 0302 	orr.w	r3, r3, #2
 8011580:	81a3      	strh	r3, [r4, #12]
 8011582:	e7e3      	b.n	801154c <__smakebuf_r+0xc>
 8011584:	89a3      	ldrh	r3, [r4, #12]
 8011586:	6020      	str	r0, [r4, #0]
 8011588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801158c:	81a3      	strh	r3, [r4, #12]
 801158e:	9b00      	ldr	r3, [sp, #0]
 8011590:	6163      	str	r3, [r4, #20]
 8011592:	9b01      	ldr	r3, [sp, #4]
 8011594:	6120      	str	r0, [r4, #16]
 8011596:	b15b      	cbz	r3, 80115b0 <__smakebuf_r+0x70>
 8011598:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801159c:	4630      	mov	r0, r6
 801159e:	f000 f81d 	bl	80115dc <_isatty_r>
 80115a2:	b128      	cbz	r0, 80115b0 <__smakebuf_r+0x70>
 80115a4:	89a3      	ldrh	r3, [r4, #12]
 80115a6:	f023 0303 	bic.w	r3, r3, #3
 80115aa:	f043 0301 	orr.w	r3, r3, #1
 80115ae:	81a3      	strh	r3, [r4, #12]
 80115b0:	89a3      	ldrh	r3, [r4, #12]
 80115b2:	431d      	orrs	r5, r3
 80115b4:	81a5      	strh	r5, [r4, #12]
 80115b6:	e7cf      	b.n	8011558 <__smakebuf_r+0x18>

080115b8 <_fstat_r>:
 80115b8:	b538      	push	{r3, r4, r5, lr}
 80115ba:	4d07      	ldr	r5, [pc, #28]	; (80115d8 <_fstat_r+0x20>)
 80115bc:	2300      	movs	r3, #0
 80115be:	4604      	mov	r4, r0
 80115c0:	4608      	mov	r0, r1
 80115c2:	4611      	mov	r1, r2
 80115c4:	602b      	str	r3, [r5, #0]
 80115c6:	f7f3 fe68 	bl	800529a <_fstat>
 80115ca:	1c43      	adds	r3, r0, #1
 80115cc:	d102      	bne.n	80115d4 <_fstat_r+0x1c>
 80115ce:	682b      	ldr	r3, [r5, #0]
 80115d0:	b103      	cbz	r3, 80115d4 <_fstat_r+0x1c>
 80115d2:	6023      	str	r3, [r4, #0]
 80115d4:	bd38      	pop	{r3, r4, r5, pc}
 80115d6:	bf00      	nop
 80115d8:	2000977c 	.word	0x2000977c

080115dc <_isatty_r>:
 80115dc:	b538      	push	{r3, r4, r5, lr}
 80115de:	4d06      	ldr	r5, [pc, #24]	; (80115f8 <_isatty_r+0x1c>)
 80115e0:	2300      	movs	r3, #0
 80115e2:	4604      	mov	r4, r0
 80115e4:	4608      	mov	r0, r1
 80115e6:	602b      	str	r3, [r5, #0]
 80115e8:	f7f3 fe67 	bl	80052ba <_isatty>
 80115ec:	1c43      	adds	r3, r0, #1
 80115ee:	d102      	bne.n	80115f6 <_isatty_r+0x1a>
 80115f0:	682b      	ldr	r3, [r5, #0]
 80115f2:	b103      	cbz	r3, 80115f6 <_isatty_r+0x1a>
 80115f4:	6023      	str	r3, [r4, #0]
 80115f6:	bd38      	pop	{r3, r4, r5, pc}
 80115f8:	2000977c 	.word	0x2000977c

080115fc <_init>:
 80115fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115fe:	bf00      	nop
 8011600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011602:	bc08      	pop	{r3}
 8011604:	469e      	mov	lr, r3
 8011606:	4770      	bx	lr

08011608 <_fini>:
 8011608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801160a:	bf00      	nop
 801160c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801160e:	bc08      	pop	{r3}
 8011610:	469e      	mov	lr, r3
 8011612:	4770      	bx	lr
