Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\22170\Documents\ESN_11\Ndiaye_lab1\lab1.qsys --block-symbol-file --output-directory=C:\Users\22170\Documents\ESN_11\Ndiaye_lab1\lab1 --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading Ndiaye_lab1/lab1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab1.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab1.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
