// Seed: 1138372552
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    inout logic id_4,
    output id_5,
    output id_6,
    output logic id_7,
    input id_8
);
  assign id_4 = id_2;
  assign id_1 = 1;
  assign id_7 = 1'b0;
endmodule
`timescale 1ps / 1 ps
module module_1 (
    input id_0
);
  type_24 id_9 (
      .id_0(1),
      .id_1(1),
      .id_2(id_6[1'b0]),
      .id_3(),
      .id_4(1),
      .id_5(id_6)
  );
  always @(id_4[1]) id_7 = 1 - id_3;
  logic id_10 = 1'd0;
  initial SystemTFIdentifier;
  logic id_11, id_12;
  logic id_13;
  logic id_14;
  type_3 id_15 (""), id_16;
  logic id_17;
  logic id_18, id_19, id_20 = 1, id_21, id_22, id_23;
endmodule
