{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 21:41:34 2018 " "Info: Processing started: Sun May 13 21:41:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Counter8bit -c Counter8bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Counter8bit -c Counter8bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 96 0 168 112 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register Counter_8bit:inst\|count\[1\] Counter_8bit:inst\|count\[7\] 420.17 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 420.17 MHz between source register \"Counter_8bit:inst\|count\[1\]\" and destination register \"Counter_8bit:inst\|count\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.768 ns + Longest register register " "Info: + Longest register to register delay is 1.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_8bit:inst\|count\[1\] 1 REG LCFF_X63_Y1_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y1_N1; Fanout = 3; REG Node = 'Counter_8bit:inst\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_8bit:inst|count[1] } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.414 ns) 0.919 ns Counter_8bit:inst\|count\[1\]~8 2 COMB LCCOMB_X63_Y1_N0 2 " "Info: 2: + IC(0.505 ns) + CELL(0.414 ns) = 0.919 ns; Loc. = LCCOMB_X63_Y1_N0; Fanout = 2; COMB Node = 'Counter_8bit:inst\|count\[1\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { Counter_8bit:inst|count[1] Counter_8bit:inst|count[1]~8 } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.990 ns Counter_8bit:inst\|count\[2\]~10 3 COMB LCCOMB_X63_Y1_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.990 ns; Loc. = LCCOMB_X63_Y1_N2; Fanout = 2; COMB Node = 'Counter_8bit:inst\|count\[2\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_8bit:inst|count[1]~8 Counter_8bit:inst|count[2]~10 } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.061 ns Counter_8bit:inst\|count\[3\]~12 4 COMB LCCOMB_X63_Y1_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.061 ns; Loc. = LCCOMB_X63_Y1_N4; Fanout = 2; COMB Node = 'Counter_8bit:inst\|count\[3\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_8bit:inst|count[2]~10 Counter_8bit:inst|count[3]~12 } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.132 ns Counter_8bit:inst\|count\[4\]~14 5 COMB LCCOMB_X63_Y1_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.132 ns; Loc. = LCCOMB_X63_Y1_N6; Fanout = 2; COMB Node = 'Counter_8bit:inst\|count\[4\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_8bit:inst|count[3]~12 Counter_8bit:inst|count[4]~14 } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.203 ns Counter_8bit:inst\|count\[5\]~16 6 COMB LCCOMB_X63_Y1_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.203 ns; Loc. = LCCOMB_X63_Y1_N8; Fanout = 2; COMB Node = 'Counter_8bit:inst\|count\[5\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_8bit:inst|count[4]~14 Counter_8bit:inst|count[5]~16 } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.274 ns Counter_8bit:inst\|count\[6\]~18 7 COMB LCCOMB_X63_Y1_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.274 ns; Loc. = LCCOMB_X63_Y1_N10; Fanout = 1; COMB Node = 'Counter_8bit:inst\|count\[6\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_8bit:inst|count[5]~16 Counter_8bit:inst|count[6]~18 } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.684 ns Counter_8bit:inst\|count\[7\]~19 8 COMB LCCOMB_X63_Y1_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.684 ns; Loc. = LCCOMB_X63_Y1_N12; Fanout = 1; COMB Node = 'Counter_8bit:inst\|count\[7\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_8bit:inst|count[6]~18 Counter_8bit:inst|count[7]~19 } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.768 ns Counter_8bit:inst\|count\[7\] 9 REG LCFF_X63_Y1_N13 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 1.768 ns; Loc. = LCFF_X63_Y1_N13; Fanout = 2; REG Node = 'Counter_8bit:inst\|count\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_8bit:inst|count[7]~19 Counter_8bit:inst|count[7] } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.263 ns ( 71.44 % ) " "Info: Total cell delay = 1.263 ns ( 71.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.505 ns ( 28.56 % ) " "Info: Total interconnect delay = 0.505 ns ( 28.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { Counter_8bit:inst|count[1] Counter_8bit:inst|count[1]~8 Counter_8bit:inst|count[2]~10 Counter_8bit:inst|count[3]~12 Counter_8bit:inst|count[4]~14 Counter_8bit:inst|count[5]~16 Counter_8bit:inst|count[6]~18 Counter_8bit:inst|count[7]~19 Counter_8bit:inst|count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.768 ns" { Counter_8bit:inst|count[1] {} Counter_8bit:inst|count[1]~8 {} Counter_8bit:inst|count[2]~10 {} Counter_8bit:inst|count[3]~12 {} Counter_8bit:inst|count[4]~14 {} Counter_8bit:inst|count[5]~16 {} Counter_8bit:inst|count[6]~18 {} Counter_8bit:inst|count[7]~19 {} Counter_8bit:inst|count[7] {} } { 0.000ns 0.505ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 96 0 168 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 96 0 168 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns Counter_8bit:inst\|count\[7\] 3 REG LCFF_X63_Y1_N13 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X63_Y1_N13; Fanout = 2; REG Node = 'Counter_8bit:inst\|count\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl Counter_8bit:inst|count[7] } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl Counter_8bit:inst|count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_8bit:inst|count[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.686 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 96 0 168 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 96 0 168 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns Counter_8bit:inst\|count\[1\] 3 REG LCFF_X63_Y1_N1 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X63_Y1_N1; Fanout = 3; REG Node = 'Counter_8bit:inst\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl Counter_8bit:inst|count[1] } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl Counter_8bit:inst|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_8bit:inst|count[1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl Counter_8bit:inst|count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_8bit:inst|count[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl Counter_8bit:inst|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_8bit:inst|count[1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { Counter_8bit:inst|count[1] Counter_8bit:inst|count[1]~8 Counter_8bit:inst|count[2]~10 Counter_8bit:inst|count[3]~12 Counter_8bit:inst|count[4]~14 Counter_8bit:inst|count[5]~16 Counter_8bit:inst|count[6]~18 Counter_8bit:inst|count[7]~19 Counter_8bit:inst|count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.768 ns" { Counter_8bit:inst|count[1] {} Counter_8bit:inst|count[1]~8 {} Counter_8bit:inst|count[2]~10 {} Counter_8bit:inst|count[3]~12 {} Counter_8bit:inst|count[4]~14 {} Counter_8bit:inst|count[5]~16 {} Counter_8bit:inst|count[6]~18 {} Counter_8bit:inst|count[7]~19 {} Counter_8bit:inst|count[7] {} } { 0.000ns 0.505ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl Counter_8bit:inst|count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_8bit:inst|count[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl Counter_8bit:inst|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_8bit:inst|count[1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_8bit:inst|count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Counter_8bit:inst|count[7] {} } {  } {  } "" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Counter_8bit:inst\|count\[7\] SET CLK 0.354 ns register " "Info: tsu for register \"Counter_8bit:inst\|count\[7\]\" (data pin = \"SET\", clock pin = \"CLK\") is 0.354 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.076 ns + Longest pin register " "Info: + Longest pin to register delay is 3.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SET 1 PIN PIN_P25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 8; PIN Node = 'SET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SET } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 128 0 168 144 "SET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.660 ns) 3.076 ns Counter_8bit:inst\|count\[7\] 2 REG LCFF_X63_Y1_N13 2 " "Info: 2: + IC(1.417 ns) + CELL(0.660 ns) = 3.076 ns; Loc. = LCFF_X63_Y1_N13; Fanout = 2; REG Node = 'Counter_8bit:inst\|count\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { SET Counter_8bit:inst|count[7] } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 53.93 % ) " "Info: Total cell delay = 1.659 ns ( 53.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.417 ns ( 46.07 % ) " "Info: Total interconnect delay = 1.417 ns ( 46.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { SET Counter_8bit:inst|count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { SET {} SET~combout {} Counter_8bit:inst|count[7] {} } { 0.000ns 0.000ns 1.417ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.686 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 96 0 168 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 96 0 168 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns Counter_8bit:inst\|count\[7\] 3 REG LCFF_X63_Y1_N13 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X63_Y1_N13; Fanout = 2; REG Node = 'Counter_8bit:inst\|count\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl Counter_8bit:inst|count[7] } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl Counter_8bit:inst|count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_8bit:inst|count[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { SET Counter_8bit:inst|count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { SET {} SET~combout {} Counter_8bit:inst|count[7] {} } { 0.000ns 0.000ns 1.417ns } { 0.000ns 0.999ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl Counter_8bit:inst|count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_8bit:inst|count[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK CountValue\[4\] Counter_8bit:inst\|count\[4\] 6.597 ns register " "Info: tco from clock \"CLK\" to destination pin \"CountValue\[4\]\" through register \"Counter_8bit:inst\|count\[4\]\" is 6.597 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.686 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 96 0 168 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 96 0 168 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns Counter_8bit:inst\|count\[4\] 3 REG LCFF_X63_Y1_N7 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X63_Y1_N7; Fanout = 3; REG Node = 'Counter_8bit:inst\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl Counter_8bit:inst|count[4] } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl Counter_8bit:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_8bit:inst|count[4] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.661 ns + Longest register pin " "Info: + Longest register to pin delay is 3.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_8bit:inst\|count\[4\] 1 REG LCFF_X63_Y1_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y1_N7; Fanout = 3; REG Node = 'Counter_8bit:inst\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_8bit:inst|count[4] } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(2.808 ns) 3.661 ns CountValue\[4\] 2 PIN PIN_AD22 0 " "Info: 2: + IC(0.853 ns) + CELL(2.808 ns) = 3.661 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'CountValue\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.661 ns" { Counter_8bit:inst|count[4] CountValue[4] } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 80 664 841 96 "CountValue\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 76.70 % ) " "Info: Total cell delay = 2.808 ns ( 76.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.853 ns ( 23.30 % ) " "Info: Total interconnect delay = 0.853 ns ( 23.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.661 ns" { Counter_8bit:inst|count[4] CountValue[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.661 ns" { Counter_8bit:inst|count[4] {} CountValue[4] {} } { 0.000ns 0.853ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl Counter_8bit:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_8bit:inst|count[4] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.661 ns" { Counter_8bit:inst|count[4] CountValue[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.661 ns" { Counter_8bit:inst|count[4] {} CountValue[4] {} } { 0.000ns 0.853ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter_8bit:inst\|count\[0\] SET CLK 0.287 ns register " "Info: th for register \"Counter_8bit:inst\|count\[0\]\" (data pin = \"SET\", clock pin = \"CLK\") is 0.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.686 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 96 0 168 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 96 0 168 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns Counter_8bit:inst\|count\[0\] 3 REG LCFF_X63_Y1_N23 4 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X63_Y1_N23; Fanout = 4; REG Node = 'Counter_8bit:inst\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl Counter_8bit:inst|count[0] } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl Counter_8bit:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_8bit:inst|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.665 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SET 1 PIN PIN_P25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 8; PIN Node = 'SET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SET } "NODE_NAME" } } { "Counter8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter8bit.bdf" { { 128 0 168 144 "SET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.150 ns) 2.581 ns Counter_8bit:inst\|count\[0\]~21 2 COMB LCCOMB_X63_Y1_N22 1 " "Info: 2: + IC(1.432 ns) + CELL(0.150 ns) = 2.581 ns; Loc. = LCCOMB_X63_Y1_N22; Fanout = 1; COMB Node = 'Counter_8bit:inst\|count\[0\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { SET Counter_8bit:inst|count[0]~21 } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.665 ns Counter_8bit:inst\|count\[0\] 3 REG LCFF_X63_Y1_N23 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.665 ns; Loc. = LCFF_X63_Y1_N23; Fanout = 4; REG Node = 'Counter_8bit:inst\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_8bit:inst|count[0]~21 Counter_8bit:inst|count[0] } "NODE_NAME" } } { "Counter_8bit.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Counter/Counter_8bit.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 46.27 % ) " "Info: Total cell delay = 1.233 ns ( 46.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.432 ns ( 53.73 % ) " "Info: Total interconnect delay = 1.432 ns ( 53.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { SET Counter_8bit:inst|count[0]~21 Counter_8bit:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { SET {} SET~combout {} Counter_8bit:inst|count[0]~21 {} Counter_8bit:inst|count[0] {} } { 0.000ns 0.000ns 1.432ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl Counter_8bit:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Counter_8bit:inst|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { SET Counter_8bit:inst|count[0]~21 Counter_8bit:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { SET {} SET~combout {} Counter_8bit:inst|count[0]~21 {} Counter_8bit:inst|count[0] {} } { 0.000ns 0.000ns 1.432ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 13 21:41:35 2018 " "Info: Processing ended: Sun May 13 21:41:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
