#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Sep 24 19:30:52 2025
# Process ID: 271371
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.996 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 271445
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.105 ; gain = 241.801 ; free physical = 36759 ; free virtual = 210482
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.611; parent = 2372.409; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.176; parent = 3039.109; children = 973.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3105.074 ; gain = 307.770 ; free physical = 36715 ; free virtual = 210439
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.611; parent = 2372.409; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4078.145; parent = 3105.078; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.887 ; gain = 325.582 ; free physical = 36715 ; free virtual = 210439
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.611; parent = 2372.409; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.957; parent = 3122.891; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.887 ; gain = 325.582 ; free physical = 36715 ; free virtual = 210439
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.611; parent = 2372.409; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.957; parent = 3122.891; children = 973.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.887 ; gain = 0.000 ; free physical = 36715 ; free virtual = 210439
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.605 ; gain = 0.000 ; free physical = 36758 ; free virtual = 210482
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3292.605 ; gain = 0.000 ; free physical = 36758 ; free virtual = 210482
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.605 ; gain = 495.301 ; free physical = 36738 ; free virtual = 210462
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.611; parent = 2372.409; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.660; parent = 3260.594; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.605 ; gain = 495.301 ; free physical = 36737 ; free virtual = 210460
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.611; parent = 2372.409; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.660; parent = 3260.594; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.605 ; gain = 495.301 ; free physical = 36721 ; free virtual = 210445
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.611; parent = 2372.409; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.660; parent = 3260.594; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.605 ; gain = 495.301 ; free physical = 36742 ; free virtual = 210466
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.611; parent = 2372.409; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.660; parent = 3260.594; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 3     
	               15 Bit    Registers := 4     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3292.605 ; gain = 495.301 ; free physical = 36740 ; free virtual = 210469
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.611; parent = 2372.409; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.660; parent = 3260.594; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3678.980 ; gain = 881.676 ; free physical = 36321 ; free virtual = 210050
Synthesis current peak Physical Memory [PSS] (MB): peak = 3216.359; parent = 2962.188; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4652.051; parent = 3678.984; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3679.980 ; gain = 882.676 ; free physical = 36322 ; free virtual = 210051
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.215; parent = 2963.044; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4653.051; parent = 3679.984; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3699.012 ; gain = 901.707 ; free physical = 36317 ; free virtual = 210045
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.246; parent = 2969.075; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4672.082; parent = 3699.016; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3713.855 ; gain = 916.551 ; free physical = 36298 ; free virtual = 210026
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.598; parent = 2969.427; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.926; parent = 3713.859; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3713.855 ; gain = 916.551 ; free physical = 36304 ; free virtual = 210033
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.598; parent = 2969.427; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.926; parent = 3713.859; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3713.855 ; gain = 916.551 ; free physical = 36304 ; free virtual = 210032
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.645; parent = 2969.474; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.926; parent = 3713.859; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3713.855 ; gain = 916.551 ; free physical = 36304 ; free virtual = 210033
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.703; parent = 2969.535; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.926; parent = 3713.859; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3713.855 ; gain = 916.551 ; free physical = 36316 ; free virtual = 210044
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.707; parent = 2969.536; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.926; parent = 3713.859; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3713.855 ; gain = 916.551 ; free physical = 36311 ; free virtual = 210039
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.723; parent = 2969.552; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.926; parent = 3713.859; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    47|
|3     |LUT2   |   214|
|4     |LUT3   |    16|
|5     |LUT4   |    88|
|6     |LUT5   |   104|
|7     |LUT6   |   176|
|8     |FDRE   |   112|
|9     |IBUF   |   115|
|10    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3713.855 ; gain = 916.551 ; free physical = 36312 ; free virtual = 210041
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.738; parent = 2969.567; children = 254.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.926; parent = 3713.859; children = 973.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3713.855 ; gain = 746.832 ; free physical = 36350 ; free virtual = 210079
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3713.863 ; gain = 916.551 ; free physical = 36350 ; free virtual = 210079
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3727.793 ; gain = 0.000 ; free physical = 36463 ; free virtual = 210191
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3792.398 ; gain = 0.000 ; free physical = 36379 ; free virtual = 210107
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 115 instances

Synth Design complete, checksum: 9d7f122c
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3792.398 ; gain = 2087.883 ; free physical = 36458 ; free virtual = 210186
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M8_W6_N8/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4565.402 ; gain = 773.004 ; free physical = 35946 ; free virtual = 209674
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 19:31:51 2025...
