{
  "analysis_metadata": {
    "timestamp": "20250610_235514",
    "workflow": "complete_llvm_pylink_analysis",
    "total_accesses": 307,
    "hardware_validated": true,
    "unique_registers": 141,
    "functions_analyzed": 65,
    "successful_hardware_reads": 307
  },
  "chronological_sequence": [
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_InitDebugConsole_BB_100046302588048",
      "bits_modified": [],
      "call_stack": "BOARD_InitDebugConsole",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_InitDebugConsole",
        "line": 53
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 0,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 0
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_InitDebugConsole_BB_100046302588048",
      "bits_modified": [],
      "call_stack": "BOARD_InitDebugConsole",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 1,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_InitDebugConsole",
        "line": 54
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 1,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 1
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_InitDebugConsole_BB_100046302588048",
      "bits_modified": [],
      "call_stack": "BOARD_InitDebugConsole",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 2,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_InitDebugConsole",
        "line": 57
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 2,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 2
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_ClockPreConfig_BB_100046302595568",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 3,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 119
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 3,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 3
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_ClockPreConfig_BB_100046302595568",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 4,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 120
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 4,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 4
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_ClockPreConfig_BB_100046302595568",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 5,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 121
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 5,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 5
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_ClockPreConfig_BB_100046302595568",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 6,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 122
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 6,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 6
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_ClockPreConfig_BB_100046302595568",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 5,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 7,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 123
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 7,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 7
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_ClockPreConfig_BB_100046302595568",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 6,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 8,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 124
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 8,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 8
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_ClockPreConfig_BB_100046302595568",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 7,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 9,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 125
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 9,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 9
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_ClockPreConfig_BB_100046302595568",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 8,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 10,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 126
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 10,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 10
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010B8",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302621216",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x184 register",
      "register_name": "REG_0x184",
      "sequence_number": 11,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 374
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 11,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 11
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010BC",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302627184",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 12,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 375
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 12,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 12
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001040",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302627040",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL0_SET register",
      "register_name": "PSCCTL0_SET",
      "sequence_number": 13,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 383
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 13,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 13
    },
    {
      "access_type": "volatile_write",
      "address": "0x400010B8",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302627040",
      "bits_modified": [
        "bit_2"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 7,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x184 register",
      "register_name": "REG_0x184",
      "sequence_number": 14,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 385
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 14,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 14
    },
    {
      "access_type": "volatile_write",
      "address": "0x400010BC",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302627040",
      "bits_modified": [
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 12,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 15,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 386
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 15,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 15
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010BC",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302640384",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 16,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 387
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 16,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 16
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001024",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302643728",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL5 register",
      "register_name": "PSCCTL5",
      "sequence_number": 17,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 391
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 17,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 17
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010C4",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302647952",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 18,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 398
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 18,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 18
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010C8",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302652240",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x200 register",
      "register_name": "REG_0x200",
      "sequence_number": 19,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 399
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 19,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 19
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001040",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302652096",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL0_SET register",
      "register_name": "PSCCTL0_SET",
      "sequence_number": 20,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 407
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 20,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 20
    },
    {
      "access_type": "volatile_write",
      "address": "0x400010C4",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302652096",
      "bits_modified": [
        "bit_2"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 7,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 21,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 409
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 21,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 21
    },
    {
      "access_type": "volatile_write",
      "address": "0x400010C8",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302652096",
      "bits_modified": [
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 12,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x200 register",
      "register_name": "REG_0x200",
      "sequence_number": 22,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 410
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 22,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 22
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010C8",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302663888",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x200 register",
      "register_name": "REG_0x200",
      "sequence_number": 23,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 411
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 23,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 23
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001024",
      "basic_block_id": "BOARD_SetXspiClock_BB_100046302668224",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL5 register",
      "register_name": "PSCCTL5",
      "sequence_number": 24,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 415
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 24,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 24
    },
    {
      "access_type": "function_call_write",
      "address": "0x40180000",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302710176",
      "bits_modified": [
        "ENCACHE"
      ],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 7,
      "peripheral_name": "XCACHE0",
      "purpose": "Cache disable",
      "register_name": "CCR",
      "sequence_number": 25,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 224
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 25,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 25
    },
    {
      "access_type": "function_call_write",
      "address": "0x40180000",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302710176",
      "bits_modified": [
        "ENCACHE"
      ],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 8,
      "peripheral_name": "XCACHE0",
      "purpose": "Cache disable",
      "register_name": "CCR",
      "sequence_number": 26,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 225
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 26,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 26
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000ED94",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302710176",
      "bits_modified": [
        "ENABLE"
      ],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 9,
      "peripheral_name": "MPU",
      "purpose": "MPU disable",
      "register_name": "CTRL",
      "sequence_number": 27,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 228
      },
      "value_read": null,
      "value_written": "0x00000000",
      "source_file": "board_functions",
      "llvm_sequence": 27,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 27
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000EDC0",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302710176",
      "bits_modified": [
        "ATTR0",
        "ATTR1",
        "ATTR2",
        "ATTR3"
      ],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 10,
      "peripheral_name": "MPU",
      "purpose": "MPU memory attribute 0",
      "register_name": "MAIR0",
      "sequence_number": 28,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 231
      },
      "value_read": null,
      "value_written": "0x00000000",
      "source_file": "board_functions",
      "llvm_sequence": 28,
      "current_value": "0x77224400",
      "hardware_validated": true,
      "final_sequence": 28
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000EDC0",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302710176",
      "bits_modified": [
        "ATTR0",
        "ATTR1",
        "ATTR2",
        "ATTR3"
      ],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 11,
      "peripheral_name": "MPU",
      "purpose": "MPU memory attribute 1",
      "register_name": "MAIR0",
      "sequence_number": 29,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 233
      },
      "value_read": null,
      "value_written": "0x00000044",
      "source_file": "board_functions",
      "llvm_sequence": 29,
      "current_value": "0x77224400",
      "hardware_validated": true,
      "final_sequence": 29
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000EDC0",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302724960",
      "bits_modified": [
        "ATTR0",
        "ATTR1",
        "ATTR2",
        "ATTR3"
      ],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "MPU",
      "purpose": "MPU memory attribute 2",
      "register_name": "MAIR0",
      "sequence_number": 30,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 236
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 30,
      "current_value": "0x77224400",
      "hardware_validated": true,
      "final_sequence": 30
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000EDC0",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302731088",
      "bits_modified": [
        "ATTR0",
        "ATTR1",
        "ATTR2",
        "ATTR3"
      ],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "MPU",
      "purpose": "MPU memory attribute 3",
      "register_name": "MAIR0",
      "sequence_number": 31,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 239
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 31,
      "current_value": "0x77224400",
      "hardware_validated": true,
      "final_sequence": 31
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000ED9C",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302731088",
      "bits_modified": [],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "MPU",
      "purpose": "MPU region configuration",
      "register_name": "RBAR",
      "sequence_number": 32,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 242
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 32,
      "current_value": "0x20200012",
      "hardware_validated": true,
      "final_sequence": 32
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000ED9C",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302731088",
      "bits_modified": [],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 5,
      "peripheral_name": "MPU",
      "purpose": "MPU region configuration",
      "register_name": "RBAR",
      "sequence_number": 33,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 245
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 33,
      "current_value": "0x20200012",
      "hardware_validated": true,
      "final_sequence": 33
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000ED9C",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302738608",
      "bits_modified": [],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 12,
      "peripheral_name": "MPU",
      "purpose": "MPU region configuration",
      "register_name": "RBAR",
      "sequence_number": 34,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 253
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 34,
      "current_value": "0x20200012",
      "hardware_validated": true,
      "final_sequence": 34
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000ED94",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302735264",
      "bits_modified": [
        "ENABLE",
        "HFNMIENA",
        "PRIVDEFENA"
      ],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "MPU",
      "purpose": "MPU enable with control value 0x7",
      "register_name": "CTRL",
      "sequence_number": 35,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 262
      },
      "value_read": null,
      "value_written": "0x00000007",
      "source_file": "board_functions",
      "llvm_sequence": 35,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 35
    },
    {
      "access_type": "function_call_write",
      "address": "0x40180000",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302735264",
      "bits_modified": [],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "XCACHE0",
      "purpose": "Cache enable",
      "register_name": "CCR",
      "sequence_number": 36,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 265
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 36,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 36
    },
    {
      "access_type": "function_call_write",
      "address": "0x40180000",
      "basic_block_id": "BOARD_ConfigMPU_BB_100046302735264",
      "bits_modified": [],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "XCACHE0",
      "purpose": "Cache enable",
      "register_name": "CCR",
      "sequence_number": 37,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 266
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 37,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 37
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001024",
      "basic_block_id": "BOARD_DeinitXspi_BB_100046302799408",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_DeinitXspi",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Initialize CLKCTL0 controller",
      "register_name": "PSCCTL5",
      "sequence_number": 38,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_DeinitXspi",
        "line": 294
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 38,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 38
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001024",
      "basic_block_id": "BOARD_DeinitXspi_BB_100046302798176",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_DeinitXspi",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Initialize CLKCTL0 controller",
      "register_name": "PSCCTL5",
      "sequence_number": 39,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_DeinitXspi",
        "line": 299
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 39,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 39
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_Init16bitsPsRam_BB_100046302949984",
      "bits_modified": [],
      "call_stack": "BOARD_Init16bitsPsRam",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 40,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_Init16bitsPsRam",
        "line": 613
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 40,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 40
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_Init16bitsPsRam_BB_100046302949984",
      "bits_modified": [],
      "call_stack": "BOARD_Init16bitsPsRam",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 41,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_Init16bitsPsRam",
        "line": 614
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 41,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 41
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_Init16bitsPsRam_BB_100046302950128",
      "bits_modified": [],
      "call_stack": "BOARD_Init16bitsPsRam",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 5,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 42,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_Init16bitsPsRam",
        "line": 626
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 42,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 42
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_Init16bitsPsRam_BB_100046302950128",
      "bits_modified": [],
      "call_stack": "BOARD_Init16bitsPsRam",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 6,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 43,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_Init16bitsPsRam",
        "line": 627
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 43,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 43
    },
    {
      "access_type": "function_call_write",
      "address": "0x40000070",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_100046303058320",
      "bits_modified": [],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL",
      "purpose": "Clear peripheral reset",
      "register_name": "PRSTCTL_CLR",
      "sequence_number": 44,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 688
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 44,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 44
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000402D",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_100046303058320",
      "bits_modified": [],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "IOPCTL0",
      "purpose": "Initialize IOPCTL0 controller",
      "register_name": "REG_0x45",
      "sequence_number": 45,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 691
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 45,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 45
    },
    {
      "access_type": "volatile_write",
      "address": "0x4000402D",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_100046303058320",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "IOPCTL0",
      "purpose": "Initialize IOPCTL0 controller",
      "register_name": "REG_0x45",
      "sequence_number": 46,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 692
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 46,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 46
    },
    {
      "access_type": "volatile_read",
      "address": "0x40004031",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_100046303058320",
      "bits_modified": [],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "IOPCTL0",
      "purpose": "Initialize IOPCTL0 controller",
      "register_name": "REG_0x49",
      "sequence_number": 47,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 694
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 47,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 47
    },
    {
      "access_type": "volatile_write",
      "address": "0x40004031",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_100046303058320",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 6,
      "peripheral_name": "IOPCTL0",
      "purpose": "Initialize IOPCTL0 controller",
      "register_name": "REG_0x49",
      "sequence_number": 48,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 695
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 48,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 48
    },
    {
      "access_type": "volatile_write",
      "address": "0x4000402D",
      "basic_block_id": "BOARD_RestoreI2c2PinMux_BB_100046303064144",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_RestoreI2c2PinMux",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "IOPCTL0",
      "purpose": "Access REG_0x45 register",
      "register_name": "REG_0x45",
      "sequence_number": 49,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_RestoreI2c2PinMux",
        "line": 700
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 49,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 49
    },
    {
      "access_type": "volatile_write",
      "address": "0x40004031",
      "basic_block_id": "BOARD_RestoreI2c2PinMux_BB_100046303064144",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_RestoreI2c2PinMux",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "IOPCTL0",
      "purpose": "Access REG_0x49 register",
      "register_name": "REG_0x49",
      "sequence_number": 50,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_RestoreI2c2PinMux",
        "line": 701
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 50,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 50
    },
    {
      "access_type": "function_call_write",
      "address": "0x40100014",
      "basic_block_id": "BOARD_I2c2RecoverBus_BB_100046303067184",
      "bits_modified": [
        "PIN_DIRECTION"
      ],
      "call_stack": "BOARD_I2c2RecoverBus",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "GPIO1",
      "purpose": "GPIO pin initialization",
      "register_name": "PDDR",
      "sequence_number": 51,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_I2c2RecoverBus",
        "line": 711
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 51,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 51
    },
    {
      "access_type": "function_call_write",
      "address": "0x40100014",
      "basic_block_id": "BOARD_I2c2RecoverBus_BB_100046303067184",
      "bits_modified": [
        "PIN_DIRECTION"
      ],
      "call_stack": "BOARD_I2c2RecoverBus",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 6,
      "peripheral_name": "GPIO1",
      "purpose": "GPIO pin initialization",
      "register_name": "PDDR",
      "sequence_number": 52,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_I2c2RecoverBus",
        "line": 716
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 52,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 52
    },
    {
      "access_type": "function_call_write",
      "address": "0x40100000",
      "basic_block_id": "BOARD_I2c2RecoverBus_BB_100046303071072",
      "bits_modified": [
        "PIN_DATA"
      ],
      "call_stack": "BOARD_I2c2RecoverBus",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "GPIO1",
      "purpose": "GPIO pin write: HIGH",
      "register_name": "PDOR",
      "sequence_number": 53,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_I2c2RecoverBus",
        "line": 722
      },
      "value_read": null,
      "value_written": "0x0000000C",
      "source_file": "board_functions",
      "llvm_sequence": 53,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 53
    },
    {
      "access_type": "function_call_read",
      "address": "0x40100010",
      "basic_block_id": "BOARD_I2c2RecoverBus_BB_100046303071072",
      "bits_modified": [],
      "call_stack": "BOARD_I2c2RecoverBus",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "GPIO1",
      "purpose": "GPIO pin read",
      "register_name": "PDIR",
      "sequence_number": 54,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_I2c2RecoverBus",
        "line": 726
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 54,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 54
    },
    {
      "access_type": "function_call_write",
      "address": "0x40100014",
      "basic_block_id": "BOARD_I2c2RecoverBus_BB_100046303074224",
      "bits_modified": [
        "PIN_DIRECTION"
      ],
      "call_stack": "BOARD_I2c2RecoverBus",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "GPIO1",
      "purpose": "GPIO pin initialization",
      "register_name": "PDDR",
      "sequence_number": 55,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_I2c2RecoverBus",
        "line": 731
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 55,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 55
    },
    {
      "access_type": "function_call_write",
      "address": "0x40100000",
      "basic_block_id": "BOARD_I2c2RecoverBus_BB_100046303074224",
      "bits_modified": [
        "PIN_DATA"
      ],
      "call_stack": "BOARD_I2c2RecoverBus",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 5,
      "peripheral_name": "GPIO1",
      "purpose": "GPIO pin write: HIGH",
      "register_name": "PDOR",
      "sequence_number": 56,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_I2c2RecoverBus",
        "line": 734
      },
      "value_read": null,
      "value_written": "0x0000000C",
      "source_file": "board_functions",
      "llvm_sequence": 56,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 56
    },
    {
      "access_type": "function_call_write",
      "address": "0x40100000",
      "basic_block_id": "BOARD_I2c2RecoverBus_BB_100046303074224",
      "bits_modified": [
        "PIN_DATA"
      ],
      "call_stack": "BOARD_I2c2RecoverBus",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 7,
      "peripheral_name": "GPIO1",
      "purpose": "GPIO pin write: HIGH",
      "register_name": "PDOR",
      "sequence_number": 57,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_I2c2RecoverBus",
        "line": 738
      },
      "value_read": null,
      "value_written": "0x0000000B",
      "source_file": "board_functions",
      "llvm_sequence": 57,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 57
    },
    {
      "access_type": "function_call_write",
      "address": "0x40100000",
      "basic_block_id": "BOARD_I2c2RecoverBus_BB_100046303074368",
      "bits_modified": [
        "PIN_DATA"
      ],
      "call_stack": "BOARD_I2c2RecoverBus",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "GPIO1",
      "purpose": "GPIO pin write: HIGH",
      "register_name": "PDOR",
      "sequence_number": 58,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_I2c2RecoverBus",
        "line": 746
      },
      "value_read": null,
      "value_written": "0x0000000C",
      "source_file": "board_functions",
      "llvm_sequence": 58,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 58
    },
    {
      "access_type": "volatile_write",
      "address": "0x40100000",
      "basic_block_id": "GPIO_PinWrite_BB_100046303087584",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GPIO_PinWrite",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "GPIO0",
      "purpose": "Write data to GPIO0",
      "register_name": "PDOR",
      "sequence_number": 59,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
        "function": "GPIO_PinWrite",
        "line": 350
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 59,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 59
    },
    {
      "access_type": "volatile_write",
      "address": "0x40100000",
      "basic_block_id": "GPIO_PinWrite_BB_100046303091056",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GPIO_PinWrite",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "GPIO0",
      "purpose": "Write data to GPIO0",
      "register_name": "PDOR",
      "sequence_number": 60,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
        "function": "GPIO_PinWrite",
        "line": 354
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 60,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 60
    },
    {
      "access_type": "volatile_read",
      "address": "0x40100000",
      "basic_block_id": "GPIO_PinRead_BB_100046303100336",
      "bits_modified": [],
      "call_stack": "GPIO_PinRead",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "GPIO0",
      "purpose": "Read data from GPIO0",
      "register_name": "PDOR",
      "sequence_number": 61,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
        "function": "GPIO_PinRead",
        "line": 429
      },
      "value_read": null,
      "value_written": null,
      "source_file": "board_functions",
      "llvm_sequence": 61,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 61
    },
    {
      "access_type": "function_call_write",
      "address": "0x40000070",
      "basic_block_id": "BOARD_InitPins_BB_102575635819408",
      "bits_modified": [],
      "call_stack": "BOARD_InitPins",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL",
      "purpose": "Clear peripheral reset",
      "register_name": "PRSTCTL_CLR",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPins",
        "line": 64
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 62,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 62
    },
    {
      "access_type": "function_call_write",
      "address": "0x4000407C",
      "basic_block_id": "BOARD_InitPins_BB_102575635819408",
      "bits_modified": [],
      "call_stack": "BOARD_InitPins",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "IOPCTL0",
      "purpose": "Pin mux configuration for port 0 pin 31",
      "register_name": "PIO0_31",
      "sequence_number": 1,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPins",
        "line": 81
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 63,
      "current_value": "0x00000041",
      "hardware_validated": true,
      "final_sequence": 63
    },
    {
      "access_type": "function_call_write",
      "address": "0x40004080",
      "basic_block_id": "BOARD_InitPins_BB_102575635819408",
      "bits_modified": [],
      "call_stack": "BOARD_InitPins",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 6,
      "peripheral_name": "IOPCTL0",
      "purpose": "Pin mux configuration for port 1 pin 0",
      "register_name": "PIO1_0",
      "sequence_number": 2,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPins",
        "line": 98
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 64,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 64
    },
    {
      "access_type": "function_call_write",
      "address": "0x40000070",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 21,
      "peripheral_name": "RSTCTL",
      "purpose": "Clear peripheral reset",
      "register_name": "PRSTCTL_CLR",
      "sequence_number": 3,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 543
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 65,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 65
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5080",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 23,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 0",
      "register_name": "PIO5_0",
      "sequence_number": 4,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 560
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 66,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 66
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5084",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 25,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 1",
      "register_name": "PIO5_1",
      "sequence_number": 5,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 577
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 67,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 67
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50A8",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 27,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 10",
      "register_name": "PIO5_10",
      "sequence_number": 6,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 594
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 68,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 68
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50AC",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 29,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 11",
      "register_name": "PIO5_11",
      "sequence_number": 7,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 611
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 69,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 69
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50B0",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 31,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 12",
      "register_name": "PIO5_12",
      "sequence_number": 8,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 628
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 70,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 70
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50B4",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 33,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 13",
      "register_name": "PIO5_13",
      "sequence_number": 9,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 645
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 71,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 71
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50B8",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 35,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 14",
      "register_name": "PIO5_14",
      "sequence_number": 10,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 662
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 72,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 72
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50BC",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 37,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 15",
      "register_name": "PIO5_15",
      "sequence_number": 11,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 679
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 73,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 73
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50C0",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 39,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 16",
      "register_name": "PIO5_16",
      "sequence_number": 12,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 696
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 74,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 74
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50C4",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 41,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 17",
      "register_name": "PIO5_17",
      "sequence_number": 13,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 713
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 75,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 75
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50C8",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 43,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 18",
      "register_name": "PIO5_18",
      "sequence_number": 14,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 730
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 76,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 76
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50CC",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 45,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 19",
      "register_name": "PIO5_19",
      "sequence_number": 15,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 747
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 77,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 77
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5088",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 47,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 2",
      "register_name": "PIO5_2",
      "sequence_number": 16,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 764
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 78,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 78
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50D0",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 49,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 20",
      "register_name": "PIO5_20",
      "sequence_number": 17,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 781
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 79,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 79
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A508C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 51,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 3",
      "register_name": "PIO5_3",
      "sequence_number": 18,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 798
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 80,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 80
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5090",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 53,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 4",
      "register_name": "PIO5_4",
      "sequence_number": 19,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 815
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 81,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 81
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5094",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 55,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 5",
      "register_name": "PIO5_5",
      "sequence_number": 20,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 832
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 82,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 82
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5098",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 57,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 6",
      "register_name": "PIO5_6",
      "sequence_number": 21,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 849
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 83,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 83
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A509C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 59,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 7",
      "register_name": "PIO5_7",
      "sequence_number": 22,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 866
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 84,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 84
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50A0",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 61,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 8",
      "register_name": "PIO5_8",
      "sequence_number": 23,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 883
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 85,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 85
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50A4",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_102575635836704",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 63,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 9",
      "register_name": "PIO5_9",
      "sequence_number": 24,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 900
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 86,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 86
    },
    {
      "access_type": "function_call_write",
      "address": "0x40000070",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 21,
      "peripheral_name": "RSTCTL",
      "purpose": "Clear peripheral reset",
      "register_name": "PRSTCTL_CLR",
      "sequence_number": 25,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 142
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 87,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 87
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5000",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 23,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 0",
      "register_name": "PIO4_0",
      "sequence_number": 26,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 159
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 88,
      "current_value": "0x00000041",
      "hardware_validated": true,
      "final_sequence": 88
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5004",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 25,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 1",
      "register_name": "PIO4_1",
      "sequence_number": 27,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 176
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 89,
      "current_value": "0x00000041",
      "hardware_validated": true,
      "final_sequence": 89
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5028",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 27,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 10",
      "register_name": "PIO4_10",
      "sequence_number": 28,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 193
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 90,
      "current_value": "0x00000041",
      "hardware_validated": true,
      "final_sequence": 90
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A502C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 29,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 11",
      "register_name": "PIO4_11",
      "sequence_number": 29,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 210
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 91,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 91
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5030",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 31,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 12",
      "register_name": "PIO4_12",
      "sequence_number": 30,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 227
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 92,
      "current_value": "0x00000051",
      "hardware_validated": true,
      "final_sequence": 92
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5034",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 33,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 13",
      "register_name": "PIO4_13",
      "sequence_number": 31,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 244
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 93,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 93
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5038",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 35,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 14",
      "register_name": "PIO4_14",
      "sequence_number": 32,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 261
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 94,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 94
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A503C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 37,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 15",
      "register_name": "PIO4_15",
      "sequence_number": 33,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 278
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 95,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 95
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5040",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 39,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 16",
      "register_name": "PIO4_16",
      "sequence_number": 34,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 295
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 96,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 96
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5044",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 41,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 17",
      "register_name": "PIO4_17",
      "sequence_number": 35,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 312
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 97,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 97
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5048",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 43,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 18",
      "register_name": "PIO4_18",
      "sequence_number": 36,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 329
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 98,
      "current_value": "0x00000051",
      "hardware_validated": true,
      "final_sequence": 98
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A504C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 45,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 19",
      "register_name": "PIO4_19",
      "sequence_number": 37,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 346
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 99,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 99
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5008",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 47,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 2",
      "register_name": "PIO4_2",
      "sequence_number": 38,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 363
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 100,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 100
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5050",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 49,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 20",
      "register_name": "PIO4_20",
      "sequence_number": 39,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 380
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 101,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 101
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A500C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 51,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 3",
      "register_name": "PIO4_3",
      "sequence_number": 40,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 397
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 102,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 102
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5010",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 53,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 4",
      "register_name": "PIO4_4",
      "sequence_number": 41,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 414
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 103,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 103
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5014",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 55,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 5",
      "register_name": "PIO4_5",
      "sequence_number": 42,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 431
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 104,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 104
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5018",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 57,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 6",
      "register_name": "PIO4_6",
      "sequence_number": 43,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 448
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 105,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 105
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A501C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 59,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 7",
      "register_name": "PIO4_7",
      "sequence_number": 44,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 465
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 106,
      "current_value": "0x00000041",
      "hardware_validated": true,
      "final_sequence": 106
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5020",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 61,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 8",
      "register_name": "PIO4_8",
      "sequence_number": 45,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 482
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 107,
      "current_value": "0x00000041",
      "hardware_validated": true,
      "final_sequence": 107
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5024",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_102575635897264",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 63,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 9",
      "register_name": "PIO4_9",
      "sequence_number": 46,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 499
      },
      "value_read": null,
      "value_written": null,
      "source_file": "pin_mux_functions",
      "llvm_sequence": 108,
      "current_value": "0x00000041",
      "hardware_validated": true,
      "final_sequence": 108
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539457728",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 402
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 109,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 109
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539457872",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 1,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 406
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 110,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 110
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539458016",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 2,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 410
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 111,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 111
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539458160",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 3,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 414
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 112,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 112
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539458448",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 4,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 421
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 113,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 113
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539458592",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 5,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 425
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 114,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 114
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539459456",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 6,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 444
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 115,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 115
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539459456",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 7,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 446
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 116,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 116
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539459600",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 8,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 450
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 117,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 117
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539459600",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 9,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 452
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 118,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 118
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539459792",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 10,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 456
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 119,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 119
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539459792",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 11,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 458
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 120,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 120
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539459936",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 12,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 462
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 121,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 121
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539459936",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 13,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 464
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 122,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 122
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539460080",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 14,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 468
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 123,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 123
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539460080",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 15,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 470
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 124,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 124
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539460224",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 16,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 474
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 125,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 125
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_100352539460224",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 17,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 476
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 126,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 126
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetXtalFreq_BB_100352539522448",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_SetXtalFreq",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 18,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h",
        "function": "CLOCK_SetXtalFreq",
        "line": 2389
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 127,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 127
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetXtalFreq_BB_100352539522448",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_SetXtalFreq",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 19,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h",
        "function": "CLOCK_SetXtalFreq",
        "line": 2390
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 128,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 128
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539531936",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 20,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 846
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 129,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 129
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539532080",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 21,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 850
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 130,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 130
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539532224",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 22,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 854
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 131,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 131
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539532368",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 23,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 858
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 132,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 132
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539532656",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 24,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 865
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 133,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 133
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539532800",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 25,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 869
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 134,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 134
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539533520",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 26,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 885
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 135,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 135
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539533520",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 27,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 887
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 136,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 136
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539533664",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 28,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 891
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 137,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 137
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539533664",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 29,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 893
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 138,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 138
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539533808",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 30,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 897
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 139,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 139
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539533808",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 31,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 899
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 140,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 140
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539533952",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 32,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 903
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 141,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 141
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539533952",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 33,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 905
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 142,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 142
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539534144",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 34,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 909
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 143,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 143
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539534288",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 35,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 913
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 144,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 144
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539534288",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 36,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 915
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 145,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 145
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539534432",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 37,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 919
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 146,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 146
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_100352539534432",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 38,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 921
      },
      "value_read": null,
      "value_written": null,
      "source_file": "clock_config_functions",
      "llvm_sequence": 147,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 147
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001020",
      "basic_block_id": "CLOCK_EnableClock_BB_110875508988496",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "PSCCTL4",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 57
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 148,
      "current_value": "0x00000001",
      "hardware_validated": true,
      "final_sequence": 148
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001004",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509022432",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x4",
      "sequence_number": 1,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 58
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 149,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 149
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001024",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509018416",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "PSCCTL5",
      "sequence_number": 2,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 63
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 150,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 150
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001008",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509028752",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x8",
      "sequence_number": 3,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 64
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 151,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 151
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001028",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509018608",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x40",
      "sequence_number": 4,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 69
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 152,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 152
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000100C",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509035072",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x12",
      "sequence_number": 5,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 70
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 153,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 153
    },
    {
      "access_type": "volatile_write",
      "address": "0x4000102C",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509018800",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x44",
      "sequence_number": 6,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 75
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 154,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 154
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001010",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509041392",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "PSCCTL0",
      "sequence_number": 7,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 76
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 155,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 155
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001030",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509018992",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x48",
      "sequence_number": 8,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 81
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 156,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 156
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001014",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509047712",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "PSCCTL1",
      "sequence_number": 9,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 82
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 157,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 157
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001034",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509019184",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x52",
      "sequence_number": 10,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 87
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 158,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 158
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001018",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509054032",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "PSCCTL2",
      "sequence_number": 11,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 88
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 159,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 159
    },
    {
      "access_type": "volatile_write",
      "address": "0x4006100C",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509019376",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x12",
      "sequence_number": 12,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 93
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 160,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 160
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061004",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509061552",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x4",
      "sequence_number": 13,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 94
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 161,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 161
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002004",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509019952",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "REG_0x4",
      "sequence_number": 14,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 111
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 162,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 162
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509080736",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 15,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 112
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 163,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 163
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001058",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509020144",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 16,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 117
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 164,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 164
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001058",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509020144",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 17,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 117
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 165,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 165
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001058",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509088768",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 18,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 118
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 166,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 166
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006101C",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509020336",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x28",
      "sequence_number": 19,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 123
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 167,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 167
    },
    {
      "access_type": "volatile_write",
      "address": "0x4006101C",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509020336",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x28",
      "sequence_number": 20,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 123
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 168,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 168
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006101C",
      "basic_block_id": "CLOCK_EnableClock_BB_110875509096800",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x28",
      "sequence_number": 21,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 124
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 169,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 169
    },
    {
      "access_type": "volatile_write",
      "address": "0x4000103C",
      "basic_block_id": "CLOCK_DisableClock_BB_110875509130528",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x60",
      "sequence_number": 22,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 204
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 170,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 170
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001040",
      "basic_block_id": "CLOCK_DisableClock_BB_110875509130672",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "PSCCTL0_SET",
      "sequence_number": 23,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 207
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 171,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 171
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001044",
      "basic_block_id": "CLOCK_DisableClock_BB_110875509130816",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "PSCCTL1_SET",
      "sequence_number": 24,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 210
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 172,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 172
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001048",
      "basic_block_id": "CLOCK_DisableClock_BB_110875509130960",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "PSCCTL2_SET",
      "sequence_number": 25,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 213
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 173,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 173
    },
    {
      "access_type": "volatile_write",
      "address": "0x4000104C",
      "basic_block_id": "CLOCK_DisableClock_BB_110875509131104",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "PSCCTL3_SET",
      "sequence_number": 26,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 216
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 174,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 174
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001050",
      "basic_block_id": "CLOCK_DisableClock_BB_110875509131248",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "PSCCTL4_SET",
      "sequence_number": 27,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 219
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 175,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 175
    },
    {
      "access_type": "volatile_write",
      "address": "0x40061014",
      "basic_block_id": "CLOCK_DisableClock_BB_110875509131392",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "RSTCTL1",
      "purpose": "Disable RSTCTL1 functionality",
      "register_name": "REG_0x20",
      "sequence_number": 28,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 222
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 176,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 176
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002008",
      "basic_block_id": "CLOCK_DisableClock_BB_110875509131824",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "SYSCON0",
      "purpose": "Disable SYSCON0 functionality",
      "register_name": "REG_0x8",
      "sequence_number": 29,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 231
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 177,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 177
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001058",
      "basic_block_id": "CLOCK_DisableClock_BB_110875509131968",
      "bits_modified": [],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 30,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 234
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 178,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 178
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001058",
      "basic_block_id": "CLOCK_DisableClock_BB_110875509131968",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 31,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 234
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 179,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 179
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006101C",
      "basic_block_id": "CLOCK_DisableClock_BB_110875509132112",
      "bits_modified": [],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "RSTCTL1",
      "purpose": "Disable RSTCTL1 functionality",
      "register_name": "REG_0x28",
      "sequence_number": 32,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 237
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 180,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 180
    },
    {
      "access_type": "volatile_write",
      "address": "0x4006101C",
      "basic_block_id": "CLOCK_DisableClock_BB_110875509132112",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "RSTCTL1",
      "purpose": "Disable RSTCTL1 functionality",
      "register_name": "REG_0x28",
      "sequence_number": 33,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 237
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 181,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 181
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_AttachClk_BB_110875509222128",
      "bits_modified": [],
      "call_stack": "CLOCK_AttachClk",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 34,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_AttachClk",
        "line": 317
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 182,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 182
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_AttachClk_BB_110875509222128",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_AttachClk",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 8,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 35,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_AttachClk",
        "line": 317
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 183,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 183
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_AttachClk_BB_110875509222272",
      "bits_modified": [],
      "call_stack": "CLOCK_AttachClk",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 36,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_AttachClk",
        "line": 321
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 184,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 184
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_AttachClk_BB_110875509222272",
      "bits_modified": [
        "bit_2"
      ],
      "call_stack": "CLOCK_AttachClk",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 9,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 37,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_AttachClk",
        "line": 321
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 185,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 185
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetClkDiv_BB_110875508961264",
      "bits_modified": [],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 38,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 376
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 186,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 186
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetClkDiv_BB_110875508961264",
      "bits_modified": [
        "bit_29"
      ],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 39,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 376
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 187,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 187
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetClkDiv_BB_110875509266704",
      "bits_modified": [],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 40,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 381
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 188,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 188
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetClkDiv_BB_110875509266704",
      "bits_modified": [
        "bit_30"
      ],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 41,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 381
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 189,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 189
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetClkDiv_BB_110875509266848",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 42,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 385
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 190,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 190
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetClkDiv_BB_110875509272560",
      "bits_modified": [],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 43,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 387
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 191,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 191
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001088",
      "basic_block_id": "CLOCK_GetComputeMainClkFreq_BB_110875509363072",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeMainClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x136 register",
      "register_name": "REG_0x136",
      "sequence_number": 44,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeMainClkFreq",
        "line": 1307
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 192,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 192
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001070",
      "basic_block_id": "CLOCK_GetComputeMainClkFreq_BB_110875509367408",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeMainClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL0_CLR register",
      "register_name": "PSCCTL0_CLR",
      "sequence_number": 45,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeMainClkFreq",
        "line": 1330
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 193,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 193
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000114C",
      "basic_block_id": "CLOCK_GetClockOutClkFreq_BB_110875509377488",
      "bits_modified": [],
      "call_stack": "CLOCK_GetClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x332 register",
      "register_name": "REG_0x332",
      "sequence_number": 46,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetClockOutClkFreq",
        "line": 2300
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 194,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 194
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000114C",
      "basic_block_id": "CLOCK_GetClockOutClkFreq_BB_110875509379376",
      "bits_modified": [],
      "call_stack": "CLOCK_GetClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x332 register",
      "register_name": "REG_0x332",
      "sequence_number": 47,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetClockOutClkFreq",
        "line": 2302
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 195,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 195
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001150",
      "basic_block_id": "CLOCK_GetClockOutClkFreq_BB_110875509379520",
      "bits_modified": [],
      "call_stack": "CLOCK_GetClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x336 register",
      "register_name": "REG_0x336",
      "sequence_number": 48,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetClockOutClkFreq",
        "line": 2326
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 196,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 196
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010E8",
      "basic_block_id": "CLOCK_GetWdtClkFreq_BB_110875509395248",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWdtClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x232 register",
      "register_name": "REG_0x232",
      "sequence_number": 49,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWdtClkFreq",
        "line": 2067
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 197,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 197
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010E8",
      "basic_block_id": "CLOCK_GetWdtClkFreq_BB_110875509394688",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWdtClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x232 register",
      "register_name": "REG_0x232",
      "sequence_number": 50,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWdtClkFreq",
        "line": 2069
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 198,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 198
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010F0",
      "basic_block_id": "CLOCK_GetWdtClkFreq_BB_110875509404240",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWdtClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x240 register",
      "register_name": "REG_0x240",
      "sequence_number": 51,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWdtClkFreq",
        "line": 2082
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 199,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 199
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010F0",
      "basic_block_id": "CLOCK_GetWdtClkFreq_BB_110875509406528",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWdtClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x240 register",
      "register_name": "REG_0x240",
      "sequence_number": 52,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWdtClkFreq",
        "line": 2084
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 200,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 200
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010B8",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_110875509416528",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x184 register",
      "register_name": "REG_0x184",
      "sequence_number": 53,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1909
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 201,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 201
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010B8",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_110875509415968",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x184 register",
      "register_name": "REG_0x184",
      "sequence_number": 54,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1911
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 202,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 202
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010BC",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_110875509423072",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 55,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1929
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 203,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 203
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010C4",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_110875509433776",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 56,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1938
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 204,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 204
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010C4",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_110875509436064",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 57,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1940
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 205,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 205
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010C8",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_110875509440288",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x200 register",
      "register_name": "REG_0x200",
      "sequence_number": 58,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1958
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 206,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 206
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010D0",
      "basic_block_id": "CLOCK_GetSctClkFreq_BB_110875509471072",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSctClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x208 register",
      "register_name": "REG_0x208",
      "sequence_number": 59,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSctClkFreq",
        "line": 2009
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 207,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 207
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010D0",
      "basic_block_id": "CLOCK_GetSctClkFreq_BB_110875509473456",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSctClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x208 register",
      "register_name": "REG_0x208",
      "sequence_number": 60,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSctClkFreq",
        "line": 2011
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 208,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 208
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010D4",
      "basic_block_id": "CLOCK_GetSctClkFreq_BB_110875509473600",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSctClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x212 register",
      "register_name": "REG_0x212",
      "sequence_number": 61,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSctClkFreq",
        "line": 2030
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 209,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 209
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001094",
      "basic_block_id": "CLOCK_GetHifi4ClkFreq_BB_110875508965056",
      "bits_modified": [],
      "call_stack": "CLOCK_GetHifi4ClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x148 register",
      "register_name": "REG_0x148",
      "sequence_number": 62,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetHifi4ClkFreq",
        "line": 1337
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 210,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 210
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001094",
      "basic_block_id": "CLOCK_GetHifi4ClkFreq_BB_110875508967392",
      "bits_modified": [],
      "call_stack": "CLOCK_GetHifi4ClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x148 register",
      "register_name": "REG_0x148",
      "sequence_number": 63,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetHifi4ClkFreq",
        "line": 1339
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 211,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 211
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001090",
      "basic_block_id": "CLOCK_GetHifi4ClkFreq_BB_110875508967536",
      "bits_modified": [],
      "call_stack": "CLOCK_GetHifi4ClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x144 register",
      "register_name": "REG_0x144",
      "sequence_number": 64,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetHifi4ClkFreq",
        "line": 1363
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 212,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 212
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001106",
      "basic_block_id": "CLOCK_GetLPFlexCommClkFreq_BB_110875509506960",
      "bits_modified": [],
      "call_stack": "CLOCK_GetLPFlexCommClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x262 register",
      "register_name": "REG_0x262",
      "sequence_number": 65,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetLPFlexCommClkFreq",
        "line": 1697
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 213,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 213
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_GetMclkInClkFreq_BB_110875509523968",
      "bits_modified": [],
      "call_stack": "CLOCK_GetMclkInClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 66,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h",
        "function": "CLOCK_GetMclkInClkFreq",
        "line": 2355
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 214,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 214
    },
    {
      "access_type": "volatile_read",
      "address": "0x400610A4",
      "basic_block_id": "CLOCK_GetVdd1ClockOutClkFreq_BB_110875509525600",
      "bits_modified": [],
      "call_stack": "CLOCK_GetVdd1ClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x164 register",
      "register_name": "REG_0x164",
      "sequence_number": 67,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetVdd1ClockOutClkFreq",
        "line": 2534
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 215,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 215
    },
    {
      "access_type": "volatile_read",
      "address": "0x400610A4",
      "basic_block_id": "CLOCK_GetVdd1ClockOutClkFreq_BB_110875509527936",
      "bits_modified": [],
      "call_stack": "CLOCK_GetVdd1ClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x164 register",
      "register_name": "REG_0x164",
      "sequence_number": 68,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetVdd1ClockOutClkFreq",
        "line": 2536
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 216,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 216
    },
    {
      "access_type": "volatile_read",
      "address": "0x400610A8",
      "basic_block_id": "CLOCK_GetVdd1ClockOutClkFreq_BB_110875509528080",
      "bits_modified": [],
      "call_stack": "CLOCK_GetVdd1ClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x168 register",
      "register_name": "REG_0x168",
      "sequence_number": 69,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetVdd1ClockOutClkFreq",
        "line": 2560
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 217,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 217
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061078",
      "basic_block_id": "CLOCK_GetAdcClkFreq_BB_110875509541648",
      "bits_modified": [],
      "call_stack": "CLOCK_GetAdcClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x120 register",
      "register_name": "REG_0x120",
      "sequence_number": 70,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetAdcClkFreq",
        "line": 2567
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 218,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 218
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061078",
      "basic_block_id": "CLOCK_GetAdcClkFreq_BB_110875509543984",
      "bits_modified": [],
      "call_stack": "CLOCK_GetAdcClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x120 register",
      "register_name": "REG_0x120",
      "sequence_number": 71,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetAdcClkFreq",
        "line": 2569
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 219,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 219
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006107C",
      "basic_block_id": "CLOCK_GetAdcClkFreq_BB_110875509544128",
      "bits_modified": [],
      "call_stack": "CLOCK_GetAdcClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x124 register",
      "register_name": "REG_0x124",
      "sequence_number": 72,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetAdcClkFreq",
        "line": 2593
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 220,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 220
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010F8",
      "basic_block_id": "CLOCK_GetSystickClkFreq_BB_110875509557776",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSystickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x248 register",
      "register_name": "REG_0x248",
      "sequence_number": 73,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSystickClkFreq",
        "line": 2107
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 221,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 221
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010F8",
      "basic_block_id": "CLOCK_GetSystickClkFreq_BB_110875509560160",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSystickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x248 register",
      "register_name": "REG_0x248",
      "sequence_number": 74,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSystickClkFreq",
        "line": 2109
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 222,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 222
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010FC",
      "basic_block_id": "CLOCK_GetSystickClkFreq_BB_110875509560304",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSystickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x252 register",
      "register_name": "REG_0x252",
      "sequence_number": 75,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSystickClkFreq",
        "line": 2128
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 223,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 223
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001134",
      "basic_block_id": "CLOCK_GetI3cClkFreq_BB_110875509610656",
      "bits_modified": [],
      "call_stack": "CLOCK_GetI3cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x308 register",
      "register_name": "REG_0x308",
      "sequence_number": 76,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetI3cClkFreq",
        "line": 2168
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 224,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 224
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001134",
      "basic_block_id": "CLOCK_GetI3cClkFreq_BB_110875509613040",
      "bits_modified": [],
      "call_stack": "CLOCK_GetI3cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x308 register",
      "register_name": "REG_0x308",
      "sequence_number": 77,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetI3cClkFreq",
        "line": 2170
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 225,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 225
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001144",
      "basic_block_id": "CLOCK_GetI3cClkFreq_BB_110875509613184",
      "bits_modified": [],
      "call_stack": "CLOCK_GetI3cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x324 register",
      "register_name": "REG_0x324",
      "sequence_number": 78,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetI3cClkFreq",
        "line": 2194
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 226,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 226
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061090",
      "basic_block_id": "CLOCK_GetMicfilClkFreq_BB_110875509642496",
      "bits_modified": [],
      "call_stack": "CLOCK_GetMicfilClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x144 register",
      "register_name": "REG_0x144",
      "sequence_number": 79,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetMicfilClkFreq",
        "line": 2676
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 227,
      "current_value": "0x00000001",
      "hardware_validated": true,
      "final_sequence": 227
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061090",
      "basic_block_id": "CLOCK_GetMicfilClkFreq_BB_110875509644800",
      "bits_modified": [],
      "call_stack": "CLOCK_GetMicfilClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x144 register",
      "register_name": "REG_0x144",
      "sequence_number": 80,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetMicfilClkFreq",
        "line": 2678
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 228,
      "current_value": "0x00000001",
      "hardware_validated": true,
      "final_sequence": 228
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061094",
      "basic_block_id": "CLOCK_GetMicfilClkFreq_BB_110875509644944",
      "bits_modified": [],
      "call_stack": "CLOCK_GetMicfilClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x148 register",
      "register_name": "REG_0x148",
      "sequence_number": 81,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetMicfilClkFreq",
        "line": 2702
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 229,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 229
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061098",
      "basic_block_id": "CLOCK_GetLPI2cClkFreq_BB_110875509700928",
      "bits_modified": [],
      "call_stack": "CLOCK_GetLPI2cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x152 register",
      "register_name": "REG_0x152",
      "sequence_number": 82,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetLPI2cClkFreq",
        "line": 2820
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 230,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 230
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061098",
      "basic_block_id": "CLOCK_GetLPI2cClkFreq_BB_110875509705216",
      "bits_modified": [],
      "call_stack": "CLOCK_GetLPI2cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x152 register",
      "register_name": "REG_0x152",
      "sequence_number": 83,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetLPI2cClkFreq",
        "line": 2822
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 231,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 231
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006109C",
      "basic_block_id": "CLOCK_GetLPI2cClkFreq_BB_110875509705360",
      "bits_modified": [],
      "call_stack": "CLOCK_GetLPI2cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x156 register",
      "register_name": "REG_0x156",
      "sequence_number": 84,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetLPI2cClkFreq",
        "line": 2845
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 232,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 232
    },
    {
      "access_type": "volatile_read",
      "address": "0x40003008",
      "basic_block_id": "CLOCK_CalFroFreq_BB_110875509815456",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access PSCCTL2 register",
      "register_name": "PSCCTL2",
      "sequence_number": 85,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 599
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 233,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 233
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_CalFroFreq_BB_110875509831392",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 86,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 605
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 234,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 234
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_CalFroFreq_BB_110875509832432",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 87,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 607
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 235,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 235
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_CalFroFreq_BB_110875509839360",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 88,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 609
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 236,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 236
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_CalFroFreq_BB_110875509846928",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 89,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 611
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 237,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 237
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_CalFroFreq_BB_110875509846928",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 90,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 612
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 238,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 238
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_CalFroFreq_BB_110875509846928",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 20,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 91,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 613
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 239,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 239
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_GetFroFlags_BB_110875509873952",
      "bits_modified": [],
      "call_stack": "CLOCK_GetFroFlags",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 92,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetFroFlags",
        "line": 666
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 240,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 240
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061030",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_110875509884784",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x48",
      "sequence_number": 93,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 678
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 241,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 241
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001060",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_110875509891248",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x96",
      "sequence_number": 94,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 685
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 242,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 242
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001060",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_110875509896192",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x96",
      "sequence_number": 95,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 691
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 243,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 243
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_110875509900688",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 96,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 707
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 244,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 244
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_110875509900688",
      "bits_modified": [
        "bit_0",
        "bit_1",
        "bit_2",
        "bit_3",
        "bit_4",
        "bit_5",
        "bit_6",
        "bit_7",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 11,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 97,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 707
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 245,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 245
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_110875509900688",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 16,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 98,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 708
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 246,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 246
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_110875509940800",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 99,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 743
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 247,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 247
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_110875509940800",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 50,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 100,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 750
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 248,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 248
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_110875509940800",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 76,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 101,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 756
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 249,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 249
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_110875510004256",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 7,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 102,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 760
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 250,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 250
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_110875510010176",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 103,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 765
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 251,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 251
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_110875510010320",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 104,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 769
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 252,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 252
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_110875510012944",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 105,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 772
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 253,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 253
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_110875509918992",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 106,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 783
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 254,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 254
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_GetXtalInClkFreq_BB_110875509994560",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXtalInClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 107,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h",
        "function": "CLOCK_GetXtalInClkFreq",
        "line": 2186
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 255,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 255
    },
    {
      "access_type": "volatile_write",
      "address": "0x40003018",
      "basic_block_id": "CLOCK_EnableFroClkFreqCloseLoop_BB_110875510042288",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroClkFreqCloseLoop",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 13,
      "peripheral_name": "CLKCTL1",
      "purpose": "Enable CLKCTL1 functionality",
      "register_name": "REG_0x24",
      "sequence_number": 108,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkFreqCloseLoop",
        "line": 819
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 256,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 256
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroClkFreqCloseLoop_BB_110875510058768",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkFreqCloseLoop",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 5,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 109,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkFreqCloseLoop",
        "line": 845
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 257,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 257
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_ConfigFroTrim_BB_110875510069696",
      "bits_modified": [],
      "call_stack": "CLOCK_ConfigFroTrim",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 7,
      "peripheral_name": "SYSCON0",
      "purpose": "Configure SYSCON0 settings",
      "register_name": "AHBMATPRIO",
      "sequence_number": 110,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_ConfigFroTrim",
        "line": 807
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 258,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 258
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_ConfigFroTrim_BB_110875510069696",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_ConfigFroTrim",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 25,
      "peripheral_name": "SYSCON0",
      "purpose": "Configure SYSCON0 settings",
      "register_name": "AHBMATPRIO",
      "sequence_number": 111,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_ConfigFroTrim",
        "line": 807
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 259,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 259
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_DisableFro_BB_110875510099680",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableFro",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "SYSCON0",
      "purpose": "Disable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 112,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableFro",
        "line": 858
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 260,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 260
    },
    {
      "access_type": "volatile_write",
      "address": "0x40003010",
      "basic_block_id": "CLOCK_DisableFro_BB_110875510099680",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableFro",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "CLKCTL1",
      "purpose": "Disable CLKCTL1 functionality",
      "register_name": "PSCCTL4",
      "sequence_number": 113,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableFro",
        "line": 862
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 261,
      "current_value": "0x80000400",
      "hardware_validated": true,
      "final_sequence": 261
    },
    {
      "access_type": "volatile_write",
      "address": "0x40003010",
      "basic_block_id": "CLOCK_InitMainPll_BB_110875510106400",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_InitMainPll",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL1",
      "purpose": "Initialize CLKCTL1 controller",
      "register_name": "PSCCTL4",
      "sequence_number": 114,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_InitMainPll",
        "line": 876
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 262,
      "current_value": "0x80000400",
      "hardware_validated": true,
      "final_sequence": 262
    },
    {
      "access_type": "volatile_write",
      "address": "0x40003018",
      "basic_block_id": "CLOCK_InitMainPll_BB_110875510106400",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_InitMainPll",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 27,
      "peripheral_name": "CLKCTL1",
      "purpose": "Initialize CLKCTL1 controller",
      "register_name": "REG_0x24",
      "sequence_number": 115,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_InitMainPll",
        "line": 891
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 263,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 263
    },
    {
      "access_type": "volatile_write",
      "address": "0x40003010",
      "basic_block_id": "CLOCK_InitAudioPll_BB_110875510171504",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_InitAudioPll",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL1",
      "purpose": "Initialize CLKCTL1 controller",
      "register_name": "PSCCTL4",
      "sequence_number": 116,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_InitAudioPll",
        "line": 950
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 264,
      "current_value": "0x80000400",
      "hardware_validated": true,
      "final_sequence": 264
    },
    {
      "access_type": "volatile_write",
      "address": "0x40003018",
      "basic_block_id": "CLOCK_InitAudioPll_BB_110875510171504",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_InitAudioPll",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 27,
      "peripheral_name": "CLKCTL1",
      "purpose": "Initialize CLKCTL1 controller",
      "register_name": "REG_0x24",
      "sequence_number": 117,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_InitAudioPll",
        "line": 966
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 265,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 265
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_GetOsc32KFreq_BB_110875510299312",
      "bits_modified": [],
      "call_stack": "CLOCK_GetOsc32KFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 118,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetOsc32KFreq",
        "line": 1090
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 266,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 266
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001060",
      "basic_block_id": "CLOCK_EnableFro0ClkForDomain_BB_110875509491104",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFro0ClkForDomain",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x96",
      "sequence_number": 119,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFro0ClkForDomain",
        "line": 1133
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 267,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 267
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001068",
      "basic_block_id": "CLOCK_EnableFro0ClkForDomain_BB_110875510333024",
      "bits_modified": [
        "bit_7",
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "CLOCK_EnableFro0ClkForDomain",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x104",
      "sequence_number": 120,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFro0ClkForDomain",
        "line": 1141
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 268,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 268
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001078",
      "basic_block_id": "CLOCK_GetComputeBaseClkFreq_BB_110875510335984",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL2_CLR register",
      "register_name": "PSCCTL2_CLR",
      "sequence_number": 121,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeBaseClkFreq",
        "line": 1148
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 269,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 269
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000107C",
      "basic_block_id": "CLOCK_GetComputeDspBaseClkFreq_BB_110875510349952",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeDspBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL3_CLR register",
      "register_name": "PSCCTL3_CLR",
      "sequence_number": 122,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeDspBaseClkFreq",
        "line": 1176
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 270,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 270
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001080",
      "basic_block_id": "CLOCK_GetVdd2ComBaseClkFreq_BB_110875510363872",
      "bits_modified": [],
      "call_stack": "CLOCK_GetVdd2ComBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL4_CLR register",
      "register_name": "PSCCTL4_CLR",
      "sequence_number": 123,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetVdd2ComBaseClkFreq",
        "line": 1204
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 271,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 271
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001158",
      "basic_block_id": "CLOCK_GetComputeAudioClkFreq_BB_110875510376272",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeAudioClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x344 register",
      "register_name": "REG_0x344",
      "sequence_number": 124,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeAudioClkFreq",
        "line": 1230
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 272,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 272
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_GetSenseAudioClkFreq_BB_110875510416896",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSenseAudioClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 125,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSenseAudioClkFreq",
        "line": 1254
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 273,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 273
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001104",
      "basic_block_id": "CLOCK_GetFCClkFreq_BB_110875510424064",
      "bits_modified": [],
      "call_stack": "CLOCK_GetFCClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x260 register",
      "register_name": "REG_0x260",
      "sequence_number": 126,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetFCClkFreq",
        "line": 1267
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 274,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 274
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001104",
      "basic_block_id": "CLOCK_GetFCClkFreq_BB_110875510424064",
      "bits_modified": [],
      "call_stack": "CLOCK_GetFCClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x260 register",
      "register_name": "REG_0x260",
      "sequence_number": 127,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetFCClkFreq",
        "line": 1268
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 275,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 275
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001105",
      "basic_block_id": "CLOCK_GetFCClkFreq_BB_110875510424064",
      "bits_modified": [],
      "call_stack": "CLOCK_GetFCClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 17,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x261 register",
      "register_name": "REG_0x261",
      "sequence_number": 128,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetFCClkFreq",
        "line": 1269
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 276,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 276
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_GetSysOscFreq_BB_110875510488448",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSysOscFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 129,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h",
        "function": "CLOCK_GetSysOscFreq",
        "line": 2347
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 277,
      "current_value": "0x0000001C",
      "hardware_validated": true,
      "final_sequence": 277
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061028",
      "basic_block_id": "CLOCK_GetSenseBaseClkFreq_BB_110875510492624",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSenseBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x40 register",
      "register_name": "REG_0x40",
      "sequence_number": 130,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSenseBaseClkFreq",
        "line": 1370
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 278,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 278
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061028",
      "basic_block_id": "CLOCK_GetSenseBaseClkFreq_BB_110875510492624",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSenseBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 8,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x40 register",
      "register_name": "REG_0x40",
      "sequence_number": 131,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSenseBaseClkFreq",
        "line": 1373
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 279,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 279
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061048",
      "basic_block_id": "CLOCK_GetSenseMainClkFreq_BB_110875510509568",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSenseMainClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x72 register",
      "register_name": "REG_0x72",
      "sequence_number": 132,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSenseMainClkFreq",
        "line": 1495
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 280,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 280
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061040",
      "basic_block_id": "CLOCK_GetSenseMainClkFreq_BB_110875510513728",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSenseMainClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access PRSTCTL0_SET register",
      "register_name": "PRSTCTL0_SET",
      "sequence_number": 133,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSenseMainClkFreq",
        "line": 1518
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 281,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 281
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061030",
      "basic_block_id": "CLOCK_EnableFro2ClkForDomain_BB_110875510563584",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFro2ClkForDomain",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x48",
      "sequence_number": 134,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFro2ClkForDomain",
        "line": 1647
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 282,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 282
    },
    {
      "access_type": "volatile_write",
      "address": "0x40061038",
      "basic_block_id": "CLOCK_EnableFro2ClkForDomain_BB_110875510567792",
      "bits_modified": [
        "bit_7",
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "CLOCK_EnableFro2ClkForDomain",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x56",
      "sequence_number": 135,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFro2ClkForDomain",
        "line": 1655
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 283,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 283
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061084",
      "basic_block_id": "CLOCK_GetWakeClk32KFreq_BB_110875510637488",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWakeClk32KFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x132 register",
      "register_name": "REG_0x132",
      "sequence_number": 136,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWakeClk32KFreq",
        "line": 1887
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 284,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 284
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061088",
      "basic_block_id": "CLOCK_GetWakeClk32KFreq_BB_110875510641280",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWakeClk32KFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x136 register",
      "register_name": "REG_0x136",
      "sequence_number": 137,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWakeClk32KFreq",
        "line": 1899
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 285,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 285
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010DC",
      "basic_block_id": "CLOCK_GetUtickClkFreq_BB_110875509736176",
      "bits_modified": [],
      "call_stack": "CLOCK_GetUtickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x220 register",
      "register_name": "REG_0x220",
      "sequence_number": 138,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetUtickClkFreq",
        "line": 2037
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 286,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 286
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010DC",
      "basic_block_id": "CLOCK_GetUtickClkFreq_BB_110875510652000",
      "bits_modified": [],
      "call_stack": "CLOCK_GetUtickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x220 register",
      "register_name": "REG_0x220",
      "sequence_number": 139,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetUtickClkFreq",
        "line": 2039
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 287,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 287
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010E0",
      "basic_block_id": "CLOCK_GetUtickClkFreq_BB_110875510652144",
      "bits_modified": [],
      "call_stack": "CLOCK_GetUtickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x224 register",
      "register_name": "REG_0x224",
      "sequence_number": 140,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetUtickClkFreq",
        "line": 2058
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 288,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 288
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001120",
      "basic_block_id": "CLOCK_GetCTimerClkFreq_BB_110875509755376",
      "bits_modified": [],
      "call_stack": "CLOCK_GetCTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x288 register",
      "register_name": "REG_0x288",
      "sequence_number": 141,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetCTimerClkFreq",
        "line": 2135
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 289,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 289
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001120",
      "basic_block_id": "CLOCK_GetCTimerClkFreq_BB_110875510669328",
      "bits_modified": [],
      "call_stack": "CLOCK_GetCTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x288 register",
      "register_name": "REG_0x288",
      "sequence_number": 142,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetCTimerClkFreq",
        "line": 2137
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 290,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 290
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001118",
      "basic_block_id": "CLOCK_GetCTimerClkFreq_BB_110875510672912",
      "bits_modified": [],
      "call_stack": "CLOCK_GetCTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x280 register",
      "register_name": "REG_0x280",
      "sequence_number": 143,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetCTimerClkFreq",
        "line": 2161
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 291,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 291
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001128",
      "basic_block_id": "CLOCK_GetTrngClkFreq_BB_110875510690912",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTrngClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x296 register",
      "register_name": "REG_0x296",
      "sequence_number": 144,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTrngClkFreq",
        "line": 2201
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 292,
      "current_value": "0x0000007F",
      "hardware_validated": true,
      "final_sequence": 292
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001128",
      "basic_block_id": "CLOCK_GetTrngClkFreq_BB_110875510693296",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTrngClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x296 register",
      "register_name": "REG_0x296",
      "sequence_number": 145,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTrngClkFreq",
        "line": 2203
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 293,
      "current_value": "0x0000007F",
      "hardware_validated": true,
      "final_sequence": 293
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000112C",
      "basic_block_id": "CLOCK_GetTrngClkFreq_BB_110875510693440",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTrngClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x300 register",
      "register_name": "REG_0x300",
      "sequence_number": 146,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTrngClkFreq",
        "line": 2227
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 294,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 294
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010AC",
      "basic_block_id": "CLOCK_GetTpiuClkFreq_BB_110875510708608",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTpiuClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x172 register",
      "register_name": "REG_0x172",
      "sequence_number": 147,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTpiuClkFreq",
        "line": 2234
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 295,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 295
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010AC",
      "basic_block_id": "CLOCK_GetTpiuClkFreq_BB_110875510710944",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTpiuClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x172 register",
      "register_name": "REG_0x172",
      "sequence_number": 148,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTpiuClkFreq",
        "line": 2236
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 296,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 296
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010B0",
      "basic_block_id": "CLOCK_GetTpiuClkFreq_BB_110875510711088",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTpiuClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x176 register",
      "register_name": "REG_0x176",
      "sequence_number": 149,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTpiuClkFreq",
        "line": 2260
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 297,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 297
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000110C",
      "basic_block_id": "CLOCK_GetSaiClkFreq_BB_110875510725248",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSaiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x268 register",
      "register_name": "REG_0x268",
      "sequence_number": 150,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSaiClkFreq",
        "line": 2267
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 298,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 298
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000110C",
      "basic_block_id": "CLOCK_GetSaiClkFreq_BB_110875510727632",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSaiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x268 register",
      "register_name": "REG_0x268",
      "sequence_number": 151,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSaiClkFreq",
        "line": 2269
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 299,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 299
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001110",
      "basic_block_id": "CLOCK_GetSaiClkFreq_BB_110875510727776",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSaiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x272 register",
      "register_name": "REG_0x272",
      "sequence_number": 152,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSaiClkFreq",
        "line": 2293
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 300,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 300
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006106C",
      "basic_block_id": "CLOCK_GetSdAdcClkFreq_BB_110875510741952",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSdAdcClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x108 register",
      "register_name": "REG_0x108",
      "sequence_number": 153,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSdAdcClkFreq",
        "line": 2610
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 301,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 301
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006106C",
      "basic_block_id": "CLOCK_GetSdAdcClkFreq_BB_110875510744288",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSdAdcClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x108 register",
      "register_name": "REG_0x108",
      "sequence_number": 154,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSdAdcClkFreq",
        "line": 2612
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 302,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 302
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061070",
      "basic_block_id": "CLOCK_GetSdAdcClkFreq_BB_110875510744432",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSdAdcClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access PRSTCTL0_CLR register",
      "register_name": "PRSTCTL0_CLR",
      "sequence_number": 155,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSdAdcClkFreq",
        "line": 2636
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 303,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 303
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061060",
      "basic_block_id": "CLOCK_GetOSTimerClkFreq_BB_110875510758528",
      "bits_modified": [],
      "call_stack": "CLOCK_GetOSTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x96 register",
      "register_name": "REG_0x96",
      "sequence_number": 156,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetOSTimerClkFreq",
        "line": 2643
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 304,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 304
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061060",
      "basic_block_id": "CLOCK_GetOSTimerClkFreq_BB_110875510760864",
      "bits_modified": [],
      "call_stack": "CLOCK_GetOSTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x96 register",
      "register_name": "REG_0x96",
      "sequence_number": 157,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetOSTimerClkFreq",
        "line": 2645
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 305,
      "current_value": "0x00000000",
      "hardware_validated": true,
      "final_sequence": 305
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061064",
      "basic_block_id": "CLOCK_GetOSTimerClkFreq_BB_110875510761008",
      "bits_modified": [],
      "call_stack": "CLOCK_GetOSTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x100 register",
      "register_name": "REG_0x100",
      "sequence_number": 158,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetOSTimerClkFreq",
        "line": 2669
      },
      "value_read": null,
      "value_written": null,
      "source_file": "fsl_clock_functions",
      "llvm_sequence": 306,
      "current_value": "READ_ERROR",
      "hardware_validated": true,
      "final_sequence": 306
    }
  ]
}