<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1008pt" height="638pt"
 viewBox="0.00 0.00 1008.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-634 1004,-634 1004,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 980,-8 980,-8 986,-8 992,-14 992,-20 992,-20 992,-610 992,-610 992,-616 986,-622 980,-622 980,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="500" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="500" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 972,-16 972,-16 978,-16 984,-22 984,-28 984,-28 984,-564 984,-564 984,-570 978,-576 972,-576 972,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="500" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="500" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decoder=system.cpu.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 850,-24 850,-24 856,-24 862,-30 862,-36 862,-36 862,-334 862,-334 862,-340 856,-346 850,-346 850,-346 36,-346 36,-346 30,-346 24,-340 24,-334 24,-334 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="443" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="443" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;dtb_walker=system.cpu.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;itb_walker=system.cpu.mmu.itb_walker&#10;&#13;elease_se=system.cpu.isa.release_se&#10;stage2_dtb=system.cpu.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M248,-155C248,-155 842,-155 842,-155 848,-155 854,-161 854,-167 854,-167 854,-288 854,-288 854,-294 848,-300 842,-300 842,-300 248,-300 248,-300 242,-300 236,-294 236,-288 236,-288 236,-167 236,-167 236,-161 242,-155 248,-155"/>
<text text-anchor="middle" x="545" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="545" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M735,-163C735,-163 834,-163 834,-163 840,-163 846,-169 846,-175 846,-175 846,-242 846,-242 846,-248 840,-254 834,-254 834,-254 735,-254 735,-254 729,-254 723,-248 723,-242 723,-242 723,-175 723,-175 723,-169 729,-163 735,-163"/>
<text text-anchor="middle" x="784.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="784.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust13"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M604,-163C604,-163 703,-163 703,-163 709,-163 715,-169 715,-175 715,-175 715,-242 715,-242 715,-248 709,-254 703,-254 703,-254 604,-254 604,-254 598,-254 592,-248 592,-242 592,-242 592,-175 592,-175 592,-169 598,-163 604,-163"/>
<text text-anchor="middle" x="653.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="653.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust15" class="cluster">
<title>cluster_system_cpu_mmu_stage2_itb_walker</title>
<g id="a_clust15"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M430,-163C430,-163 572,-163 572,-163 578,-163 584,-169 584,-175 584,-175 584,-242 584,-242 584,-248 578,-254 572,-254 572,-254 430,-254 430,-254 424,-254 418,-248 418,-242 418,-242 418,-175 418,-175 418,-169 424,-163 430,-163"/>
<text text-anchor="middle" x="501" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="501" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_system_cpu_mmu_stage2_dtb_walker</title>
<g id="a_clust17"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M256,-163C256,-163 398,-163 398,-163 404,-163 410,-169 410,-175 410,-175 410,-242 410,-242 410,-248 404,-254 398,-254 398,-254 256,-254 256,-254 250,-254 244,-248 244,-242 244,-242 244,-175 244,-175 244,-169 250,-163 256,-163"/>
<text text-anchor="middle" x="327" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="327" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust25" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust25"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M265,-32C265,-32 427,-32 427,-32 433,-32 439,-38 439,-44 439,-44 439,-111 439,-111 439,-117 433,-123 427,-123 427,-123 265,-123 265,-123 259,-123 253,-117 253,-111 253,-111 253,-44 253,-44 253,-38 259,-32 265,-32"/>
<text text-anchor="middle" x="346" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="346" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust31" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust31"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M569,-32C569,-32 731,-32 731,-32 737,-32 743,-38 743,-44 743,-44 743,-111 743,-111 743,-117 737,-123 731,-123 731,-123 569,-123 569,-123 563,-123 557,-117 557,-111 557,-111 557,-44 557,-44 557,-38 563,-32 569,-32"/>
<text text-anchor="middle" x="650" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="650" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust42" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust42"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M718,-354C718,-354 954,-354 954,-354 960,-354 966,-360 966,-366 966,-366 966,-433 966,-433 966,-439 960,-445 954,-445 954,-445 718,-445 718,-445 712,-445 706,-439 706,-433 706,-433 706,-366 706,-366 706,-360 712,-354 718,-354"/>
<text text-anchor="middle" x="836" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="836" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust45" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust45"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M904,-163C904,-163 964,-163 964,-163 970,-163 976,-169 976,-175 976,-175 976,-242 976,-242 976,-248 970,-254 964,-254 964,-254 904,-254 904,-254 898,-254 892,-248 892,-242 892,-242 892,-175 892,-175 892,-169 898,-163 904,-163"/>
<text text-anchor="middle" x="934" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="934" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M734.5,-493.5C734.5,-493.5 801.5,-493.5 801.5,-493.5 807.5,-493.5 813.5,-499.5 813.5,-505.5 813.5,-505.5 813.5,-517.5 813.5,-517.5 813.5,-523.5 807.5,-529.5 801.5,-529.5 801.5,-529.5 734.5,-529.5 734.5,-529.5 728.5,-529.5 722.5,-523.5 722.5,-517.5 722.5,-517.5 722.5,-505.5 722.5,-505.5 722.5,-499.5 728.5,-493.5 734.5,-493.5"/>
<text text-anchor="middle" x="768" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node12" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M726,-362.5C726,-362.5 810,-362.5 810,-362.5 816,-362.5 822,-368.5 822,-374.5 822,-374.5 822,-386.5 822,-386.5 822,-392.5 816,-398.5 810,-398.5 810,-398.5 726,-398.5 726,-398.5 720,-398.5 714,-392.5 714,-386.5 714,-386.5 714,-374.5 714,-374.5 714,-368.5 720,-362.5 726,-362.5"/>
<text text-anchor="middle" x="768" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M768,-493.37C768,-471.78 768,-434.41 768,-408.85"/>
<polygon fill="black" stroke="black" points="771.5,-408.7 768,-398.7 764.5,-408.7 771.5,-408.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-171.5C44,-171.5 106,-171.5 106,-171.5 112,-171.5 118,-177.5 118,-183.5 118,-183.5 118,-195.5 118,-195.5 118,-201.5 112,-207.5 106,-207.5 106,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="75" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M273.5,-40.5C273.5,-40.5 320.5,-40.5 320.5,-40.5 326.5,-40.5 332.5,-46.5 332.5,-52.5 332.5,-52.5 332.5,-64.5 332.5,-64.5 332.5,-70.5 326.5,-76.5 320.5,-76.5 320.5,-76.5 273.5,-76.5 273.5,-76.5 267.5,-76.5 261.5,-70.5 261.5,-64.5 261.5,-64.5 261.5,-52.5 261.5,-52.5 261.5,-46.5 267.5,-40.5 273.5,-40.5"/>
<text text-anchor="middle" x="297" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M101.53,-171.37C109.94,-166.04 119.31,-160.2 128,-155 171.54,-128.96 222.32,-100.52 256.76,-81.51"/>
<polygon fill="black" stroke="black" points="258.52,-84.54 265.59,-76.64 255.14,-78.4 258.52,-84.54"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M148.5,-171.5C148.5,-171.5 215.5,-171.5 215.5,-171.5 221.5,-171.5 227.5,-177.5 227.5,-183.5 227.5,-183.5 227.5,-195.5 227.5,-195.5 227.5,-201.5 221.5,-207.5 215.5,-207.5 215.5,-207.5 148.5,-207.5 148.5,-207.5 142.5,-207.5 136.5,-201.5 136.5,-195.5 136.5,-195.5 136.5,-183.5 136.5,-183.5 136.5,-177.5 142.5,-171.5 148.5,-171.5"/>
<text text-anchor="middle" x="182" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M577.5,-40.5C577.5,-40.5 624.5,-40.5 624.5,-40.5 630.5,-40.5 636.5,-46.5 636.5,-52.5 636.5,-52.5 636.5,-64.5 636.5,-64.5 636.5,-70.5 630.5,-76.5 624.5,-76.5 624.5,-76.5 577.5,-76.5 577.5,-76.5 571.5,-76.5 565.5,-70.5 565.5,-64.5 565.5,-64.5 565.5,-52.5 565.5,-52.5 565.5,-46.5 571.5,-40.5 577.5,-40.5"/>
<text text-anchor="middle" x="601" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M207,-171.36C216.89,-165.32 228.6,-159.03 240,-155 326.11,-124.54 354.95,-147.3 443,-123 482.26,-112.17 525.01,-94.61 556.14,-80.7"/>
<polygon fill="black" stroke="black" points="557.73,-83.81 565.41,-76.51 554.85,-77.44 557.73,-83.81"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M753,-171.5C753,-171.5 783,-171.5 783,-171.5 789,-171.5 795,-177.5 795,-183.5 795,-183.5 795,-195.5 795,-195.5 795,-201.5 789,-207.5 783,-207.5 783,-207.5 753,-207.5 753,-207.5 747,-207.5 741,-201.5 741,-195.5 741,-195.5 741,-183.5 741,-183.5 741,-177.5 747,-171.5 753,-171.5"/>
<text text-anchor="middle" x="768" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M665,-171.5C665,-171.5 695,-171.5 695,-171.5 701,-171.5 707,-177.5 707,-183.5 707,-183.5 707,-195.5 707,-195.5 707,-201.5 701,-207.5 695,-207.5 695,-207.5 665,-207.5 665,-207.5 659,-207.5 653,-201.5 653,-195.5 653,-195.5 653,-183.5 653,-183.5 653,-177.5 659,-171.5 665,-171.5"/>
<text text-anchor="middle" x="680" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_stage2_itb_walker_port -->
<g id="node6" class="node">
<title>system_cpu_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M534,-171.5C534,-171.5 564,-171.5 564,-171.5 570,-171.5 576,-177.5 576,-183.5 576,-183.5 576,-195.5 576,-195.5 576,-201.5 570,-207.5 564,-207.5 564,-207.5 534,-207.5 534,-207.5 528,-207.5 522,-201.5 522,-195.5 522,-195.5 522,-183.5 522,-183.5 522,-177.5 528,-171.5 534,-171.5"/>
<text text-anchor="middle" x="549" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_stage2_dtb_walker_port -->
<g id="node7" class="node">
<title>system_cpu_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M360,-171.5C360,-171.5 390,-171.5 390,-171.5 396,-171.5 402,-177.5 402,-183.5 402,-183.5 402,-195.5 402,-195.5 402,-201.5 396,-207.5 390,-207.5 390,-207.5 360,-207.5 360,-207.5 354,-207.5 348,-201.5 348,-195.5 348,-195.5 348,-183.5 348,-183.5 348,-177.5 354,-171.5 360,-171.5"/>
<text text-anchor="middle" x="375" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M363,-40.5C363,-40.5 419,-40.5 419,-40.5 425,-40.5 431,-46.5 431,-52.5 431,-52.5 431,-64.5 431,-64.5 431,-70.5 425,-76.5 419,-76.5 419,-76.5 363,-76.5 363,-76.5 357,-76.5 351,-70.5 351,-64.5 351,-64.5 351,-52.5 351,-52.5 351,-46.5 357,-40.5 363,-40.5"/>
<text text-anchor="middle" x="391" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M667,-40.5C667,-40.5 723,-40.5 723,-40.5 729,-40.5 735,-46.5 735,-52.5 735,-52.5 735,-64.5 735,-64.5 735,-70.5 729,-76.5 723,-76.5 723,-76.5 667,-76.5 667,-76.5 661,-76.5 655,-70.5 655,-64.5 655,-64.5 655,-52.5 655,-52.5 655,-46.5 661,-40.5 667,-40.5"/>
<text text-anchor="middle" x="695" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M768,-352.16C768,-312.61 768,-240.59 768,-207.7"/>
<polygon fill="black" stroke="black" points="764.5,-352.39 768,-362.39 771.5,-352.39 764.5,-352.39"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M727.75,-355.89C724.48,-352.87 721.48,-349.57 719,-346 688.77,-302.61 681.93,-237.97 680.41,-207.53"/>
<polygon fill="black" stroke="black" points="725.82,-358.83 735.78,-362.45 730.25,-353.41 725.82,-358.83"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_itb_walker_port -->
<g id="edge8" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M704.02,-374.84C659.27,-370.27 604.63,-361.64 588,-346 549.07,-309.4 546.6,-240.23 547.79,-207.93"/>
<polygon fill="black" stroke="black" points="703.7,-378.33 713.99,-375.81 704.37,-371.36 703.7,-378.33"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_dtb_walker_port -->
<g id="edge9" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M703.79,-377.39C607.71,-373.65 435.46,-364.44 414,-346 373.15,-310.91 371.77,-240.02 373.53,-207.5"/>
<polygon fill="black" stroke="black" points="703.85,-380.9 713.98,-377.78 704.12,-373.9 703.85,-380.9"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M820.02,-358.41C836.17,-351.83 849.86,-346.21 850,-346 861.83,-328.38 864.18,-170.79 850,-155 805.65,-105.61 617.47,-138.81 553,-123 507.96,-111.96 458.69,-91.33 426.46,-76.58"/>
<polygon fill="black" stroke="black" points="818.25,-355.35 810.31,-362.36 820.89,-361.83 818.25,-355.35"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge5" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M816.9,-358.76C821.63,-357.04 826.38,-355.42 831,-354 847.08,-349.05 857.43,-359.09 868,-346 894.65,-312.97 889.57,-191.55 868,-155 839.49,-106.69 776.83,-81.14 735.27,-68.97"/>
<polygon fill="black" stroke="black" points="815.4,-355.59 807.28,-362.4 817.87,-362.13 815.4,-355.59"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node13" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M852,-362.5C852,-362.5 946,-362.5 946,-362.5 952,-362.5 958,-368.5 958,-374.5 958,-374.5 958,-386.5 958,-386.5 958,-392.5 952,-398.5 946,-398.5 946,-398.5 852,-398.5 852,-398.5 846,-398.5 840,-392.5 840,-386.5 840,-386.5 840,-374.5 840,-374.5 840,-368.5 846,-362.5 852,-362.5"/>
<text text-anchor="middle" x="899" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node14" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M914,-171.5C914,-171.5 944,-171.5 944,-171.5 950,-171.5 956,-177.5 956,-183.5 956,-183.5 956,-195.5 956,-195.5 956,-201.5 950,-207.5 944,-207.5 944,-207.5 914,-207.5 914,-207.5 908,-207.5 902,-201.5 902,-195.5 902,-195.5 902,-183.5 902,-183.5 902,-177.5 908,-171.5 914,-171.5"/>
<text text-anchor="middle" x="929" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge10" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M901.72,-362.39C906.93,-329.52 918.4,-257.26 924.68,-217.7"/>
<polygon fill="black" stroke="black" points="928.16,-218.13 926.27,-207.7 921.24,-217.03 928.16,-218.13"/>
</g>
</g>
</svg>
