Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Sep 09 10:25:16 2019

drc -z top_level.ncd top_level.pcf

INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   Inst_clocking_pll/DCM_SP_INST, consult the device Interactive Data Sheet.
DRC detected 0 errors and 0 warnings.
