

================================================================
== Vitis HLS Report for 'solve_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6'
================================================================
* Date:           Tue Apr  4 19:45:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.316 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  1.080 us|  1.080 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_133_5_VITIS_LOOP_135_6  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     275|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      60|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      141|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      141|     398|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_43_32_1_1_U728  |mux_43_32_1_1  |        0|   0|  0|  20|    0|
    |mux_43_32_1_1_U729  |mux_43_32_1_1  |        0|   0|  0|  20|    0|
    |mux_43_32_1_1_U730  |mux_43_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  60|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln133_1_fu_198_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln133_fu_222_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln135_fu_410_p2       |         +|   0|  0|  10|           3|           1|
    |and_ln139_1_fu_344_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln139_2_fu_364_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln139_fu_324_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln133_fu_192_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln135_fu_228_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln137_fu_308_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln139_1_fu_338_p2    |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln139_2_fu_358_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln139_fu_318_p2      |      icmp|   0|  0|   8|           2|           2|
    |or_ln139_1_fu_384_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln139_2_fu_396_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln139_fu_390_p2        |        or|   0|  0|   2|           1|           1|
    |U_index_5_fu_370_p3       |    select|   0|  0|  32|           1|          32|
    |U_index_6_fu_350_p3       |    select|   0|  0|  32|           1|          32|
    |U_index_7_fu_330_p3       |    select|   0|  0|  32|           1|          32|
    |U_index_fu_402_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln108_1_fu_270_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln108_2_fu_278_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln108_fu_234_p3    |    select|   0|  0|   3|           1|           1|
    |xor_ln137_fu_378_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 275|          71|         223|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                |   9|          2|    3|          6|
    |i_fu_90                                |   9|          2|    3|          6|
    |indvar_flatten6_fu_94                  |   9|          2|    5|         10|
    |j_fu_70                                |   9|          2|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   23|         46|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |U_index_1_fu_74        |  32|   0|   32|          0|
    |U_index_2_fu_78        |  32|   0|   32|          0|
    |U_index_3_fu_82        |  32|   0|   32|          0|
    |U_index_4_fu_86        |  32|   0|   32|          0|
    |ap_CS_fsm              |   1|   0|    1|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_fu_90                |   3|   0|    3|          0|
    |indvar_flatten6_fu_94  |   5|   0|    5|          0|
    |j_fu_70                |   3|   0|    3|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 141|   0|  141|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6|  return value|
|arr_6                 |   in|   32|     ap_none|                                             arr_6|        scalar|
|arr_7                 |   in|   32|     ap_none|                                             arr_7|        scalar|
|arr_8                 |   in|   32|     ap_none|                                             arr_8|        scalar|
|arr_9                 |   in|   32|     ap_none|                                             arr_9|        scalar|
|index                 |   in|   32|     ap_none|                                             index|        scalar|
|index_1               |   in|   32|     ap_none|                                           index_1|        scalar|
|index_2               |   in|   32|     ap_none|                                           index_2|        scalar|
|index_3               |   in|   32|     ap_none|                                           index_3|        scalar|
|U_index_8_out         |  out|   32|      ap_vld|                                     U_index_8_out|       pointer|
|U_index_8_out_ap_vld  |  out|    1|      ap_vld|                                     U_index_8_out|       pointer|
|U_index_7_out         |  out|   32|      ap_vld|                                     U_index_7_out|       pointer|
|U_index_7_out_ap_vld  |  out|    1|      ap_vld|                                     U_index_7_out|       pointer|
|U_index_6_out         |  out|   32|      ap_vld|                                     U_index_6_out|       pointer|
|U_index_6_out_ap_vld  |  out|    1|      ap_vld|                                     U_index_6_out|       pointer|
|U_index_5_out         |  out|   32|      ap_vld|                                     U_index_5_out|       pointer|
|U_index_5_out_ap_vld  |  out|    1|      ap_vld|                                     U_index_5_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+

