|--------------------------------------------|
|- ispLEVER Fitter Report File              -|
|- Version 1.5.00.05.39.l1                       -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|




Project_Summary
~~~~~~~~~~~~~~~

Project Name :          protein_1_set_2_dram
Project Path :          C:\Users\Bot2\Documents\Protein I_new_set\Set_2_DRAM
Project Fitted on :     Sun Jun 16 20:51:32 2013

Device :                M4A5-64/32
Package :               44PLCC
Speed :                 -10
Partnumber :            M4A5-64/32-10JC
Source Format :         Schematic_Verilog_HDL


// Project 'protein_1_set_2_dram' was Fitted Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Reading/DRC                                   0 sec
Partition                                     0 sec
Place                                         0 sec
Route                                         0 sec
Jedec/Report generation                       0 sec
                                         --------
Fitter                                   00:00:00


Design_Summary
~~~~~~~~~~~~~~
  Total Input Pins :                 20
  Total Output Pins :                12
  Total Bidir I/O Pins :              0
  Total Flip-Flops :                  9
  Total Product Terms :              44
  Total Reserved Pins :               0
  Total Reserved Blocks :             0


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                ..       ..     ..    -->    ..
  Clock/Input Pins                2        1      1    -->    50%
I/O Pins                         32       31      1    -->    96%
Logic Macrocells                 64       20     44    -->    31%
  Input Registers                32        1     31    -->     3%
  Unusable Macrocells            ..        0     ..

CSM Outputs/Total Block Inputs  132       70     62    -->    53%
Logical Product Terms           320       44    276    -->    13%
Product Term Clusters            64       15     49    -->    23%


Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                                                  # of PT  
                   I/O    Inp    Macrocells   Macrocells   logic  clusters 
          Fanin    Pins   Reg   Used Unusable  available    PTs   available  Pwr
---------------------------------------------------------------------------------
Maximum     33      8      8     --     --         16       80       16       -
---------------------------------------------------------------------------------
Block  A    17      8      0      3      0         13        4       15       Hi 
Block  B    13      8      0      4      0         12        6       14       Hi 
Block  C    26      7      0     10      0          6       28        7       Hi 
Block  D    14      8      1      3      0         13        6       13       Hi 
---------------------------------------------------------------------------------

<Note> Four rightmost columns above reflect last status of the placement process.
<Note> Pwr (Power) : Hi = High
                     Lo = Low.


Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No (1)
Block Reservation :                    No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes

@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Yes
  D/T Synthesis :                      Yes
  Clock Optimization :                 No
  Input Register Optimization :        Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          16
  Max. Equation Fanin :                32
  Keep Xor :                           Yes

@Utilization_options
  Max. % of macrocells used :          100
  Max. % of block inputs used :        100
  Max. % of segment lines used :       ---
  Max. % of macrocells used :          ---


@Import_Source_Constraint_Option       No

@Zero_Hold_Time                        No

@Pull_up                               Yes

@User_Signature                        #H0

@Output_Slew_Rate                      Default = Fast(2)

@Power                                 Default = High(2)


Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output, 
           Bidir and Burried Signal Lists.




Pinout_Listing
~~~~~~~~~~~~~~
      | Pin  |Blk |Assigned|
Pin No| Type |Pad |Pin     | Signal name
---------------------------------------------------------------
    1 |  GND |    |        |
    2 |  I_O | A7 |   *    |A1
3     |  I_O | A6 |   *    |A20
4     |  I_O | A5 |   *    |A2
5     |  I_O | A4 |   *    |A19
6     |  I_O | A3 |   *    |A3
7     |  I_O | A2 |   *    |A18
8     |  I_O | A1 |   *    |A4
9     |  I_O | A0 |   *    |A17
10    | JTAG |    |        |
11    | CkIn |    |   *    |cpu_clk
12    |  GND |    |        |
13    | JTAG |    |        |
14    |  I_O | B0 |   *    |A5
15    |  I_O | B1 |   *    |A16
16    |  I_O | B2 |   *    |A6
17    |  I_O | B3 |   *    |mux_switch
18    |  I_O | B4 |   *    |dram_ras2
19    |  I_O | B5 |   *    |dram_ras3
20    |  I_O | B6 |   *    |enab
21    |  I_O | B7 |   *    |C_CS
22    |  Vcc |    |        |
23    |  GND |    |        |
24    |  I_O | C7 |        |
25    |  I_O | C6 |   *    |cpu_d15
26    |  I_O | C5 |   *    |cpu_d14
27    |  I_O | C4 |   *    |cpu_d13
28    |  I_O | C3 |   *    |cpu_d12
29    |  I_O | C2 |   *    |dram_nucas
30    |  I_O | C1 |   *    |dram_nlcas
31    |  I_O | C0 |   *    |dram_nras0
32    | JTAG |    |        |
33    | CkIn |    |        |
34    |  GND |    |        |
35    | JTAG |    |        |
36    |  I_O | D0 |   *    |dram_ras1
37    |  I_O | D1 |   *    |cpu_nlds
38    |  I_O | D2 |   *    |cpu_nuds
39    |  I_O | D3 |   *    |cpu_reset
40    |  I_O | D4 |   *    |cpu_nas
41    |  I_O | D5 |   *    |A23
42    |  I_O | D6 |   *    |A22
43    |  I_O | D7 |   *    |A21
44    |  Vcc |    |        |

---------------------------------------------------------------------------

<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
           CkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Input 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
  2  A   .  I/O          --C-    Hi Fast      A1   
 15  B   .  I/O          ABC-    Hi Fast      A16   
  9  A   .  I/O          ABC-    Hi Fast      A17   
  7  A   .  I/O          ABC-    Hi Fast      A18   
  5  A   .  I/O          ABC-    Hi Fast      A19   
  4  A   .  I/O          --C-    Hi Fast      A2   
  3  A   .  I/O          ABC-    Hi Fast      A20   
 43  D   .  I/O          ABCD    Hi Fast      A21   
 42  D   .  I/O          ABCD    Hi Fast      A22   
 41  D   .  I/O          ABCD    Hi Fast      A23   
  6  A   .  I/O          A-C-    Hi Fast      A3   
  8  A   .  I/O          A-C-    Hi Fast      A4   
 14  B   .  I/O          A-C-    Hi Fast      A5   
 16  B   .  I/O          A-C-    Hi Fast      A6   
 40  D   .  I/O          A-CD    Hi Fast      cpu_nas   
 37  D   .  I/O          --CD    Hi Fast      cpu_nlds   
 38  D   .  I/O          --CD    Hi Fast      cpu_nuds   
 39  D   .  I/O          A---    Hi Fast      cpu_reset   
 20  B   .  I/O          --C-    Hi Fast      enab   
 11  .   . Ck/I          ABCD    -  Fast      cpu_clk   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Output_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Output 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 21  B   1  COM          ----    Hi Slow      C_CS   
 28  C   2  COM          ----    Hi Slow      cpu_d12   
 27  C   2  COM          ----    Hi Slow      cpu_d13   
 26  C   3  COM          ----    Hi Slow      cpu_d14   
 25  C   3  COM          ----    Hi Slow      cpu_d15   
 30  C   4  COM          ----    Hi Slow      dram_nlcas   
 31  C   2  COM          ----    Hi Slow      dram_nras0   
 29  C   4  COM          ----    Hi Slow      dram_nucas   
 36  D   2  COM          ----    Hi Slow      dram_ras1   
 18  B   2  COM          ----    Hi Slow      dram_ras2   
 19  B   2  COM          ----    Hi Slow      dram_ras3   
 17  B   1  DFF  * *     ----    Hi Slow      mux_switch   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Bidir 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Node 
#Mc Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 A8  A   1  DFF  * *     --C-    Hi Fast      M0_inst_access_cas   
 A0  A   1  DFF  * *     ABCD    Hi Fast      M0_inst_access_ras   
 A4  A   2  DFF  * *     A-C-    Hi Fast      M0_inst_autoconf_on   
 D4  D   . In_D          ---D    Hi Fast      M0_inst_cpu_nas_z   --> cpu_nas
 D8  D   2  DFF  * *     --CD    Hi Fast      M0_inst_read_cycle   
 C6  C   1  DFF  * *     -BCD    Hi Fast      M0_inst_rfsh_cas   
 D4  D   2  DFF  * *     A--D    Hi Fast      M0_inst_write_cycle   
 C2  C   3  DFF  * *     -BCD    Hi Fast      M0_rfsh_select_0_   
 C5  C   4  DFF  * *     -BCD    Hi Fast      M0_rfsh_select_1_   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low




Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source  :    Fanout List
-----------------------------------------------------------------------------
         A1{ B}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
         A2{ B}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}
         A3{ B}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}M0_inst_autoconf_on{ A}
         A4{ B}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}M0_inst_autoconf_on{ A}
         A5{ C}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}M0_inst_autoconf_on{ A}
         A6{ C}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}M0_inst_autoconf_on{ A}
    cpu_nas{ E}:M0_inst_access_ras{ A}M0_inst_rfsh_cas{ C}M0_rfsh_select_0_{ C}
               :M0_rfsh_select_1_{ C}M0_inst_access_cas{ A}M0_inst_read_cycle{ D}
               :M0_inst_write_cycle{ D}
M0_inst_cpu_nas_z{ E}:M0_inst_read_cycle{ D}M0_inst_write_cycle{ D}
   cpu_nlds{ E}:     dram_nlcas{ C}M0_inst_read_cycle{ D}M0_inst_write_cycle{ D}
   cpu_nuds{ E}:     dram_nucas{ C}M0_inst_read_cycle{ D}M0_inst_write_cycle{ D}
    cpu_clk{. }:      dram_ras3{ B}      dram_ras2{ B}      dram_ras1{ D}
               :     dram_nras0{ C}
  cpu_reset{ E}:M0_inst_autoconf_on{ A}
       enab{ C}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}
        A16{ C}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}           C_CS{ B}M0_inst_autoconf_on{ A}
        A17{ B}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}           C_CS{ B}M0_inst_autoconf_on{ A}
        A18{ B}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}           C_CS{ B}M0_inst_autoconf_on{ A}
        A21{ E}:     dram_nlcas{ C}     dram_nucas{ C}      dram_ras3{ B}
               :      dram_ras2{ B}      dram_ras1{ D}     dram_nras0{ C}
               :        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}           C_CS{ B}M0_inst_autoconf_on{ A}
        A19{ B}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}           C_CS{ B}M0_inst_autoconf_on{ A}
        A20{ B}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}           C_CS{ B}M0_inst_autoconf_on{ A}
        A22{ E}:     dram_nlcas{ C}     dram_nucas{ C}      dram_ras3{ B}
               :      dram_ras2{ B}      dram_ras1{ D}     dram_nras0{ C}
               :        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}           C_CS{ B}M0_inst_autoconf_on{ A}
        A23{ E}:     dram_nlcas{ C}     dram_nucas{ C}      dram_ras3{ B}
               :      dram_ras2{ B}      dram_ras1{ D}     dram_nras0{ C}
               :        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}           C_CS{ B}M0_inst_autoconf_on{ A}
M0_inst_access_ras{ B}:      dram_ras3{ B}      dram_ras2{ B}      dram_ras1{ D}
               :     dram_nras0{ C}     mux_switch{ B}M0_inst_access_cas{ A}
M0_inst_rfsh_cas{ D}:     dram_nlcas{ C}     dram_nucas{ C}      dram_ras3{ B}
               :      dram_ras2{ B}      dram_ras1{ D}     dram_nras0{ C}
               :M0_inst_rfsh_cas{ C}M0_rfsh_select_0_{ C}M0_rfsh_select_1_{ C}
M0_rfsh_select_0_{ D}:      dram_ras3{ B}      dram_ras2{ B}      dram_ras1{ D}
               :     dram_nras0{ C}M0_rfsh_select_0_{ C}M0_rfsh_select_1_{ C}
M0_rfsh_select_1_{ D}:      dram_ras3{ B}      dram_ras2{ B}      dram_ras1{ D}
               :     dram_nras0{ C}M0_rfsh_select_1_{ C}
M0_inst_access_cas{ B}:     dram_nlcas{ C}     dram_nucas{ C}
M0_inst_read_cycle{ E}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}M0_inst_read_cycle{ D}
M0_inst_write_cycle{ E}:M0_inst_write_cycle{ D}M0_inst_autoconf_on{ A}
M0_inst_autoconf_on{ B}:        cpu_d15{ C}        cpu_d14{ C}        cpu_d13{ C}
               :        cpu_d12{ C}M0_inst_autoconf_on{ A}
-----------------------------------------------------------------------------

<Note> {.} : Indicates block location of signal


Set_Reset_Summary
~~~~~~~~~~~~~~~~~

Block  A
block level set pt   : GND
block level reset pt : cpu_nas
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  S  | BS  | BR  | M0_inst_access_ras
|  *  |  A  |     |     | M0_inst_autoconf_on
|  *  |  S  | BS  | BR  | M0_inst_access_cas
|     |     |     |     | A17
|     |     |     |     | A18
|     |     |     |     | A19
|     |     |     |     | A20
|     |     |     |     | A4
|     |     |     |     | A3
|     |     |     |     | A2
|     |     |     |     | A1


Block  B
block level set pt   : GND
block level reset pt : !M0_inst_access_ras
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | dram_ras3
|     |     |     |     | dram_ras2
|     |     |     |     | C_CS
|  *  |  S  | BS  | BR  | mux_switch
|     |     |     |     | A16
|     |     |     |     | A6
|     |     |     |     | A5
|     |     |     |     | enab


Block  C
block level set pt   : GND
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | dram_nlcas
|     |     |     |     | dram_nucas
|     |     |     |     | cpu_d14
|     |     |     |     | cpu_d15
|     |     |     |     | dram_nras0
|     |     |     |     | cpu_d12
|     |     |     |     | cpu_d13
|  *  |  S  | BS  | BR  | M0_rfsh_select_1_
|  *  |  S  | BS  | BR  | M0_rfsh_select_0_
|  *  |  S  | BS  | BR  | M0_inst_rfsh_cas


Block  D
block level set pt   : GND
block level reset pt : cpu_nas
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | dram_ras1
|  *  |  S  | BS  | BR  | M0_inst_write_cycle
|  *  |  S  | BS  | BR  | M0_inst_read_cycle
|     |     |     |     | cpu_nas
|     |     |     |     | M0_inst_cpu_nas_z
|     |     |     |     | A21
|     |     |     |     | A22
|     |     |     |     | A23
|     |     |     |     | cpu_nuds
|     |     |     |     | cpu_nlds
|     |     |     |     | cpu_reset


<Note> (S) means the macrocell is configured in synchronous mode
       i.e. it uses the block-level set and reset pt.
       (A) means the macrocell is configured in asynchronous mode
       i.e. it can have its independant set or reset pt.
       (BS) means the block-level set pt is selected.
       (BR) means the block-level reset pt is selected.




BLOCK_A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx A0M0_inst_autoconf_on     mcell  A4     mx A17             A17         pin 9
mx A1              A4         pin 8     mx A18             A21        pin 43
mx A2             A20         pin 3     mx A19             ...           ...
mx A3              A3         pin 6     mx A20             A23        pin 41
mx A4             ...           ...     mx A21              A5        pin 14
mx A5             ...           ...     mx A22             ...           ...
mx A6              A6        pin 16     mx A23             ...           ...
mx A7       cpu_reset        pin 39     mx A24             A16        pin 15
mx A8M0_inst_write_cycle     mcell  D4     mx A25             ...           ...
mx A9         cpu_nas        pin 40     mx A26             A18         pin 7
mx A10             ...           ...     mx A27             ...           ...
mx A11             ...           ...     mx A28             ...           ...
mx A12             A19         pin 5     mx A29             ...           ...
mx A13M0_inst_access_ras     mcell  A0     mx A30             ...           ...
mx A14             ...           ...     mx A31             ...           ...
mx A15             ...           ...     mx A32             ...           ...
mx A16             A22        pin 42
----------------------------------------------------------------------------


BLOCK_B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx B0             ...           ...     mx B17             A17         pin 9
mx B1             A20         pin 3     mx B18             A21        pin 43
mx B2         cpu_clk        pin 11     mx B19M0_rfsh_select_1_     mcell  C5
mx B3M0_inst_rfsh_cas     mcell  C6     mx B20             A23        pin 41
mx B4             ...           ...     mx B21             ...           ...
mx B5             ...           ...     mx B22             ...           ...
mx B6             ...           ...     mx B23             ...           ...
mx B7             A22        pin 42     mx B24             A16        pin 15
mx B8             ...           ...     mx B25             ...           ...
mx B9             ...           ...     mx B26             A18         pin 7
mx B10             ...           ...     mx B27             ...           ...
mx B11             ...           ...     mx B28             ...           ...
mx B12             A19         pin 5     mx B29             ...           ...
mx B13M0_inst_access_ras     mcell  A0     mx B30             ...           ...
mx B14             ...           ...     mx B31             ...           ...
mx B15M0_rfsh_select_0_     mcell  C2     mx B32             ...           ...
mx B16             ...           ...
----------------------------------------------------------------------------


BLOCK_C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx C0M0_inst_autoconf_on     mcell  A4     mx C17             A17         pin 9
mx C1              A4         pin 8     mx C18             A21        pin 43
mx C2             A20         pin 3     mx C19              A3         pin 6
mx C3M0_inst_rfsh_cas     mcell  C6     mx C20M0_rfsh_select_1_     mcell  C5
mx C4         cpu_clk        pin 11     mx C21             A23        pin 41
mx C5        cpu_nlds        pin 37     mx C22        cpu_nuds        pin 38
mx C6              A6        pin 16     mx C23M0_inst_access_cas     mcell  A8
mx C7             A22        pin 42     mx C24              A5        pin 14
mx C8              A1         pin 2     mx C25             ...           ...
mx C9         cpu_nas        pin 40     mx C26             A18         pin 7
mx C10             ...           ...     mx C27             ...           ...
mx C11            enab        pin 20     mx C28             ...           ...
mx C12             A16        pin 15     mx C29             ...           ...
mx C13M0_inst_access_ras     mcell  A0     mx C30              A2         pin 4
mx C14             A19         pin 5     mx C31             ...           ...
mx C15M0_rfsh_select_0_     mcell  C2     mx C32             ...           ...
mx C16M0_inst_read_cycle     mcell  D8
----------------------------------------------------------------------------


BLOCK_D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx D0M0_inst_cpu_nas_z      inode 94     mx D17             A21        pin 43
mx D1             ...           ...     mx D18             ...           ...
mx D2         cpu_clk        pin 11     mx D19M0_rfsh_select_1_     mcell  C5
mx D3M0_inst_rfsh_cas     mcell  C6     mx D20             A23        pin 41
mx D4             ...           ...     mx D21             ...           ...
mx D5        cpu_nlds        pin 37     mx D22             ...           ...
mx D6M0_inst_read_cycle     mcell  D8     mx D23             ...           ...
mx D7             A22        pin 42     mx D24             ...           ...
mx D8M0_inst_write_cycle     mcell  D4     mx D25             ...           ...
mx D9         cpu_nas        pin 40     mx D26M0_inst_access_ras     mcell  A0
mx D10             ...           ...     mx D27             ...           ...
mx D11             ...           ...     mx D28             ...           ...
mx D12             ...           ...     mx D29             ...           ...
mx D13        cpu_nuds        pin 38     mx D30             ...           ...
mx D14             ...           ...     mx D31             ...           ...
mx D15M0_rfsh_select_0_     mcell  C2     mx D32             ...           ...
mx D16             ...           ...
----------------------------------------------------------------------------

<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell). 




PostFit_Equations
~~~~~~~~~~~~~~~~~

Title:  clockport_decode.bls 

 P-Terms   Fan-in  Fan-out  Type  Name (attributes)
---------  ------  -------  ----  -----------------
   4          6        1    Pin   dram_nlcas- 
   4          6        1    Pin   dram_nucas- 
   2          8        1    Pin   dram_ras3- 
   2          8        1    Pin   dram_ras2- 
   2          8        1    Pin   dram_ras1- 
   2          8        1    Pin   dram_nras0- 
   3          6        1    Pin   cpu_d15- 
   1         11        1    Pin   cpu_d15.OE 
   3          6        1    Pin   cpu_d14- 
   1         11        1    Pin   cpu_d14.OE 
   2          6        1    Pin   cpu_d13- 
   1         11        1    Pin   cpu_d13.OE 
   2          5        1    Pin   cpu_d12- 
   1         11        1    Pin   cpu_d12.OE 
   1          8        1    Pin   C_CS- 
   1          1        1    Pin   mux_switch.AR 
   1          0        1    Pin   mux_switch.D 
   1          1        1    Pin   mux_switch.C 
   1          1        1    Node  M0_inst_access_ras.AR 
   1          0        1    Node  M0_inst_access_ras.D 
   1          1        1    Node  M0_inst_access_ras.C 
   1          2        1    Node  M0_inst_rfsh_cas.D 
   1          1        1    Node  M0_inst_rfsh_cas.C 
   3          3        1    Node  M0_rfsh_select_0_.D 
   1          1        1    Node  M0_rfsh_select_0_.C 
   4          4        1    Node  M0_rfsh_select_1_.D 
   1          1        1    Node  M0_rfsh_select_1_.C 
   1          1        1    Node  M0_inst_cpu_nas_z.D 
   1          1        1    Node  M0_inst_cpu_nas_z.C 
   1          1        1    Node  M0_inst_access_cas.AR 
   1          1        1    Node  M0_inst_access_cas.D 
   1          1        1    Node  M0_inst_access_cas.C 
   1          1        1    Node  M0_inst_read_cycle.AR 
   2          4        1    Node  M0_inst_read_cycle.D- 
   1          1        1    Node  M0_inst_read_cycle.C 
   1          1        1    Node  M0_inst_write_cycle.AR 
   2          4        1    Node  M0_inst_write_cycle.D 
   1          1        1    Node  M0_inst_write_cycle.C 
   2         13        1    Node  M0_inst_autoconf_on.D- 
   1          1        1    Node  M0_inst_autoconf_on.AP 
   1          1        1    Node  M0_inst_autoconf_on.C 
=========
  65                 P-Term Total: 65
                       Total Pins: 32
                      Total Nodes: 9
            Average P-Term/Output: 2


Equations:

!dram_nlcas = (M0_inst_rfsh_cas.Q
     # !A23 & A22 & !cpu_nlds & M0_inst_access_cas.Q
     # !A23 & !cpu_nlds & A21 & M0_inst_access_cas.Q
     # A23 & !A22 & !cpu_nlds & !A21 & M0_inst_access_cas.Q);

!dram_nucas = (M0_inst_rfsh_cas.Q
     # !A23 & !cpu_nuds & A22 & M0_inst_access_cas.Q
     # !A23 & !cpu_nuds & A21 & M0_inst_access_cas.Q
     # A23 & !cpu_nuds & !A22 & !A21 & M0_inst_access_cas.Q);

!dram_ras3 = (A23 & !A22 & !A21 & M0_inst_access_ras.Q
     # cpu_clk & M0_inst_rfsh_cas.Q & M0_rfsh_select_0_.Q & M0_rfsh_select_1_.Q);

!dram_ras2 = (!A23 & A22 & A21 & M0_inst_access_ras.Q
     # cpu_clk & M0_inst_rfsh_cas.Q & !M0_rfsh_select_0_.Q & M0_rfsh_select_1_.Q);

!dram_ras1 = (!A23 & A22 & !A21 & M0_inst_access_ras.Q
     # cpu_clk & M0_inst_rfsh_cas.Q & M0_rfsh_select_0_.Q & !M0_rfsh_select_1_.Q);

!dram_nras0 = (!A23 & !A22 & A21 & M0_inst_access_ras.Q
     # cpu_clk & M0_inst_rfsh_cas.Q & !M0_rfsh_select_0_.Q & !M0_rfsh_select_1_.Q);

!cpu_d15 = (A6 & !A5 & !A4 & !A3 & !A2
     # !A5 & !A4 & !A3 & !A2 & A1
     # !A6 & !A5 & !A4 & A3 & !A2 & !A1);

cpu_d15.OE = (A23 & !enab & A22 & !A20 & A19 & A21 & !A18 & !A17 & !A16 & M0_inst_read_cycle.Q & M0_inst_autoconf_on.Q);

!cpu_d14 = (A6 & !A5 & !A4 & !A3 & !A2
     # !A5 & !A4 & !A3 & !A2 & A1
     # !A6 & !A5 & !A4 & A3 & !A2 & !A1);

cpu_d14.OE = (A23 & !enab & A22 & !A20 & A19 & A21 & !A18 & !A17 & !A16 & M0_inst_read_cycle.Q & M0_inst_autoconf_on.Q);

!cpu_d13 = (A6 & !A5 & !A4 & !A3 & !A2
     # !A5 & !A4 & !A3 & !A2 & A1);

cpu_d13.OE = (A23 & !enab & A22 & !A20 & A19 & A21 & !A18 & !A17 & !A16 & M0_inst_read_cycle.Q & M0_inst_autoconf_on.Q);

!cpu_d12 = (!A6 & !A5 & !A3
     # !A5 & !A4 & !A3 & !A2);

cpu_d12.OE = (A23 & !enab & A22 & !A20 & A19 & A21 & !A18 & !A17 & !A16 & M0_inst_read_cycle.Q & M0_inst_autoconf_on.Q);

!C_CS = (A23 & A22 & A20 & A19 & !A21 & !A18 & !A17 & !A16);

mux_switch.AR = (!M0_inst_access_ras.Q);

mux_switch.D = (1);

mux_switch.C = (!cpu_clk);

M0_inst_access_ras.AR = (cpu_nas);

M0_inst_access_ras.D = (1);

M0_inst_access_ras.C = (cpu_clk);

M0_inst_rfsh_cas.D = (cpu_nas & !M0_inst_rfsh_cas.Q);

M0_inst_rfsh_cas.C = (!cpu_clk);

M0_rfsh_select_0_.D = (!cpu_nas & M0_rfsh_select_0_.Q
     # M0_inst_rfsh_cas.Q & M0_rfsh_select_0_.Q
     # cpu_nas & !M0_inst_rfsh_cas.Q & !M0_rfsh_select_0_.Q);

M0_rfsh_select_0_.C = (!cpu_clk);

M0_rfsh_select_1_.D = (!cpu_nas & M0_rfsh_select_1_.Q
     # M0_inst_rfsh_cas.Q & M0_rfsh_select_1_.Q
     # !M0_rfsh_select_0_.Q & M0_rfsh_select_1_.Q
     # cpu_nas & !M0_inst_rfsh_cas.Q & M0_rfsh_select_0_.Q & !M0_rfsh_select_1_.Q);

M0_rfsh_select_1_.C = (!cpu_clk);

M0_inst_cpu_nas_z.D = (cpu_nas);

M0_inst_cpu_nas_z.C = (cpu_clk);

M0_inst_access_cas.AR = (cpu_nas);

M0_inst_access_cas.D = (M0_inst_access_ras.Q);

M0_inst_access_cas.C = (cpu_clk);

M0_inst_read_cycle.AR = (cpu_nas);

!M0_inst_read_cycle.D = (!M0_inst_cpu_nas_z.Q & !M0_inst_read_cycle.Q
     # cpu_nuds & cpu_nlds & !M0_inst_read_cycle.Q);

M0_inst_read_cycle.C = (cpu_clk);

M0_inst_write_cycle.AR = (cpu_nas);

M0_inst_write_cycle.D = (M0_inst_write_cycle.Q
     # cpu_nuds & cpu_nlds & M0_inst_cpu_nas_z.Q);

M0_inst_write_cycle.C = (cpu_clk);

!M0_inst_autoconf_on.D = (!M0_inst_autoconf_on.Q
     # A23 & A22 & A6 & !A5 & !A4 & A3 & !A20 & A19 & A21 & !A18 & !A17 & !A16);

M0_inst_autoconf_on.AP = (!cpu_reset);

M0_inst_autoconf_on.C = (M0_inst_write_cycle.Q);


Reverse-Polarity Equations:

