
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v
# synth_design -part xc7z020clg484-3 -top or1200_flat -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top or1200_flat -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 48468 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 25.895 ; free physical = 246156 ; free virtual = 314647
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'or1200_flat' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1016]
INFO: [Synth 8-6157] synthesizing module 'or1200_genpc' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1677]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1773]
WARNING: [Synth 8-6014] Unused sequential element genpc_refetch_r_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1762]
INFO: [Synth 8-6155] done synthesizing module 'or1200_genpc' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1677]
INFO: [Synth 8-6157] synthesizing module 'or1200_if' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1926]
INFO: [Synth 8-6155] done synthesizing module 'or1200_if' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1926]
INFO: [Synth 8-6157] synthesizing module 'or1200_ctrl' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2154]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2335]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2350]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2401]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2445]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2468]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2535]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2628]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2723]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2765]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2861]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2919]
INFO: [Synth 8-6155] done synthesizing module 'or1200_ctrl' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:2154]
INFO: [Synth 8-6157] synthesizing module 'or1200_rf' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3005]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:967]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:967]
INFO: [Synth 8-6155] done synthesizing module 'or1200_rf' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3005]
INFO: [Synth 8-6157] synthesizing module 'or1200_operandmuxes' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3264]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3355]
INFO: [Synth 8-6155] done synthesizing module 'or1200_operandmuxes' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3264]
INFO: [Synth 8-6157] synthesizing module 'or1200_alu' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3374]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3453]
WARNING: [Synth 8-567] referenced signal 'result_cust5' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3450]
WARNING: [Synth 8-567] referenced signal 'result_csum' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3450]
WARNING: [Synth 8-567] referenced signal 'flag' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3450]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3514]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3540]
WARNING: [Synth 8-567] referenced signal 'result_csum' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3539]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3575]
WARNING: [Synth 8-567] referenced signal 'cy_csum' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3571]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3598]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3616]
INFO: [Synth 8-6155] done synthesizing module 'or1200_alu' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3374]
INFO: [Synth 8-6157] synthesizing module 'or1200_mult_mac' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3641]
INFO: [Synth 8-6155] done synthesizing module 'or1200_mult_mac' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3641]
INFO: [Synth 8-6157] synthesizing module 'or1200_sprs' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3874]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4146]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4153]
INFO: [Synth 8-6155] done synthesizing module 'or1200_sprs' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3874]
INFO: [Synth 8-6157] synthesizing module 'or1200_lsu' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4852]
INFO: [Synth 8-6157] synthesizing module 'or1200_mem2reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5038]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5068]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5086]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5108]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5134]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5245]
INFO: [Synth 8-6155] done synthesizing module 'or1200_mem2reg' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5038]
INFO: [Synth 8-6157] synthesizing module 'or1200_reg2mem' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4975]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5001]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5012]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5022]
INFO: [Synth 8-6155] done synthesizing module 'or1200_reg2mem' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4975]
INFO: [Synth 8-6155] done synthesizing module 'or1200_lsu' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4852]
INFO: [Synth 8-6157] synthesizing module 'or1200_wbmux' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4774]
INFO: [Synth 8-6155] done synthesizing module 'or1200_wbmux' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4774]
INFO: [Synth 8-6157] synthesizing module 'or1200_freeze' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4199]
INFO: [Synth 8-6155] done synthesizing module 'or1200_freeze' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4199]
INFO: [Synth 8-6157] synthesizing module 'or1200_except' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4309]
WARNING: [Synth 8-6014] Unused sequential element delayed_tee_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4495]
WARNING: [Synth 8-6014] Unused sequential element extend_flush_last_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4573]
WARNING: [Synth 8-6014] Unused sequential element delayed1_ex_dslot_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4509]
WARNING: [Synth 8-6014] Unused sequential element delayed2_ex_dslot_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4510]
INFO: [Synth 8-6155] done synthesizing module 'or1200_except' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4309]
INFO: [Synth 8-6157] synthesizing module 'or1200_cfgr' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4658]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4682]
INFO: [Synth 8-6155] done synthesizing module 'or1200_cfgr' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4658]
INFO: [Synth 8-6155] done synthesizing module 'or1200_flat' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:1016]
WARNING: [Synth 8-3331] design or1200_except has unconnected port dcpu_ack_i
WARNING: [Synth 8-3331] design or1200_except has unconnected port dcpu_err_i
WARNING: [Synth 8-3331] design or1200_except has unconnected port du_dsr[12]
WARNING: [Synth 8-3331] design or1200_except has unconnected port du_dsr[0]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[31]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[30]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[29]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[28]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[27]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[26]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[25]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[24]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[23]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[22]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[21]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[20]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[19]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[18]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[17]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[16]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[15]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[14]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[13]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[12]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[11]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[10]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[9]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[8]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[7]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[6]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[5]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[4]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[3]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[2]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[1]
WARNING: [Synth 8-3331] design or1200_except has unconnected port lsu_addr[0]
WARNING: [Synth 8-3331] design or1200_mem2reg has unconnected port lsu_op[3]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[31]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[30]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[29]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[28]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[27]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[26]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[25]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[24]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[23]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[22]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[21]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[20]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[19]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[18]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[17]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[16]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[15]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[14]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[13]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[12]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[11]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[10]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[9]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[8]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[7]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[6]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[5]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[4]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[3]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[2]
WARNING: [Synth 8-3331] design or1200_mult_mac has unconnected port spr_addr[1]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port rda
WARNING: [Synth 8-3331] design or1200_rf has unconnected port rdb
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[31]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[30]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[29]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[28]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[27]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[26]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[25]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[24]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[23]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[22]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[21]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[20]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[19]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[18]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[17]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[16]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[15]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[14]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[13]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[12]
WARNING: [Synth 8-3331] design or1200_rf has unconnected port spr_addr[11]
WARNING: [Synth 8-3331] design or1200_genpc has unconnected port genpc_stop_prefetch
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.297 ; gain = 75.660 ; free physical = 246084 ; free virtual = 314576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.297 ; gain = 75.660 ; free physical = 246076 ; free virtual = 314567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.293 ; gain = 83.656 ; free physical = 246076 ; free virtual = 314567
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5546] ROM "imm_signextend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_imm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rfwb_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "pre_branch_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "lsu_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "flag_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cy_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cy_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_spr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_spr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "sel_byte2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "sel_byte1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sel_byte0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "sel_byte3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "regdata_hh" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "dcpu_sel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'or1200_except'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "except_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'regdata_hh_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:5062]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE4 |                              100 |                              100
                  iSTATE |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'or1200_except'
WARNING: [Synth 8-327] inferring latch for variable 'spr_dat_o_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:4684]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1604.355 ; gain = 128.719 ; free physical = 247109 ; free virtual = 315600
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     29 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 17    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              160 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 35    
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   8 Input     29 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  19 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  22 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	  10 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 55    
	  16 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module or1200_genpc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 1     
Module or1200_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module or1200_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  19 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
Module or1200_rf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_operandmuxes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     29 Bit         XORs := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	  33 Input      6 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module or1200_mult_mac 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module or1200_sprs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module or1200_mem2reg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module or1200_reg2mem 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module or1200_lsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	  22 Input      4 Bit        Muxes := 1     
Module or1200_wbmux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module or1200_freeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module or1200_except 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 7     
Module or1200_cfgr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   8 Input     29 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "imm_signextend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "lsu_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v:3759]
DSP Report: Generating DSP mul_prod, operation Mode is: A*B.
DSP Report: operator mul_prod is absorbed into DSP mul_prod.
DSP Report: operator mul_prod is absorbed into DSP mul_prod.
DSP Report: Generating DSP mul_prod, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_prod is absorbed into DSP mul_prod.
DSP Report: operator mul_prod is absorbed into DSP mul_prod.
DSP Report: Generating DSP mul_prod, operation Mode is: A*B.
DSP Report: operator mul_prod is absorbed into DSP mul_prod.
DSP Report: operator mul_prod is absorbed into DSP mul_prod.
DSP Report: Generating DSP mul_prod, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_prod is absorbed into DSP mul_prod.
DSP Report: operator mul_prod is absorbed into DSP mul_prod.
INFO: [Synth 8-5587] ROM size for "dcpu_sel_o" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design or1200_except has unconnected port dcpu_ack_i
WARNING: [Synth 8-3331] design or1200_except has unconnected port dcpu_err_i
WARNING: [Synth 8-3331] design or1200_except has unconnected port du_dsr[12]
WARNING: [Synth 8-3331] design or1200_except has unconnected port du_dsr[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element rf_a/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rf_b/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'or1200_ctrl/comp_op_reg[3]' (FDRE) to 'or1200_ctrl/ex_insn_reg[24]'
INFO: [Synth 8-3886] merging instance 'or1200_ctrl/comp_op_reg[0]' (FDRE) to 'or1200_ctrl/ex_insn_reg[21]'
INFO: [Synth 8-3886] merging instance 'or1200_ctrl/comp_op_reg[2]' (FDRE) to 'or1200_ctrl/ex_insn_reg[23]'
INFO: [Synth 8-3886] merging instance 'or1200_ctrl/shrot_op_reg[0]' (FDRE) to 'or1200_ctrl/ex_insn_reg[6]'
INFO: [Synth 8-3886] merging instance 'or1200_ctrl/shrot_op_reg[1]' (FDRE) to 'or1200_ctrl/ex_insn_reg[7]'
INFO: [Synth 8-3886] merging instance 'or1200_except/except_type_reg[2]' (FDRE) to 'or1200_except/except_type_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (or1200_except/\except_type_reg[3] )
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[31]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[30]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[29]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[28]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[27]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[26]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[25]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[24]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[23]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[22]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[21]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[20]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[19]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[18]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[17]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[16]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[15]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[14]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[13]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[12]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[11]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[10]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[9]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[8]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[7]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[6]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[5]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[4]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[3]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[2]) is unused and will be removed from module or1200_cfgr.
WARNING: [Synth 8-3332] Sequential element (spr_dat_o_reg[1]) is unused and will be removed from module or1200_cfgr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1800.520 ; gain = 324.883 ; free physical = 247049 ; free virtual = 315546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+-----------+----------------------+--------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------+-----------+----------------------+--------------+
|or1200_rf   | rf_a/ram_reg | Implied   | 8 x 32               | RAM32M x 6   | 
|or1200_rf   | rf_b/ram_reg | Implied   | 8 x 32               | RAM32M x 6   | 
+------------+--------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|or1200_mult_mac | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|or1200_mult_mac | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|or1200_mult_mac | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|or1200_mult_mac | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1800.523 ; gain = 324.887 ; free physical = 246723 ; free virtual = 315221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------+-----------+----------------------+--------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------+-----------+----------------------+--------------+
|or1200_rf   | rf_a/ram_reg | Implied   | 8 x 32               | RAM32M x 6   | 
|or1200_rf   | rf_b/ram_reg | Implied   | 8 x 32               | RAM32M x 6   | 
+------------+--------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (or1200_lsu/or1200_mem2reg/regdata_hh_reg[7]) is unused and will be removed from module or1200_flat.
WARNING: [Synth 8-3332] Sequential element (or1200_lsu/or1200_mem2reg/regdata_hh_reg[6]) is unused and will be removed from module or1200_flat.
WARNING: [Synth 8-3332] Sequential element (or1200_lsu/or1200_mem2reg/regdata_hh_reg[5]) is unused and will be removed from module or1200_flat.
WARNING: [Synth 8-3332] Sequential element (or1200_lsu/or1200_mem2reg/regdata_hh_reg[4]) is unused and will be removed from module or1200_flat.
WARNING: [Synth 8-3332] Sequential element (or1200_lsu/or1200_mem2reg/regdata_hh_reg[3]) is unused and will be removed from module or1200_flat.
WARNING: [Synth 8-3332] Sequential element (or1200_lsu/or1200_mem2reg/regdata_hh_reg[2]) is unused and will be removed from module or1200_flat.
WARNING: [Synth 8-3332] Sequential element (or1200_lsu/or1200_mem2reg/regdata_hh_reg[1]) is unused and will be removed from module or1200_flat.
WARNING: [Synth 8-3332] Sequential element (or1200_lsu/or1200_mem2reg/regdata_hh_reg[0]) is unused and will be removed from module or1200_flat.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1800.523 ; gain = 324.887 ; free physical = 246560 ; free virtual = 315058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1800.523 ; gain = 324.887 ; free physical = 246343 ; free virtual = 314841
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1800.523 ; gain = 324.887 ; free physical = 246336 ; free virtual = 314834
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1800.523 ; gain = 324.887 ; free physical = 246338 ; free virtual = 314836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1800.523 ; gain = 324.887 ; free physical = 246314 ; free virtual = 314812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1800.523 ; gain = 324.887 ; free physical = 246292 ; free virtual = 314790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1800.523 ; gain = 324.887 ; free physical = 246302 ; free virtual = 314800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   133|
|2     |DSP48E1 |     4|
|3     |LUT1    |   101|
|4     |LUT2    |   400|
|5     |LUT3    |   292|
|6     |LUT4    |   243|
|7     |LUT5    |   396|
|8     |LUT6    |   951|
|9     |MUXF7   |     7|
|10    |MUXF8   |     3|
|11    |RAM32M  |    12|
|12    |FDRE    |   736|
|13    |FDSE    |    15|
|14    |LD      |     1|
+------+--------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  3294|
|2     |  or1200_cfgr         |or1200_cfgr         |    13|
|3     |  or1200_ctrl         |or1200_ctrl         |  1321|
|4     |  or1200_except       |or1200_except       |   370|
|5     |  or1200_freeze       |or1200_freeze       |     7|
|6     |  or1200_genpc        |or1200_genpc        |    38|
|7     |  or1200_if           |or1200_if           |   134|
|8     |  or1200_mult_mac     |or1200_mult_mac     |   560|
|9     |  or1200_operandmuxes |or1200_operandmuxes |   517|
|10    |  or1200_rf           |or1200_rf           |   271|
|11    |    rf_a              |dual_port_ram       |   102|
|12    |    rf_b              |dual_port_ram_0     |   102|
|13    |  or1200_sprs         |or1200_sprs         |    27|
|14    |  or1200_wbmux        |or1200_wbmux        |    33|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1800.523 ; gain = 324.887 ; free physical = 246303 ; free virtual = 314801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 244 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1800.523 ; gain = 324.887 ; free physical = 246306 ; free virtual = 314804
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1800.527 ; gain = 324.887 ; free physical = 246315 ; free virtual = 314813
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1862.695 ; gain = 0.000 ; free physical = 246181 ; free virtual = 314679
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1862.695 ; gain = 387.156 ; free physical = 246225 ; free virtual = 314723
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2366.348 ; gain = 503.652 ; free physical = 245352 ; free virtual = 313850
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.348 ; gain = 0.000 ; free physical = 245349 ; free virtual = 313847
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.359 ; gain = 0.000 ; free physical = 245326 ; free virtual = 313828
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[4]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[5]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[6]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[7]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[8]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[9]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[10]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[11]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[12]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[13]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[14]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[15]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[16]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[17]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[18]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[19]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[20]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[21]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[22]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[23]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[24]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[25]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[26]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[27]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[28]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[29]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[30]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[31]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_read" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_write" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2506.637 ; gain = 0.004 ; free physical = 244790 ; free virtual = 313291

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1c976b816

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244790 ; free virtual = 313291

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c976b816

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244775 ; free virtual = 313276
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 156497641

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244830 ; free virtual = 313331
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19cb5eccf

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244816 ; free virtual = 313317
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19cb5eccf

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244815 ; free virtual = 313316
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: cbf4a28b

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244813 ; free virtual = 313314
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cbf4a28b

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244812 ; free virtual = 313313
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244811 ; free virtual = 313312
Ending Logic Optimization Task | Checksum: cbf4a28b

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244811 ; free virtual = 313312

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cbf4a28b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244810 ; free virtual = 313311

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cbf4a28b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244810 ; free virtual = 313311

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244810 ; free virtual = 313311
Ending Netlist Obfuscation Task | Checksum: cbf4a28b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.637 ; gain = 0.000 ; free physical = 244810 ; free virtual = 313311
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2506.637 ; gain = 0.004 ; free physical = 244804 ; free virtual = 313305
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: cbf4a28b
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module or1200_flat ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2555.637 ; gain = 17.004 ; free physical = 244739 ; free virtual = 313240
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[4]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[5]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[6]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[7]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[8]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[9]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[10]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[11]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[12]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[13]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[14]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[15]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[16]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[17]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[18]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[19]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[20]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[21]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[22]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[23]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[24]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[25]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[26]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[27]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[28]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[29]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[30]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[31]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_read" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_write" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.297 | TNS=-0.644 |
PSMgr Creation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2577.645 ; gain = 39.012 ; free physical = 244715 ; free virtual = 313216
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2759.816 ; gain = 204.180 ; free physical = 244623 ; free virtual = 313124
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2791.840 ; gain = 32.023 ; free physical = 244690 ; free virtual = 313191
Power optimization passes: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2791.840 ; gain = 253.207 ; free physical = 244690 ; free virtual = 313191

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244749 ; free virtual = 313250


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design or1200_flat ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 751
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: cbf4a28b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244745 ; free virtual = 313246
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: cbf4a28b
Power optimization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2791.840 ; gain = 285.203 ; free physical = 244749 ; free virtual = 313250
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 7403496 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cbf4a28b

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244747 ; free virtual = 313248
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: cbf4a28b

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244746 ; free virtual = 313247
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: cbf4a28b

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244726 ; free virtual = 313227
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: cbf4a28b

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244736 ; free virtual = 313237
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cbf4a28b

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244734 ; free virtual = 313235

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244733 ; free virtual = 313234
Ending Netlist Obfuscation Task | Checksum: cbf4a28b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244733 ; free virtual = 313234
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244382 ; free virtual = 312883
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7435c36f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244382 ; free virtual = 312883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244382 ; free virtual = 312883

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: acc4b542

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244370 ; free virtual = 312872

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10bb741ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244345 ; free virtual = 312847

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10bb741ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244343 ; free virtual = 312844
Phase 1 Placer Initialization | Checksum: 10bb741ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244342 ; free virtual = 312843

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15473a7da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244337 ; free virtual = 312839

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244022 ; free virtual = 312524

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ffb9fa4a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244014 ; free virtual = 312516
Phase 2 Global Placement | Checksum: 1708d2314

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244003 ; free virtual = 312504

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1708d2314

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244001 ; free virtual = 312503

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b5557d99

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243986 ; free virtual = 312487

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1889a0377

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243993 ; free virtual = 312495

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13716a97c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243990 ; free virtual = 312492

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f5b239d6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243985 ; free virtual = 312487

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1628b63b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243985 ; free virtual = 312486

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 161b42466

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243990 ; free virtual = 312491
Phase 3 Detail Placement | Checksum: 161b42466

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243998 ; free virtual = 312499

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: aacf172c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: aacf172c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243992 ; free virtual = 312494
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.527. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ad268ff6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243985 ; free virtual = 312487
Phase 4.1 Post Commit Optimization | Checksum: ad268ff6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243979 ; free virtual = 312480

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ad268ff6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243977 ; free virtual = 312478

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ad268ff6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243974 ; free virtual = 312475

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243974 ; free virtual = 312475
Phase 4.4 Final Placement Cleanup | Checksum: 1678e9fe1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243972 ; free virtual = 312474
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1678e9fe1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243970 ; free virtual = 312472
Ending Placer Task | Checksum: 140448733

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243978 ; free virtual = 312480
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243977 ; free virtual = 312478
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243931 ; free virtual = 312432
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243927 ; free virtual = 312429
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 243864 ; free virtual = 312371
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[4]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[5]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[6]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[7]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[8]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[9]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[10]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[11]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[12]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[13]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[14]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[15]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[16]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[17]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[18]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[19]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[20]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[21]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[22]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[23]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[24]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[25]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[26]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[27]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[28]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[29]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[30]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[31]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_read" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_write" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 45624bea ConstDB: 0 ShapeSum: fae23b49 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_write" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_write". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_read" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_read". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dsr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dsr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dcpu_dat_i[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dcpu_dat_i[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dcpu_dat_i[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dcpu_dat_i[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dcpu_dat_i[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dcpu_dat_i[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dcpu_dat_i[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dcpu_dat_i[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dcpu_dat_i[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dcpu_dat_i[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dcpu_dat_i[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dcpu_dat_i[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dat_du[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dat_du[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dat_du[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dat_du[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_tt[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_tt[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pm[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pm[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_immu[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_immu[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_du[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_du[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pic[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pic[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_tt[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_tt[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pm[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pm[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_immu[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_immu[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_du[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_du[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pic[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pic[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_tt[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_tt[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pm[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pm[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_immu[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_immu[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_du[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_du[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pic[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pic[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_tt[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_tt[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pm[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pm[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_immu[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_immu[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_du[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_du[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pic[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pic[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pic[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pic[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_dmmu[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_dmmu[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dcpu_dat_i[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dcpu_dat_i[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dcpu_dat_i[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dcpu_dat_i[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dcpu_dat_i[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dcpu_dat_i[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_tt[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_tt[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pm[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pm[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_immu[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_immu[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_du[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_du[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pic[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pic[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_tt[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_tt[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pm[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pm[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_immu[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_immu[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_du[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_du[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pic[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pic[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_addr[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_addr[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dcpu_dat_i[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dcpu_dat_i[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dat_du[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dat_du[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "du_dat_du[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "du_dat_du[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dcpu_dat_i[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dcpu_dat_i[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_tt[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_tt[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pm[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pm[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_immu[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_immu[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_du[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_du[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "spr_dat_pic[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "spr_dat_pic[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 176c54b00

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246519 ; free virtual = 315018
Post Restoration Checksum: NetGraph: 8bf918a7 NumContArr: eacc3259 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 176c54b00

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246545 ; free virtual = 315044

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 176c54b00

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246509 ; free virtual = 315009

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 176c54b00

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246510 ; free virtual = 315009
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1822db328

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246466 ; free virtual = 314965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.629  | TNS=0.000  | WHS=0.113  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1b82b3247

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246423 ; free virtual = 314922

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bf2374a2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246394 ; free virtual = 314893

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 566
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.540  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15d014423

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246216 ; free virtual = 314717
Phase 4 Rip-up And Reroute | Checksum: 15d014423

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246216 ; free virtual = 314717

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15d014423

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246216 ; free virtual = 314717

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d014423

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246216 ; free virtual = 314717
Phase 5 Delay and Skew Optimization | Checksum: 15d014423

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246216 ; free virtual = 314717

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e0f3150c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246212 ; free virtual = 314712
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.540  | TNS=0.000  | WHS=0.130  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e0f3150c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246212 ; free virtual = 314712
Phase 6 Post Hold Fix | Checksum: 1e0f3150c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246211 ; free virtual = 314712

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.689034 %
  Global Horizontal Routing Utilization  = 0.981491 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c555ebd9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246209 ; free virtual = 314710

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c555ebd9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246207 ; free virtual = 314707

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1eb089e71

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246201 ; free virtual = 314702

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.540  | TNS=0.000  | WHS=0.130  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1eb089e71

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246201 ; free virtual = 314702
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246233 ; free virtual = 314734

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246233 ; free virtual = 314734
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246234 ; free virtual = 314734
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246225 ; free virtual = 314728
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 246214 ; free virtual = 314720
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[4]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[5]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[6]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[7]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[8]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[9]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[10]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[11]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[12]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[13]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[14]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[15]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[16]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[17]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[18]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[19]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[20]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[21]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[22]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[23]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[24]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[25]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[26]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[27]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[28]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[29]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[30]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_addr[31]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_read" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "du_write" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2791.840 ; gain = 0.000 ; free physical = 244892 ; free virtual = 313398
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:15:30 2022...
