<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Error and Status 1 Register"><title>imxrt_ral::can::ESR1 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e56847b5.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.91.0 (f8297e351 2025-10-28)" data-channel="1.91.0" data-search-js="search-e256b49e.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-6dc2a7f3.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module ESR1</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module ESR1</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>can</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">can</a></div><h1>Module <span>ESR1</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1061/can.rs.html#553">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Error and Status 1 Register</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><dl class="item-table"><dt><a class="mod" href="ACKERR/index.html" title="mod imxrt_ral::can::ESR1::ACKERR">ACKERR</a></dt><dd>This bit indicates that an Acknowledge Error has been detected by the transmitter node, i</dd><dt><a class="mod" href="BIT0ERR/index.html" title="mod imxrt_ral::can::ESR1::BIT0ERR">BIT0ERR</a></dt><dd>This bit indicates when an inconsistency occurs between the transmitted and the received bit in a message</dd><dt><a class="mod" href="BIT1ERR/index.html" title="mod imxrt_ral::can::ESR1::BIT1ERR">BIT1ERR</a></dt><dd>This bit indicates when an inconsistency occurs between the transmitted and the received bit in a message</dd><dt><a class="mod" href="BOFFINT/index.html" title="mod imxrt_ral::can::ESR1::BOFFINT">BOFFINT</a></dt><dd>This bit is set when FLEXCAN enters ‘Bus Off’ state</dd><dt><a class="mod" href="CRCERR/index.html" title="mod imxrt_ral::can::ESR1::CRCERR">CRCERR</a></dt><dd>This bit indicates that a CRC Error has been detected by the receiver node, i</dd><dt><a class="mod" href="ERRINT/index.html" title="mod imxrt_ral::can::ESR1::ERRINT">ERRINT</a></dt><dd>This bit indicates that at least one of the Error Bits (bits 15-10) is set</dd><dt><a class="mod" href="FLTCONF/index.html" title="mod imxrt_ral::can::ESR1::FLTCONF">FLTCONF</a></dt><dd>If the LOM bit in the Control Register is asserted, after some delay that depends on the CAN bit timing the FLT_CONF field will indicate “Error Passive”</dd><dt><a class="mod" href="FRMERR/index.html" title="mod imxrt_ral::can::ESR1::FRMERR">FRMERR</a></dt><dd>This bit indicates that a Form Error has been detected by the receiver node, i</dd><dt><a class="mod" href="IDLE/index.html" title="mod imxrt_ral::can::ESR1::IDLE">IDLE</a></dt><dd>This bit indicates when CAN bus is in IDLE state.Refer to .</dd><dt><a class="mod" href="RWRNINT/index.html" title="mod imxrt_ral::can::ESR1::RWRNINT">RWRNINT</a></dt><dd>If the WRN_EN bit in MCR is asserted, the RWRN_INT bit is set when the RX_WRN flag transition from ‘0’ to ‘1’, meaning that the Rx error counters reached 96</dd><dt><a class="mod" href="RX/index.html" title="mod imxrt_ral::can::ESR1::RX">RX</a></dt><dd>This bit indicates if FlexCAN is receiving a message. Refer to .</dd><dt><a class="mod" href="RXWRN/index.html" title="mod imxrt_ral::can::ESR1::RXWRN">RXWRN</a></dt><dd>This bit indicates when repetitive errors are occurring during message reception.</dd><dt><a class="mod" href="STFERR/index.html" title="mod imxrt_ral::can::ESR1::STFERR">STFERR</a></dt><dd>This bit indicates that a Stuffing Error has been detected.</dd><dt><a class="mod" href="SYNCH/index.html" title="mod imxrt_ral::can::ESR1::SYNCH">SYNCH</a></dt><dd>This read-only flag indicates whether the FlexCAN is synchronized to the CAN bus and able to participate in the communication process</dd><dt><a class="mod" href="TWRNINT/index.html" title="mod imxrt_ral::can::ESR1::TWRNINT">TWRNINT</a></dt><dd>If the WRN_EN bit in MCR is asserted, the TWRN_INT bit is set when the TX_WRN flag transition from ‘0’ to ‘1’, meaning that the Tx error counter reached 96</dd><dt><a class="mod" href="TX/index.html" title="mod imxrt_ral::can::ESR1::TX">TX</a></dt><dd>This bit indicates if FLEXCAN is transmitting a message.Refer to .</dd><dt><a class="mod" href="TXWRN/index.html" title="mod imxrt_ral::can::ESR1::TXWRN">TXWRN</a></dt><dd>This bit indicates when repetitive errors are occurring during message transmission.</dd><dt><a class="mod" href="WAKINT/index.html" title="mod imxrt_ral::can::ESR1::WAKINT">WAKINT</a></dt><dd>When FLEXCAN is Stop Mode and a recessive to dominant transition is detected on the CAN bus and if the WAK_MSK bit in the MCR Register is set, an interrupt is generated to the Arm</dd></dl></section></div></main></body></html>