module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire cout0,cout1;
    wire [15:0] sum0,sum1;
    
    add16 U0(a[15:0],b[15:0],0,sum[15:0],cout0);
    add16 U1(a[31:16],b[31:16],0,sum0[15:0],cout1);
    add16 U2(a[31:16],b[31:16],1,sum1[15:0],cout1);
    
    assign sum[31:16]=cout0?sum1:sum0;
    
endmodule
