#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fdc01b041f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fdc01b043c0 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x7fdc01b1ca40_0 .net "active", 0 0, v0x7fdc01b1afa0_0;  1 drivers
v0x7fdc01b1cad0_0 .var "clk", 0 0;
v0x7fdc01b1cb60_0 .var "clk_enable", 0 0;
v0x7fdc01b1cbf0_0 .net "data_address", 31 0, L_0x7fdc01b223e0;  1 drivers
v0x7fdc01b1cc80_0 .net "data_read", 0 0, v0x7fdc01b1ba60_0;  1 drivers
v0x7fdc01b1cd50_0 .var "data_readdata", 31 0;
v0x7fdc01b1cde0_0 .net "data_write", 0 0, v0x7fdc01b1bb90_0;  1 drivers
v0x7fdc01b1ce90_0 .net "data_writedata", 31 0, v0x7fdc01b1bc30_0;  1 drivers
v0x7fdc01b1cf40_0 .net "instr_address", 31 0, L_0x7fdc01b23630;  1 drivers
v0x7fdc01b1d070_0 .var "instr_readdata", 31 0;
v0x7fdc01b1d100_0 .net "register_v0", 31 0, L_0x7fdc01b21e50;  1 drivers
v0x7fdc01b1d1d0_0 .var "reset", 0 0;
S_0x7fdc01b04980 .scope module, "dut" "mips_cpu_harvard" 3 71, 4 1 0, S_0x7fdc01b043c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7fdc01b21840 .functor BUFZ 1, L_0x7fdc01b1f450, C4<0>, C4<0>, C4<0>;
L_0x7fdc01b21fa0 .functor BUFZ 32, L_0x7fdc01b21ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdc01b223e0 .functor BUFZ 32, v0x7fdc01b15290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdc01b22c60 .functor OR 1, L_0x7fdc01b228c0, L_0x7fdc01b22b80, C4<0>, C4<0>;
L_0x7fdc01b23450 .functor OR 1, L_0x7fdc01b231e0, L_0x7fdc01b23000, C4<0>, C4<0>;
L_0x7fdc01b23540 .functor AND 1, L_0x7fdc01b22ec0, L_0x7fdc01b23450, C4<1>, C4<1>;
L_0x7fdc01b23630 .functor BUFZ 32, v0x7fdc01b18640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdc00663200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b19d80_0 .net/2u *"_ivl_20", 15 0, L_0x7fdc00663200;  1 drivers
v0x7fdc01b19e10_0 .net *"_ivl_23", 15 0, L_0x7fdc01b22050;  1 drivers
L_0x7fdc00663290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b19ea0_0 .net/2u *"_ivl_30", 31 0, L_0x7fdc00663290;  1 drivers
v0x7fdc01b19f30_0 .net *"_ivl_34", 31 0, L_0x7fdc01b22770;  1 drivers
L_0x7fdc006632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b19fc0_0 .net *"_ivl_37", 25 0, L_0x7fdc006632d8;  1 drivers
L_0x7fdc00663320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b1a070_0 .net/2u *"_ivl_38", 31 0, L_0x7fdc00663320;  1 drivers
v0x7fdc01b1a120_0 .net *"_ivl_40", 0 0, L_0x7fdc01b228c0;  1 drivers
v0x7fdc01b1a1c0_0 .net *"_ivl_42", 31 0, L_0x7fdc01b229a0;  1 drivers
L_0x7fdc00663368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b1a270_0 .net *"_ivl_45", 25 0, L_0x7fdc00663368;  1 drivers
L_0x7fdc006633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b1a380_0 .net/2u *"_ivl_46", 31 0, L_0x7fdc006633b0;  1 drivers
v0x7fdc01b1a430_0 .net *"_ivl_48", 0 0, L_0x7fdc01b22b80;  1 drivers
v0x7fdc01b1a4d0_0 .net *"_ivl_52", 31 0, L_0x7fdc01b22d50;  1 drivers
L_0x7fdc006633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b1a580_0 .net *"_ivl_55", 25 0, L_0x7fdc006633f8;  1 drivers
L_0x7fdc00663440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b1a630_0 .net/2u *"_ivl_56", 31 0, L_0x7fdc00663440;  1 drivers
v0x7fdc01b1a6e0_0 .net *"_ivl_58", 0 0, L_0x7fdc01b22ec0;  1 drivers
v0x7fdc01b1a780_0 .net *"_ivl_60", 31 0, L_0x7fdc01b22f60;  1 drivers
L_0x7fdc00663488 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b1a830_0 .net *"_ivl_63", 25 0, L_0x7fdc00663488;  1 drivers
L_0x7fdc006634d0 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b1a9c0_0 .net/2u *"_ivl_64", 31 0, L_0x7fdc006634d0;  1 drivers
v0x7fdc01b1aa50_0 .net *"_ivl_66", 0 0, L_0x7fdc01b231e0;  1 drivers
v0x7fdc01b1aaf0_0 .net *"_ivl_68", 31 0, L_0x7fdc01b23280;  1 drivers
v0x7fdc01b1aba0_0 .net *"_ivl_7", 4 0, L_0x7fdc01b21480;  1 drivers
L_0x7fdc00663518 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b1ac50_0 .net *"_ivl_71", 25 0, L_0x7fdc00663518;  1 drivers
L_0x7fdc00663560 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b1ad00_0 .net/2u *"_ivl_72", 31 0, L_0x7fdc00663560;  1 drivers
v0x7fdc01b1adb0_0 .net *"_ivl_74", 0 0, L_0x7fdc01b23000;  1 drivers
v0x7fdc01b1ae50_0 .net *"_ivl_77", 0 0, L_0x7fdc01b23450;  1 drivers
v0x7fdc01b1aef0_0 .net *"_ivl_9", 4 0, L_0x7fdc01b21520;  1 drivers
v0x7fdc01b1afa0_0 .var "active", 0 0;
v0x7fdc01b1b040_0 .net "alu_control_out", 3 0, v0x7fdc01b156e0_0;  1 drivers
v0x7fdc01b1b120_0 .net "alu_fcode", 5 0, L_0x7fdc01b21ec0;  1 drivers
v0x7fdc01b1b1b0_0 .net "alu_op", 1 0, L_0x7fdc01b20af0;  1 drivers
v0x7fdc01b1b240_0 .net "alu_op1", 31 0, L_0x7fdc01b21fa0;  1 drivers
v0x7fdc01b1b2d0_0 .net "alu_op2", 31 0, L_0x7fdc01b222e0;  1 drivers
v0x7fdc01b1b360_0 .net "alu_out", 31 0, v0x7fdc01b15290_0;  1 drivers
v0x7fdc01b1a8e0_0 .net "alu_src", 0 0, L_0x7fdc01b1ed80;  1 drivers
v0x7fdc01b1b5f0_0 .net "alu_z_flag", 0 0, L_0x7fdc01b22510;  1 drivers
v0x7fdc01b1b680_0 .net "branch", 0 0, L_0x7fdc01b204f0;  1 drivers
v0x7fdc01b1b730_0 .net "clk", 0 0, v0x7fdc01b1cad0_0;  1 drivers
v0x7fdc01b1b800_0 .net "clk_enable", 0 0, v0x7fdc01b1cb60_0;  1 drivers
v0x7fdc01b1b890_0 .net "curr_addr", 31 0, v0x7fdc01b18640_0;  1 drivers
v0x7fdc01b1b940_0 .net "curr_addr_p4", 31 0, L_0x7fdc01b22630;  1 drivers
v0x7fdc01b1b9d0_0 .net "data_address", 31 0, L_0x7fdc01b223e0;  alias, 1 drivers
v0x7fdc01b1ba60_0 .var "data_read", 0 0;
v0x7fdc01b1baf0_0 .net "data_readdata", 31 0, v0x7fdc01b1cd50_0;  1 drivers
v0x7fdc01b1bb90_0 .var "data_write", 0 0;
v0x7fdc01b1bc30_0 .var "data_writedata", 31 0;
v0x7fdc01b1bce0_0 .net "instr_address", 31 0, L_0x7fdc01b23630;  alias, 1 drivers
v0x7fdc01b1bd90_0 .net "instr_opcode", 5 0, L_0x7fdc01b1e0f0;  1 drivers
v0x7fdc01b1be50_0 .net "instr_readdata", 31 0, v0x7fdc01b1d070_0;  1 drivers
v0x7fdc01b1bef0_0 .net "j_type", 0 0, L_0x7fdc01b22c60;  1 drivers
v0x7fdc01b1bf90_0 .net "jr_type", 0 0, L_0x7fdc01b23540;  1 drivers
v0x7fdc01b1c030_0 .net "mem_read", 0 0, L_0x7fdc01b1f9c0;  1 drivers
v0x7fdc01b1c0e0_0 .net "mem_to_reg", 0 0, L_0x7fdc01b1f020;  1 drivers
v0x7fdc01b1c190_0 .net "mem_write", 0 0, L_0x7fdc01b1ff60;  1 drivers
v0x7fdc01b1c240_0 .var "next_instr_addr", 31 0;
v0x7fdc01b1c2d0_0 .net "offset", 31 0, L_0x7fdc01b22240;  1 drivers
v0x7fdc01b1c370_0 .net "reg_a_read_data", 31 0, L_0x7fdc01b21ab0;  1 drivers
v0x7fdc01b1c430_0 .net "reg_a_read_index", 4 0, L_0x7fdc01b21360;  1 drivers
v0x7fdc01b1c4e0_0 .net "reg_b_read_data", 31 0, L_0x7fdc01b21d60;  1 drivers
v0x7fdc01b1c590_0 .net "reg_b_read_index", 4 0, L_0x7fdc01b20e60;  1 drivers
v0x7fdc01b1c640_0 .net "reg_dst", 0 0, L_0x7fdc01b1e8f0;  1 drivers
v0x7fdc01b1c6f0_0 .net "reg_write", 0 0, L_0x7fdc01b1f450;  1 drivers
v0x7fdc01b1c7a0_0 .net "reg_write_data", 31 0, L_0x7fdc01b216e0;  1 drivers
v0x7fdc01b1c850_0 .net "reg_write_enable", 0 0, L_0x7fdc01b21840;  1 drivers
v0x7fdc01b1c900_0 .net "reg_write_index", 4 0, L_0x7fdc01b215c0;  1 drivers
v0x7fdc01b1c9b0_0 .net "register_v0", 31 0, L_0x7fdc01b21e50;  alias, 1 drivers
v0x7fdc01b1b410_0 .net "reset", 0 0, v0x7fdc01b1d1d0_0;  1 drivers
E_0x7fdc01b04370/0 .event edge, v0x7fdc01b17be0_0, v0x7fdc01b15380_0, v0x7fdc01b1b940_0, v0x7fdc01b1c2d0_0;
E_0x7fdc01b04370/1 .event edge, v0x7fdc01b1bef0_0, v0x7fdc01b1be50_0, v0x7fdc01b1bf90_0, v0x7fdc01b19180_0;
E_0x7fdc01b04370 .event/or E_0x7fdc01b04370/0, E_0x7fdc01b04370/1;
L_0x7fdc01b1e0f0 .part v0x7fdc01b1d070_0, 26, 6;
L_0x7fdc01b21360 .part v0x7fdc01b1d070_0, 21, 5;
L_0x7fdc01b20e60 .part v0x7fdc01b1d070_0, 16, 5;
L_0x7fdc01b21480 .part v0x7fdc01b1d070_0, 11, 5;
L_0x7fdc01b21520 .part v0x7fdc01b1d070_0, 16, 5;
L_0x7fdc01b215c0 .functor MUXZ 5, L_0x7fdc01b21520, L_0x7fdc01b21480, L_0x7fdc01b1e8f0, C4<>;
L_0x7fdc01b216e0 .functor MUXZ 32, v0x7fdc01b15290_0, v0x7fdc01b1cd50_0, L_0x7fdc01b1f020, C4<>;
L_0x7fdc01b21ec0 .part v0x7fdc01b1d070_0, 0, 6;
L_0x7fdc01b22050 .part v0x7fdc01b1d070_0, 0, 16;
L_0x7fdc01b22240 .concat [ 16 16 0 0], L_0x7fdc01b22050, L_0x7fdc00663200;
L_0x7fdc01b222e0 .functor MUXZ 32, L_0x7fdc01b21d60, L_0x7fdc01b22240, L_0x7fdc01b1ed80, C4<>;
L_0x7fdc01b22630 .arith/sum 32, v0x7fdc01b18640_0, L_0x7fdc00663290;
L_0x7fdc01b22770 .concat [ 6 26 0 0], L_0x7fdc01b1e0f0, L_0x7fdc006632d8;
L_0x7fdc01b228c0 .cmp/eq 32, L_0x7fdc01b22770, L_0x7fdc00663320;
L_0x7fdc01b229a0 .concat [ 6 26 0 0], L_0x7fdc01b1e0f0, L_0x7fdc00663368;
L_0x7fdc01b22b80 .cmp/eq 32, L_0x7fdc01b229a0, L_0x7fdc006633b0;
L_0x7fdc01b22d50 .concat [ 6 26 0 0], L_0x7fdc01b1e0f0, L_0x7fdc006633f8;
L_0x7fdc01b22ec0 .cmp/eq 32, L_0x7fdc01b22d50, L_0x7fdc00663440;
L_0x7fdc01b22f60 .concat [ 6 26 0 0], L_0x7fdc01b21ec0, L_0x7fdc00663488;
L_0x7fdc01b231e0 .cmp/eq 32, L_0x7fdc01b22f60, L_0x7fdc006634d0;
L_0x7fdc01b23280 .concat [ 6 26 0 0], L_0x7fdc01b21ec0, L_0x7fdc00663518;
L_0x7fdc01b23000 .cmp/eq 32, L_0x7fdc01b23280, L_0x7fdc00663560;
S_0x7fdc01b04d00 .scope module, "cpu_alu" "alu" 4 115, 5 1 0, S_0x7fdc01b04980;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7fdc00663248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b04fb0_0 .net/2u *"_ivl_0", 31 0, L_0x7fdc00663248;  1 drivers
v0x7fdc01b15070_0 .net "control", 3 0, v0x7fdc01b156e0_0;  alias, 1 drivers
v0x7fdc01b15120_0 .net "op1", 31 0, L_0x7fdc01b21fa0;  alias, 1 drivers
v0x7fdc01b151e0_0 .net "op2", 31 0, L_0x7fdc01b222e0;  alias, 1 drivers
v0x7fdc01b15290_0 .var "result", 31 0;
v0x7fdc01b15380_0 .net "z_flag", 0 0, L_0x7fdc01b22510;  alias, 1 drivers
E_0x7fdc01b04f70 .event edge, v0x7fdc01b151e0_0, v0x7fdc01b15120_0, v0x7fdc01b15070_0;
L_0x7fdc01b22510 .cmp/eq 32, v0x7fdc01b15290_0, L_0x7fdc00663248;
S_0x7fdc01b154a0 .scope module, "cpu_alu_control" "alu_control" 4 100, 6 1 0, S_0x7fdc01b04980;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7fdc01b156e0_0 .var "alu_control_out", 3 0;
v0x7fdc01b157a0_0 .net "alu_fcode", 5 0, L_0x7fdc01b21ec0;  alias, 1 drivers
v0x7fdc01b15840_0 .net "alu_opcode", 1 0, L_0x7fdc01b20af0;  alias, 1 drivers
E_0x7fdc01b156b0 .event edge, v0x7fdc01b15840_0, v0x7fdc01b157a0_0;
S_0x7fdc01b15950 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x7fdc01b04980;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7fdc01b1e8f0 .functor AND 1, L_0x7fdc01b1e340, L_0x7fdc01b1e810, C4<1>, C4<1>;
L_0x7fdc01b1eb00 .functor AND 1, L_0x7fdc01b1ea20, L_0x7fdc01b1e460, C4<1>, C4<1>;
L_0x7fdc01b1ebb0 .functor AND 1, L_0x7fdc01b1eb00, L_0x7fdc01b1e5c0, C4<1>, C4<1>;
L_0x7fdc01b1ed80 .functor AND 1, L_0x7fdc01b1ebb0, L_0x7fdc01b1eca0, C4<1>, C4<1>;
L_0x7fdc01b1f020 .functor AND 1, L_0x7fdc01b1eeb0, L_0x7fdc01b1e460, C4<1>, C4<1>;
L_0x7fdc01b1f110 .functor AND 1, L_0x7fdc01b1e340, L_0x7fdc01b1e460, C4<1>, C4<1>;
L_0x7fdc01b1f220 .functor AND 1, L_0x7fdc01b1f110, L_0x7fdc01b1f180, C4<1>, C4<1>;
L_0x7fdc01b1f450 .functor AND 1, L_0x7fdc01b1f220, L_0x7fdc01b1f350, C4<1>, C4<1>;
L_0x7fdc01b1f5e0 .functor AND 1, L_0x7fdc01b1f540, L_0x7fdc01b1e460, C4<1>, C4<1>;
L_0x7fdc01b1f830 .functor AND 1, L_0x7fdc01b1f5e0, L_0x7fdc01b1f6a0, C4<1>, C4<1>;
L_0x7fdc01b1f9c0 .functor AND 1, L_0x7fdc01b1f830, L_0x7fdc01b1f8a0, C4<1>, C4<1>;
L_0x7fdc01b1f7c0 .functor AND 1, L_0x7fdc01b1fb10, L_0x7fdc01b1fc30, C4<1>, C4<1>;
L_0x7fdc01b1fd10 .functor AND 1, L_0x7fdc01b1f7c0, L_0x7fdc01b1e5c0, C4<1>, C4<1>;
L_0x7fdc01b1ff60 .functor AND 1, L_0x7fdc01b1fd10, L_0x7fdc01b1fe30, C4<1>, C4<1>;
L_0x7fdc01b1f090 .functor AND 1, L_0x7fdc01b1ffd0, L_0x7fdc01b20170, C4<1>, C4<1>;
L_0x7fdc01b1fdc0 .functor AND 1, L_0x7fdc01b1f090, L_0x7fdc01b203b0, C4<1>, C4<1>;
L_0x7fdc01b204f0 .functor AND 1, L_0x7fdc01b1fdc0, L_0x7fdc01b1e700, C4<1>, C4<1>;
L_0x7fdc01b20730 .functor AND 1, L_0x7fdc01b1e340, L_0x7fdc01b205e0, C4<1>, C4<1>;
L_0x7fdc01b20840 .functor AND 1, L_0x7fdc01b20730, L_0x7fdc01b207a0, C4<1>, C4<1>;
L_0x7fdc01b1fed0 .functor AND 1, L_0x7fdc01b20840, L_0x7fdc01b20990, C4<1>, C4<1>;
L_0x7fdc01b20a30 .functor AND 1, L_0x7fdc01b20bd0, L_0x7fdc01b20d40, C4<1>, C4<1>;
L_0x7fdc01b1f740 .functor AND 1, L_0x7fdc01b20a30, L_0x7fdc01b208f0, C4<1>, C4<1>;
L_0x7fdc01b210f0 .functor AND 1, L_0x7fdc01b1f740, L_0x7fdc01b1e700, C4<1>, C4<1>;
v0x7fdc01b15c50_0 .net *"_ivl_0", 31 0, L_0x7fdc01b1e210;  1 drivers
v0x7fdc01b15d00_0 .net *"_ivl_102", 0 0, L_0x7fdc01b20bd0;  1 drivers
v0x7fdc01b15da0_0 .net *"_ivl_104", 0 0, L_0x7fdc01b20d40;  1 drivers
v0x7fdc01b15e50_0 .net *"_ivl_106", 0 0, L_0x7fdc01b20a30;  1 drivers
v0x7fdc01b15ef0_0 .net *"_ivl_108", 0 0, L_0x7fdc01b208f0;  1 drivers
v0x7fdc01b15fd0_0 .net *"_ivl_110", 0 0, L_0x7fdc01b1f740;  1 drivers
v0x7fdc01b16070_0 .net *"_ivl_112", 0 0, L_0x7fdc01b210f0;  1 drivers
L_0x7fdc006630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b16110_0 .net/2u *"_ivl_12", 5 0, L_0x7fdc006630e0;  1 drivers
L_0x7fdc00663128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b161c0_0 .net/2u *"_ivl_16", 5 0, L_0x7fdc00663128;  1 drivers
v0x7fdc01b162d0_0 .net *"_ivl_21", 0 0, L_0x7fdc01b1e810;  1 drivers
v0x7fdc01b16370_0 .net *"_ivl_25", 0 0, L_0x7fdc01b1ea20;  1 drivers
v0x7fdc01b16410_0 .net *"_ivl_27", 0 0, L_0x7fdc01b1eb00;  1 drivers
v0x7fdc01b164b0_0 .net *"_ivl_29", 0 0, L_0x7fdc01b1ebb0;  1 drivers
L_0x7fdc00663008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b16550_0 .net *"_ivl_3", 25 0, L_0x7fdc00663008;  1 drivers
v0x7fdc01b16600_0 .net *"_ivl_31", 0 0, L_0x7fdc01b1eca0;  1 drivers
v0x7fdc01b166a0_0 .net *"_ivl_35", 0 0, L_0x7fdc01b1eeb0;  1 drivers
v0x7fdc01b16740_0 .net *"_ivl_39", 0 0, L_0x7fdc01b1f110;  1 drivers
L_0x7fdc00663050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b168d0_0 .net/2u *"_ivl_4", 31 0, L_0x7fdc00663050;  1 drivers
v0x7fdc01b16960_0 .net *"_ivl_41", 0 0, L_0x7fdc01b1f180;  1 drivers
v0x7fdc01b169f0_0 .net *"_ivl_43", 0 0, L_0x7fdc01b1f220;  1 drivers
v0x7fdc01b16a90_0 .net *"_ivl_45", 0 0, L_0x7fdc01b1f350;  1 drivers
v0x7fdc01b16b30_0 .net *"_ivl_49", 0 0, L_0x7fdc01b1f540;  1 drivers
v0x7fdc01b16bd0_0 .net *"_ivl_51", 0 0, L_0x7fdc01b1f5e0;  1 drivers
v0x7fdc01b16c70_0 .net *"_ivl_53", 0 0, L_0x7fdc01b1f6a0;  1 drivers
v0x7fdc01b16d10_0 .net *"_ivl_55", 0 0, L_0x7fdc01b1f830;  1 drivers
v0x7fdc01b16db0_0 .net *"_ivl_57", 0 0, L_0x7fdc01b1f8a0;  1 drivers
v0x7fdc01b16e50_0 .net *"_ivl_61", 0 0, L_0x7fdc01b1fb10;  1 drivers
v0x7fdc01b16ef0_0 .net *"_ivl_63", 0 0, L_0x7fdc01b1fc30;  1 drivers
v0x7fdc01b16f90_0 .net *"_ivl_65", 0 0, L_0x7fdc01b1f7c0;  1 drivers
v0x7fdc01b17030_0 .net *"_ivl_67", 0 0, L_0x7fdc01b1fd10;  1 drivers
v0x7fdc01b170d0_0 .net *"_ivl_69", 0 0, L_0x7fdc01b1fe30;  1 drivers
v0x7fdc01b17170_0 .net *"_ivl_73", 0 0, L_0x7fdc01b1ffd0;  1 drivers
v0x7fdc01b17210_0 .net *"_ivl_75", 0 0, L_0x7fdc01b20170;  1 drivers
v0x7fdc01b167e0_0 .net *"_ivl_77", 0 0, L_0x7fdc01b1f090;  1 drivers
v0x7fdc01b174a0_0 .net *"_ivl_79", 0 0, L_0x7fdc01b203b0;  1 drivers
L_0x7fdc00663098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b17530_0 .net/2u *"_ivl_8", 5 0, L_0x7fdc00663098;  1 drivers
v0x7fdc01b175c0_0 .net *"_ivl_81", 0 0, L_0x7fdc01b1fdc0;  1 drivers
v0x7fdc01b17650_0 .net *"_ivl_87", 0 0, L_0x7fdc01b205e0;  1 drivers
v0x7fdc01b176e0_0 .net *"_ivl_89", 0 0, L_0x7fdc01b20730;  1 drivers
v0x7fdc01b17780_0 .net *"_ivl_91", 0 0, L_0x7fdc01b207a0;  1 drivers
v0x7fdc01b17820_0 .net *"_ivl_93", 0 0, L_0x7fdc01b20840;  1 drivers
v0x7fdc01b178c0_0 .net *"_ivl_95", 0 0, L_0x7fdc01b20990;  1 drivers
v0x7fdc01b17960_0 .net *"_ivl_97", 0 0, L_0x7fdc01b1fed0;  1 drivers
v0x7fdc01b17a00_0 .net "alu_op", 1 0, L_0x7fdc01b20af0;  alias, 1 drivers
v0x7fdc01b17ac0_0 .net "alu_src", 0 0, L_0x7fdc01b1ed80;  alias, 1 drivers
v0x7fdc01b17b50_0 .net "beq", 0 0, L_0x7fdc01b1e700;  1 drivers
v0x7fdc01b17be0_0 .net "branch", 0 0, L_0x7fdc01b204f0;  alias, 1 drivers
v0x7fdc01b17c70_0 .net "instr_opcode", 5 0, L_0x7fdc01b1e0f0;  alias, 1 drivers
v0x7fdc01b17d00_0 .var "jump", 0 0;
v0x7fdc01b17d90_0 .net "lw", 0 0, L_0x7fdc01b1e460;  1 drivers
v0x7fdc01b17e20_0 .net "mem_read", 0 0, L_0x7fdc01b1f9c0;  alias, 1 drivers
v0x7fdc01b17eb0_0 .net "mem_to_reg", 0 0, L_0x7fdc01b1f020;  alias, 1 drivers
v0x7fdc01b17f40_0 .net "mem_write", 0 0, L_0x7fdc01b1ff60;  alias, 1 drivers
v0x7fdc01b17fe0_0 .net "r_format", 0 0, L_0x7fdc01b1e340;  1 drivers
v0x7fdc01b18080_0 .net "reg_dst", 0 0, L_0x7fdc01b1e8f0;  alias, 1 drivers
v0x7fdc01b18120_0 .net "reg_write", 0 0, L_0x7fdc01b1f450;  alias, 1 drivers
v0x7fdc01b181c0_0 .net "sw", 0 0, L_0x7fdc01b1e5c0;  1 drivers
L_0x7fdc01b1e210 .concat [ 6 26 0 0], L_0x7fdc01b1e0f0, L_0x7fdc00663008;
L_0x7fdc01b1e340 .cmp/eq 32, L_0x7fdc01b1e210, L_0x7fdc00663050;
L_0x7fdc01b1e460 .cmp/eq 6, L_0x7fdc01b1e0f0, L_0x7fdc00663098;
L_0x7fdc01b1e5c0 .cmp/eq 6, L_0x7fdc01b1e0f0, L_0x7fdc006630e0;
L_0x7fdc01b1e700 .cmp/eq 6, L_0x7fdc01b1e0f0, L_0x7fdc00663128;
L_0x7fdc01b1e810 .reduce/nor L_0x7fdc01b1e460;
L_0x7fdc01b1ea20 .reduce/nor L_0x7fdc01b1e340;
L_0x7fdc01b1eca0 .reduce/nor L_0x7fdc01b1e700;
L_0x7fdc01b1eeb0 .reduce/nor L_0x7fdc01b1e340;
L_0x7fdc01b1f180 .reduce/nor L_0x7fdc01b1e5c0;
L_0x7fdc01b1f350 .reduce/nor L_0x7fdc01b1e700;
L_0x7fdc01b1f540 .reduce/nor L_0x7fdc01b1e340;
L_0x7fdc01b1f6a0 .reduce/nor L_0x7fdc01b1e5c0;
L_0x7fdc01b1f8a0 .reduce/nor L_0x7fdc01b1e700;
L_0x7fdc01b1fb10 .reduce/nor L_0x7fdc01b1e340;
L_0x7fdc01b1fc30 .reduce/nor L_0x7fdc01b1e460;
L_0x7fdc01b1fe30 .reduce/nor L_0x7fdc01b1e700;
L_0x7fdc01b1ffd0 .reduce/nor L_0x7fdc01b1e340;
L_0x7fdc01b20170 .reduce/nor L_0x7fdc01b1e460;
L_0x7fdc01b203b0 .reduce/nor L_0x7fdc01b1e5c0;
L_0x7fdc01b205e0 .reduce/nor L_0x7fdc01b1e460;
L_0x7fdc01b207a0 .reduce/nor L_0x7fdc01b1e5c0;
L_0x7fdc01b20990 .reduce/nor L_0x7fdc01b1e700;
L_0x7fdc01b20af0 .concat8 [ 1 1 0 0], L_0x7fdc01b210f0, L_0x7fdc01b1fed0;
L_0x7fdc01b20bd0 .reduce/nor L_0x7fdc01b1e340;
L_0x7fdc01b20d40 .reduce/nor L_0x7fdc01b1e460;
L_0x7fdc01b208f0 .reduce/nor L_0x7fdc01b1e5c0;
S_0x7fdc01b18350 .scope module, "cpu_pc" "pc" 4 152, 8 1 0, S_0x7fdc01b04980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7fdc01b18590_0 .net "clk", 0 0, v0x7fdc01b1cad0_0;  alias, 1 drivers
v0x7fdc01b18640_0 .var "curr_addr", 31 0;
v0x7fdc01b186f0_0 .net "next_addr", 31 0, v0x7fdc01b1c240_0;  1 drivers
v0x7fdc01b187b0_0 .net "reset", 0 0, v0x7fdc01b1d1d0_0;  alias, 1 drivers
E_0x7fdc01b18540 .event posedge, v0x7fdc01b18590_0;
S_0x7fdc01b188b0 .scope module, "register" "regfile" 4 74, 9 1 0, S_0x7fdc01b04980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x7fdc01b21ab0 .functor BUFZ 32, L_0x7fdc01b218f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdc01b21d60 .functor BUFZ 32, L_0x7fdc01b21ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdc01b19570_12 .array/port v0x7fdc01b19570, 12;
L_0x7fdc01b21e50 .functor BUFZ 32, v0x7fdc01b19570_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdc01b18c20_0 .net *"_ivl_0", 31 0, L_0x7fdc01b218f0;  1 drivers
v0x7fdc01b18cc0_0 .net *"_ivl_10", 6 0, L_0x7fdc01b21c40;  1 drivers
L_0x7fdc006631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b18d60_0 .net *"_ivl_13", 1 0, L_0x7fdc006631b8;  1 drivers
v0x7fdc01b18e10_0 .net *"_ivl_2", 6 0, L_0x7fdc01b21990;  1 drivers
L_0x7fdc00663170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b18ec0_0 .net *"_ivl_5", 1 0, L_0x7fdc00663170;  1 drivers
v0x7fdc01b18fb0_0 .net *"_ivl_8", 31 0, L_0x7fdc01b21ba0;  1 drivers
v0x7fdc01b19060_0 .net "r_clk", 0 0, v0x7fdc01b1cad0_0;  alias, 1 drivers
v0x7fdc01b190f0_0 .net "r_clk_enable", 0 0, v0x7fdc01b1cb60_0;  alias, 1 drivers
v0x7fdc01b19180_0 .net "read_data1", 31 0, L_0x7fdc01b21ab0;  alias, 1 drivers
v0x7fdc01b192b0_0 .net "read_data2", 31 0, L_0x7fdc01b21d60;  alias, 1 drivers
v0x7fdc01b19360_0 .net "read_reg1", 4 0, L_0x7fdc01b21360;  alias, 1 drivers
v0x7fdc01b19410_0 .net "read_reg2", 4 0, L_0x7fdc01b20e60;  alias, 1 drivers
v0x7fdc01b194c0_0 .net "register_v0", 31 0, L_0x7fdc01b21e50;  alias, 1 drivers
v0x7fdc01b19570 .array "registers", 0 31, 31 0;
v0x7fdc01b19910_0 .net "reset", 0 0, v0x7fdc01b1d1d0_0;  alias, 1 drivers
v0x7fdc01b199c0_0 .net "write_control", 0 0, L_0x7fdc01b21840;  alias, 1 drivers
v0x7fdc01b19a50_0 .net "write_data", 31 0, L_0x7fdc01b216e0;  alias, 1 drivers
v0x7fdc01b19be0_0 .net "write_reg", 4 0, L_0x7fdc01b215c0;  alias, 1 drivers
L_0x7fdc01b218f0 .array/port v0x7fdc01b19570, L_0x7fdc01b21990;
L_0x7fdc01b21990 .concat [ 5 2 0 0], L_0x7fdc01b21360, L_0x7fdc00663170;
L_0x7fdc01b21ba0 .array/port v0x7fdc01b19570, L_0x7fdc01b21c40;
L_0x7fdc01b21c40 .concat [ 5 2 0 0], L_0x7fdc01b20e60, L_0x7fdc006631b8;
S_0x7fdc01b04530 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7fdc01b237c0 .functor BUFZ 32, L_0x7fdc01b23720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdc01b1d290_0 .net *"_ivl_0", 31 0, L_0x7fdc01b23720;  1 drivers
o0x7fdc00634558 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdc01b1d320_0 .net "clk", 0 0, o0x7fdc00634558;  0 drivers
o0x7fdc00634588 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdc01b1d3c0_0 .net "data_address", 31 0, o0x7fdc00634588;  0 drivers
o0x7fdc006345b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdc01b1d460_0 .net "data_read", 0 0, o0x7fdc006345b8;  0 drivers
v0x7fdc01b1d500_0 .net "data_readdata", 31 0, L_0x7fdc01b237c0;  1 drivers
o0x7fdc00634618 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdc01b1d5f0_0 .net "data_write", 0 0, o0x7fdc00634618;  0 drivers
o0x7fdc00634648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdc01b1d690_0 .net "data_writedata", 31 0, o0x7fdc00634648;  0 drivers
v0x7fdc01b1d740_0 .var/i "i", 31 0;
v0x7fdc01b1d7f0 .array "ram", 0 65535, 31 0;
E_0x7fdc01b1d260 .event posedge, v0x7fdc01b1d320_0;
L_0x7fdc01b23720 .array/port v0x7fdc01b1d7f0, o0x7fdc00634588;
S_0x7fdc01b04760 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7fdc01b048d0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x7fdc01b23b30 .functor BUFZ 32, L_0x7fdc01b23870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdc01b1dbd0_0 .net *"_ivl_0", 31 0, L_0x7fdc01b23870;  1 drivers
v0x7fdc01b1dc90_0 .net *"_ivl_3", 29 0, L_0x7fdc01b23910;  1 drivers
v0x7fdc01b1dd30_0 .net *"_ivl_4", 31 0, L_0x7fdc01b239b0;  1 drivers
L_0x7fdc006635a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdc01b1ddd0_0 .net *"_ivl_7", 1 0, L_0x7fdc006635a8;  1 drivers
o0x7fdc006348b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdc01b1de80_0 .net "instr_address", 31 0, o0x7fdc006348b8;  0 drivers
v0x7fdc01b1df70_0 .net "instr_readdata", 31 0, L_0x7fdc01b23b30;  1 drivers
v0x7fdc01b1e020 .array "memory1", 0 1073741823, 31 0;
L_0x7fdc01b23870 .array/port v0x7fdc01b1e020, L_0x7fdc01b239b0;
L_0x7fdc01b23910 .part o0x7fdc006348b8, 0, 30;
L_0x7fdc01b239b0 .concat [ 30 2 0 0], L_0x7fdc01b23910, L_0x7fdc006635a8;
S_0x7fdc01b1d980 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x7fdc01b04760;
 .timescale 0 0;
v0x7fdc01b1db40_0 .var/i "i", 31 0;
    .scope S_0x7fdc01b188b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b19570, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fdc01b188b0;
T_1 ;
    %wait E_0x7fdc01b18540;
    %load/vec4 v0x7fdc01b19910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fdc01b190f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fdc01b199c0_0;
    %load/vec4 v0x7fdc01b19be0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fdc01b19a50_0;
    %load/vec4 v0x7fdc01b19be0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b19570, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdc01b154a0;
T_2 ;
    %wait E_0x7fdc01b156b0;
    %load/vec4 v0x7fdc01b15840_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fdc01b156e0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fdc01b15840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fdc01b156e0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fdc01b15840_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fdc01b157a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fdc01b156e0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fdc01b156e0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdc01b156e0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdc01b156e0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fdc01b156e0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fdc01b04d00;
T_3 ;
    %wait E_0x7fdc01b04f70;
    %load/vec4 v0x7fdc01b15070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc01b15290_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x7fdc01b15120_0;
    %load/vec4 v0x7fdc01b151e0_0;
    %and;
    %assign/vec4 v0x7fdc01b15290_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x7fdc01b15120_0;
    %load/vec4 v0x7fdc01b151e0_0;
    %or;
    %assign/vec4 v0x7fdc01b15290_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x7fdc01b15120_0;
    %load/vec4 v0x7fdc01b151e0_0;
    %add;
    %assign/vec4 v0x7fdc01b15290_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x7fdc01b15120_0;
    %load/vec4 v0x7fdc01b151e0_0;
    %sub;
    %assign/vec4 v0x7fdc01b15290_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x7fdc01b15120_0;
    %load/vec4 v0x7fdc01b151e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x7fdc01b15290_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x7fdc01b15120_0;
    %load/vec4 v0x7fdc01b151e0_0;
    %or;
    %inv;
    %assign/vec4 v0x7fdc01b15290_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fdc01b18350;
T_4 ;
    %wait E_0x7fdc01b18540;
    %load/vec4 v0x7fdc01b187b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fdc01b18640_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fdc01b186f0_0;
    %assign/vec4 v0x7fdc01b18640_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fdc01b04980;
T_5 ;
    %pushi/vec4 10, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fdc01b18540;
    %vpi_call/w 4 66 "$display", "mem_to_reg=%b, instr_readdate=%b, reg_write_data=%b, clk_enable=%b, reg_write_index=%b, reg_write_enable=%b", v0x7fdc01b1c0e0_0, v0x7fdc01b1be50_0, v0x7fdc01b1c7a0_0, v0x7fdc01b1b800_0, v0x7fdc01b1c900_0, v0x7fdc01b1c850_0 {0 0 0};
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x7fdc01b04980;
T_6 ;
    %wait E_0x7fdc01b04370;
    %load/vec4 v0x7fdc01b1b680_0;
    %load/vec4 v0x7fdc01b1b5f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fdc01b1b940_0;
    %load/vec4 v0x7fdc01b1c2d0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fdc01b1c240_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fdc01b1bef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7fdc01b1b940_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fdc01b1be50_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fdc01b1c240_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fdc01b1bf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7fdc01b1c370_0;
    %store/vec4 v0x7fdc01b1c240_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7fdc01b1b940_0;
    %store/vec4 v0x7fdc01b1c240_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fdc01b043c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc01b1cad0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fdc01b1cad0_0;
    %inv;
    %store/vec4 v0x7fdc01b1cad0_0, 0, 1;
    %delay 4, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x7fdc01b043c0;
T_8 ;
    %wait E_0x7fdc01b18540;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc01b1d1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc01b1cb60_0, 0, 1;
    %wait E_0x7fdc01b18540;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc01b1d1d0_0, 0, 1;
    %wait E_0x7fdc01b18540;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x7fdc01b1d070_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fdc01b1cd50_0, 0, 32;
    %wait E_0x7fdc01b18540;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x7fdc01b1d070_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fdc01b1cd50_0, 0, 32;
    %wait E_0x7fdc01b18540;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x7fdc01b1d070_0, 0, 32;
    %wait E_0x7fdc01b18540;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x7fdc01b1d070_0, 0, 32;
    %vpi_call/w 3 65 "$display", v0x7fdc01b1d100_0 {0 0 0};
    %load/vec4 v0x7fdc01b1ce90_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 66 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x7fdc01b1ce90_0 {0 0 0};
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7fdc01b04530;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc01b1d740_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7fdc01b1d740_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fdc01b1d740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b1d7f0, 0, 4;
    %load/vec4 v0x7fdc01b1d740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc01b1d740_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x7fdc01b04530;
T_10 ;
    %wait E_0x7fdc01b1d260;
    %load/vec4 v0x7fdc01b1d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fdc01b1d690_0;
    %ix/getv 3, v0x7fdc01b1d3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc01b1d7f0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fdc01b04760;
T_11 ;
    %fork t_1, S_0x7fdc01b1d980;
    %jmp t_0;
    .scope S_0x7fdc01b1d980;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc01b1db40_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7fdc01b1db40_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fdc01b1db40_0;
    %store/vec4a v0x7fdc01b1e020, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fdc01b1db40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fdc01b1db40_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b1e020, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b1e020, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc01b1e020, 4, 0;
    %end;
    .scope S_0x7fdc01b04760;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
