{
  "design": {
    "design_info": {
      "boundary_crc": "0xDF643CB6F31A8409",
      "device": "xc7z020clg400-1",
      "name": "img_proc",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "dvi2rgb_0": "",
      "rgb2dvi_0": "",
      "clk_wiz_0": "",
      "xlconstant_0": ""
    },
    "interface_ports": {
      "hdmi_in": {
        "mode": "Slave",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      },
      "hdmi_in_ddc": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "hdmi_out": {
        "mode": "Master",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "img_proc_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "async_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "hdmi_in_hpd": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "dvi2rgb_0": {
        "vlnv": "digilentinc.com:ip:dvi2rgb:2.0",
        "xci_name": "img_proc_dvi2rgb_0_0",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "hdmi_in_ddc"
          },
          "TMDS_BOARD_INTERFACE": {
            "value": "hdmi_in"
          },
          "kClkRange": {
            "value": "1"
          }
        }
      },
      "rgb2dvi_0": {
        "vlnv": "digilentinc.com:ip:rgb2dvi:1.4",
        "xci_name": "img_proc_rgb2dvi_0_0",
        "parameters": {
          "TMDS_BOARD_INTERFACE": {
            "value": "hdmi_out"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "img_proc_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "109.241"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "img_proc_xlconstant_0_0"
      }
    },
    "interface_nets": {
      "dvi2rgb_0_RGB": {
        "interface_ports": [
          "dvi2rgb_0/RGB",
          "rgb2dvi_0/RGB"
        ]
      },
      "hdmi_in_1": {
        "interface_ports": [
          "hdmi_in",
          "dvi2rgb_0/TMDS"
        ]
      },
      "dvi2rgb_0_DDC": {
        "interface_ports": [
          "hdmi_in_ddc",
          "dvi2rgb_0/DDC"
        ]
      },
      "rgb2dvi_0_TMDS": {
        "interface_ports": [
          "hdmi_out",
          "rgb2dvi_0/TMDS"
        ]
      }
    },
    "nets": {
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "async_reset",
          "clk_wiz_0/reset",
          "rgb2dvi_0/aRst",
          "dvi2rgb_0/aRst"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "dvi2rgb_0/RefClk"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "hdmi_in_hpd"
        ]
      },
      "dvi2rgb_0_PixelClk": {
        "ports": [
          "dvi2rgb_0/PixelClk",
          "rgb2dvi_0/PixelClk"
        ]
      }
    }
  }
}