fraig> cirr ../myTest/mysim01.aag

fraig> cirstr

fraig> cirg 0
==================================================
= CONST(0), line 0                               =
= FECs:                                          =
= Value: 0000_0000_0000_0000_0000_0000_0000_0000 =
==================================================

fraig> cirg 1
==================================================
= PI(1), line 2                                  =
= FECs:                                          =
= Value: 0000_0000_0000_0000_0000_0000_0000_0000 =
==================================================

fraig> cirg 2
==================================================
= PI(2), line 3                                  =
= FECs:                                          =
= Value: 0000_0000_0000_0000_0000_0000_0000_0000 =
==================================================

fraig> cirg 4
Error: Gate(4) not found!!
Error: Illegal option!! (4)

fraig> cirg 6
==================================================
= UNDEF(6), line 0                               =
= FECs:                                          =
= Value: 0000_0000_0000_0000_0000_0000_0000_0000 =
==================================================

fraig> cirg 7
==================================================
= AIG(7), line 7                                 =
= FECs:                                          =
= Value: 0000_0000_0000_0000_0000_0000_0000_0000 =
==================================================

fraig> cirg 10
==================================================
= AIG(10), line 10                               =
= FECs:                                          =
= Value: 0000_0000_0000_0000_0000_0000_0000_0000 =
==================================================

fraig> cirg 11
==================================================
= PO(11), line 4                                 =
= FECs:                                          =
= Value: 0000_0000_0000_0000_0000_0000_0000_0000 =
==================================================

fraig> cirg 5 -fanin 3
AIG 5
  !CONST 0
  PI 1

fraig> cirg 11 -fanin 4
PO 11
  AIG 3
    PI 1
    PI 2

fraig> cirg 0 -fanout 4
CONST 0
  !AIG 5
    AIG 7
      AIG 9
      AIG 10
    AIG 8
      AIG 9
      AIG 10

fraig> cirg 1 -fanout 5
PI 1
  AIG 3
    AIG 8
      AIG 9
      AIG 10
    PO 11
  AIG 5
    AIG 7
      AIG 9
      AIG 10
    AIG 8 (*)

fraig> cirg 2 -fanout 5
PI 2
  AIG 3
    AIG 8
      AIG 9
      AIG 10
    PO 11

fraig> cirg 2 -fanin 2
PI 2

fraig> cirg 3 -fanout 3
AIG 3
  AIG 8
    AIG 9
    AIG 10
  PO 11

fraig> cirg 3 -fanin 3
AIG 3
  PI 1
  PI 2

fraig> cirg 4 -fanout 3
Error: Gate(4) not found!!
Error: Illegal option!! (4)

fraig> cirg 4 -fanin 3
Error: Gate(4) not found!!
Error: Illegal option!! (4)

fraig> cirg 5 -fanout 4
AIG 5
  AIG 7
    AIG 9
    AIG 10
  AIG 8
    AIG 9
    AIG 10

fraig> cirg 5 -fanin 4
AIG 5
  !CONST 0
  PI 1

fraig> cirg 6 -fanout 4
UNDEF 6
  AIG 7
    AIG 9
    AIG 10

fraig> cirg 6 -fanin 4
UNDEF 6

fraig> cirg 7 -fanout 4
AIG 7
  AIG 9
  AIG 10

fraig> cirg 7 -fanin 4
AIG 7
  UNDEF 6
  AIG 5
    !CONST 0
    PI 1

fraig> cirg 8 -fanout 4
AIG 8
  AIG 9
  AIG 10

fraig> cirg 8 -fanin 4
AIG 8
  AIG 5
    !CONST 0
    PI 1
  AIG 3
    PI 1
    PI 2

fraig> cirg 9 -fanin 4
AIG 9
  AIG 7
    UNDEF 6
    AIG 5
      !CONST 0
      PI 1
  AIG 8
    AIG 5 (*)
    AIG 3
      PI 1
      PI 2

fraig> cirg 9 -fanout 4
AIG 9

fraig> cirg 10 -fanin 4
AIG 10
  AIG 7
    UNDEF 6
    AIG 5
      !CONST 0
      PI 1
  AIG 8
    AIG 5 (*)
    AIG 3
      PI 1
      PI 2

fraig> cirg 10 -fanout 10
AIG 10

fraig> cirg 11 -fanin 6
PO 11
  AIG 3
    PI 1
    PI 2

fraig> cirg 11 -fanout 3
PO 11

fraig> cirp -n

[0] PI  1
[1] PI  2
[2] AIG 3 1 2
[3] PO  11 3

fraig> cirp -fl
Gates with floating fanin(s): 7
Gates defined but not used  : 9 10

fraig> cirp -pi
PIs of the circuit: 1 2

fraig> cirp -po
POs of the circuit: 11

fraig> cirw
aag 10 2 0 1 1
2
4
6
6 2 4
c
AAG output by CYT.

fraig> cirsw
Sweeping: AIG(5) removed...
Sweeping: UNDEF(6) removed...
Sweeping: AIG(7) removed...
Sweeping: AIG(8) removed...
Sweeping: AIG(9) removed...
Sweeping: AIG(10) removed...

fraig> cirsim -r
MAX_FAILS = 2
Total #FEC Group = 0Total #FEC Group = 064 patterns simulated.

fraig> cirfraig

fraig> cirg 0
==================================================
= CONST(0), line 0                               =
= FECs:                                          =
= Value: 0000_0000_0000_0000_0000_0000_0000_0000 =
==================================================

fraig> cirg 1
==================================================
= PI(1), line 2                                  =
= FECs:                                          =
= Value: 0111_1011_1111_1001_0001_0000_1010_0100 =
==================================================

fraig> cirg 2
==================================================
= PI(2), line 3                                  =
= FECs:                                          =
= Value: 0001_0011_1100_0110_1110_0001_1001_1100 =
==================================================

fraig> cirg 4
Error: Gate(4) not found!!
Error: Illegal option!! (4)

fraig> cirg 6
Error: Gate(6) not found!!
Error: Illegal option!! (6)

fraig> cirg 7
Error: Gate(7) not found!!
Error: Illegal option!! (7)

fraig> cirg 10
Error: Gate(10) not found!!
Error: Illegal option!! (10)

fraig> cirg 11
==================================================
= PO(11), line 4                                 =
= FECs:                                          =
= Value: 0001_0011_1100_0000_0000_0000_1000_0100 =
==================================================

fraig> cirg 5 -fanin 3
Error: Gate(5) not found!!
Error: Illegal option!! (5)

fraig> cirg 11 -fanin 4
PO 11
  AIG 3
    PI 1
    PI 2

fraig> cirg 0 -fanout 4
CONST 0

fraig> cirg 1 -fanout 5
PI 1
  AIG 3
    PO 11

fraig> cirg 2 -fanout 5
PI 2
  AIG 3
    PO 11

fraig> cirg 2 -fanin 2
PI 2

fraig> cirg 3 -fanout 3
AIG 3
  PO 11

fraig> cirg 3 -fanin 3
AIG 3
  PI 1
  PI 2

fraig> cirg 4 -fanout 3
Error: Gate(4) not found!!
Error: Illegal option!! (4)

fraig> cirg 4 -fanin 3
Error: Gate(4) not found!!
Error: Illegal option!! (4)

fraig> cirg 5 -fanout 4
Error: Gate(5) not found!!
Error: Illegal option!! (5)

fraig> cirg 5 -fanin 4
Error: Gate(5) not found!!
Error: Illegal option!! (5)

fraig> cirg 6 -fanout 4
Error: Gate(6) not found!!
Error: Illegal option!! (6)

fraig> cirg 6 -fanin 4
Error: Gate(6) not found!!
Error: Illegal option!! (6)

fraig> cirg 7 -fanout 4
Error: Gate(7) not found!!
Error: Illegal option!! (7)

fraig> cirg 7 -fanin 4
Error: Gate(7) not found!!
Error: Illegal option!! (7)

fraig> cirg 8 -fanout 4
Error: Gate(8) not found!!
Error: Illegal option!! (8)

fraig> cirg 8 -fanin 4
Error: Gate(8) not found!!
Error: Illegal option!! (8)

fraig> cirg 9 -fanin 4
Error: Gate(9) not found!!
Error: Illegal option!! (9)

fraig> cirg 9 -fanout 4
Error: Gate(9) not found!!
Error: Illegal option!! (9)

fraig> cirg 10 -fanin 4
Error: Gate(10) not found!!
Error: Illegal option!! (10)

fraig> cirg 10 -fanout 10
Error: Gate(10) not found!!
Error: Illegal option!! (10)

fraig> cirg 11 -fanin 6
PO 11
  AIG 3
    PI 1
    PI 2

fraig> cirg 11 -fanout 3
PO 11

fraig> cirp -n

[0] PI  1
[1] PI  2
[2] AIG 3 1 2
[3] PO  11 3

fraig> cirp -fl

fraig> cirp -pi
PIs of the circuit: 1 2

fraig> cirp -po
POs of the circuit: 11

fraig> cirw
aag 10 2 0 1 1
2
4
6
6 2 4
c
AAG output by CYT.

fraig> q -f

