
---------- Begin Simulation Statistics ----------
final_tick                                13977409500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 255153                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423536                       # Number of bytes of host memory used
host_op_rate                                   432071                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.58                       # Real time elapsed on the host
host_tick_rate                              300053542                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11885766                       # Number of instructions simulated
sim_ops                                      20127184                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013977                       # Number of seconds simulated
sim_ticks                                 13977409500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               89                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     89                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.795482                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872121                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157454                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2416                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003212                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1712                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5027512                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.357720                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443279                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          201                       # TLB misses on write requests
system.cpu0.numCycles                        27954819                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927307                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             31                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              31                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    1885766                       # Number of instructions committed
system.cpu1.committedOps                      3199253                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             14.824050                       # CPI: cycles per instruction
system.cpu1.discardedOps                       894269                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     344217                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2037                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1212355                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         4311                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       22943203                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.067458                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     617625                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          182                       # TLB misses on write requests
system.cpu1.numCycles                        27954689                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.07%      0.07% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1779554     55.62%     55.69% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.02%     55.71% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.04%     55.75% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.01%     55.76% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     55.76% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     55.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     55.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     55.76% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     55.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     55.76% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     55.76% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.03%     55.79% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     55.79% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.03%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.04%     55.86% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.03%     55.88% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     55.88% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     55.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     55.89% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      6.24%     62.14% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      4.17%     66.31% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.05%     66.36% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1076335     33.64%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3199253                       # Class of committed instruction
system.cpu1.tickCycles                        5011486                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       159694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        320430                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       402682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1606                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       805429                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1606                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15780                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       144629                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15065                       # Transaction distribution
system.membus.trans_dist::ReadExReq            144956                       # Transaction distribution
system.membus.trans_dist::ReadExResp           144956                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15780                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       481166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       481166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 481166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19543360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19543360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19543360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160736                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160736    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              160736                       # Request fanout histogram
system.membus.reqLayer4.occupancy           970110000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          849853000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429374                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429374                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429374                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429374                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13858                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13858                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13858                       # number of overall misses
system.cpu0.icache.overall_misses::total        13858                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    311583500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    311583500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    311583500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    311583500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443232                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443232                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443232                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443232                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005672                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005672                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005672                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005672                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22484.016453                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22484.016453                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22484.016453                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22484.016453                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13842                       # number of writebacks
system.cpu0.icache.writebacks::total            13842                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13858                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13858                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13858                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13858                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    297725500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    297725500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    297725500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    297725500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005672                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005672                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005672                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005672                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21484.016453                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21484.016453                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21484.016453                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21484.016453                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13842                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429374                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429374                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13858                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13858                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    311583500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    311583500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005672                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005672                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22484.016453                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22484.016453                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13858                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13858                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    297725500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    297725500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21484.016453                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21484.016453                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999030                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443232                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13858                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.304806                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999030                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559714                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559714                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861297                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861297                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861667                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861667                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226637                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226637                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233658                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233658                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4077284489                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4077284489                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4077284489                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4077284489                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087934                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087934                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095325                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095325                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037227                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037227                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038334                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038334                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17990.374427                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17990.374427                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17449.796236                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17449.796236                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4179                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               81                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.592593                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61421                       # number of writebacks
system.cpu0.dcache.writebacks::total            61421                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9008                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9008                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9008                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9008                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217629                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217629                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221372                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3609958000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3609958000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3920224500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3920224500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16587.669842                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16587.669842                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17708.763981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17708.763981                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221356                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983081                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983081                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163164                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163164                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2412270500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2412270500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146245                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146245                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039352                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039352                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14784.330490                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14784.330490                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          532                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162632                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162632                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2223650500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2223650500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13672.896478                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13672.896478                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878216                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878216                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63473                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63473                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1665013989                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1665013989                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032690                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032690                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26231.846439                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26231.846439                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8476                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8476                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        54997                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        54997                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1386307500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1386307500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028324                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028324                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25206.965835                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25206.965835                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          370                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          370                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         7021                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         7021                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.949939                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.949939                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    310266500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    310266500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 82892.465936                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 82892.465936                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998946                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083039                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221372                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.478809                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998946                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983972                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983972                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       608724                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          608724                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       608724                       # number of overall hits
system.cpu1.icache.overall_hits::total         608724                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8858                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8858                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8858                       # number of overall misses
system.cpu1.icache.overall_misses::total         8858                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    287064000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    287064000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    287064000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    287064000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       617582                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       617582                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       617582                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       617582                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014343                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014343                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014343                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014343                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32407.315421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32407.315421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32407.315421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32407.315421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8842                       # number of writebacks
system.cpu1.icache.writebacks::total             8842                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8858                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8858                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8858                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8858                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    278206000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    278206000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    278206000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    278206000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014343                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014343                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014343                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014343                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31407.315421                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31407.315421                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31407.315421                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31407.315421                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8842                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       608724                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         608724                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8858                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8858                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    287064000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    287064000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       617582                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       617582                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014343                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014343                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32407.315421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32407.315421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8858                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8858                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    278206000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    278206000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014343                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014343                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31407.315421                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31407.315421                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998997                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             617582                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8858                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            69.720253                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998997                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4949514                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4949514                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1250436                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1250436                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1250436                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1250436                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       298872                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        298872                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       298872                       # number of overall misses
system.cpu1.dcache.overall_misses::total       298872                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  23415337000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23415337000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  23415337000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23415337000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1549308                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1549308                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1549308                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1549308                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192907                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192907                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192907                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192907                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78345.703177                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78345.703177                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78345.703177                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78345.703177                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       144638                       # number of writebacks
system.cpu1.dcache.writebacks::total           144638                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       140213                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       140213                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       140213                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       140213                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       158659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       158659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       158659                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       158659                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11906814000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11906814000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11906814000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11906814000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102406                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102406                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102406                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102406                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75046.571578                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75046.571578                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75046.571578                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75046.571578                       # average overall mshr miss latency
system.cpu1.dcache.replacements                158642                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       325267                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         325267                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16407                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16407                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    530528500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    530528500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       341674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       341674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.048019                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.048019                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 32335.497044                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32335.497044                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    498913000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    498913000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047130                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047130                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 30982.611936                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30982.611936                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       925169                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        925169                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       282465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       282465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  22884808500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  22884808500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1207634                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1207634                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.233900                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.233900                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81018.209336                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81018.209336                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       139909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       139909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       142556                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       142556                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11407901000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11407901000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.118046                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.118046                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 80023.997587                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 80023.997587                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999060                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1409094                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           158658                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.881330                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999060                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12553122                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12553122                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206556                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6492                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               16915                       # number of demand (read+write) hits
system.l2.demand_hits::total                   242011                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12048                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206556                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6492                       # number of overall hits
system.l2.overall_hits::.cpu1.data              16915                       # number of overall hits
system.l2.overall_hits::total                  242011                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1810                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14816                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            141744                       # number of demand (read+write) misses
system.l2.demand_misses::total                 160736                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1810                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14816                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2366                       # number of overall misses
system.l2.overall_misses::.cpu1.data           141744                       # number of overall misses
system.l2.overall_misses::total                160736                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    145775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1269666000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    190958500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  11421620500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13028020000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    145775000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1269666000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    190958500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  11421620500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13028020000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13858                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221372                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8858                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          158659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               402747                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13858                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221372                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8858                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         158659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              402747                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.130610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066928                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.267103                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.893388                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.399099                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.130610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066928                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.267103                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.893388                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.399099                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80538.674033                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85695.599352                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80709.425190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80579.216757                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81052.284491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80538.674033                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85695.599352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80709.425190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80579.216757                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81052.284491                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              144630                       # number of writebacks
system.l2.writebacks::total                    144630                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       141744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            160736                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       141744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           160736                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    127675000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1121506000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    167298500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  10004180500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11420660000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    127675000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1121506000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    167298500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  10004180500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11420660000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.130610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.267103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.893388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.399099                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.130610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.267103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.893388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.399099                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70538.674033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75695.599352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70709.425190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70579.216757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71052.284491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70538.674033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75695.599352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70709.425190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70579.216757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71052.284491                       # average overall mshr miss latency
system.l2.replacements                         160504                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       206059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           206059                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       206059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       206059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22684                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22684                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22684                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22684                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          797                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           797                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5036                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52597                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         137520                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              144956                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    657803500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11072399500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11730203000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        54997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       142556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            197553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.135207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.733758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88462.009145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80514.830570                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80922.507520                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       137520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         144956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    583443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9697199500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10280643000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.135207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.964674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.733758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78462.009145                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70514.830570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70922.507520                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18540                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    145775000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    190958500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    336733500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.130610                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.267103                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.183835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80538.674033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80709.425190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80635.416667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    127675000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    167298500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    294973500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.130610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.267103                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.183835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70538.674033                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70709.425190                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70635.416667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        11879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            170874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    611862500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    349221000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    961083500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.262311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82908.197832                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82675.426136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82823.466046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    538062500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    306981000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    845043500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.262311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72908.197832                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72675.426136                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72823.466046                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.800245                       # Cycle average of tags in use
system.l2.tags.total_refs                      804631                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    161528                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.981372                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.829963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       90.371154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      782.683336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.420641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      125.495152                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.088253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.764339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.122554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997852                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6604952                       # Number of tag accesses
system.l2.tags.data_accesses                  6604952                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        115840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        948224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        151424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       9071616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10287104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       115840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       151424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9256256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9256256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         141744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       144629                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             144629                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8287659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         67839752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10833481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        649019834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             735980727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8287659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10833481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19121140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      662229721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            662229721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      662229721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8287659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        67839752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10833481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       649019834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1398210448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    144587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    141559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000315791250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9015                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9015                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              457795                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             135783                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160736                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     144629                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   144629                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    201                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    42                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9217                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1782148500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  802675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4792179750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11101.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29851.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143039                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  133248                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160736                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               144629                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  150247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    677.751736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   464.655236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   408.687157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3992     13.86%     13.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3906     13.56%     27.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1491      5.18%     32.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          972      3.37%     35.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1162      4.03%     40.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          641      2.23%     42.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          689      2.39%     44.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          737      2.56%     47.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15218     52.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28808                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.806656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.831666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.397005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           8840     98.06%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            95      1.05%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            36      0.40%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.18%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.11%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9015                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.035829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.033311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.299661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8874     98.44%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.16%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               80      0.89%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      0.47%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9015                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10274240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9252032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10287104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9256256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       735.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       661.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    735.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    662.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13977340500                       # Total gap between requests
system.mem_ctrls.avgGap                      45772.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       115840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       947200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       151424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      9059776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9252032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8287658.739625536837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 67766491.351634219289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10833480.982295038179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 648172753.327431678772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 661927519.545020103455                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       141744                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       144629                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     53449750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    511416500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     70269250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4157044250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 345987074250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29530.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34517.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29699.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29327.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2392238.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            108406620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             57608100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           585737040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          379123380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4913691840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1229479680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8377325460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        599.347501                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3137486000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10373223500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             97303920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             51718260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           560482860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          375495480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4893654060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1246353600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8328286980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        595.839092                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3180800500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10329909000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205194                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       350689                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22684                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          189813                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           197553                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          197552                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22716                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182478                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       475959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1208175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1772800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18098752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1132800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     19410944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40415296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          160504                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9256320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           563251                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002853                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053338                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 561644     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1607      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             563251                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          631457500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         238506958                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13338895                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332095423                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20801469                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13977409500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
