set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/root/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/root/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/processor"
set ::env(DESIGN_NAME) "core"
set ::env(VERILOG_FILES) "/openlane/designs/processor/src/alu.v /openlane/designs/processor/src/wrapper_memory.v /openlane/designs/processor/src/Fetch.v /openlane/designs/processor/src/Core.v /openlane/designs/processor/src/branch.v /openlane/designs/processor/src/control_unit.v /openlane/designs/processor/src/mux2_4.v /openlane/designs/processor/src/mux1_2.v /openlane/designs/processor/src/Write_back.v /openlane/designs/processor/src/control_decoder.v /openlane/designs/processor/src/type_decoder.v /openlane/designs/processor/src/Decode.v /openlane/designs/processor/src/Memory.v /openlane/designs/processor/src/immediate_gen.v /openlane/designs/processor/src/adder.v /openlane/designs/processor/src/register_file.v /openlane/designs/processor/src/program_counter.v /openlane/designs/processor/src/fetch_pipe.v /openlane/designs/processor/src/Execute.v /openlane/designs/processor/src/mux3_8.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10.0"
set ::env(FP_PDN_MULTILAYER) "1"
