`resetall
`timescale 1ns/10ps
module clock_divider #(
   // synopsys template
   parameter DIVISOR = 28'd1
)
( 
   input   wire      clock_in, 
   output  reg       clock_out
);


// Internal Declarations
  reg[27:0] counter=28'd0;
  
  initial begin 
  $display("New Clock Divided by Factor %0d",DIVISOR);
  end
  // The frequency of the output clk_out
  //  = The frequency of the input clk_in divided by DIVISOR
  // For example: clock_in = 50Mhz, if you want to get 1Hz
  // You will modify the DIVISOR parameter value to 28'd50.000.000
  // Then the frequency of the output clk_out = 50Mhz/50.000.000 = 1Hz
  always @(posedge clock_in)
  begin
    counter <= counter + 28'd1;
    if(counter>=(DIVISOR-1))
    counter <= 28'd0;
    clock_out <= (counter<DIVISOR/2)?1'b1:1'b0;
  end
endmodule
