// Seed: 2370186362
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output wand id_2
    , id_5,
    input supply1 id_3
);
  wire id_6;
  parameter id_7 = 1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    output supply0 id_4,
    output supply0 id_5,
    output logic id_6,
    output wand id_7,
    output tri1 id_8,
    input uwire id_9,
    input wire id_10,
    input uwire id_11,
    output wand id_12,
    output wor id_13,
    output uwire id_14,
    input tri id_15,
    input wand id_16,
    output wire id_17,
    output tri1 id_18,
    output supply0 id_19,
    output wire id_20,
    output wor id_21,
    input wire id_22,
    input tri id_23,
    output supply1 id_24,
    input wand id_25,
    output tri0 id_26,
    input tri1 id_27,
    input tri1 id_28,
    input tri0 id_29,
    input tri id_30,
    output tri id_31,
    output wire id_32,
    input wire id_33,
    input wand id_34,
    input wand id_35,
    input wand id_36
);
  wire [-1 : 1 'b0] id_38;
  wire [1 'h0 : -1] id_39;
  logic id_40;
  always @(posedge 1, posedge id_33) id_6 <= 1;
  module_0 modCall_1 (
      id_8,
      id_33,
      id_4,
      id_35
  );
  assign id_0  = (-1);
  assign id_12 = id_25;
  struct packed {logic id_41;} [-1 : (  -1  )] id_42;
endmodule
