# SystemVerilog CDC FIFO

An implementation of a FIFO register designed for data passing across clock
domains.

The architecture of this design was influenced by
[this paper](http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf)
written by Clifford E. Cummings of
[Sunburst Design](http://www.sunburst-design.com).


