CSIM(WM): CUPL Simulation Program
Version 5.0a Serial# 
Copyright (c) 1983, 1998 Logical Devices, Inc.
CREATED Thu Apr 08 09:00:28 2021

LISTING FOR SIMULATION FILE: 6502_DECODER.si

   1: Name     6502_Decoder;
   2: PartNo   00;
   3: Date     4/7/2021;
   4: Revision 01;
   5: Designer Kurt Telep;
   6: Company  Hobbiest;
   7: Assembly None;
   8: Location ;
   9: Device   g20v8a;
  10: 
  11: 
  12: ORDER: "Inputs: P2: ", p2clock, " MSB: ", addr15..addr12, " LSB: ", addr11..addr8, " Outputs: ", ROM_sel, RAM_sel, VIA1_sel, VIA2_sel, ACIA1_sel, ACIA2_sel; 
  13: 
  14: 

==========================================================
                                                     AA   
                                                   VVCC   
                  p                              RRIIII   
                  2      aaaa      aa            OAAAAA   
                  c      dddd      ddaa          MM1212   
                  l      dddd      dddd          ______   
                  o      rrrr      rrdd          ssssss   
                  c      1111      11rr          eeeeee   
                  k      5432      1098          llllll   
==========================================================
ROM Enabled on E000-FFFF
---------------------------------
0001: Inputs: P2: 0 MSB: 1111 LSB: 1111 Outputs: HLLLLL
0002: Inputs: P2: 0 MSB: 1111 LSB: 0000 Outputs: HLLLLL
0003: Inputs: P2: 0 MSB: 1110 LSB: 1111 Outputs: HLLLLL
0004: Inputs: P2: 0 MSB: 1110 LSB: 0000 Outputs: HLLLLL

RAM Enabled for 0000-7FFF only on p2 clock
---------------------------------
0005: Inputs: P2: 0 MSB: 0000 LSB: 0000 Outputs: LLLLLL
0006: Inputs: P2: 1 MSB: 0000 LSB: 0000 Outputs: LHLLLL
0007: Inputs: P2: 0 MSB: 0111 LSB: 1111 Outputs: LLLLLL
0008: Inputs: P2: 1 MSB: 0111 LSB: 1111 Outputs: LHLLLL

VIA1 and VIA2 on 0x3100 and 0x3200
---------------------------------
0009: Inputs: P2: 0 MSB: 1011 LSB: 0001 Outputs: LLHLLL
0010: Inputs: P2: 0 MSB: 1011 LSB: 0010 Outputs: LLLHLL

ACIA1 and ACIA2 on 0x3300 and 0x3400
---------------------------------
0011: Inputs: P2: 0 MSB: 1011 LSB: 0011 Outputs: LLLLHL
0012: Inputs: P2: 0 MSB: 1011 LSB: 0100 Outputs: LLLLLH
