

================================================================
== Vivado HLS Report for 'forward_2'
================================================================
* Date:           Fri May 24 00:15:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.690|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_forward_conv_fu_186  |forward_conv  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |   9408|   9408|         2|          -|          -|  4704|    no    |
        |- Loop 2         |  11032|  11032|       394|          -|          -|    28|    no    |
        | + Loop 2.1      |    392|    392|        14|          -|          -|    28|    no    |
        |  ++ Loop 2.1.1  |     12|     12|         2|          -|          -|     6|    no    |
        |- Loop 3         |   9408|   9408|         2|          -|          -|  4704|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    196|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      1|     447|    809|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    200|
|Register         |        -|      -|     190|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     637|   1205|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-----+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+--------------+---------+-------+-----+-----+
    |grp_forward_conv_fu_186  |forward_conv  |        0|      1|  447|  809|
    +-------------------------+--------------+---------+-------+-----+-----+
    |Total                    |              |        0|      1|  447|  809|
    +-------------------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------+----------+-------+---+----+------------+------------+
    |                   Variable Name                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------+----------+-------+---+----+------------+------------+
    |ix_fu_225_p2                                       |     +    |      0|  0|  15|           5|           1|
    |iy_fu_237_p2                                       |     +    |      0|  0|  15|           5|           1|
    |iz_fu_287_p2                                       |     +    |      0|  0|  12|           3|           1|
    |next_mul_fu_293_p2                                 |     +    |      0|  0|  17|          10|          13|
    |p_i0_7_fu_350_p2                                   |     +    |      0|  0|  17|          13|           1|
    |p_i0_fu_209_p2                                     |     +    |      0|  0|  17|          13|           1|
    |tmp1_fu_299_p2                                     |     +    |      0|  0|   9|          14|          14|
    |tmp_9_i_fu_304_p2                                  |     +    |      0|  0|   9|          14|          14|
    |tmp_7_i_fu_267_p2                                  |     -    |      0|  0|  13|          11|          11|
    |exitcond3_i_fu_219_p2                              |   icmp   |      0|  0|  11|           5|           4|
    |exitcond4_i_fu_231_p2                              |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_i_fu_281_p2                               |   icmp   |      0|  0|   9|           3|           3|
    |tmp_fu_203_p2                                      |   icmp   |      0|  0|  13|          13|          13|
    |tmp_s_fu_344_p2                                    |   icmp   |      0|  0|  13|          13|          13|
    |conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_d0  |  select  |      0|  0|  15|           1|           1|
    +---------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                              |          |      0|  0| 196|         128|          95|
    +---------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                |  50|         11|    1|         11|
    |conv_layer_5_6_1_0_32_32_1_output_data_V_address0        |  21|          4|   13|         52|
    |conv_layer_5_6_1_0_32_32_1_output_data_V_ce0             |  15|          3|    1|          3|
    |conv_layer_5_6_1_0_32_32_1_output_data_V_d0              |  15|          3|   16|         48|
    |conv_layer_5_6_1_0_32_32_1_output_data_V_we0             |  15|          3|    1|          3|
    |conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_address0   |  15|          3|   13|         39|
    |conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_address0  |  15|          3|   13|         39|
    |p_i0_0_i1_reg_175                                        |   9|          2|   13|         26|
    |p_i0_0_i_reg_120                                         |   9|          2|   13|         26|
    |p_x_assign_reg_131                                       |   9|          2|    5|         10|
    |p_y_assign_reg_142                                       |   9|          2|    5|         10|
    |p_z_assign_reg_153                                       |   9|          2|    3|          6|
    |phi_mul_reg_164                                          |   9|          2|   13|         26|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    | 200|         42|  110|        299|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  10|   0|   10|          0|
    |grp_forward_conv_fu_186_ap_start_reg  |   1|   0|    1|          0|
    |ix_reg_387                            |   5|   0|    5|          0|
    |iy_reg_395                            |   5|   0|    5|          0|
    |iz_reg_408                            |   3|   0|    3|          0|
    |next_mul_reg_413                      |  13|   0|   13|          0|
    |p_i0_0_i1_cast2_reg_428               |  13|   0|   64|         51|
    |p_i0_0_i1_reg_175                     |  13|   0|   13|          0|
    |p_i0_0_i_cast7_reg_361                |  13|   0|   64|         51|
    |p_i0_0_i_reg_120                      |  13|   0|   13|          0|
    |p_i0_7_reg_436                        |  13|   0|   13|          0|
    |p_i0_reg_369                          |  13|   0|   13|          0|
    |p_x_assign_cast6_reg_379              |   5|   0|   14|          9|
    |p_x_assign_reg_131                    |   5|   0|    5|          0|
    |p_y_assign_reg_142                    |   5|   0|    5|          0|
    |p_z_assign_reg_153                    |   3|   0|    3|          0|
    |phi_mul_reg_164                       |  13|   0|   13|          0|
    |tmp_7_i_cast_reg_400                  |  12|   0|   14|          2|
    |tmp_i_reg_418                         |  32|   0|   64|         32|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 190|   0|  335|        145|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|                        RTL Ports                        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------------------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                                                   |  in |    1| ap_ctrl_hs |                    forward.2                   | return value |
|ap_rst                                                   |  in |    1| ap_ctrl_hs |                    forward.2                   | return value |
|ap_start                                                 |  in |    1| ap_ctrl_hs |                    forward.2                   | return value |
|ap_done                                                  | out |    1| ap_ctrl_hs |                    forward.2                   | return value |
|ap_idle                                                  | out |    1| ap_ctrl_hs |                    forward.2                   | return value |
|ap_ready                                                 | out |    1| ap_ctrl_hs |                    forward.2                   | return value |
|conv_layer_5_6_1_0_32_32_1_input_data_V_address0         | out |   10|  ap_memory |     conv_layer_5_6_1_0_32_32_1_input_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_input_data_V_ce0              | out |    1|  ap_memory |     conv_layer_5_6_1_0_32_32_1_input_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_input_data_V_q0               |  in |   16|  ap_memory |     conv_layer_5_6_1_0_32_32_1_input_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_address0        | out |   13|  ap_memory |    conv_layer_5_6_1_0_32_32_1_output_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_ce0             | out |    1|  ap_memory |    conv_layer_5_6_1_0_32_32_1_output_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_we0             | out |    1|  ap_memory |    conv_layer_5_6_1_0_32_32_1_output_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_d0              | out |   16|  ap_memory |    conv_layer_5_6_1_0_32_32_1_output_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_q0              |  in |   16|  ap_memory |    conv_layer_5_6_1_0_32_32_1_output_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_W_data_V_address0             | out |    8|  ap_memory |       conv_layer_5_6_1_0_32_32_1_W_data_V      |     array    |
|conv_layer_5_6_1_0_32_32_1_W_data_V_ce0                  | out |    1|  ap_memory |       conv_layer_5_6_1_0_32_32_1_W_data_V      |     array    |
|conv_layer_5_6_1_0_32_32_1_W_data_V_q0                   |  in |   16|  ap_memory |       conv_layer_5_6_1_0_32_32_1_W_data_V      |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0         | out |   10|  ap_memory |     conv_layer_5_6_1_0_32_32_1_inpad_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0              | out |    1|  ap_memory |     conv_layer_5_6_1_0_32_32_1_inpad_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0              | out |    1|  ap_memory |     conv_layer_5_6_1_0_32_32_1_inpad_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_d0               | out |   16|  ap_memory |     conv_layer_5_6_1_0_32_32_1_inpad_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_q0               |  in |   16|  ap_memory |     conv_layer_5_6_1_0_32_32_1_inpad_data_V    |     array    |
|conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_address0   | out |   13|  ap_memory |  conv_layer_5_6_1_0_32_32_1_relu1_input_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_6_1_0_32_32_1_relu1_input_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_we0        | out |    1|  ap_memory |  conv_layer_5_6_1_0_32_32_1_relu1_input_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_d0         | out |   16|  ap_memory |  conv_layer_5_6_1_0_32_32_1_relu1_input_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_6_1_0_32_32_1_relu1_input_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_address0  | out |   13|  ap_memory | conv_layer_5_6_1_0_32_32_1_relu1_output_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_ce0       | out |    1|  ap_memory | conv_layer_5_6_1_0_32_32_1_relu1_output_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_we0       | out |    1|  ap_memory | conv_layer_5_6_1_0_32_32_1_relu1_output_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_d0        | out |   15|  ap_memory | conv_layer_5_6_1_0_32_32_1_relu1_output_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_q0        |  in |   15|  ap_memory | conv_layer_5_6_1_0_32_32_1_relu1_output_data_V |     array    |
+---------------------------------------------------------+-----+-----+------------+------------------------------------------------+--------------+

