{"vcs1":{"timestamp_begin":1726074649.813421474, "rt":2.00, "ut":0.31, "st":0.22}}
{"vcselab":{"timestamp_begin":1726074651.889124315, "rt":0.78, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1726074652.743268851, "rt":0.30, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726074649.234237684}
{"VCS_COMP_START_TIME": 1726074649.234237684}
{"VCS_COMP_END_TIME": 1726074654.185648871}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330140}}
{"stitch_vcselab": {"peak_mem": 223280}}
