#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jul  4 00:43:59 2019
# Process ID: 5484
# Current directory: /home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jinyeeng/Documents/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.srcs/sources_1/bd/design_1/ip/design_1_solveCube_0_0/design_1_solveCube_0_0.dcp' for cell 'design_1_i/solveCube_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 165 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 102 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 51 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1642.355 ; gain = 438.512 ; free physical = 210 ; free virtual = 3014
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1642.355 ; gain = 0.000 ; free physical = 188 ; free virtual = 2992

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25d89a907

Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2051.887 ; gain = 408.531 ; free physical = 147 ; free virtual = 2627

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22594fb6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2051.887 ; gain = 0.000 ; free physical = 155 ; free virtual = 2636
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17ee98a93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2051.887 ; gain = 0.000 ; free physical = 155 ; free virtual = 2636
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 204769539

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2051.887 ; gain = 0.000 ; free physical = 154 ; free virtual = 2634
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 242 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 204769539

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2051.887 ; gain = 0.000 ; free physical = 154 ; free virtual = 2634
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 211a911d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2051.887 ; gain = 0.000 ; free physical = 153 ; free virtual = 2633
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 211a911d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.887 ; gain = 0.000 ; free physical = 153 ; free virtual = 2633
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2051.887 ; gain = 0.000 ; free physical = 153 ; free virtual = 2633
Ending Logic Optimization Task | Checksum: 211a911d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.887 ; gain = 0.000 ; free physical = 153 ; free virtual = 2633

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.582 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 222ca647b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 312 ; free virtual = 2610
Ending Power Optimization Task | Checksum: 222ca647b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.449 ; gain = 365.562 ; free physical = 321 ; free virtual = 2619

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 222ca647b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 321 ; free virtual = 2619
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 2417.449 ; gain = 775.094 ; free physical = 321 ; free virtual = 2619
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 312 ; free virtual = 2613
INFO: [Common 17-1381] The checkpoint '/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 2609
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 187f12a20

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 298 ; free virtual = 2608
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 301 ; free virtual = 2611

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 93cb7484

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 292 ; free virtual = 2603

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1419e9668

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 272 ; free virtual = 2585

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1419e9668

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 271 ; free virtual = 2585
Phase 1 Placer Initialization | Checksum: 1419e9668

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 271 ; free virtual = 2585

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10af11951

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 262 ; free virtual = 2575

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 254 ; free virtual = 2571

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1cc8e3c36

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 254 ; free virtual = 2571
Phase 2 Global Placement | Checksum: 18315f28d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 256 ; free virtual = 2573

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18315f28d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 256 ; free virtual = 2573

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f80b9656

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 252 ; free virtual = 2570

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e5709148

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 252 ; free virtual = 2570

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e5709148

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 252 ; free virtual = 2570

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a9ebc71b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 235 ; free virtual = 2554

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cc4aa880

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 235 ; free virtual = 2554

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cc4aa880

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 241 ; free virtual = 2560
Phase 3 Detail Placement | Checksum: 1cc4aa880

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 241 ; free virtual = 2560

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ef0f7020

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ef0f7020

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 245 ; free virtual = 2564
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.224. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 161391bfa

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 245 ; free virtual = 2564
Phase 4.1 Post Commit Optimization | Checksum: 161391bfa

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 245 ; free virtual = 2564

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 161391bfa

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 246 ; free virtual = 2566

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 161391bfa

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 246 ; free virtual = 2565

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11bb6a3c7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 246 ; free virtual = 2565
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11bb6a3c7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 246 ; free virtual = 2565
Ending Placer Task | Checksum: ebc422c5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 261 ; free virtual = 2580
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:33 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 261 ; free virtual = 2580
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 242 ; free virtual = 2576
INFO: [Common 17-1381] The checkpoint '/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 243 ; free virtual = 2566
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 253 ; free virtual = 2576
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 253 ; free virtual = 2576
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 900ee17c ConstDB: 0 ShapeSum: 5bb54149 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 44e1fb9d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 112 ; free virtual = 2436
Post Restoration Checksum: NetGraph: 19ede552 NumContArr: 2af4164b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 44e1fb9d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 112 ; free virtual = 2437

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 44e1fb9d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 115 ; free virtual = 2421

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 44e1fb9d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 115 ; free virtual = 2421
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a210cfbf

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 122 ; free virtual = 2410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.435  | TNS=0.000  | WHS=-0.185 | THS=-74.260|

Phase 2 Router Initialization | Checksum: f5d7b8c3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 120 ; free virtual = 2408

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14b92207c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 119 ; free virtual = 2408

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1839
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.281  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 150b8ac3f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 116 ; free virtual = 2406

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.281  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2210f7da6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:37 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 116 ; free virtual = 2406
Phase 4 Rip-up And Reroute | Checksum: 2210f7da6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:37 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 116 ; free virtual = 2406

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2210f7da6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:37 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 116 ; free virtual = 2406

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2210f7da6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:37 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 116 ; free virtual = 2406
Phase 5 Delay and Skew Optimization | Checksum: 2210f7da6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:37 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 116 ; free virtual = 2406

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14f26da0f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 116 ; free virtual = 2406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.412  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13c3f8ef4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 116 ; free virtual = 2406
Phase 6 Post Hold Fix | Checksum: 13c3f8ef4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 116 ; free virtual = 2406

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.51201 %
  Global Horizontal Routing Utilization  = 1.86427 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18f6e4846

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 116 ; free virtual = 2406

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18f6e4846

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 116 ; free virtual = 2406

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 108e46d2d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 116 ; free virtual = 2406

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.412  | TNS=0.000  | WHS=0.001  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 108e46d2d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 118 ; free virtual = 2408
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 137 ; free virtual = 2427

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 137 ; free virtual = 2427
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 115 ; free virtual = 2425
INFO: [Common 17-1381] The checkpoint '/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2418.453 ; gain = 0.000 ; free physical = 113 ; free virtual = 2386
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2418.453 ; gain = 0.000 ; free physical = 159 ; free virtual = 2377
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/Rubik_Cube_Layer_All_hlx/Rubik_Cube_Layer_All_hlx.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jul  4 00:50:21 2019. For additional details about this file, please refer to the WebTalk help file at /home/jinyeeng/Documents/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:02:53 . Memory (MB): peak = 2684.668 ; gain = 266.215 ; free physical = 413 ; free virtual = 2216
INFO: [Common 17-206] Exiting Vivado at Thu Jul  4 00:50:23 2019...
