#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1745c10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1745da0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1730d50 .functor NOT 1, L_0x177eb10, C4<0>, C4<0>, C4<0>;
L_0x177e8f0 .functor XOR 10, L_0x177e690, L_0x177e850, C4<0000000000>, C4<0000000000>;
L_0x177ea00 .functor XOR 10, L_0x177e8f0, L_0x177e960, C4<0000000000>, C4<0000000000>;
v0x177bef0_0 .net *"_ivl_10", 9 0, L_0x177e8f0;  1 drivers
v0x177bff0_0 .net *"_ivl_12", 9 0, L_0x177e960;  1 drivers
v0x177c0d0_0 .net *"_ivl_14", 9 0, L_0x177ea00;  1 drivers
v0x177c190_0 .net *"_ivl_4", 9 0, L_0x177e5f0;  1 drivers
v0x177c270_0 .net *"_ivl_6", 9 0, L_0x177e690;  1 drivers
v0x177c3a0_0 .net *"_ivl_8", 9 0, L_0x177e850;  1 drivers
v0x177c480_0 .var "clk", 0 0;
v0x177c520_0 .net "in", 3 0, v0x177a740_0;  1 drivers
v0x177c5c0_0 .net "out_any_dut", 3 1, L_0x177e550;  1 drivers
v0x177c730_0 .net "out_any_ref", 3 1, L_0x1731310;  1 drivers
v0x177c7f0_0 .net "out_both_dut", 2 0, L_0x1746b70;  1 drivers
v0x177c8c0_0 .net "out_both_ref", 2 0, L_0x1731040;  1 drivers
v0x177c990_0 .net "out_different_dut", 3 0, L_0x173ccd0;  1 drivers
v0x177ca60_0 .net "out_different_ref", 3 0, L_0x1731560;  1 drivers
v0x177cb30_0 .var/2u "stats1", 287 0;
v0x177cbf0_0 .var/2u "strobe", 0 0;
v0x177ccb0_0 .net "tb_match", 0 0, L_0x177eb10;  1 drivers
v0x177cd80_0 .net "tb_mismatch", 0 0, L_0x1730d50;  1 drivers
v0x177ce20_0 .net "wavedrom_enable", 0 0, v0x177a8a0_0;  1 drivers
v0x177cef0_0 .net "wavedrom_title", 511 0, v0x177a940_0;  1 drivers
E_0x173fae0/0 .event negedge, v0x177a680_0;
E_0x173fae0/1 .event posedge, v0x177a680_0;
E_0x173fae0 .event/or E_0x173fae0/0, E_0x173fae0/1;
RS_0x7fe9bb7bd708 .resolv tri, L_0x173cc60, L_0x177dff0;
L_0x177e550 .part RS_0x7fe9bb7bd708, 0, 3;
L_0x177e5f0 .concat [ 4 3 3 0], L_0x1731560, L_0x1731310, L_0x1731040;
L_0x177e690 .concat [ 4 3 3 0], L_0x1731560, L_0x1731310, L_0x1731040;
L_0x177e850 .concat [ 4 3 3 0], L_0x173ccd0, L_0x177e550, L_0x1746b70;
L_0x177e960 .concat [ 4 3 3 0], L_0x1731560, L_0x1731310, L_0x1731040;
L_0x177eb10 .cmp/eeq 10, L_0x177e5f0, L_0x177ea00;
S_0x1745f30 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1745da0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1731040 .functor AND 3, L_0x177cff0, L_0x177d090, C4<111>, C4<111>;
L_0x1731310 .functor OR 3, L_0x177d220, L_0x177d2c0, C4<000>, C4<000>;
L_0x1731560 .functor XOR 4, v0x177a740_0, L_0x177d710, C4<0000>, C4<0000>;
v0x1730540_0 .net *"_ivl_1", 2 0, L_0x177cff0;  1 drivers
v0x1730880_0 .net *"_ivl_13", 0 0, L_0x177d480;  1 drivers
v0x1730b50_0 .net *"_ivl_15", 2 0, L_0x177d630;  1 drivers
v0x1730e60_0 .net *"_ivl_16", 3 0, L_0x177d710;  1 drivers
v0x1731150_0 .net *"_ivl_3", 2 0, L_0x177d090;  1 drivers
v0x1731420_0 .net *"_ivl_7", 2 0, L_0x177d220;  1 drivers
v0x1731630_0 .net *"_ivl_9", 2 0, L_0x177d2c0;  1 drivers
v0x1779a50_0 .net "in", 3 0, v0x177a740_0;  alias, 1 drivers
v0x1779b30_0 .net "out_any", 3 1, L_0x1731310;  alias, 1 drivers
v0x1779ca0_0 .net "out_both", 2 0, L_0x1731040;  alias, 1 drivers
v0x1779d80_0 .net "out_different", 3 0, L_0x1731560;  alias, 1 drivers
L_0x177cff0 .part v0x177a740_0, 0, 3;
L_0x177d090 .part v0x177a740_0, 1, 3;
L_0x177d220 .part v0x177a740_0, 0, 3;
L_0x177d2c0 .part v0x177a740_0, 1, 3;
L_0x177d480 .part v0x177a740_0, 0, 1;
L_0x177d630 .part v0x177a740_0, 1, 3;
L_0x177d710 .concat [ 3 1 0 0], L_0x177d630, L_0x177d480;
S_0x1779ee0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1745da0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x177a680_0 .net "clk", 0 0, v0x177c480_0;  1 drivers
v0x177a740_0 .var "in", 3 0;
v0x177a800_0 .net "tb_match", 0 0, L_0x177eb10;  alias, 1 drivers
v0x177a8a0_0 .var "wavedrom_enable", 0 0;
v0x177a940_0 .var "wavedrom_title", 511 0;
E_0x173f670 .event posedge, v0x177a680_0;
E_0x173ff60 .event negedge, v0x177a680_0;
S_0x177a180 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1779ee0;
 .timescale -12 -12;
v0x177a380_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x177a480 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1779ee0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x177ab10 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1745da0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 4 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1746b70 .functor AND 3, L_0x177d8f0, L_0x177d990, C4<111>, C4<111>;
L_0x173cc60 .functor OR 4, L_0x177dbc0, L_0x177ddd0, C4<0000>, C4<0000>;
L_0x173ccd0 .functor XOR 4, v0x177a740_0, L_0x177e3c0, C4<0000>, C4<0000>;
v0x177ad80_0 .net *"_ivl_1", 2 0, L_0x177d8f0;  1 drivers
L_0x7fe9bb774018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x177ae60_0 .net *"_ivl_11", 0 0, L_0x7fe9bb774018;  1 drivers
v0x177af40_0 .net *"_ivl_13", 2 0, L_0x177dd30;  1 drivers
v0x177b030_0 .net *"_ivl_14", 3 0, L_0x177ddd0;  1 drivers
L_0x7fe9bb774060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x177b110_0 .net *"_ivl_17", 0 0, L_0x7fe9bb774060;  1 drivers
v0x177b240_0 .net *"_ivl_23", 0 0, L_0x177e0e0;  1 drivers
v0x177b320_0 .net *"_ivl_25", 2 0, L_0x177e220;  1 drivers
v0x177b400_0 .net *"_ivl_27", 0 0, L_0x177e2c0;  1 drivers
v0x177b4e0_0 .net *"_ivl_28", 3 0, L_0x177e3c0;  1 drivers
v0x177b650_0 .net *"_ivl_3", 2 0, L_0x177d990;  1 drivers
v0x177b730_0 .net *"_ivl_7", 2 0, L_0x177db20;  1 drivers
v0x177b810_0 .net *"_ivl_8", 3 0, L_0x177dbc0;  1 drivers
v0x177b8f0_0 .net "in", 3 0, v0x177a740_0;  alias, 1 drivers
v0x177b9b0_0 .net8 "out_any", 3 0, RS_0x7fe9bb7bd708;  2 drivers
v0x177ba90_0 .net "out_both", 2 0, L_0x1746b70;  alias, 1 drivers
v0x177bb70_0 .net "out_different", 3 0, L_0x173ccd0;  alias, 1 drivers
L_0x177d8f0 .part v0x177a740_0, 0, 3;
L_0x177d990 .part v0x177a740_0, 1, 3;
L_0x177db20 .part v0x177a740_0, 0, 3;
L_0x177dbc0 .concat [ 3 1 0 0], L_0x177db20, L_0x7fe9bb774018;
L_0x177dd30 .part v0x177a740_0, 1, 3;
L_0x177ddd0 .concat [ 3 1 0 0], L_0x177dd30, L_0x7fe9bb774060;
L_0x177dff0 .part/pv L_0x177e0e0, 3, 1, 4;
L_0x177e0e0 .part v0x177a740_0, 3, 1;
L_0x177e220 .part v0x177a740_0, 1, 3;
L_0x177e2c0 .part v0x177a740_0, 0, 1;
L_0x177e3c0 .concat [ 1 3 0 0], L_0x177e2c0, L_0x177e220;
S_0x177bcd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1745da0;
 .timescale -12 -12;
E_0x1729a20 .event anyedge, v0x177cbf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x177cbf0_0;
    %nor/r;
    %assign/vec4 v0x177cbf0_0, 0;
    %wait E_0x1729a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1779ee0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x177a740_0, 0;
    %wait E_0x173ff60;
    %wait E_0x173f670;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x177a740_0, 0;
    %wait E_0x173f670;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x177a740_0, 0;
    %wait E_0x173f670;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x177a740_0, 0;
    %wait E_0x173f670;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x177a740_0, 0;
    %wait E_0x173f670;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x177a740_0, 0;
    %wait E_0x173ff60;
    %fork TD_tb.stim1.wavedrom_stop, S_0x177a480;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x177a740_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x173ff60;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x177a740_0, 0;
    %wait E_0x173f670;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x177a740_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1745da0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177c480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177cbf0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1745da0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x177c480_0;
    %inv;
    %store/vec4 v0x177c480_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1745da0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x177a680_0, v0x177cd80_0, v0x177c520_0, v0x177c8c0_0, v0x177c7f0_0, v0x177c730_0, v0x177c5c0_0, v0x177ca60_0, v0x177c990_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1745da0;
T_7 ;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1745da0;
T_8 ;
    %wait E_0x173fae0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177cb30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cb30_0, 4, 32;
    %load/vec4 v0x177ccb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cb30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177cb30_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cb30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x177c8c0_0;
    %load/vec4 v0x177c8c0_0;
    %load/vec4 v0x177c7f0_0;
    %xor;
    %load/vec4 v0x177c8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cb30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cb30_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x177c730_0;
    %load/vec4 v0x177c730_0;
    %load/vec4 v0x177c5c0_0;
    %xor;
    %load/vec4 v0x177c730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cb30_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cb30_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x177ca60_0;
    %load/vec4 v0x177ca60_0;
    %load/vec4 v0x177c990_0;
    %xor;
    %load/vec4 v0x177ca60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cb30_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x177cb30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177cb30_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/gatesv/iter0/response18/top_module.sv";
