{"Source Block": ["hdl/library/data_offload/data_offload_fsm.v@116:126@HdlIdDef", "  reg                         rd_init_req_d;\n  reg                         wr_init_req_d;\n\n  // internal signals\n\n  wire                        wr_full;\n  wire                        wr_init_req_s;\n  wire                        wr_init_req_pos_s;\n  wire                        wr_init_ack_s;\n  wire                        rd_isfull_s;\n  wire                        wr_isempty_s;\n"], "Clone Blocks": [["hdl/library/data_offload/data_offload_fsm.v@118:128", "\n  // internal signals\n\n  wire                        wr_full;\n  wire                        wr_init_req_s;\n  wire                        wr_init_req_pos_s;\n  wire                        wr_init_ack_s;\n  wire                        rd_isfull_s;\n  wire                        wr_isempty_s;\n  wire                        rd_empty_s;\n  wire                        rd_wr_last_s;\n"], ["hdl/library/data_offload/data_offload_fsm.v@119:129", "  // internal signals\n\n  wire                        wr_full;\n  wire                        wr_init_req_s;\n  wire                        wr_init_req_pos_s;\n  wire                        wr_init_ack_s;\n  wire                        rd_isfull_s;\n  wire                        wr_isempty_s;\n  wire                        rd_empty_s;\n  wire                        rd_wr_last_s;\n  wire                        rd_init_req_s;\n"], ["hdl/library/data_offload/data_offload_fsm.v@117:127", "  reg                         wr_init_req_d;\n\n  // internal signals\n\n  wire                        wr_full;\n  wire                        wr_init_req_s;\n  wire                        wr_init_req_pos_s;\n  wire                        wr_init_ack_s;\n  wire                        rd_isfull_s;\n  wire                        wr_isempty_s;\n  wire                        rd_empty_s;\n"]], "Diff Content": {"Delete": [[121, "  wire                        wr_full;\n"]], "Add": [[121, "  wire                        wr_almost_full;\n"]]}}