<def f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='153' ll='351'/>
<size>96</size>
<doc f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='149'>/// RecognizableInstr - Encapsulates all information required to decode a single
///   instruction, as extracted from the LLVM instruction tables.  Has methods
///   to interpret the information available in the LLVM tables, and to emit the
///   instruction into DisassemblerTables.</doc>
<mbr r='llvm::X86Disassembler::RecognizableInstr::UID' o='0' t='InstrUID'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::Rec' o='64' t='const llvm::Record *'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::OpPrefix' o='128' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::OpMap' o='136' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::Opcode' o='144' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::Form' o='152' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::Encoding' o='160' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::OpSize' o='168' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::AdSize' o='176' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix' o='184' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::HasVEX_4V' o='192' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::HasVEX_W' o='200' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W' o='208' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix' o='216' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L' o='224' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix' o='232' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::HasEVEX_K' o='240' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ' o='248' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::HasEVEX_B' o='256' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::EncodeRC' o='264' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::IsCodeGenOnly' o='272' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::ForceDisassemble' o='280' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::CD8_Scale' o='288' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::Is64Bit' o='296' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::Is32Bit' o='304' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::Name' o='320' t='std::string'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted' o='576' t='bool'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::Operands' o='640' t='const std::vector&lt;CGIOperandList::OperandInfo&gt; *'/>
<mbr r='llvm::X86Disassembler::RecognizableInstr::Spec' o='704' t='InstructionSpecifier *'/>
<fun r='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr14typeFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbh'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr27immediateEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr28rmRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr28roRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr24memoryEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr28relocationEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr32opcodeModifierEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr30vvvvRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr35writemaskRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr21adjustOperandEncodingERNS0_15OperandEncodingE'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr13handleOperandEbRjS2_jPKjPFNS0_15OperandEncodingERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhE'/>
<fun r='_ZNK4llvm15X86Disassembler17RecognizableInstr15shouldBeEmittedEv'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<fun r='_ZNK4llvm15X86Disassembler17RecognizableInstr14emitDecodePathERNS0_18DisassemblerTablesE'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt'/>
<fun r='_ZN4llvm15X86Disassembler17RecognizableInstr12processInstrERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt'/>
