<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p103" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_103{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_103{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_103{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_103{left:190px;bottom:998px;letter-spacing:-0.11px;}
#t5_103{left:507px;bottom:998px;letter-spacing:-0.14px;}
#t6_103{left:190px;bottom:973px;}
#t7_103{left:414px;bottom:973px;letter-spacing:-0.15px;}
#t8_103{left:507px;bottom:973px;letter-spacing:-0.11px;}
#t9_103{left:507px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ta_103{left:190px;bottom:927px;letter-spacing:-0.11px;}
#tb_103{left:507px;bottom:927px;letter-spacing:-0.14px;}
#tc_103{left:190px;bottom:903px;}
#td_103{left:414px;bottom:903px;letter-spacing:-0.14px;}
#te_103{left:507px;bottom:903px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_103{left:507px;bottom:881px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tg_103{left:190px;bottom:857px;}
#th_103{left:507px;bottom:857px;letter-spacing:-0.14px;}
#ti_103{left:190px;bottom:833px;}
#tj_103{left:507px;bottom:833px;letter-spacing:-0.14px;}
#tk_103{left:190px;bottom:808px;letter-spacing:-0.16px;}
#tl_103{left:414px;bottom:808px;letter-spacing:-0.14px;}
#tm_103{left:508px;bottom:808px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_103{left:507px;bottom:787px;letter-spacing:-0.09px;}
#to_103{left:540px;bottom:787px;letter-spacing:-0.11px;}
#tp_103{left:540px;bottom:770px;letter-spacing:-0.12px;}
#tq_103{left:507px;bottom:750px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#tr_103{left:544px;bottom:750px;letter-spacing:-0.12px;}
#ts_103{left:507px;bottom:730px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#tt_103{left:507px;bottom:713px;letter-spacing:-0.12px;}
#tu_103{left:190px;bottom:689px;letter-spacing:-0.19px;}
#tv_103{left:414px;bottom:689px;letter-spacing:-0.13px;}
#tw_103{left:508px;bottom:689px;letter-spacing:-0.12px;}
#tx_103{left:507px;bottom:668px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ty_103{left:190px;bottom:643px;letter-spacing:-0.21px;}
#tz_103{left:414px;bottom:643px;letter-spacing:-0.14px;}
#t10_103{left:507px;bottom:643px;letter-spacing:-0.12px;}
#t11_103{left:507px;bottom:622px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t12_103{left:190px;bottom:597px;letter-spacing:-0.19px;}
#t13_103{left:414px;bottom:597px;letter-spacing:-0.14px;}
#t14_103{left:508px;bottom:597px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_103{left:507px;bottom:576px;letter-spacing:-0.11px;}
#t16_103{left:507px;bottom:559px;letter-spacing:-0.11px;}
#t17_103{left:507px;bottom:542px;letter-spacing:-0.12px;}
#t18_103{left:507px;bottom:525px;letter-spacing:-0.11px;word-spacing:-0.83px;}
#t19_103{left:507px;bottom:509px;letter-spacing:-0.12px;}
#t1a_103{left:507px;bottom:484px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#t1b_103{left:507px;bottom:467px;letter-spacing:-0.11px;}
#t1c_103{left:507px;bottom:451px;letter-spacing:-0.12px;}
#t1d_103{left:507px;bottom:429px;letter-spacing:-0.12px;word-spacing:-0.08px;}
#t1e_103{left:507px;bottom:412px;letter-spacing:-0.11px;}
#t1f_103{left:507px;bottom:396px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_103{left:507px;bottom:379px;letter-spacing:-0.11px;}
#t1h_103{left:507px;bottom:357px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1i_103{left:507px;bottom:341px;letter-spacing:-0.11px;}
#t1j_103{left:190px;bottom:316px;letter-spacing:-0.14px;}
#t1k_103{left:507px;bottom:316px;letter-spacing:-0.14px;}
#t1l_103{left:190px;bottom:292px;letter-spacing:-0.18px;}
#t1m_103{left:414px;bottom:292px;letter-spacing:-0.13px;}
#t1n_103{left:508px;bottom:292px;letter-spacing:-0.12px;}
#t1o_103{left:507px;bottom:270px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1p_103{left:190px;bottom:246px;letter-spacing:-0.18px;}
#t1q_103{left:414px;bottom:246px;letter-spacing:-0.13px;}
#t1r_103{left:508px;bottom:246px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_103{left:507px;bottom:224px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1t_103{left:190px;bottom:200px;letter-spacing:-0.2px;}
#t1u_103{left:507px;bottom:200px;letter-spacing:-0.14px;}
#t1v_103{left:190px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1w_103{left:266px;bottom:1086px;letter-spacing:0.12px;}
#t1x_103{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t1y_103{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t1z_103{left:215px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t20_103{left:431px;bottom:1063px;letter-spacing:-0.15px;}
#t21_103{left:433px;bottom:1046px;letter-spacing:-0.14px;}
#t22_103{left:631px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t23_103{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t24_103{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_103{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_103{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_103{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_103{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_103{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts103" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg103Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg103" style="-webkit-user-select: none;"><object width="935" height="1210" data="103/103.svg" type="image/svg+xml" id="pdf103" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_103" class="t s1_103">Vol. 4 </span><span id="t2_103" class="t s1_103">2-87 </span>
<span id="t3_103" class="t s2_103">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_103" class="t s3_103">2:1 </span><span id="t5_103" class="t s3_103">Reserved </span>
<span id="t6_103" class="t s3_103">3 </span><span id="t7_103" class="t s3_103">Unique </span><span id="t8_103" class="t s3_103">Automatic Thermal Control Circuit Enable (R/W) </span>
<span id="t9_103" class="t s3_103">See Table 2-2. Default value is 0. </span>
<span id="ta_103" class="t s3_103">6:4 </span><span id="tb_103" class="t s3_103">Reserved </span>
<span id="tc_103" class="t s3_103">7 </span><span id="td_103" class="t s3_103">Shared </span><span id="te_103" class="t s3_103">Performance Monitoring Available (R) </span>
<span id="tf_103" class="t s3_103">See Table 2-2. </span>
<span id="tg_103" class="t s3_103">8 </span><span id="th_103" class="t s3_103">Reserved </span>
<span id="ti_103" class="t s3_103">9 </span><span id="tj_103" class="t s3_103">Reserved </span>
<span id="tk_103" class="t s3_103">10 </span><span id="tl_103" class="t s3_103">Shared </span><span id="tm_103" class="t s3_103">FERR# Multiplexing Enable (R/W) </span>
<span id="tn_103" class="t s3_103">1 = </span><span id="to_103" class="t s3_103">FERR# asserted by the processor to indicate a </span>
<span id="tp_103" class="t s3_103">pending break event within the processor. </span>
<span id="tq_103" class="t s3_103">0 = </span><span id="tr_103" class="t s3_103">Indicates compatible FERR# signaling behavior. </span>
<span id="ts_103" class="t s3_103">This bit must be set to 1 to support XAPIC interrupt model </span>
<span id="tt_103" class="t s3_103">usage. </span>
<span id="tu_103" class="t s3_103">11 </span><span id="tv_103" class="t s3_103">Shared </span><span id="tw_103" class="t s3_103">Branch Trace Storage Unavailable (R/O) </span>
<span id="tx_103" class="t s3_103">See Table 2-2. </span>
<span id="ty_103" class="t s3_103">12 </span><span id="tz_103" class="t s3_103">Shared </span><span id="t10_103" class="t s3_103">Processor Event Based Sampling Unavailable (R/O) </span>
<span id="t11_103" class="t s3_103">See Table 2-2. </span>
<span id="t12_103" class="t s3_103">13 </span><span id="t13_103" class="t s3_103">Shared </span><span id="t14_103" class="t s3_103">TM2 Enable (R/W) </span>
<span id="t15_103" class="t s3_103">When this bit is set (1) and the thermal sensor indicates </span>
<span id="t16_103" class="t s3_103">that the die temperature is at the pre-determined </span>
<span id="t17_103" class="t s3_103">threshold, the Thermal Monitor 2 mechanism is engaged. </span>
<span id="t18_103" class="t s3_103">TM2 will reduce the bus to core ratio and voltage according </span>
<span id="t19_103" class="t s3_103">to the value last written to MSR_THERM2_CTL bits 15:0. </span>
<span id="t1a_103" class="t s3_103">When this bit is cleared (0, default), the processor does not </span>
<span id="t1b_103" class="t s3_103">change the VID signals or the bus to core ratio when the </span>
<span id="t1c_103" class="t s3_103">processor enters a thermally managed state. </span>
<span id="t1d_103" class="t s3_103">The BIOS must enable this feature if the TM2 feature flag </span>
<span id="t1e_103" class="t s3_103">(CPUID.1:ECX[8]) is set; if the TM2 feature flag is not set, </span>
<span id="t1f_103" class="t s3_103">this feature is not supported and BIOS must not alter the </span>
<span id="t1g_103" class="t s3_103">contents of the TM2 bit location. </span>
<span id="t1h_103" class="t s3_103">The processor is operating out of specification if both this </span>
<span id="t1i_103" class="t s3_103">bit and the TM1 bit are set to 0. </span>
<span id="t1j_103" class="t s3_103">15:14 </span><span id="t1k_103" class="t s3_103">Reserved </span>
<span id="t1l_103" class="t s3_103">16 </span><span id="t1m_103" class="t s3_103">Shared </span><span id="t1n_103" class="t s3_103">Enhanced Intel SpeedStep Technology Enable (R/W) </span>
<span id="t1o_103" class="t s3_103">See Table 2-2. </span>
<span id="t1p_103" class="t s3_103">18 </span><span id="t1q_103" class="t s3_103">Shared </span><span id="t1r_103" class="t s3_103">ENABLE MONITOR FSM (R/W) </span>
<span id="t1s_103" class="t s3_103">See Table 2-2. </span>
<span id="t1t_103" class="t s3_103">19 </span><span id="t1u_103" class="t s3_103">Reserved </span>
<span id="t1v_103" class="t s4_103">Table 2-4. </span><span id="t1w_103" class="t s4_103">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family (Contd.) </span>
<span id="t1x_103" class="t s5_103">Register </span>
<span id="t1y_103" class="t s5_103">Address </span><span id="t1z_103" class="t s5_103">Register Name / Bit Fields </span>
<span id="t20_103" class="t s5_103">Shared/ </span>
<span id="t21_103" class="t s5_103">Unique </span><span id="t22_103" class="t s5_103">Bit Description </span>
<span id="t23_103" class="t s5_103">Hex </span><span id="t24_103" class="t s5_103">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
