// Seed: 3907962283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = ~&id_5;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri id_5,
    inout tri0 id_6,
    output uwire id_7,
    output uwire id_8,
    input wor id_9,
    output wor id_10,
    input supply1 id_11
    , id_18,
    output tri0 id_12,
    input wor id_13,
    output tri id_14,
    output supply1 id_15,
    input uwire id_16
);
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18,
      id_18,
      id_18
  );
endmodule
