#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 29 17:45:48 2019
# Process ID: 3698
# Current directory: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/p_system_jtag_cable_comm_0_0_synth_1
# Command line: vivado -log p_system_jtag_cable_comm_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source p_system_jtag_cable_comm_0_0.tcl
# Log file: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/p_system_jtag_cable_comm_0_0_synth_1/p_system_jtag_cable_comm_0_0.vds
# Journal file: /home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/p_system_jtag_cable_comm_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source p_system_jtag_cable_comm_0_0.tcl -notrace
Command: synth_design -top p_system_jtag_cable_comm_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1461.184 ; gain = 61.910 ; free physical = 3199 ; free virtual = 6864
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'p_system_jtag_cable_comm_0_0' [/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/ip/p_system_jtag_cable_comm_0_0/synth/p_system_jtag_cable_comm_0_0.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'jtag_cable_comm' declared at '/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:5' bound to instance 'U0' of component 'jtag_cable_comm' [/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/ip/p_system_jtag_cable_comm_0_0/synth/p_system_jtag_cable_comm_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'jtag_cable_comm' [/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:42]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_to_jtag_engine' [/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd:45]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'axi_to_jtag_engine' (1#1) [/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd:45]
INFO: [Synth 8-6157] synthesizing module 'jtag_engine' [/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.v:15]
	Parameter C_TCK_CLOCK_RATIO bound to: 8 - type: integer 
	Parameter IDLE bound to: 3'b001 
	Parameter TCKL bound to: 3'b010 
	Parameter TCKH bound to: 3'b100 
WARNING: [Synth 8-6014] Unused sequential element tdo_capture_reg was removed.  [/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.v:141]
INFO: [Synth 8-6155] done synthesizing module 'jtag_engine' (2#1) [/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.v:15]
INFO: [Synth 8-256] done synthesizing module 'jtag_cable_comm' (3#1) [/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'p_system_jtag_cable_comm_0_0' (4#1) [/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/ip/p_system/ip/p_system_jtag_cable_comm_0_0/synth/p_system_jtag_cable_comm_0_0.vhd:86]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1508.934 ; gain = 109.660 ; free physical = 3187 ; free virtual = 6855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1508.934 ; gain = 109.660 ; free physical = 3188 ; free virtual = 6855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1508.934 ; gain = 109.660 ; free physical = 3188 ; free virtual = 6855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1836.938 ; gain = 0.000 ; free physical = 2939 ; free virtual = 6607
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1836.938 ; gain = 0.000 ; free physical = 2939 ; free virtual = 6607
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1838.938 ; gain = 2.000 ; free physical = 2937 ; free virtual = 6605
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1838.938 ; gain = 439.664 ; free physical = 3030 ; free virtual = 6697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1838.938 ; gain = 439.664 ; free physical = 3030 ; free virtual = 6697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1838.938 ; gain = 439.664 ; free physical = 3031 ; free virtual = 6699
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.v:115]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_engine'
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tck_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdo_buffer_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "done_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tms_output" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                    TCKL |                              010 |                              010
                    TCKH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_engine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1838.938 ; gain = 439.664 ; free physical = 3022 ; free virtual = 6690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 79    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_to_jtag_engine 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module jtag_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 73    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U0/jtag_engine_i/tck_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/jtag_engine_i/done_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design p_system_jtag_cable_comm_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design p_system_jtag_cable_comm_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design p_system_jtag_cable_comm_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design p_system_jtag_cable_comm_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design p_system_jtag_cable_comm_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design p_system_jtag_cable_comm_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/axi_to_jtag_engine_1/axi_rresp_reg[0]' (FDRE) to 'U0/axi_to_jtag_engine_1/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_to_jtag_engine_1/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_to_jtag_engine_1/axi_bresp_reg[0]' (FDRE) to 'U0/axi_to_jtag_engine_1/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_to_jtag_engine_1/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1838.938 ; gain = 439.664 ; free physical = 3002 ; free virtual = 6674
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1838.938 ; gain = 439.664 ; free physical = 2846 ; free virtual = 6519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1838.938 ; gain = 439.664 ; free physical = 2846 ; free virtual = 6518
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1846.945 ; gain = 447.672 ; free physical = 2873 ; free virtual = 6545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1846.945 ; gain = 447.672 ; free physical = 2872 ; free virtual = 6544
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1846.945 ; gain = 447.672 ; free physical = 2872 ; free virtual = 6544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1846.945 ; gain = 447.672 ; free physical = 2872 ; free virtual = 6544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1846.945 ; gain = 447.672 ; free physical = 2872 ; free virtual = 6544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1846.945 ; gain = 447.672 ; free physical = 2871 ; free virtual = 6543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1846.945 ; gain = 447.672 ; free physical = 2871 ; free virtual = 6543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     3|
|3     |LUT2   |     7|
|4     |LUT3   |     6|
|5     |LUT4   |    51|
|6     |LUT5   |    27|
|7     |LUT6   |   209|
|8     |FDRE   |   346|
|9     |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   662|
|2     |  U0                     |jtag_cable_comm    |   662|
|3     |    axi_to_jtag_engine_1 |axi_to_jtag_engine |   339|
|4     |    jtag_engine_i        |jtag_engine        |   323|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1846.945 ; gain = 447.672 ; free physical = 2871 ; free virtual = 6543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1846.945 ; gain = 117.668 ; free physical = 2928 ; free virtual = 6601
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1846.953 ; gain = 447.672 ; free physical = 2928 ; free virtual = 6601
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.953 ; gain = 0.000 ; free physical = 2867 ; free virtual = 6539
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1846.953 ; gain = 447.770 ; free physical = 2923 ; free virtual = 6595
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.953 ; gain = 0.000 ; free physical = 2923 ; free virtual = 6595
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/p_system_jtag_cable_comm_0_0_synth_1/p_system_jtag_cable_comm_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1870.957 ; gain = 0.000 ; free physical = 2913 ; free virtual = 6586
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/fpga/zedboard/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/p_system_jtag_cable_comm_0_0_synth_1/p_system_jtag_cable_comm_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file p_system_jtag_cable_comm_0_0_utilization_synth.rpt -pb p_system_jtag_cable_comm_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 29 17:46:18 2019...
