#include "shiftPhaseClassPre.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_13_o() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_13_o = cor_phaseClass9q_V_12_i.read();
    } else {
        cor_phaseClass9q_V_13_o = cor_phaseClass9q_V_13_i.read();
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_13_o_ap_vld() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_13_o_ap_vld = ap_const_logic_1;
    } else {
        cor_phaseClass9q_V_13_o_ap_vld = ap_const_logic_0;
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_14_o() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_14_o = cor_phaseClass9q_V_13_i.read();
    } else {
        cor_phaseClass9q_V_14_o = cor_phaseClass9q_V_14_i.read();
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_14_o_ap_vld() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_14_o_ap_vld = ap_const_logic_1;
    } else {
        cor_phaseClass9q_V_14_o_ap_vld = ap_const_logic_0;
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_15() {
    cor_phaseClass9q_V_15 = cor_phaseClass9q_V_14_i.read();
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_15_ap_vld() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_15_ap_vld = ap_const_logic_1;
    } else {
        cor_phaseClass9q_V_15_ap_vld = ap_const_logic_0;
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_1_o() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_1_o = cor_phaseClass9q_V_0_i.read();
    } else {
        cor_phaseClass9q_V_1_o = cor_phaseClass9q_V_1_i.read();
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_1_o_ap_vld() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_1_o_ap_vld = ap_const_logic_1;
    } else {
        cor_phaseClass9q_V_1_o_ap_vld = ap_const_logic_0;
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_2_o() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_2_o = cor_phaseClass9q_V_1_i.read();
    } else {
        cor_phaseClass9q_V_2_o = cor_phaseClass9q_V_2_i.read();
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_2_o_ap_vld() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_2_o_ap_vld = ap_const_logic_1;
    } else {
        cor_phaseClass9q_V_2_o_ap_vld = ap_const_logic_0;
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_3_o() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_3_o = cor_phaseClass9q_V_2_i.read();
    } else {
        cor_phaseClass9q_V_3_o = cor_phaseClass9q_V_3_i.read();
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_3_o_ap_vld() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_3_o_ap_vld = ap_const_logic_1;
    } else {
        cor_phaseClass9q_V_3_o_ap_vld = ap_const_logic_0;
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_4_o() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_4_o = cor_phaseClass9q_V_3_i.read();
    } else {
        cor_phaseClass9q_V_4_o = cor_phaseClass9q_V_4_i.read();
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_4_o_ap_vld() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_4_o_ap_vld = ap_const_logic_1;
    } else {
        cor_phaseClass9q_V_4_o_ap_vld = ap_const_logic_0;
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_5_o() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_5_o = cor_phaseClass9q_V_4_i.read();
    } else {
        cor_phaseClass9q_V_5_o = cor_phaseClass9q_V_5_i.read();
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_5_o_ap_vld() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_5_o_ap_vld = ap_const_logic_1;
    } else {
        cor_phaseClass9q_V_5_o_ap_vld = ap_const_logic_0;
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_6_o() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_6_o = cor_phaseClass9q_V_5_i.read();
    } else {
        cor_phaseClass9q_V_6_o = cor_phaseClass9q_V_6_i.read();
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_6_o_ap_vld() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_6_o_ap_vld = ap_const_logic_1;
    } else {
        cor_phaseClass9q_V_6_o_ap_vld = ap_const_logic_0;
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_7_o() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_7_o = cor_phaseClass9q_V_6_i.read();
    } else {
        cor_phaseClass9q_V_7_o = cor_phaseClass9q_V_7_i.read();
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_7_o_ap_vld() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_7_o_ap_vld = ap_const_logic_1;
    } else {
        cor_phaseClass9q_V_7_o_ap_vld = ap_const_logic_0;
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_8_o() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_8_o = cor_phaseClass9q_V_7_i.read();
    } else {
        cor_phaseClass9q_V_8_o = cor_phaseClass9q_V_8_i.read();
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_8_o_ap_vld() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_8_o_ap_vld = ap_const_logic_1;
    } else {
        cor_phaseClass9q_V_8_o_ap_vld = ap_const_logic_0;
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_9_o() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_9_o = cor_phaseClass9q_V_8_i.read();
    } else {
        cor_phaseClass9q_V_9_o = cor_phaseClass9q_V_9_i.read();
    }
}

void shiftPhaseClassPre::thread_cor_phaseClass9q_V_9_o_ap_vld() {
    if (esl_seteq<1,4,4>(phaseClass_V_read_read_fu_1072_p2.read(), ap_const_lv4_9)) {
        cor_phaseClass9q_V_9_o_ap_vld = ap_const_logic_1;
    } else {
        cor_phaseClass9q_V_9_o_ap_vld = ap_const_logic_0;
    }
}

void shiftPhaseClassPre::thread_phaseClass_V_read_read_fu_1072_p2() {
    phaseClass_V_read_read_fu_1072_p2 = phaseClass_V.read();
}

}

