/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_45z;
  wire [5:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_54z;
  wire [14:0] celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  reg [8:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [29:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_4z;
  wire [27:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _00_;
  always_latch
    if (!celloutsig_1_18z[0]) _00_ = 3'h0;
    else if (clkin_data[0]) _00_ = celloutsig_0_2z[8:6];
  assign celloutsig_0_39z[3:1] = _00_;
  assign celloutsig_0_3z = ~((in_data[95] | celloutsig_0_1z) & celloutsig_0_2z[5]);
  assign celloutsig_0_36z = ~((celloutsig_0_2z[4] | celloutsig_0_13z[16]) & celloutsig_0_33z);
  assign celloutsig_1_7z = ~((celloutsig_1_5z[6] | celloutsig_1_2z[2]) & celloutsig_1_4z[10]);
  assign celloutsig_0_10z = ~((celloutsig_0_1z | celloutsig_0_8z[7]) & celloutsig_0_1z);
  assign celloutsig_0_20z = ~((celloutsig_0_16z[2] | celloutsig_0_16z[0]) & celloutsig_0_18z);
  assign celloutsig_0_33z = & in_data[26:22];
  assign celloutsig_1_6z = & celloutsig_1_0z;
  assign celloutsig_1_11z = & in_data[177:174];
  assign celloutsig_1_19z = & { celloutsig_1_5z[20:12], in_data[177:174] };
  assign celloutsig_0_12z = & celloutsig_0_7z[8:2];
  assign celloutsig_0_1z = & in_data[75:48];
  assign celloutsig_0_17z = & { celloutsig_0_2z[14:12], in_data[75:48] };
  assign celloutsig_0_18z = & celloutsig_0_5z[7:4];
  assign celloutsig_0_45z = { celloutsig_0_15z[4:3], celloutsig_0_36z, celloutsig_0_1z } ^ { celloutsig_0_9z[3:1], celloutsig_0_10z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_0z } ^ in_data[6:1];
  assign celloutsig_0_54z = { celloutsig_0_15z[6:2], celloutsig_0_45z } ^ out_data[41:33];
  assign celloutsig_1_0z = in_data[188:185] ^ in_data[132:129];
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[99:96];
  assign celloutsig_1_2z = in_data[137:135] ^ celloutsig_1_1z[3:1];
  assign celloutsig_1_4z = { celloutsig_1_0z[2:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } ^ { celloutsig_1_1z[3:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_0z[3:2], celloutsig_1_4z, celloutsig_1_4z } ^ { in_data[182:175], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = in_data[187:173] ^ { celloutsig_1_5z[19:9], celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_0z[3:2], celloutsig_1_8z, celloutsig_1_4z } ^ { celloutsig_1_4z[11:7], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = in_data[183:180] ^ { celloutsig_1_12z[15:13], celloutsig_1_11z };
  assign celloutsig_0_7z = { celloutsig_0_5z[11:9], out_data[38], celloutsig_0_5z[7:3], celloutsig_0_3z } ^ { celloutsig_0_5z[13:9], out_data[38], celloutsig_0_5z[7:4] };
  assign celloutsig_0_9z = in_data[35:24] ^ { celloutsig_0_5z[9], out_data[38], celloutsig_0_5z[7], celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_7z[6:5], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z } ^ { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_14z = celloutsig_0_0z[3:1] ^ { celloutsig_0_5z[9], out_data[38], celloutsig_0_5z[7] };
  assign celloutsig_0_15z = { celloutsig_0_5z[14:9], out_data[38], celloutsig_0_5z[7:1] } ^ { in_data[95:93], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_16z = celloutsig_0_5z[7:5] ^ celloutsig_0_15z[4:2];
  assign celloutsig_0_2z = { in_data[42:29], celloutsig_0_1z } ^ in_data[84:70];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_0z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[42:38];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_6z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_6z = celloutsig_0_0z[3:0];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_8z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_8z = { celloutsig_0_4z[4:2], celloutsig_0_4z };
  assign { celloutsig_0_5z[1], celloutsig_0_5z[14:9], out_data[38], celloutsig_0_5z[7:2] } = { celloutsig_0_3z, in_data[81:69] } ^ { celloutsig_0_2z[1], celloutsig_0_2z[14:2] };
  assign { out_data[42:39], out_data[37:32] } = { celloutsig_0_5z[12:9], celloutsig_0_5z[7:2] } ^ { celloutsig_0_13z[9], celloutsig_0_39z[3:1], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_39z[0] = 1'h0;
  assign { celloutsig_0_5z[8], celloutsig_0_5z[0] } = { out_data[38], 1'h0 };
  assign { out_data[131:128], out_data[96], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z };
endmodule
