/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_9b30026748ba494094ce5b30b6fb8166.v:1.2-4.12" *)
module top(tetR, lacI, aTc, YFP, BFP);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_9b30026748ba494094ce5b30b6fb8166.v:1.68-1.71" *)
  output BFP;
  wire BFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_9b30026748ba494094ce5b30b6fb8166.v:1.56-1.59" *)
  output YFP;
  wire YFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_9b30026748ba494094ce5b30b6fb8166.v:1.44-1.47" *)
  input aTc;
  wire aTc;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_9b30026748ba494094ce5b30b6fb8166.v:1.32-1.36" *)
  input lacI;
  wire lacI;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_9b30026748ba494094ce5b30b6fb8166.v:1.20-1.24" *)
  input tetR;
  wire tetR;
  \$_NOT_  _07_ (
    .A(aTc),
    .Y(_03_)
  );
  \$_NOT_  _08_ (
    .A(lacI),
    .Y(_04_)
  );
  \$_NOT_  _09_ (
    .A(tetR),
    .Y(_05_)
  );
  \$_NOR_  _10_ (
    .A(aTc),
    .B(_04_),
    .Y(_06_)
  );
  \$_NOT_  _11_ (
    .A(_06_),
    .Y(_00_)
  );
  \$_NOR_  _12_ (
    .A(_05_),
    .B(_00_),
    .Y(YFP)
  );
  \$_NOR_  _13_ (
    .A(_03_),
    .B(lacI),
    .Y(_01_)
  );
  \$_NOT_  _14_ (
    .A(_01_),
    .Y(_02_)
  );
  \$_NOR_  _15_ (
    .A(_05_),
    .B(_02_),
    .Y(BFP)
  );
endmodule
