/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [25:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [30:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_28z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [10:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire [19:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire [11:0] celloutsig_0_42z;
  wire [18:0] celloutsig_0_43z;
  wire [12:0] celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [16:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~((in_data[18] | celloutsig_0_9z) & (celloutsig_0_8z | celloutsig_0_12z[2]));
  assign celloutsig_1_19z = ~((celloutsig_1_2z[17] | in_data[137]) & (celloutsig_1_3z | celloutsig_1_10z));
  assign celloutsig_0_8z = ~((celloutsig_0_0z[1] | celloutsig_0_0z[2]) & (celloutsig_0_4z[2] | celloutsig_0_7z));
  assign celloutsig_0_9z = ~((celloutsig_0_5z[9] | in_data[21]) & (celloutsig_0_5z[2] | celloutsig_0_3z[5]));
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_8z) & (celloutsig_0_7z | celloutsig_0_3z[6]));
  assign celloutsig_0_30z = ~((_00_ | celloutsig_0_2z[8]) & (in_data[38] | celloutsig_0_13z[1]));
  assign celloutsig_0_32z = ~((celloutsig_0_26z[10] | celloutsig_0_26z[10]) & (celloutsig_0_17z | celloutsig_0_8z));
  reg [25:0] _09_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _09_ <= 26'h0000000;
    else _09_ <= { celloutsig_0_13z[2:0], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_8z };
  assign { _01_[25:1], _00_ } = _09_;
  assign celloutsig_1_0z = in_data[143:132] < in_data[144:133];
  assign celloutsig_1_1z = { in_data[175], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } < in_data[125:122];
  assign celloutsig_1_3z = celloutsig_1_2z[3:1] < celloutsig_1_2z[13:11];
  assign celloutsig_1_7z = celloutsig_1_5z[2:0] < { celloutsig_1_5z[3:2], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_8z[3:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z } < { celloutsig_1_8z[3:1], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_7z = in_data[74:70] < { celloutsig_0_6z[2:1], celloutsig_0_6z };
  assign celloutsig_0_15z = { in_data[89:87], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z } < { celloutsig_0_1z[6:1], celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z } < { celloutsig_0_5z[16:1], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_19z = { celloutsig_0_4z[10:9], celloutsig_0_6z, celloutsig_0_9z } < { celloutsig_0_11z[1:0], celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_4z = { celloutsig_0_2z[8:0], celloutsig_0_0z } * celloutsig_0_3z[19:7];
  assign celloutsig_0_35z = { celloutsig_0_23z[6], celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_8z } * { celloutsig_0_22z[17:10], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_0_40z = { celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_17z } * { celloutsig_0_5z[16:11], celloutsig_0_7z };
  assign celloutsig_0_42z = { celloutsig_0_35z[10:1], celloutsig_0_17z, celloutsig_0_17z } * { celloutsig_0_26z[8:5], celloutsig_0_36z, celloutsig_0_28z };
  assign celloutsig_1_4z = { in_data[191:189], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } * in_data[132:126];
  assign celloutsig_0_6z = celloutsig_0_4z[6:4] * celloutsig_0_0z[2:0];
  assign celloutsig_1_6z = celloutsig_1_4z[5:0] * celloutsig_1_4z[6:1];
  assign celloutsig_1_8z = { celloutsig_1_6z[4], celloutsig_1_4z } * { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_2z[19:3] * { celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[23:14] * { celloutsig_0_0z[3:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_4z[12:11], celloutsig_0_6z } * celloutsig_0_5z[11:7];
  assign celloutsig_0_24z = celloutsig_0_14z[4:1] * celloutsig_0_11z[5:2];
  assign celloutsig_0_5z = - in_data[68:52];
  assign celloutsig_1_2z = - { in_data[155:137], celloutsig_1_1z };
  assign celloutsig_1_14z = - { celloutsig_1_2z[9:1], celloutsig_1_8z };
  assign celloutsig_1_15z = - { celloutsig_1_14z[14:0], celloutsig_1_3z };
  assign celloutsig_0_11z = - celloutsig_0_5z[7:2];
  assign celloutsig_0_13z = - celloutsig_0_5z[10:7];
  assign celloutsig_0_2z = - in_data[81:70];
  assign celloutsig_0_23z = - celloutsig_0_1z[9:3];
  assign celloutsig_0_28z = - celloutsig_0_5z[11:7];
  assign celloutsig_0_0z = ~ in_data[12:9];
  assign celloutsig_0_36z = ~ _01_[15:13];
  assign celloutsig_0_43z = ~ { _01_[15:11], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_40z, celloutsig_0_32z };
  assign celloutsig_1_5z = ~ celloutsig_1_4z[5:0];
  assign celloutsig_0_3z = ~ in_data[70:51];
  assign { celloutsig_0_14z[1], celloutsig_0_14z[4:2] } = ~ { celloutsig_0_7z, celloutsig_0_3z[6:4] };
  assign { celloutsig_0_22z[1:0], celloutsig_0_22z[24], celloutsig_0_22z[30:25], celloutsig_0_22z[18:2] } = ~ { celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z };
  assign { celloutsig_0_26z[1], celloutsig_0_26z[10:2] } = ~ { celloutsig_0_10z, in_data[22:14] };
  assign _01_[0] = _00_;
  assign celloutsig_0_14z[0] = celloutsig_0_14z[1];
  assign celloutsig_0_22z[23:19] = celloutsig_0_22z[30:26];
  assign celloutsig_0_26z[0] = celloutsig_0_26z[1];
  assign { out_data[144:128], out_data[96], out_data[43:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
