/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [23:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [24:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(in_data[73] & in_data[81]);
  assign celloutsig_0_30z = ~(celloutsig_0_10z & celloutsig_0_12z);
  assign celloutsig_1_1z = ~(in_data[107] | celloutsig_1_0z);
  assign celloutsig_1_3z = ~(in_data[175] | in_data[118]);
  assign celloutsig_1_8z = ~(celloutsig_1_5z | celloutsig_1_0z);
  assign celloutsig_0_4z = ~(celloutsig_0_0z | _00_);
  assign celloutsig_0_8z = ~(celloutsig_0_5z[11] | celloutsig_0_7z);
  assign celloutsig_1_0z = ~(in_data[123] | in_data[127]);
  reg [13:0] _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _10_ <= 14'h0000;
    else _10_ <= in_data[57:44];
  assign { _01_[13:5], _00_, _01_[3:0] } = _10_;
  assign celloutsig_0_0z = in_data[57:40] != in_data[82:65];
  assign celloutsig_0_12z = in_data[87:84] != celloutsig_0_6z[3:0];
  assign celloutsig_1_19z = - { in_data[155:138], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_5z = - in_data[80:66];
  assign celloutsig_0_10z = | { celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_29z = | { celloutsig_0_11z[15:14], celloutsig_0_7z };
  assign celloutsig_1_2z = in_data[166:142] <<< { in_data[130:109], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_3z = { _01_[12], celloutsig_0_0z, celloutsig_0_0z } <<< { _01_[6:5], _00_ };
  assign celloutsig_0_6z = { in_data[43:40], celloutsig_0_0z } <<< in_data[65:61];
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z, _01_[13:5], _00_, _01_[3:0], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z } <<< { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_5z = ~((celloutsig_1_3z & in_data[115]) | in_data[178]);
  assign celloutsig_1_18z = ~((celloutsig_1_8z & celloutsig_1_2z[1]) | celloutsig_1_1z);
  assign celloutsig_0_7z = ~((in_data[90] & _01_[8]) | celloutsig_0_5z[13]);
  assign celloutsig_0_9z = ~((celloutsig_0_5z[8] & celloutsig_0_3z[0]) | celloutsig_0_7z);
  assign _01_[4] = _00_;
  assign { out_data[128], out_data[115:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
