                                                                                                                               Datasheet
LVDS Interface LSI
27bit LVDS Dual-out Transmitter
  BU90T82
General Description                                                           Key Specifications
   The BU90T82 transmitter operates from 10MHz to                               ■ Supply Voltage Range VDD                 1.62 to 1.98 V
   174MHz wide clock range, and 27bits data of parallel                                                      VDDIO         1.62 to 3.60 V
   CMOS level inputs (R/G/B24bits and VSYNC, HSYNC,                             ■ Operating Frequency                      10 to 174 MHz
   DE) are converted to eight channels of LVDS data                             ■ Operating Temperature Range              -40 to +85 ℃
   stream. Data is transmitted seven times (7X) stream and
   reduce cable number by 3(1/3) or less.
   The BU90T82 has low swing mode to be able to expect                        ●Package                                     (Typ) (Typ)    (Max)
   further low power and low EMI.                                               SBGA072T070A                               7.0mm×7.0mm×1.2mm
   Flexible Input/Output mode support various application
   interfaces.                                                                ●Applications
                                                                                ■ Security camera, Digital camera
                                                                                ■ Tablet
                                                                                ■ Flat Panel Display
Features
   ■ 27bits data of parallel LVCMOS level inputs are                            ■ Power down mode
      converted to 4 or 8 channels of LVDS data stream.                         ■ Clock edge selectable
   ■ The maximum data rate is 1218Mbps/Lane                                     ■ 6bit/8bit mode selectable
   ■ Support clock frequency from 10MHz up to 174MHz                            ■ LVDS output mapping selectable (VESA/JIEDA)
   ■ Flexible Input/Output mode                                                 ■ Support reduced swing LVDS for low EMI
          1. Single in / Single LVDS out                                        ■ Support LVDS Outputs pin reverse function
          2. Single in / Dual LVDS out                                          ■ Support spread spectrum clock generator input
          3. Double edge Single in / Dual LVDS out
          4. Single in / Distribution LVDS out
Block Diagram
      LVCMOS Input                                                                                                   LVDS Output
                                                                                                     TCLK1 +/-
                      CLKIN                                      PLL
                                                                                                     TCLK2 +/-
             (10MHz - 174MHz)
                                                                                                      (10MHz - 174MHz)
                     R1[7:0]                                                                         TA1 +/-
                               8
                     G1[7:0]
                               8                                                                     TB1 +/-
                     B1[7:0]
                               8                           Parallel to Serial                                          LVDS Channel1
                                                              Converter
                     HSYNC                                                                           TC1 +/-
                                      Data Mapping
                     VSYNC
                                                                                                     TD1 +/-
                        DE
                      PWDN
                        OE                                                                           TA2 +/-
                        RS
                        RF
                      6B8B                                                                           TB2 +/-
                                                           Parallel to Serial
                       MAP
                                                              Converter                                                LVDS Channel2
                      MODE
                                                                                                     TC2 +/-
                      DDRN
                       FLIP
                      PRBS
                                                                                                     TD2 +/-
                      TEST
                                                            Figure 1. Block Diagram
〇Product structure : Silicon monolithic integrated circuit  〇This product has no designed protection against radioactive rays
.www.rohm.com
 © 2014 ROHM Co., Ltd. All rights reserved.                                                                     TSZ02201-0L2L0H500270-1-2
                                                                            1/25
TSZ22111 • 14 • 001                                                                                                         06.July.2016 Rev.003


BU90T82                                                                                                                                                      Datasheet
                                                                         Contents
General Description ....................................................................................................................................................1
Key Specifications ......................................................................................................................................................1
Package                          W(Typ) x D(Typ) x H(Max)....................................................................................................1
Applications ................................................................................................................................................................1
Features .......................................................................................................................................................................1
Block Diagram .............................................................................................................................................................1
  Figure 1. Block Diagram .........................................................................................................................................1
Pin Configuration ........................................................................................................................................................4
  Figure 2. Pin Configuration ....................................................................................................................................4
Pin Description............................................................................................................................................................5
Absolute Maximum Ratings (Ta = 25°C) ...................................................................................................................6
Recommended Operating Conditions (Ta= -40°C to +85°C) ...................................................................................6
DC Characteristics ......................................................................................................................................................6
AC Characteristics ......................................................................................................................................................7
  Figure 3. LVDS Output AC Timing Diagrams ........................................................................................................7
  Figure 4. LVCMOS Input AC Timing Diagrams .....................................................................................................8
  Figure 5. LVCMOS Input AC Timing Diagrams (DDRN=L) ...................................................................................8
LVDS Output AC Timing Diagrams ...........................................................................................................................9
  Figure 6. LVDS Output AC Timing Diagrams ........................................................................................................9
Phase Locked Loop Set Time ..................................................................................................................................9
  Figure 7. Phase Locked Loop Set Time ................................................................................................................9
Supply Current ..........................................................................................................................................................10
  Figure 8. Gray Scale Pattern, Worst Case Pattern .............................................................................................10
LVCMOS Data Inputs Pixel Map Table .................................................................................................................... 11
Output Mode Select on MODE, DDRN Pins............................................................................................................12
  Figure 9. Output Mode Select on MODE,DDRN Pins .........................................................................................12
DE Input Timing Diagrams .......................................................................................................................................12
  Figure 10. Dual-out mode DE Input Timing Diagrams (MODE=L) ....................................................................12
Single-in / Single-out Mode......................................................................................................................................13
  Figure 11. Single-in / Single-out Mode ................................................................................................................13
Single-in / Dual-out Mode.........................................................................................................................................13
  Figure 12. Single-in / Dual-out Mode ...................................................................................................................13
Single-in / Distribution-out Mode ............................................................................................................................14
  Figure 13. Single-in / Distribution-out Mode .......................................................................................................14
Single-in / DDR Dual-out Mode ................................................................................................................................14
  Figure 14. Single-in / DDR Dual-out Mode ..........................................................................................................14
LVDS Output Data mapping Table (6B8B = L) ..........................................................................................................15
  Figure 15. 8bit mode LVDS output mapping .......................................................................................................15
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                                                     TSZ02201-0L2L0H500270-1-2
                                                                                  2/25
TSZ22111 • 15 • 001                                                                                                                          06.July.2016 Rev.003


BU90T82                                                                                                                                                Datasheet
LVDS Output Data mapping Table (6B8B = H) .........................................................................................................15
  Figure 16. 6bit mode LVDS output mapping .......................................................................................................15
LVDS Data Output Table for Function of FLIP pin .................................................................................................16
  Figure 17. LVDS Data Output for Function of FLIP pin ......................................................................................16
Typical Application Circuit .......................................................................................................................................17
  Figure 18. Application Circuit (24bit Single-out mode) .....................................................................................17
  Figure 19. Application Circuit (18bit Single-out mode) .....................................................................................18
  Figure 20. Application Circuit (24bit Distribution-out mode) ............................................................................19
  Figure 21. Application Circuit (24bit Dual-out mode) ........................................................................................20
Operational Notes .....................................................................................................................................................21
Ordering Information ................................................................................................................................................23
Marking Diagrams .....................................................................................................................................................23
Physical Dimension, Tape and Reel Information...................................................................................................24
Revision History........................................................................................................................................................25
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                                               TSZ02201-0L2L0H500270-1-2
                                                                            3/25
TSZ22111 • 15 • 001                                                                                                                    06.July.2016 Rev.003


BU90T82                                                                                                    Datasheet
Pin Configuration
                       1            2        3         4         5          6        7     8      9
                 A  TA1+          TB1+     TC1+    TCLK1+      TD1+      TA2+      TB2+ TC2+   TCLK2+   A
                 B   TA1-         TB1-     TC1-    TCLK1-      TD1-       TA2-     TB2-  TC2-  TCLK2-   B
                 C  PRBS          FLIP     TEST      GND       VDD       GND       VDD   TD2-   TD2+    C
                 D    R11          R10     VDD                                     GND  PWDN     OE     D
                 E   R13           R12     GND                                    MODE   MAP    DDRN    E
                 F   R15           R14     GND                                     6B8B   RS    CLKIN   F
                 G   R17           R16     VDD       GND       VDD       GND      VDDIO   RF     DE     G
                 H   G10           G12      G14      G16        B10       B12       B14  B16   VSYNC    H
                 J   G11           G13      G15      G17        B11       B13       B15  B17   HSYNC    J
                       1            2        3         4         5          6        7     8      9
                                               Figure 2. Pin Configuration (Top View)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                TSZ02201-0L2L0H500270-1-2
                                                               4/25
TSZ22111 • 15 • 001                                                                              06.July.2016 Rev.003


BU90T82                                                                                                Datasheet
Pin Description
  Pin name          Pin NO.                 Type          Descriptions
  TA1+/-, TB1+/-,
                    A1,B1,A2,B2,A3,B3,A5,B5               LVDS Data output (Channel1)
  TC1+/-,TD1+/-
                                            LVDS output
  TCLK1+/-          A4,B4                                 LVDS Clock output (Channel1)
  TA2+/-, TB2+/-,
                    A6,B6,A7,B7,A8,B8,C9,C8               LVDS Data output (Channel2)
  TC2+/-,TD2+/-
                                            LVDS output
  TCLK2+/-          A9,B9                                 LVDS Clock output (Channel2)
  R1[7:0]           G1,G2,F1,F2,E1,E2,D1,D2
  G1[7:0]           J4,H4,J3,H3,J2,H2,J1,H1 LVCMOS input  Pixel data input
  B1[7:0]           J8,H8,J7,H7,J6,H6,J5,H5
  DE                G9
  HSYNC             J9                      LVCMOS input  Control data input
  VSYNC             H9
  CLKIN             F9                      LVCMOS input  Clock input
                                                          Power Down
  PWDN              D8                                      H：Normal operation
                                                            L：Power down (all LVDS output signal are Hi-z)
                                                          LVDS Output Enable.
  OE                D9                                      H: Output enable
                                                            L: Output disable(all LVDS output signal are Hi-z)
                                                          Input CLK Triggering Edge Select.
  RF                G8                                      H：Rising edge
                                                            L：Falling edge
                                                          LVDS Swing Mode Select
  RS                F8                                      H: 350mV
                                                            L: 200mV
                                                          LVDS Output Data Mapping Select
  MAP               E8                                      H: JEIDA
                                                            L: VESA
                                                          LVDS Output Mode Select
                                            LVCMOS input    H: Single in / Single out
  MODE              E7
                                                            L: Single in / Dual out
                                                            (MODE=H, DDRN=L Distribution out)
                                                          Input CLK Triggering Edge Select.
                                                            H: DDR function disable
  DDRN              E9                                      L: DDR function enable
                                                            (It is possible only at Dual-out mode)
                                                            (MODE=H, DDRN=L Distribution out)
                                                          6bit/8bit Mode Select
  6B8B              F7                                      H : 6bit mode (TD1+/-, TD2+/- outputs are Hi-z)
                                                            L : 8bit mode
                                                          LVDS Output Pin Reverse Select.
  FLIP              C2                                      H: Reverse
                                                            L/Open: Normal
  TEST              C3                                    TEST Mode Select (Normal operation is Low)
  PRBS              C1                                    PRBS Data Output (Normal operation is Low)
  VDD               C5,C7,D3,G3,G5                        Power Supply for Internal Core
                                            Power
  VDDIO             G7                                    Power Supply for I/O
  GND               C4,C6,D7,E3,F3,G4,G6    Ground        Ground Pins
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                          TSZ02201-0L2L0H500270-1-2
                                                     5/25
TSZ22111 • 15 • 001                                                                          06.July.2016 Rev.003


BU90T82                                                                                                                                              Datasheet
Absolute Maximum Ratings (Ta = 25°C)
                                                                                                                      Rating
                              Parameter                                          Symbol                                                               Units
                                                                                                            Min                     Max
                                                                                 VDDIO                      -0.3                     4.0                 V
      Supply Voltage
                                                                                   VDD                      -0.3                     2.1                 V
      Input Voltage                                                                 VIN                     -0.3               VDDIO+0.3                 V
      Output Voltage                                                               VOUT                     -0.3                VDD+0.3                  V
      Storage Temperature Range                                                    Tstg                      -55                    125                  ℃
      Power Dissipation(Note１)                                                       Pd                                0.86                              W
    (Note1) Package power when IC mounting on the PCB board.
       The size of PCB board : 114.5×101.5×1.6（mm3）
       The material of PCB board          : The FR4 glass epoxy board.
    Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit
    between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over
    the absolute maximum ratings.
Recommended Operating Conditions
                                                                                                                  Rating
         Parameter                                     Symbol                                                                                     Units
                                                                                                   Min             Typ              Max
                                                          VDD                                      1.62             1.8             1.98             V
       Supply Voltage
                                                        VDDIO                                      1.62      1.8 / 2.5 / 3.3         3.6             V
          Operating
        Temperature                                         Ta                                      -40              -               85             ℃
            Range
                                                   Single Edge                 Input                20               -              174           MHz
                              MODE=L                (DDRN=H)               LVDS Output              10               -               87           MHz
          Operating           Dual-Out            Double Edge                  Input                10               -              174           MHz
         Frequency                                  (DDRN=L)               LVDS Output              10               -              174           MHz
                                            MODE=H                             Input                10               -              174           MHz
                              Single-Out, Distribution-Out                 LVDS Output              10               -              174           MHz
DC Characteristics
Table 1. LVCMOS DC Specifications（VDDIO=1.62V~3.6V, VDD=1.62~1.98V, Ta=-40℃~+85℃）
                                                                                          Limits
       Symbol                    Parameter                                                                                  Units           Conditions
                                                                         Min                Typ              Max
          VIH           High Level Input Voltage                  VDDIO×0.65                  -            VDDIO               V
                                                                                                                                                   -
          VIL            Low Level Input Voltage                        GND                   -         VDDIO×0.35             V
                                                                                                                                          0V≤VIN≤VDDIO
          Iinc                 Input Current                             -10                  -               +10             μA          (exclude TEST,
                                                                                                                                             FLIP pins)
         IRDN              Pull-Down Resister                              -                 50                 -             kΩ         TEST, FLIP pins
Table 2. LVDS Transmitter DC Specifications（VDDIO=1.62V~3.6V, VDD=1.62V~1.98V, Ta=-40℃~+85℃）
                                                                                          Limits
       Symbol                   Parameter                                                                                   Units           Conditions
                                                                         Min                Typ              Max
                                                                         250                350               450            mV                       RS = H
         VOD           Differential Output Voltage                                                                                     RL=100Ω
                                                                         140                200               300            mV                        RS = L
                        Change in VOD between
        ΔVOD                                                               -                  -                35            mV
                     complementary output states
         VOC            Common Mode Voltage                            1.125                1.25            1.375              V             RL=100Ω
                        Change in VOC between
        ΔVOC                                                               -                  -                35            mV
                     complementary output states
          Ios         Output Short Circuit Current                         -                100               150            mA              VOUT=GND
                                                                                                                                             PWDN=L,
          Ioz          Output TRI-STATE Current                          -10                  -               +10             μA
                                                                                                                                         VOUT=0V to VDD
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                                               TSZ02201-0L2L0H500270-1-2
                                                                                 6/25
TSZ22111 • 15 • 001                                                                                                                   06.July.2016 Rev.003


BU90T82                                                                                                                        Datasheet
AC Characteristics
Table 3. Switching Characteristics（VDDIO=2.5V, VDD=1.8V, Ta=25℃, RL=100Ω, CL=5pF）
                                                                                                Limits
     Symbol                            Parameter                                                                                  Units
                                                                                Min              Typ                   Max
        tTCP                 Input CLK Period (Figure-4,5)                      5.75                 -                 100         ns
        tTCH                 CLK IN High Time (Figure -4,5)                  0.35tTCP           0.5tTCP              0.65tTCP      ns
        tTCL                 CLK IN Low Time (Figure -4,5)                   0.35tTCP           0.5tTCP              0.65tTCP      ns
         tTS        LVCMOS Data Set up to CLK IN (Figure -4,5)                   0.8                 -                   -         ns
         tTH       LVCMOS Data Hold from CLK IN (Figure -4,5)                    0.8                 -                   -         ns
        tLVT                LVDS Transition Time (Figure -3)                      -               0.6                  1.5         ns
       tTCOP                   CLK OUT Period (Figure -6)                       5.75                 -                 100         ns
                    Differential Output               (NOTE2)
      TTSUP                                  CLKOUT          =174MHz              -                  -                 120         ps
                        Setup Time
                    Differential Output
      TTHLD                                  CLKOUT(NOTE2)=174MHz                 -                  -                 120         ps
                          Hold time
                CLK IN to TCLK+/- Delay         MODE=L,DDRN=H                3.5tTCOP                -               9.5tTCOP      ns
        tTCD
                         (Figure-4,5)                 Others                 6.5tTCOP                -              12.5tTCOP      ns
       tTOP1               Output Data Position 1 (Figure -6)                 - TTHLD               0                + TTSUP       ns
                                                                           tTCOP - T             tTCOP            tTCOP + T
       tTOP0               Output Data Position 0 (Figure -6)                        THLD                                   TSUP   ns
                                                                             7                      7               7
                                                                         2
                                                                            tTCOP - T          2
                                                                                                  t TCOP
                                                                                                                2
                                                                                                                   tTCOP + T
       tTOP6               Output Data Position 6 (Figure -6)                         THLD                                   TSUP  ns
                                                                              7                      7               7
                                                                         3
                                                                            tTCOP - T          3
                                                                                                  t TCOP
                                                                                                                3
                                                                                                                   tTCOP + T
       tTOP5               Output Data Position 5 (Figure -6)                         THLD                                   TSUP  ns
                                                                              7                      7               7
                                                                         4
                                                                            tTCOP - T          4
                                                                                                  t TCOP
                                                                                                                4
                                                                                                                   tTCOP + T
       tTOP4               Output Data Position 4 (Figure -6)                         THLD                                   TSUP  ns
                                                                              7                      7               7
                                                                         5
                                                                            tTCOP - T          5
                                                                                                  t TCOP
                                                                                                                5
                                                                                                                   tTCOP + T
       tTOP3               Output Data Position 3 (Figure -6)                         THLD                                   TSUP  ns
                                                                              7                      7               7
                                                                         6
                                                                            tTCOP - T          6
                                                                                                  tTCOP         6
                                                                                                                   tTCOP + T
       tTOP2               Output Data Position 2 (Figure -6)                         THLD                                   TSUP  ns
                                                                              7                      7               7
       tTPLL          Phase Locked Loop Set Time (Figure -7)                      -                  -                  10         ms
                                                                                                       (Note3)
      tDEINT                  DE input Period (Figure –10)                     4tTCP        tTCP*(2n)                    -         ns
                                                                                                        (Note3)
        tDEH                    DE High time (Figure -10)                      2tTCP       tTCP*(2m)                     -         ns
        tDEL                    DE Low time (Figure -10)                       2tTCP                 -                   -         ns
    (Note2) CLKOUT: LVDS Output clock frequency.
    (Note3) m, n= integer、refer to Figure 10 (DE Input Timing Diagrams)
AC Timing Diagrams
                      LVDS Output
                                 Tyx+                           Vdiff    80%                               80%
                                             CL        RL
                                                                       20%                                    20%
                                 Tyx-       LVDS Output
                        x=1, 2              Load                              tLVT                     tLVT
                        y=A,B,C,D,CLK                              Vdiff=(Tyx+)-(Tyx-)
                                           Figure 3. LVDS Output AC Timing Diagrams
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                            TSZ02201-0L2L0H500270-1-2
                                                                7/25
TSZ22111 • 15 • 001                                                                                               06.July.2016 Rev.003


BU90T82                                                                                                    Datasheet
AC Timing Diagrams
                               Figure 4. LVCMOS Input AC Timing Diagrams (DDR function OFF)
                                  Figure 5. LVCMOS Input AC Timing Diagrams (DDR function ON)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                TSZ02201-0L2L0H500270-1-2
                                                              8/25
TSZ22111 • 15 • 001                                                                              06.July.2016 Rev.003


BU90T82                                                                                                       Datasheet
LVDS Output AC Timing Diagrams
                                                                tTCOP
       TCLKx Out +/-
        Tyx Out +/-                          Tyx1   Tyx0 Tyx6    Tyx5 Tyx4  Tyx3    Tyx2 Tyx1  Tyx0
                        Previous Cycle                                                                Next Cycle
         x = 1,2              tTOP1
         y = A, B, C, D              tTOP0
                                     tTOP6
                                     tTOP5
                                     tTOP4
                                     tTOP3
                                     tTOP2
                                           Figure 6. LVDS Output AC Timing Diagrams
Phase Locked Loop Set Time
                                                                                              VDDIO
                         PWDN       VDDIO×0.65
                                                            tTPLL
                         CLKIN
                                                                           Vdiff=0V
                          TCLKx+/-
                           x = 1,2
                                           Figure 7. Phase Locked Loop Set Time
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                  TSZ02201-0L2L0H500270-1-2
                                                                9/25
TSZ22111 • 15 • 001                                                                                 06.July.2016 Rev.003


BU90T82                                                                                                           Datasheet
Supply Current
Table 4. Supply Current
VDDIO=2.5V, VDD=1.8V, Temp=25℃, 6B8B = L, RS=H, RL=100Ω,CL=5pF
                                                  Limits
      Symbol          Parameter                                        Units                      Conditions
                                           Min     Typ        Max
                                                                                   Single-in/Single-out
                                            -       95          -       mA                                   CLKIN=174MHz
                                                                                   MODE=H, DDRN=H
                                                                                       Double edge
    Gray Scale                              -      128          -       mA          Single-in/Dual-out       CLKIN =174MHz
      Pattern                                                                      MODE=L, DDRN=L
       (itccG)                                                                      Single-in/Dual-out
                                            -      101          -       mA                                   CLKIN =174MHz
                                                                                   MODE=L, DDRN=H
                                                                                 Single-in/Distribution-out
                                            -      126          -       mA                                   CLKIN =174MHz
                                                                                   MODE=H, DDRN=L
                    Supply current
                                                                                   Single-in/Single-out
                                            -      108          -       mA                                   CLKIN =174MHz
                                                                                   MODE=H, DDRN=H
                                                                                       Double edge
    Worst case                              -      139          -       mA          Single-in/Dual-out       CLKIN =174MHz
      Pattern                                                                      MODE=L, DDRN=L
       (itccw)                                                                      Single-in/Dual-out
                                            -      111          -       mA                                   CLKIN =174MHz
                                                                                   MODE=L, DDRN=H
                                                                                 Single-in/Distribution-out
                                            -      131          -       mA                                   CLKIN =174MHz
                                                                                   MODE=H, DDRN=L
                      Transmitter
         itccS       Power Down             -        -         10        μA                        PWDN=L
                    Supply Current
Gray Scale Pattern
                                      CLKIN
                                       D10
                                       D11
                                       D12
                                       D13
                                       D14
                                       D15
                                       D16
                                       D17
                                       D=R,G,B
                                                Figure 8-(1). Gray Scale Pattern
Worst Case Pattern (Maximum Power condition)
                                      CLKIN
                                       D10
                                       D11
                                       D12
                                       D13
                                       D14
                                       D15
                                       D16
                                       D17
                                        D=R,G,B
                                               Figure 8-(2). Worst Case Pattern
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                   TSZ02201-0L2L0H500270-1-2
                                                               10/25
TSZ22111 • 15 • 001                                                                                     06.July.2016 Rev.003


BU90T82                                                                                           Datasheet
LVCMOS Data Inputs Pixel Map Table
Table 5. LVCMOS Data Inputs Pixel Map Table
                                TFT Panel Data
                                                                   BU90T82 Input
                     24Bit             18Bit (Map=L) 18Bit (Map=H)
      LSB             R10                   R10             -          R10
                      R11                   R11             -          R11
                      R12                   R12           R10          R12
                      R13                   R13           R11          R13
                      R14                   R14           R12          R14
                      R15                   R15           R13          R15
                      R16                     -           R14          R16
     MSB              R17                     -           R15          R17
      LSB             G10                   G10             -          G10
                      G11                   G11             -          G11
                      G12                   G12           G10          G12
                      G13                   G13           G11          G13
                      G14                   G14           G12          G14
                      G15                   G15           G13          G15
                      G16                     -           G14          G16
     MSB              G17                     -           G15          G17
      LSB             B10                   B10             -          B10
                      B11                   B11             -          B11
                      B12                   B12           B10          B12
                      B13                   B13           B11          B13
                      B14                   B14           B12          B14
                      B15                   B15           B13          B15
                      B16                     -           B14          B16
     MSB              B17                     -           B15          B17
                    VSYNC                  VSYNC        VSYNC         VSYNC
                    HSYNC                  HSYNC        HSYNC         HSYNC
                      DE                     DE            DE           DE
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                       TSZ02201-0L2L0H500270-1-2
                                                          11/25
TSZ22111 • 15 • 001                                                                     06.July.2016 Rev.003


 BU90T82                                                                                                                     Datasheet
Output Mode Select on MODE, DDRN Pins
                          Single-in / Single-out Mode                               Single-in / Dual-out Mode (DDR Disable)
                174MHz                                       174MHz          174MHz                                   87MHz
                                          -      TX                                                --     TX
                                Data                                                      Data
                              Mapping                                                   Mapping
                                                                                                                      87MHz
                                                 TX                                                       TX
                               MODE=H, DDRN=H                                            MODE=L, DDRN=H
                         Single-in / Distribution-out Mode                          Single-in / Dual-out Mode (DDR Enable)
               174MHz                                       174MHz           174MHz                                   174MHz
                                         -       TX                                                --     TX
                                Data                                                      Data
                              Mapping                                                    Mapping
                                                            174MHz                                                    174MHz
                                                 TX                                                       TX
                                MODE=H, DDRN=L                                           MODE=L, DDRN=L
                                             Figure 9. Output Mode Select on MODE,DDRN Pins
Table 6. Input DE Signal
                                                                    MODE             DDRN
                   In                       Out                                                             Input DE Signal
                                                                  Pin select        Pin select
                 Single                   Single                      H                 H                       Optional
                 Single                     Dual                      L                 H               Require(Figure 10, 12)
                 Single               Distribution                    H                 L                       Optional
                 Single      Dual (DDR function ON)                   L                 L                       Optional
DE Input Timing Diagrams
In Single-in/Dual out mode、the period between rising edges of DE(tdeint), high time of DE(tDEH)
tDEH = tTCP * (2m)
tDEINT = tTCP * (2n)
m, n=integer
                       Figure 10. Single-in / Dual-out mode DE Input Timing Diagrams (MODE=L,DDRN=H)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                               TSZ02201-0L2L0H500270-1-2
                                                                       12/25
TSZ22111 • 15 • 001                                                                                               06.July.2016 Rev.003


BU90T82                                                                                                                      Datasheet
Single-in / Single-out Mode (MODE=H; DDRN=H)
                Rn,Gn,Bn,
                                             Pixel Data
                  n=10-17
      HSYNC,VSYNC,DE
              TCLK1+/-
                                 Previous Cycle                                               Current Cycle
              TA1+/-
              TB1+/-
                                                                             Pixel Data are mapped
              TC1+/-
              TD1+/-
             TCLK2+/-
              TA2+/-
              TB2+/-                                                                  No output (HiZ)
              TC2+/-
              TD2+/-
                                                Figure 11. Single-In/Single-out Mode (FLIP=L)
Single-in / Dual-out Mode (MODE=L; DDRN=H)
                  DE
             Rn,Gn,Bn,                  1st Pixel       2st Pixel 1st Pixel    2st Pixel
                n=10-17                   Data            Data      Data         Data
        HSYNC,VSYNC
          TCLK1+/-
          TCLK2+/-
                             Previous Cycle                                              Current Cycle
             TA1+/-
             TB1+/-
                                                                    1st Pixel Data are mapped
             TC1+/-
             TD1+/-
              TA2+/-
              TB2+/-
                                                                     2nd Pixel Data are mapped
              TC2+/-
              TD2+/-
                                               Figure 12. Single-In/Dual-out Mode (FLIP=L)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                                  TSZ02201-0L2L0H500270-1-2
                                                                         13/25
TSZ22111 • 15 • 001                                                                                                06.July.2016 Rev.003


BU90T82                                                                                                      Datasheet
Single-in / Distribution-out Mode (MODE=H; DDRN=L)
                Rn,Gn,Bn,
                  n=10-17                Pixel Data
        HSYNC,VSYNC,DE
             TCLK1+/-
             TCLK2+/-
                               Previous Cycle                                 Current Cycle
                TA1+/-
                TB1+/-
                                                                   Pixel Data are mapped
                TC1+/-
                TD1+/-
                 TA2+/-
                 TB2+/-
                                                               Same Pixel Data are mapped
                 TC2+/-
                 TD2+/-
                                       Figure 13. Single-In/Distribution-out Mode (FLIP=L)
Single-in / DDR Dual-out Mode (MODE=L; DDRN=L)
                                         Figure 14. Single-In/DDR Dual-out Mode (FLIP=L)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                  TSZ02201-0L2L0H500270-1-2
                                                                 14/25
TSZ22111 • 15 • 001                                                                                06.July.2016 Rev.003


BU90T82                                                                                                      Datasheet
LVDS Output Data mapping Table (6B8B = L)
          TCLKx+/-
          x = 1, 2
                        Previous Cycle                                  Current Cycle
             TAx+/-   R13              R12       G12       R17     R16            R15  R14     R13     R12
             TBx+/-   G14              G13       B13       B12     G17            G16  G15     G14     G13
            TCx+/-    B15              B14       DE      VSYNC    HSYNC           B17  B16     B15     B14
            TDx+/-    R11              R10        L        B11     B10            G11  G10     R11     R10
                                  Figure 15-(1). 8bit mode LVDS output mapping (MAP=H: JEIDA)
          TCLKx+/-
          x = 1, 2
                        Previous Cycle                                  Current Cycle
             TAx+/-   R11              R10       G10       R15     R14            R13  R12     R11     R10
             TBx+/-   G12              G11       B11       B10     G15            G14  G13     G12     G11
            TCx+/-    B13              B12       DE      VSYNC    HSYNC           B15  B14     B13     B12
            TDx+/-    R17              R16        L        B17     B16            G17  G16     R17     R16
                                  Figure 15-(2). 8bit mode LVDS output mapping (MAP=L; VESA)
LVDS Output Data mapping Table (6B8B = H)
        TCLKx+/-
        x = 1, 2
                      Previous Cycle                                   Current Cycle
           TAx+/-   R13              R12       G12       R17      R16           R15   R14     R13     R12
           TBx+/-   G14              G13       B13       B12      G17           G16   G15     G14     G13
           TCx+/-    B15             B14       DE       VSYNC    HSYNC          B17   B16     B15     B14
           TDx+/-                                                             HiZ
                                  Figure 16-(1). 6bit mode LVDS output mapping (MAP=H; JEIDA)
        TCLKx+/-
        x = 1, 2
                      Previous Cycle                                   Current Cycle
           TAx+/-   R11              R10       G10       R15      R14           R13   R12     R11     R10
           TBx+/-   G12              G11       B11       B10      G15           G14   G13     G12     G11
           TCx+/-    B13             B12       DE       VSYNC    HSYNC          B15   B14     B13     B12
           TDx+/-
                                                                              HiZ
                                  Figure 16-(2). 6bit mode LVDS output mapping (MAP=L; VESA)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                 TSZ02201-0L2L0H500270-1-2
                                                                15/25
TSZ22111 • 15 • 001                                                                                06.July.2016 Rev.003


BU90T82                                                                                                            Datasheet
LVDS Data Output Table for Function of FLIP pin
Table 7. LVDS Data Output Pin Name
                                                                  Output Data
                              Single Out                            Dual Out                        Distribute Out
      Pin No
                        8bit                6bit             8bit              6bit              8bit             6bit
                 FLIP=L FLIP=H FLIP=L FLIP=H FLIP=L FLIP=H FLIP=L FLIP=H FLIP=L FLIP=H FLIP=L FLIP=H
         A1       TA1+         -       TA1+        -    TA1+     TD2-     TA1+        -     TA1+     TD1-    TA1+        -
         B1        TA1-        -       TA1-        -    TA1-     TD2+     TA1-        -     TA1-     TD1+    TA1-        -
         A2       TB1+         -       TB1+        -    TB1+   TCLK2-     TB1+    TCLK2-    TB1+   TCLK1-    TB1+   TCLK1-
         B2        TB1-        -       TB1-        -    TB1-   TCLK2+     TB1-   TCLK2+     TB1-   TCLK1+    TB1-   TCLK1+
         A3       TC1+         -       TC1+        -    TC1+     TC2-     TC1+     TC2-     TC1+     TC1-    TC1+     TC1-
         B3       TC1-         -       TC1-        -    TC1-     TC2+     TC1-     TC2+     TC1-     TC1+    TC1-     TC1+
         A4      TCLK1+        -     TCLK1+        -  TCLK1+      TB2-  TCLK1+      TB2-   TCLK1+     TB1-  TCLK1+     TB1-
         B4      TCLK1-        -      TCLK1-       -   TCLK1-    TB2+    TCLK1-    TB2+    TCLK1-    TB1+   TCLK1-    TB1+
         A5       TD1+         -          -        -    TD1+      TA2-      -       TA2-    TD1+      TA1-     -       TA1-
         B5       TD1-         -          -        -    TD1-     TA2+       -      TA2+     TD1-     TA1+      -      TA1+
         A6          -       TD1-         -        -    TA2+     TD1-     TA2+        -     TA1+     TD1-    TA1+        -
         B6          -       TD1+         -        -    TA2-     TD1+     TA2-        -     TA1-     TD1+    TA1-        -
         A7          -     TCLK1-         -    TCLK1-   TB2+   TCLK1-     TB2+   TCLK1-     TB1+   TCLK1-    TB1+   TCLK1-
         B7          -     TCLK1+         -    TCLK1+   TB2-   TCLK1+     TB2-   TCLK1+     TB1-   TCLK1+    TB1-   TCLK1+
         A8          -       TC1-         -     TC1-    TC2+     TC1-     TC2+     TC1-     TC1+     TC1-    TC1+     TC1-
         B8          -       TC1+         -     TC1+    TC2-     TC1+     TC2-     TC1+     TC1-     TC1+    TC1-     TC1+
         A9         -        TB1-         -      TB1- TCLK2+      TB1-  TCLK2+      TB1-   TCLK1+     TB1-  TCLK1+     TB1-
         B9          -       TB1+         -     TB1+   TCLK2-    TB1+    TCLK2-    TB1+    TCLK1-    TB1+   TCLK1-    TB1+
         C9          -       TA1-         -      TA1-   TD2+      TA1-      -       TA1-    TD1+      TA1-     -       TA1-
         C8          -       TA1+         -     TA1+    TD2-     TA1+       -      TA1+     TD1-     TA1+      -      TA1+
                                       Figure 17. LVDS Data Output for Function of FLIP pin
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                    TSZ02201-0L2L0H500270-1-2
                                                               16/25
TSZ22111 • 15 • 001                                                                                     06.July.2016 Rev.003


BU90T82                                                                                                                                                                                             Datasheet
Typical Application Circuit ( 24bit・Single-out mode)
example
BU90T82: LVCMOS Data Input (24bit) / rising edge / 350mV swing output / VESA mapping / Single-out
                                                                                                                                                FPC
                                                                                                                                                Cable
                 R[0]            R10                                                                           TA1-                                                              RA-
                                                                                                                                                                          100Ω
                 R[1]            R11                                                                           TA1+                                                              RA+
                 R[2]            R12
                 R[3]            R13                                                                           TB1-                                                              RB-
                                                                                                                                                                          100Ω
                 R[4]            R14                                                                           TB1+                                                              RB+
                                                                                                                         Main board connector
                 R[5]            R15
                                                                                                                                                        Panel connector
                 R[6]            R16                                                                           TC1-                                                              RC-
                                                                                                                                                                          100Ω
                 R[7]            R17                                                                           TC1+                                                              RC+
                 G[0]            G10
                 G[1]            G11                                                                            TD1-                                                             RD-
                                                                                                                                                                          100Ω
                 G[2]            G12                                                                            TD1+                                                             RD+
                 G[3]            G13
                 G[4]            G14                                                                      TCLK1-                                                                 RCLK-
                                                                                                                                                                          100Ω
                 G[5]            G15                                                                      TCLK1+                                                                 RCLK+
                 G[6]            G16
                 G[7]            G17                                                                                                                                             RE-
                 B[0]            B10                                                                                                                                             RE+
                 B[1]            B11
                 B[2]            B12
                 B[3]            B13                                                                                                                                               24-bit LCD Display
                 B[4]            B14                                                                           TA2-
                 B[5]            B15                                                                           TA2+
                 B[6]            B16
                 B[7]            B17                                                                           TB2-
               VSYNC             VSYNC                                                                         TB2+
               HSYNC             HSYNC
                 DE              DE                                                                            TC2-
                                                                                                                         OPEN
                                                                                                               TC2+
               CLOCK             CLKIN
                                                                                                               TD2-
                                                                                                               TD2+
                                                                                                         TCLK2-
                                                                                                         TCLK2+
                                 FLIP      MAP      6B8B   MODE    DDRN   OE      RS      RF    PWDN
                                                                                                       VDDIO
                          4.7k      4.7k     4.7k      4.7k 4.7k      4.7k 4.7k    4.7k
                                                                                                         2.5V
                                                                                          10k
                                                                                       0.1μF    0.1μF           0.01μF
                                                                                                       VDD
                                                                                                         1.8V
                                 Main Board
                                                                                                0.1μF           0.01μF
                                                       Figure 18. Application Circuit (24bit Single-out mode)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                                                                                                TSZ02201-0L2L0H500270-1-2
                                                                                                          17/25
TSZ22111 • 15 • 001                                                                                                                                                              06.July.2016 Rev.003


BU90T82                                                                                                                                                                                                 Datasheet
Typical Application Circuit (18bit・Single-out mode)
example
BU90T82: LVCMOS Data Input (18bit) / rising edge /350mV swing output / VESA mapping /Single-out
                                                                                                                                                     FPC
                                                                                                                                                     Cable
                 R[0]             R10                                                                            TA1-                                                                 RA-
                                                                                                                                                                               100Ω
                 R[1]             R11                                                                            TA1+                                                                 RA+
                 R[2]             R12
                 R[3]             R13                                                                            TB1-                                                                 RB-
                                                                                                                                                                               100Ω
                 R[4]             R14                                                                            TB1+                                                                 RB+
                                                                                                                              Main board connector
                 R[5]             R15
                                                                                                                                                             Panel connector
                                                                                                                 TC1-                                                                 RC-
                 G[0]                                                                                                                                                          100Ω
                                  G10
                                                                                                                 TC1+                                                                 RC+
                 G[1]             G11
                 G[2]             G12                                                                             TD1-                                                                RD-
                 G[3]             G13                                                                                      OPEN
                                                                                                                  TD1+                                                                RD+
                 G[4]             G14
                 G[5]             G15                                                                       TCLK1-                                                                    RCLK-
                                                                                                                                                                               100Ω
                                                                                                            TCLK1+                                                                    RCLK+
                 B[0]             B10
                 B[1]             B11
                                                                                                                                                                                      RE-
                 B[2]             B12
                                                                                                                                                                                      RE+
                 B[3]             B13
                 B[4]             B14
                 B[5]             B15                                                                                                                                                   18-bit LCD Display
                                                                                                                 TA2-
               VSYNC              VSYNC                                                                          TA2+
               HSYNC              HSYNC
                 DE               DE                                                                             TB2-
                                                                                                                 TB2+
               CLOCK              CLKIN
                                                                                                                 TC2-
                                  R16                                                                            TC2+         OPEN
                                  R17
                                  G16                                                                            TD2-
                                  G17                                                                            TD2+
                                  B16
                                  B17                                                                      TCLK2-
                                                                                                           TCLK2+
                                  FLIP      MAP      6B8B     MODE   DDRN   OE      RS      RF    PWDN
                                                                                                         VDDIO
                           4.7k      4.7k     4.7k      4.7k 4.7k       4.7k 4.7k    4.7k
                                                                                                           2.5V
                                                                                            10k
                                                                                         0.1μF    0.1μF           0.01μF
                                                                                                         VDD
                                                                                                           1.8V
                                  Main Board
                                                                                                  0.1μF           0.01μF
                                                            Figure 19. Application Circuit (18bit Single-out mode)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                                                                                                     TSZ02201-0L2L0H500270-1-2
                                                                                                           18/25
TSZ22111 • 15 • 001                                                                                                                                                                   06.July.2016 Rev.003


BU90T82                                                                                                                                                                                                 Datasheet
Typical Application Circuit (24bit・Distribution-out mode)
example
BU90T82: LVCMOS Data Input (24bit) / rising edge / 350mV swing output / VESA mapping
                                                                                                                                                  FPC
                                                                                                                                                  Cable
                  R[0]            R10                                                                           TA1-                                                                RA1-
                                                                                                                                                                            100Ω
                  R[1]            R11                                                                           TA1+                                                                RA1+
                  R[2]            R12
                  R[3]            R13                                                                           TB1-                                                                RB1-
                                                                                                                                                                            100Ω
                  R[4]            R14                                                                           TB1+                                                                RB1+
                                                                                                                           Main board connector
                  R[5]            R15
                                                                                                                                                          Panel connector
                  R[6]            R16                                                                           TC1-                                                                RC1-
                                                                                                                                                                            100Ω
                  R[7]            R17                                                                           TC1+                                                                RC1+
                  G[0]            G10
                  G[1]            G11                                                                            TD1-                                                               RD1-
                                                                                                                                                                            100Ω
                  G[2]            G12                                                                            TD1+                                                               RD1+
                  G[3]            G13
                  G[4]            G14                                                                      TCLK1-                                                                  RCLK1-
                                                                                                                                                                            100Ω
                  G[5]            G15                                                                      TCLK1+                                                                  RCLK1+
                  G[6]            G16
                  G[7]            G17
                  B[0]            B10
                  B[1]            B11
                  B[2]            B12
                  B[3]            B13
                  B[4]            B14                                                                           TA2-                                                                RA2-
                                                                                                                                                                            100Ω
                  B[5]            B15                                                                           TA2+                                                                RA2+
                  B[6]            B16
                  B[7]            B17                                                                           TB2-                                                                RB2-
                                                                                                                                                                            100Ω
               VSYNC              VSYNC                                                                         TB2+                                                                RB2+
                                                                                                                          Main board connector
               HSYNC              HSYNC
                                                                                                                                                          Panel connector
                  DE              DE                                                                            TC2-                                                                RC2-
                                                                                                                                                                            100Ω
                                                                                                                TC2+                                                                RC2+
               CLOCK              CLKIN                                                                         TD2-                                                                RD2-
                                                                                                                                                                            100Ω
                                                                                                                TD2+                                                                RD2+
                                                                                                          TCLK2-                                                                   RCLK2-
                                                                                                                                                                            100Ω
                                                                                                          TCLK2+                                                                   RCLK2+
                                  FLIP      MAP      6B8B   DDRN    MODE   OE      RS      RF    PWDN
                                                                                                        VDDIO
                           4.7k      4.7k     4.7k      4.7k 4.7k      4.7k 4.7k    4.7k
                                                                                                          2.5V
                                                                                           10k
                                                                                        0.1μF    0.1μF           0.01μF
                                                                                                        VDD
                                                                                                          1.8V
                                  Main Board                                                                                                                                       24-bit LCD Display
                                                                                                 0.1μF           0.01μF
                                                     Figure 20. Application Circuit (24bit Distribution-out mode)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                                                                                                  TSZ02201-0L2L0H500270-1-2
                                                                                                          19/25
TSZ22111 • 15 • 001                                                                                                                                                                06.July.2016 Rev.003


BU90T82                                                                                                                                                                                                Datasheet
Typical Application Circuit (24bit・Dual-out mode)
example
BU90T82: LVCMOS Data Input (24bit) / rising edge / 350mV swing output / VESA mapping / Dual-out
                                                                                                                                                    FPC
                                                                                                                                                    Cable
                  R[0]            R10                                                                           TA1-                                                                   RA1-
                                                                                                                                                                               100Ω
                  R[1]            R11                                                                           TA1+                                                                   RA1+
                  R[2]            R12
                  R[3]            R13                                                                           TB1-                                                                   RB1-
                                                                                                                                                                               100Ω
                  R[4]            R14                                                                           TB1+                                                                   RB1+
                  R[5]            R15
                                                                                                                                                            Panel connector
                  R[6]            R16                                                                           TC1-                                                                   RC1-
                                                                                                                                                                               100Ω
                  R[7]            R17                                                                           TC1+                                                                   RC1+
                  G[0]            G10
                  G[1]            G11                                                                            TD1-                                                                  RD1-
                                                                                                                                                                               100Ω
                  G[2]            G12                                                                            TD1+                                                                  RD1+
                  G[3]            G13
                  G[4]            G14                                                                      TCLK1-                                                                      RCLK-
                                                                                                                                                                               100Ω
                  G[5]            G15                                                                      TCLK1+                                                                      RCLK+
                  G[6]            G16
                                                                                                                             Main board connector
                  G[7]            G17                                                                                                                                                  RE1-
                                                                                                                                                            Panel connector
                  B[0]            B10                                                                                                                                                  RE1+
                  B[1]            B11
                 B[2]             B12
                 B[3]             B13
                 B[4]             B14                                                                           TA2-                                                                   RA2-
                                                                                                                                                                               100Ω
                 B[5]             B15                                                                           TA2+                                                                   RA2+
                 B[6]             B16
                 B[7]             B17                                                                           TB2-                                                                   RB2-
                                                                                                                                                                               100Ω
               VSYNC              VSYNC                                                                         TB2+                                                                   RB2+
               HSYNC              HSYNC
                  DE              DE                                                                            TC2-                                                                   RC2-
                                                                                                                                                                               100Ω
                                                                                                                TC2+                                                                   RC2+
               CLOCK              CLKIN                                                                         TD2-                                                                   RD2-
                                                                                                                                                                               100Ω
                                                                                                                TD2+                                                                   RD2+
                                                                                                           TCLK2-
                                                                                                           TCLK2+
                                                                                                                          OPEN
                                                                                                                                                                                       RE2-
                                  FLIP      MAP      6B8B   MODE    DDRN   OE      RS      RF    PWDN                                                                                  RE2+
                                                                                                        VDDIO
                           4.7k      4.7k     4.7k      4.7k 4.7k      4.7k 4.7k    4.7k
                                                                                                          2.5V
                                                                                           10k
                                                                                        0.1μF    0.1μF           0.01μF
                                                                                                        VDD
                                                                                                          1.8V
                                  Main Board                                                                                                                                          24-bit LCD Display
                                                                                                 0.1μF           0.01μF
                                                            Figure 21. Application Circuit (24bit Dual-out mode)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                                                                                                    TSZ02201-0L2L0H500270-1-2
                                                                                                         20/25
TSZ22111 • 15 • 001                                                                                                                                                                  06.July.2016 Rev.003


BU90T82                                                                                                              Datasheet
Operational Notes
     1.    Reverse Connection of Power Supply
           Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when
           connecting the power supply, such as mounting an external diode between the power supply and the IC’s power
           supply pins.
     2.    Power Supply Lines
           Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the
           digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog
           block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and
           aging on the capacitance value when using electrolytic capacitors.
     3.    Ground Voltage
           Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.
     4.    Ground Wiring Pattern
           When using both small-signal and large-current ground traces, the two ground traces should be routed separately but
           connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal
           ground caused by large currents. Also ensure that the ground traces of external components do not cause variations
           on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.
     5.    Thermal Consideration
           Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may
           result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the
           board size and copper area to prevent exceeding the maximum junction temperature rating.
     6.    Recommended Operating Conditions
           These conditions represent a range within which the expected characteristics of the IC can be approximately
           obtained. The electrical characteristics are guaranteed under the conditions of each parameter
     7.    Inrush Current
           When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may
           flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power
           supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring,
           and routing of connections
     8.    Operation Under Strong Electromagnetic Field
           Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.
     9.    Testing on Application Boards
           When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may
           subject the IC to stress. Always discharge capacitors completely after each process or step. The IC’s power supply
           should always be turned off completely before connecting or removing it from the test setup during the inspection
           process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during
           transport and storage.
     10. Inter-pin Short and Mounting Errors
           Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in
           damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin.
           Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment)
           and unintentional solder bridge deposited in between pins during assembly to name a few
     11. Unused Input Pins
           Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and
           extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small
           charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and
           cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the
           power supply or ground line
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                     TSZ02201-0L2L0H500270-1-2
                                                                21/25
TSZ22111 • 15 • 001                                                                                      06.July.2016 Rev.003


BU90T82                                                                                                                Datasheet
Operational Notes – continued
     12. Regarding the Input Pin of the IC
           In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The
           operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical
           damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an
           input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins
           when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the
           input pins have voltages within the values specified in the electrical characteristics of this IC
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                       TSZ02201-0L2L0H500270-1-2
                                                              22/25
TSZ22111 • 15 • 001                                                                                          06.July.2016 Rev.003


BU90T82                                                                                                   Datasheet
Ordering part number
 B U 9 0 T 8 2                             -              E 2
Part No.                                             Packaging and forming specification
                                                     E2:Embossed tape and reel
Marking Diagram
                                            SBGA072T070A(TOP VIEW)
                                                                       Part Number Marking
                                                BU90T82                LOT Number
                  1PIN MARK
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                               TSZ02201-0L2L0H500270-1-2
                                                         23/25
TSZ22111 • 15 • 001                                                                             06.July.2016 Rev.003


BU90T82                                                                          Datasheet
Physical Dimension, Tape and Reel Information
 Package Name                                      SBGA072T070A
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                      TSZ02201-0L2L0H500270-1-2
                                              24/25
TSZ22111 • 15 • 001                                                    06.July.2016 Rev.003


BU90T82                                                                                                             Datasheet
Revision History
          Date          Revision                                                Changes
      30.Jul.2014           001        New Release
                                       Page 2: Added Contents;
      23.Mar.2015           002
                                       Page 7: Modified CLKIN to TCLK+/- Delay Time
                                       Page 6: Change supply voltage, size of mounting PCB in absolute maximum ratings
                                              Add spec of pull-down resistor
                                       Page 7: Change tTCP to tTCOP in Table 3. CLKIN to TCLK+/- Delay, output data position.
      06.Jul.2016           003
                                       Page 8: Modify RF setting in Figure 4, 5
                                       Page 17-20: Figure 18,19,20,21. Modify Application Circuit
                                       Page 24: Modify BGA ball assign in physical dimension
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.                                                    TSZ02201-0L2L0H500270-1-2
                                                                25/25
TSZ22111 • 15 • 001                                                                                     06.July.2016 Rev.003


                                                            Notice
Precaution on using ROHM Products
    1.  Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment,
        OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you
                                                                                                                    (Note 1)
        intend to use our Products in devices requiring extremely high reliability (such as medical equipment                , transport
        equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car
        accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or
        serious damage to property (“Specific Applications”), please consult with the ROHM sales representative in advance.
        Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any
        damages, expenses or losses incurred by you or third parties arising from the use of any ROHM’s Products for Specific
        Applications.
                               (Note1) Medical Equipment Classification of the Specific Applications
                                     JAPAN                USA                EU              CHINA
                                    CLASSⅢ                               CLASSⅡb
                                                       CLASSⅢ                              CLASSⅢ
                                    CLASSⅣ                                CLASSⅢ
    2.  ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor
        products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate
        safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which
        a failure or malfunction of our Products may cause. The following are examples of safety measures:
              [a] Installation of protection circuits or other protective devices to improve system safety
              [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
    3.  Our Products are designed and manufactured for use under standard conditions and not under any special or
        extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way
        responsible or liable for any damages, expenses or losses arising from the use of any ROHM’s Products under any
        special or extraordinary environments or conditions. If you intend to use our Products under any special or
        extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of
        product performance, reliability, etc, prior to use, must be necessary:
              [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
              [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
              [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl2,
                   H2S, NH3, SO2, and NO2
              [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
              [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
              [f] Sealing or coating our Products with resin or other coating materials
              [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of
                 flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning
                 residue after soldering
              [h] Use of the Products in places subject to dew condensation
    4.  The Products are not subject to radiation-proof design.
    5.  Please verify and confirm characteristics of the final or mounted products in using the Products.
    6.  In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied,
        confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power
        exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect
        product performance and reliability.
    7.  De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in
        the range that does not exceed the maximum junction temperature.
    8.  Confirm that operation temperature is within the specified range described in the product specification.
    9.  ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in
        this document.
Precaution for Mounting / Circuit board design
    1.  When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product
        performance and reliability.
    2.  In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must
        be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products,
        please consult with the ROHM representative in advance.
    For details, please refer to ROHM Mounting specification
Notice-PGA-E                                                                                                                   Rev.003
© 2015 ROHM Co., Ltd. All rights reserved.


Precautions Regarding Application Examples and External Circuits
    1.   If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the
         characteristics of the Products and external components, including transient characteristics, as well as static
         characteristics.
    2.   You agree that application notes, reference designs, and associated data and information contained in this document
         are presented only as guidance for Products use. Therefore, in case you use such information, you are solely
         responsible for it and you must exercise your own independent verification and judgment in the use of such information
         contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses
         incurred by you or third parties arising from the use of such information.
Precaution for Electrostatic
    This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper
    caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be
    applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron,
    isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).
Precaution for Storage / Transportation
    1.   Product performance and soldered connections may deteriorate if the Products are stored in the places where:
              [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
              [b] the temperature or humidity exceeds those recommended by ROHM
              [c] the Products are exposed to direct sunshine or condensation
              [d] the Products are exposed to high Electrostatic
    2.   Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
         may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
         exceeding the recommended storage time period.
    3.   Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads
         may occur due to excessive stress applied when dropping of a carton.
    4.   Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of
         which storage time is exceeding the recommended storage time period.
Precaution for Product Label
    A two-dimensional barcode printed on ROHM Products label is for ROHM’s internal use only.
Precaution for Disposition
    When disposing Products please dispose them properly using an authorized industry waste company.
Precaution for Foreign Exchange and Foreign Trade act
    Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign
    trade act, please consult with ROHM in case of export.
Precaution Regarding Intellectual Property Rights
    1.   All information and data including but not limited to application example contained in this document is for reference
         only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any
         other rights of any third party regarding such information or data.
    2.   ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the
         Products with other articles such as components, circuits, systems or external equipment (including software).
    3.   No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any
         third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM
         will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to
         manufacture or sell products containing the Products, subject to the terms and conditions herein.
Other Precaution
    1.   This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
    2.   The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written
         consent of ROHM.
    3.   In no event shall you use in any way whatsoever the Products and the related technical information contained in the
         Products or this document for any military purposes, including but not limited to, the development of mass-destruction
         weapons.
    4.   The proper names of companies or products described in this document are trademarks or registered trademarks of
         ROHM, its affiliated companies or third parties.
Notice-PGA-E                                                                                                              Rev.003
© 2015 ROHM Co., Ltd. All rights reserved.


                                                                                                                    Datasheet
General Precaution
    1. Before you use our Pro ducts, you are requested to care fully read this document and fully understand its contents.
        ROHM shall n ot be in an y way responsible or liabl e for fa ilure, malfunction or acci dent arising from the use of a ny
        ROHM’s Products against warning, caution or note contained in this document.
    2. All information contained in this docume nt is current as of the issuing date and subj ect to change without any prior
        notice. Before purchasing or using ROHM’s Products, please confirm the la test information with a ROHM sale s
        representative.
    3.  The information contained in this doc ument is provi ded on an “as is” basis and ROHM does not warrant that all
        information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or
        liable for an y damages, expenses or losses incurred b y you or third parties resulting from inaccur acy or errors of or
        concerning such information.
Notice – WE                                                                                                             Rev.001
© 2015 ROHM Co., Ltd. All rights reserved.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
ROHM Semiconductor:
 BU90T82-ZE2
