============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 18:09:12 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6289 instances
RUN-0007 : 2475 luts, 2233 seqs, 952 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7435 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4944 nets have 2 pins
RUN-1001 : 1572 nets have [3 - 5] pins
RUN-1001 : 757 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1413     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6287 instances, 2475 luts, 2233 seqs, 1409 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1843 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29734, tnet num: 7433, tinst num: 6287, tnode num: 37074, tedge num: 49073.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.143097s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (99.8%)

RUN-1004 : used memory is 270 MB, reserved memory is 250 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.290813s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.81754e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6287.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.20371e+06, overlap = 42.75
PHY-3002 : Step(2): len = 1.04526e+06, overlap = 61.0938
PHY-3002 : Step(3): len = 611013, overlap = 81.3125
PHY-3002 : Step(4): len = 512900, overlap = 102.438
PHY-3002 : Step(5): len = 428598, overlap = 123.031
PHY-3002 : Step(6): len = 378058, overlap = 143.938
PHY-3002 : Step(7): len = 335845, overlap = 159.5
PHY-3002 : Step(8): len = 300468, overlap = 175.594
PHY-3002 : Step(9): len = 270800, overlap = 197.844
PHY-3002 : Step(10): len = 238330, overlap = 256.875
PHY-3002 : Step(11): len = 223160, overlap = 279.406
PHY-3002 : Step(12): len = 207146, overlap = 288.531
PHY-3002 : Step(13): len = 192409, overlap = 314
PHY-3002 : Step(14): len = 186051, overlap = 326.688
PHY-3002 : Step(15): len = 172513, overlap = 334.125
PHY-3002 : Step(16): len = 170603, overlap = 340
PHY-3002 : Step(17): len = 162455, overlap = 349.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00003e-05
PHY-3002 : Step(18): len = 170151, overlap = 303.406
PHY-3002 : Step(19): len = 177142, overlap = 301.031
PHY-3002 : Step(20): len = 180614, overlap = 264.531
PHY-3002 : Step(21): len = 190370, overlap = 240.344
PHY-3002 : Step(22): len = 189058, overlap = 211.406
PHY-3002 : Step(23): len = 194284, overlap = 201.719
PHY-3002 : Step(24): len = 192819, overlap = 178.188
PHY-3002 : Step(25): len = 192434, overlap = 165.438
PHY-3002 : Step(26): len = 187861, overlap = 147.219
PHY-3002 : Step(27): len = 187188, overlap = 137.812
PHY-3002 : Step(28): len = 186928, overlap = 122.812
PHY-3002 : Step(29): len = 181769, overlap = 115.594
PHY-3002 : Step(30): len = 180994, overlap = 106.406
PHY-3002 : Step(31): len = 178177, overlap = 99.9688
PHY-3002 : Step(32): len = 177391, overlap = 93.8125
PHY-3002 : Step(33): len = 176096, overlap = 94.6562
PHY-3002 : Step(34): len = 173234, overlap = 100.5
PHY-3002 : Step(35): len = 170456, overlap = 96.0625
PHY-3002 : Step(36): len = 169677, overlap = 92.625
PHY-3002 : Step(37): len = 169765, overlap = 83.1875
PHY-3002 : Step(38): len = 166197, overlap = 79.75
PHY-3002 : Step(39): len = 166224, overlap = 84.6875
PHY-3002 : Step(40): len = 166108, overlap = 85.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.00005e-05
PHY-3002 : Step(41): len = 165634, overlap = 81.1875
PHY-3002 : Step(42): len = 165782, overlap = 80.625
PHY-3002 : Step(43): len = 166702, overlap = 76.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.00011e-05
PHY-3002 : Step(44): len = 168098, overlap = 73.875
PHY-3002 : Step(45): len = 168553, overlap = 73.4062
PHY-3002 : Step(46): len = 173934, overlap = 68.1562
PHY-3002 : Step(47): len = 175606, overlap = 62.3125
PHY-3002 : Step(48): len = 179133, overlap = 59.4375
PHY-3002 : Step(49): len = 184265, overlap = 58.7812
PHY-3002 : Step(50): len = 189628, overlap = 54.0938
PHY-3002 : Step(51): len = 191206, overlap = 55.4375
PHY-3002 : Step(52): len = 191751, overlap = 53.6875
PHY-3002 : Step(53): len = 190410, overlap = 45.1875
PHY-3002 : Step(54): len = 192149, overlap = 48.3438
PHY-3002 : Step(55): len = 193496, overlap = 44.9375
PHY-3002 : Step(56): len = 193259, overlap = 47.8125
PHY-3002 : Step(57): len = 192781, overlap = 49.5
PHY-3002 : Step(58): len = 190617, overlap = 51.1875
PHY-3002 : Step(59): len = 189532, overlap = 46.25
PHY-3002 : Step(60): len = 188045, overlap = 48.7812
PHY-3002 : Step(61): len = 187621, overlap = 48.25
PHY-3002 : Step(62): len = 187513, overlap = 46.1875
PHY-3002 : Step(63): len = 185563, overlap = 43.4062
PHY-3002 : Step(64): len = 184840, overlap = 42.0938
PHY-3002 : Step(65): len = 185016, overlap = 43.8438
PHY-3002 : Step(66): len = 183198, overlap = 39.6562
PHY-3002 : Step(67): len = 182587, overlap = 41.8125
PHY-3002 : Step(68): len = 181614, overlap = 38.7812
PHY-3002 : Step(69): len = 180318, overlap = 36.75
PHY-3002 : Step(70): len = 179928, overlap = 38.5312
PHY-3002 : Step(71): len = 179062, overlap = 40.5938
PHY-3002 : Step(72): len = 178211, overlap = 39.9062
PHY-3002 : Step(73): len = 178031, overlap = 35.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.00021e-05
PHY-3002 : Step(74): len = 178714, overlap = 34.7188
PHY-3002 : Step(75): len = 178860, overlap = 30.0312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000132047
PHY-3002 : Step(76): len = 179850, overlap = 34.6562
PHY-3002 : Step(77): len = 179956, overlap = 34.5625
PHY-3002 : Step(78): len = 180235, overlap = 34.4062
PHY-3002 : Step(79): len = 180329, overlap = 34
PHY-3002 : Step(80): len = 181333, overlap = 33.7188
PHY-3002 : Step(81): len = 181451, overlap = 33.625
PHY-3002 : Step(82): len = 181649, overlap = 34.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020819s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (225.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 226816, over cnt = 869(2%), over = 4103, worst = 36
PHY-1001 : End global iterations;  0.396135s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (165.7%)

PHY-1001 : Congestion index: top1 = 56.34, top5 = 40.52, top10 = 32.94, top15 = 28.44.
PHY-3001 : End congestion estimation;  0.506367s wall, 0.718750s user + 0.062500s system = 0.781250s CPU (154.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.176500s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.99432e-06
PHY-3002 : Step(83): len = 190008, overlap = 45.5
PHY-3002 : Step(84): len = 189806, overlap = 46.4375
PHY-3002 : Step(85): len = 177368, overlap = 66.625
PHY-3002 : Step(86): len = 176999, overlap = 71.5938
PHY-3002 : Step(87): len = 170968, overlap = 81
PHY-3002 : Step(88): len = 170650, overlap = 81.2188
PHY-3002 : Step(89): len = 167607, overlap = 79.4062
PHY-3002 : Step(90): len = 167192, overlap = 81.7188
PHY-3002 : Step(91): len = 166224, overlap = 80.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.98864e-06
PHY-3002 : Step(92): len = 165338, overlap = 78.8125
PHY-3002 : Step(93): len = 165350, overlap = 79
PHY-3002 : Step(94): len = 165350, overlap = 79
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.99773e-05
PHY-3002 : Step(95): len = 171934, overlap = 60.3438
PHY-3002 : Step(96): len = 172321, overlap = 60.5
PHY-3002 : Step(97): len = 173674, overlap = 58.2188
PHY-3002 : Step(98): len = 173967, overlap = 58.6562
PHY-3002 : Step(99): len = 175140, overlap = 55.9062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 556/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 200496, over cnt = 816(2%), over = 3851, worst = 43
PHY-1001 : End global iterations;  0.313546s wall, 0.531250s user + 0.078125s system = 0.609375s CPU (194.3%)

PHY-1001 : Congestion index: top1 = 55.04, top5 = 39.99, top10 = 32.12, top15 = 27.28.
PHY-3001 : End congestion estimation;  0.421430s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (170.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167310s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.06726e-05
PHY-3002 : Step(100): len = 174830, overlap = 284.594
PHY-3002 : Step(101): len = 175100, overlap = 280.562
PHY-3002 : Step(102): len = 180440, overlap = 247.688
PHY-3002 : Step(103): len = 183785, overlap = 238.594
PHY-3002 : Step(104): len = 176473, overlap = 243.625
PHY-3002 : Step(105): len = 175044, overlap = 236.625
PHY-3002 : Step(106): len = 176089, overlap = 215.938
PHY-3002 : Step(107): len = 176647, overlap = 211.469
PHY-3002 : Step(108): len = 179397, overlap = 182.531
PHY-3002 : Step(109): len = 179908, overlap = 182.812
PHY-3002 : Step(110): len = 181131, overlap = 169
PHY-3002 : Step(111): len = 182089, overlap = 155.656
PHY-3002 : Step(112): len = 182909, overlap = 154.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.13451e-05
PHY-3002 : Step(113): len = 185360, overlap = 135
PHY-3002 : Step(114): len = 185984, overlap = 131.375
PHY-3002 : Step(115): len = 189126, overlap = 116.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.26903e-05
PHY-3002 : Step(116): len = 195756, overlap = 111.281
PHY-3002 : Step(117): len = 198130, overlap = 101.312
PHY-3002 : Step(118): len = 207310, overlap = 78.9688
PHY-3002 : Step(119): len = 205044, overlap = 68.7188
PHY-3002 : Step(120): len = 204941, overlap = 68.2188
PHY-3002 : Step(121): len = 204740, overlap = 62.5938
PHY-3002 : Step(122): len = 205398, overlap = 65.4375
PHY-3002 : Step(123): len = 207910, overlap = 64.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000165381
PHY-3002 : Step(124): len = 212406, overlap = 57.9375
PHY-3002 : Step(125): len = 215623, overlap = 52.75
PHY-3002 : Step(126): len = 220522, overlap = 49.75
PHY-3002 : Step(127): len = 223761, overlap = 47.0625
PHY-3002 : Step(128): len = 222961, overlap = 48.9375
PHY-3002 : Step(129): len = 222731, overlap = 50
PHY-3002 : Step(130): len = 222536, overlap = 43.125
PHY-3002 : Step(131): len = 223219, overlap = 39.1875
PHY-3002 : Step(132): len = 223649, overlap = 36.75
PHY-3002 : Step(133): len = 222898, overlap = 35.5938
PHY-3002 : Step(134): len = 221952, overlap = 36.8438
PHY-3002 : Step(135): len = 221841, overlap = 38.3125
PHY-3002 : Step(136): len = 221169, overlap = 36.2812
PHY-3002 : Step(137): len = 221176, overlap = 34.9375
PHY-3002 : Step(138): len = 221166, overlap = 37.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000330761
PHY-3002 : Step(139): len = 223821, overlap = 37.0938
PHY-3002 : Step(140): len = 224970, overlap = 37.4688
PHY-3002 : Step(141): len = 227720, overlap = 33.9688
PHY-3002 : Step(142): len = 229215, overlap = 34.0938
PHY-3002 : Step(143): len = 232166, overlap = 31.6562
PHY-3002 : Step(144): len = 234004, overlap = 28.0625
PHY-3002 : Step(145): len = 234673, overlap = 28.4688
PHY-3002 : Step(146): len = 234855, overlap = 28.125
PHY-3002 : Step(147): len = 234450, overlap = 22.875
PHY-3002 : Step(148): len = 234000, overlap = 21.4375
PHY-3002 : Step(149): len = 233556, overlap = 24.125
PHY-3002 : Step(150): len = 233324, overlap = 22.4062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000661522
PHY-3002 : Step(151): len = 234873, overlap = 22.2188
PHY-3002 : Step(152): len = 236342, overlap = 21.125
PHY-3002 : Step(153): len = 238213, overlap = 17.5
PHY-3002 : Step(154): len = 239540, overlap = 15.0312
PHY-3002 : Step(155): len = 240838, overlap = 14.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00132304
PHY-3002 : Step(156): len = 242378, overlap = 15.9062
PHY-3002 : Step(157): len = 243574, overlap = 16.1562
PHY-3002 : Step(158): len = 246513, overlap = 15.125
PHY-3002 : Step(159): len = 250862, overlap = 15.5938
PHY-3002 : Step(160): len = 252699, overlap = 14.875
PHY-3002 : Step(161): len = 253523, overlap = 15.3125
PHY-3002 : Step(162): len = 254187, overlap = 13.6875
PHY-3002 : Step(163): len = 254829, overlap = 14.5938
PHY-3002 : Step(164): len = 255706, overlap = 15.0938
PHY-3002 : Step(165): len = 256778, overlap = 14.875
PHY-3002 : Step(166): len = 257312, overlap = 14.4375
PHY-3002 : Step(167): len = 257138, overlap = 14.6875
PHY-3002 : Step(168): len = 257004, overlap = 15.0938
PHY-3002 : Step(169): len = 256947, overlap = 14.0312
PHY-3002 : Step(170): len = 256890, overlap = 14
PHY-3002 : Step(171): len = 256753, overlap = 14.0312
PHY-3002 : Step(172): len = 256553, overlap = 13.9688
PHY-3002 : Step(173): len = 256447, overlap = 13.2188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00264609
PHY-3002 : Step(174): len = 257126, overlap = 12.9688
PHY-3002 : Step(175): len = 257907, overlap = 13.0625
PHY-3002 : Step(176): len = 258448, overlap = 14.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29734, tnet num: 7433, tinst num: 6287, tnode num: 37074, tedge num: 49073.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.227120s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (100.6%)

RUN-1004 : used memory is 309 MB, reserved memory is 291 MB, peak memory is 322 MB
OPT-1001 : Total overflow 183.62 peak overflow 1.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 56/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319264, over cnt = 1016(2%), over = 3116, worst = 18
PHY-1001 : End global iterations;  0.554143s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (166.4%)

PHY-1001 : Congestion index: top1 = 40.19, top5 = 32.21, top10 = 28.41, top15 = 26.04.
PHY-1001 : End incremental global routing;  0.681357s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (155.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.195384s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.002508s wall, 1.328125s user + 0.046875s system = 1.375000s CPU (137.2%)

OPT-1001 : Current memory(MB): used = 317, reserve = 300, peak = 322.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6096/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319264, over cnt = 1016(2%), over = 3116, worst = 18
PHY-1002 : len = 329864, over cnt = 560(1%), over = 1341, worst = 11
PHY-1002 : len = 336016, over cnt = 302(0%), over = 646, worst = 11
PHY-1002 : len = 336944, over cnt = 238(0%), over = 497, worst = 11
PHY-1002 : len = 340496, over cnt = 7(0%), over = 16, worst = 6
PHY-1001 : End global iterations;  0.501937s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (143.2%)

PHY-1001 : Congestion index: top1 = 34.48, top5 = 28.83, top10 = 25.97, top15 = 24.10.
OPT-1001 : End congestion update;  0.614379s wall, 0.781250s user + 0.046875s system = 0.828125s CPU (134.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.140121s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (100.4%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.754674s wall, 0.906250s user + 0.062500s system = 0.968750s CPU (128.4%)

OPT-1001 : Current memory(MB): used = 321, reserve = 304, peak = 322.
OPT-1001 : End physical optimization;  3.042812s wall, 3.531250s user + 0.109375s system = 3.640625s CPU (119.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2475 LUT to BLE ...
SYN-4008 : Packed 2475 LUT and 1137 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 569 SEQ with LUT/SLICE
SYN-4006 : 948 single LUT's are left
SYN-4006 : 527 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3002/5643 primitive instances ...
PHY-3001 : End packing;  0.303695s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (102.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3313 instances
RUN-1001 : 1570 mslices, 1571 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6371 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3859 nets have 2 pins
RUN-1001 : 1573 nets have [3 - 5] pins
RUN-1001 : 777 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 3311 instances, 3141 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1075 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 258097, Over = 39.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3161/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329496, over cnt = 378(1%), over = 537, worst = 6
PHY-1002 : len = 330536, over cnt = 226(0%), over = 302, worst = 6
PHY-1002 : len = 332400, over cnt = 76(0%), over = 101, worst = 4
PHY-1002 : len = 333416, over cnt = 11(0%), over = 17, worst = 4
PHY-1002 : len = 333616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.568773s wall, 0.718750s user + 0.109375s system = 0.828125s CPU (145.6%)

PHY-1001 : Congestion index: top1 = 34.74, top5 = 28.54, top10 = 25.37, top15 = 23.40.
PHY-3001 : End congestion estimation;  0.717542s wall, 0.875000s user + 0.109375s system = 0.984375s CPU (137.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25927, tnet num: 6369, tinst num: 3311, tnode num: 31281, tedge num: 44619.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.303546s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (98.3%)

RUN-1004 : used memory is 327 MB, reserved memory is 311 MB, peak memory is 327 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.481615s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.58938e-05
PHY-3002 : Step(177): len = 247346, overlap = 37.75
PHY-3002 : Step(178): len = 240657, overlap = 41.5
PHY-3002 : Step(179): len = 229294, overlap = 51
PHY-3002 : Step(180): len = 224419, overlap = 49.75
PHY-3002 : Step(181): len = 222475, overlap = 53
PHY-3002 : Step(182): len = 219850, overlap = 52.75
PHY-3002 : Step(183): len = 219324, overlap = 56.25
PHY-3002 : Step(184): len = 217955, overlap = 58.25
PHY-3002 : Step(185): len = 217356, overlap = 58.75
PHY-3002 : Step(186): len = 217075, overlap = 59
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.17876e-05
PHY-3002 : Step(187): len = 221517, overlap = 49
PHY-3002 : Step(188): len = 223726, overlap = 47
PHY-3002 : Step(189): len = 230045, overlap = 41.5
PHY-3002 : Step(190): len = 228207, overlap = 40.25
PHY-3002 : Step(191): len = 227983, overlap = 38.75
PHY-3002 : Step(192): len = 226982, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000166232
PHY-3002 : Step(193): len = 234417, overlap = 35.25
PHY-3002 : Step(194): len = 238828, overlap = 33.5
PHY-3002 : Step(195): len = 243965, overlap = 31
PHY-3002 : Step(196): len = 243518, overlap = 28.25
PHY-3002 : Step(197): len = 242744, overlap = 25.25
PHY-3002 : Step(198): len = 241919, overlap = 27.25
PHY-3002 : Step(199): len = 241760, overlap = 27.75
PHY-3002 : Step(200): len = 241753, overlap = 28.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000329339
PHY-3002 : Step(201): len = 247589, overlap = 27.5
PHY-3002 : Step(202): len = 251707, overlap = 26.5
PHY-3002 : Step(203): len = 253359, overlap = 25.75
PHY-3002 : Step(204): len = 254077, overlap = 22.5
PHY-3002 : Step(205): len = 254349, overlap = 21.75
PHY-3002 : Step(206): len = 254832, overlap = 19
PHY-3002 : Step(207): len = 255191, overlap = 17.5
PHY-3002 : Step(208): len = 255071, overlap = 16.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000658678
PHY-3002 : Step(209): len = 258897, overlap = 17
PHY-3002 : Step(210): len = 261903, overlap = 16
PHY-3002 : Step(211): len = 263182, overlap = 15.75
PHY-3002 : Step(212): len = 264463, overlap = 14.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00114223
PHY-3002 : Step(213): len = 266256, overlap = 13.25
PHY-3002 : Step(214): len = 268571, overlap = 13.75
PHY-3002 : Step(215): len = 272949, overlap = 13
PHY-3002 : Step(216): len = 273801, overlap = 13
PHY-3002 : Step(217): len = 274064, overlap = 13
PHY-3002 : Step(218): len = 274372, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.943658s wall, 0.671875s user + 1.859375s system = 2.531250s CPU (268.2%)

PHY-3001 : Trial Legalized: Len = 286890
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 107/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 351320, over cnt = 522(1%), over = 850, worst = 7
PHY-1002 : len = 354792, over cnt = 243(0%), over = 329, worst = 6
PHY-1002 : len = 356432, over cnt = 131(0%), over = 176, worst = 4
PHY-1002 : len = 357696, over cnt = 53(0%), over = 61, worst = 2
PHY-1002 : len = 358160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.926077s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (158.6%)

PHY-1001 : Congestion index: top1 = 34.07, top5 = 28.84, top10 = 26.15, top15 = 24.31.
PHY-3001 : End congestion estimation;  1.089538s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (149.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.217130s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000121593
PHY-3002 : Step(219): len = 271296, overlap = 2.25
PHY-3002 : Step(220): len = 261848, overlap = 6
PHY-3002 : Step(221): len = 259838, overlap = 6.25
PHY-3002 : Step(222): len = 259235, overlap = 6.75
PHY-3002 : Step(223): len = 258590, overlap = 7.25
PHY-3002 : Step(224): len = 257349, overlap = 6.75
PHY-3002 : Step(225): len = 256771, overlap = 6.75
PHY-3002 : Step(226): len = 256183, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 262384, Over = 0
PHY-3001 : Spreading special nets. 24 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022279s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.1%)

PHY-3001 : 29 instances has been re-located, deltaX = 8, deltaY = 14, maxDist = 1.
PHY-3001 : Final: Len = 262767, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25927, tnet num: 6369, tinst num: 3311, tnode num: 31281, tedge num: 44619.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.379715s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (99.7%)

RUN-1004 : used memory is 328 MB, reserved memory is 314 MB, peak memory is 338 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1817/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 331520, over cnt = 504(1%), over = 765, worst = 7
PHY-1002 : len = 333904, over cnt = 300(0%), over = 399, worst = 5
PHY-1002 : len = 336464, over cnt = 105(0%), over = 131, worst = 3
PHY-1002 : len = 337592, over cnt = 23(0%), over = 29, worst = 3
PHY-1002 : len = 337856, over cnt = 7(0%), over = 8, worst = 2
PHY-1001 : End global iterations;  0.748246s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (158.7%)

PHY-1001 : Congestion index: top1 = 33.32, top5 = 28.21, top10 = 25.47, top15 = 23.66.
PHY-1001 : End incremental global routing;  0.895663s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (150.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.174417s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.195941s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (137.2%)

OPT-1001 : Current memory(MB): used = 333, reserve = 318, peak = 338.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5420/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337856, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 337904, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 337976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.135707s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.6%)

PHY-1001 : Congestion index: top1 = 33.32, top5 = 28.19, top10 = 25.46, top15 = 23.65.
OPT-1001 : End congestion update;  0.262687s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123084s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.6%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.385897s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.2%)

OPT-1001 : Current memory(MB): used = 334, reserve = 318, peak = 338.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122610s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5420/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042117s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.3%)

PHY-1001 : Congestion index: top1 = 33.32, top5 = 28.19, top10 = 25.46, top15 = 23.65.
PHY-1001 : End incremental global routing;  0.167826s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.164983s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5420/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044807s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.6%)

PHY-1001 : Congestion index: top1 = 33.32, top5 = 28.19, top10 = 25.46, top15 = 23.65.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123845s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.769772s wall, 4.171875s user + 0.031250s system = 4.203125s CPU (111.5%)

RUN-1003 : finish command "place" in  23.404058s wall, 40.125000s user + 11.421875s system = 51.546875s CPU (220.2%)

RUN-1004 : used memory is 309 MB, reserved memory is 292 MB, peak memory is 338 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3313 instances
RUN-1001 : 1570 mslices, 1571 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6371 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3859 nets have 2 pins
RUN-1001 : 1573 nets have [3 - 5] pins
RUN-1001 : 777 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25927, tnet num: 6369, tinst num: 3311, tnode num: 31281, tedge num: 44619.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.295089s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (98.9%)

RUN-1004 : used memory is 327 MB, reserved memory is 311 MB, peak memory is 361 MB
PHY-1001 : 1570 mslices, 1571 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 322816, over cnt = 587(1%), over = 983, worst = 7
PHY-1002 : len = 327224, over cnt = 330(0%), over = 459, worst = 5
PHY-1002 : len = 329672, over cnt = 159(0%), over = 214, worst = 4
PHY-1002 : len = 331952, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 332048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.847122s wall, 1.203125s user + 0.062500s system = 1.265625s CPU (149.4%)

PHY-1001 : Congestion index: top1 = 33.12, top5 = 28.10, top10 = 25.27, top15 = 23.44.
PHY-1001 : End global routing;  0.983217s wall, 1.343750s user + 0.062500s system = 1.406250s CPU (143.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 357, reserve = 341, peak = 361.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 610, reserve = 597, peak = 610.
PHY-1001 : End build detailed router design. 3.915992s wall, 3.875000s user + 0.046875s system = 3.921875s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 87944, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.054833s wall, 4.046875s user + 0.015625s system = 4.062500s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 643, reserve = 630, peak = 643.
PHY-1001 : End phase 1; 4.061479s wall, 4.046875s user + 0.015625s system = 4.062500s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2414 net; 2.577191s wall, 2.578125s user + 0.000000s system = 2.578125s CPU (100.0%)

PHY-1022 : len = 871832, over cnt = 124(0%), over = 124, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 647, reserve = 635, peak = 647.
PHY-1001 : End initial routed; 9.881179s wall, 20.515625s user + 0.218750s system = 20.734375s CPU (209.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5157(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.625398s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 653, reserve = 640, peak = 653.
PHY-1001 : End phase 2; 11.506646s wall, 22.140625s user + 0.218750s system = 22.359375s CPU (194.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 871832, over cnt = 124(0%), over = 124, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.022637s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 871016, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.131295s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (166.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 871000, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.086243s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (181.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 871000, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.053816s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (116.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5157(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.628953s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 27 feed throughs used by 21 nets
PHY-1001 : End commit to database; 0.773919s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 686, reserve = 675, peak = 686.
PHY-1001 : End phase 3; 2.868941s wall, 2.968750s user + 0.046875s system = 3.015625s CPU (105.1%)

PHY-1003 : Routed, final wirelength = 871000
PHY-1001 : Current memory(MB): used = 688, reserve = 676, peak = 688.
PHY-1001 : End export database. 0.025071s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.3%)

PHY-1001 : End detail routing;  22.656907s wall, 33.328125s user + 0.343750s system = 33.671875s CPU (148.6%)

RUN-1003 : finish command "route" in  25.193356s wall, 36.218750s user + 0.406250s system = 36.625000s CPU (145.4%)

RUN-1004 : used memory is 653 MB, reserved memory is 643 MB, peak memory is 688 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5388   out of  19600   27.49%
#reg                     2236   out of  19600   11.41%
#le                      5915
  #lut only              3679   out of   5915   62.20%
  #reg only               527   out of   5915    8.91%
  #lut&reg               1709   out of   5915   28.89%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                           Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                1008
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                             191
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                             46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                             37
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_35.q0                                     24
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_35.q1                                     17
#7        u_image_process/wrreq                                      GCLK               mslice             u_camera_init/u_i2c_write/sel6_syn_1582.f0                       10
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg8_syn_55.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                 6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                             0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                             0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5915   |3979    |1409    |2236    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |751    |499     |161     |392     |2       |0       |
|    command1                          |command                                    |54     |53      |0       |45      |0       |0       |
|    control1                          |control_interface                          |99     |57      |24      |54      |0       |0       |
|    data_path1                        |sdr_data_path                              |2      |2       |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |86      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |86      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |30      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |31      |0       |39      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |123    |68      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |68      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |27      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |27     |22      |0       |27      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |65      |44      |28      |0       |0       |
|  u_camera_init                       |camera_init                                |592    |577     |9       |87      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |185    |185     |0       |46      |0       |0       |
|  u_camera_reader                     |camera_reader                              |92     |54      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |4127   |2568    |1168    |1605    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |172    |115     |45      |84      |2       |0       |
|      u_three_martix_4                |three_martix                               |157    |103     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |168    |112     |45      |79      |2       |0       |
|      u_three_martix_3                |three_martix                               |158    |107     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |924    |643     |249     |244     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |739    |419     |235     |287     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |508    |308     |190     |141     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |82     |52      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |231    |111     |45      |146     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |726    |443     |235     |270     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |500    |310     |190     |130     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |226    |133     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |730    |428     |235     |263     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |123     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |24      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |6       |0       |0       |
|      u_three_martix                  |three_martix                               |237    |125     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |80     |28      |14      |53      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |368    |207     |92      |174     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |147    |99      |47      |46      |0       |0       |
|      u_three_martix_2                |three_martix                               |221    |108     |45      |128     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |43     |43      |0       |27      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |170    |145     |10      |31      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3778  
    #2          2       672   
    #3          3       576   
    #4          4       272   
    #5        5-10      785   
    #6        11-50     128   
    #7       51-100      7    
    #8       101-500     5    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3311
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6371, pip num: 61275
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 27
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3097 valid insts, and 186949 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.702789s wall, 72.453125s user + 0.625000s system = 73.078125s CPU (1281.4%)

RUN-1004 : used memory is 653 MB, reserved memory is 648 MB, peak memory is 837 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_180912.log"
