// Seed: 4078718290
module module_0 #(
    parameter id_2 = 32'd28
);
  logic [7:0] id_1;
  logic [1 'b0 : -1] _id_2;
  wire id_3;
  initial begin : LABEL_0
    repeat (id_3[-1]) begin : LABEL_1
      id_1[-1] <= 1;
    end
  end
  logic [id_2 : ""] id_4;
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic id_3;
  wire  id_4;
  ;
  assign id_3 = -1 + id_1;
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
