Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 10 11:48:05 2021
| Host         : DESKTOP-I75IHQ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Transmit_top_timing_summary_routed.rpt -pb Transmit_top_timing_summary_routed.pb -rpx Transmit_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Transmit_top
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.870      -50.935                     48                  569        0.078        0.000                      0                  569        3.146        0.000                       0                   390  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
sys_clk                             {0.000 10.000}       20.000          50.000          
u_clk_gen/pll_clk_gen/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0                {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                  15.884        0.000                      0                  426        0.156        0.000                      0                  426        9.500        0.000                       0                   263  
u_clk_gen/pll_clk_gen/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                      5.577        0.000                      0                  119        0.078        0.000                      0                  119        3.146        0.000                       0                   123  
  clkfbout_clk_wiz_0                                                                                                                                                                 18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk             clk_out1_clk_wiz_0       -1.870      -50.935                     48                   48        0.743        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.884ns  (required time - arrival time)
  Source:                 u_AM/u_key_det/key_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/freq_config_reg_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.456ns (35.999%)  route 2.589ns (64.001%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 24.571 - 20.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.426     4.917    u_AM/u_key_det/sys_clk
    SLICE_X4Y121         FDRE                                         r  u_AM/u_key_det/key_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.379     5.296 r  u_AM/u_key_det/key_out_reg_reg[4]/Q
                         net (fo=35, routed)          1.586     6.882    u_AM/u_key_det/Q[4]
    SLICE_X9Y126         LUT2 (Prop_lut2_I0_O)        0.105     6.987 r  u_AM/u_key_det/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     6.987    u_AM/u_key_det_n_23
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.444 r  u_AM/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.444    u_AM/_inferred__2/i__carry__2_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.709 r  u_AM/_inferred__2/i__carry__3/O[1]
                         net (fo=1, routed)           1.003     8.712    u_AM/p_0_in[17]
    SLICE_X8Y122         LUT4 (Prop_lut4_I3_O)        0.250     8.962 r  u_AM/freq_config_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     8.962    u_AM/freq_config_reg[17]_i_1_n_0
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.252    24.571    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[17]/C
                         clock pessimism              0.238    24.809    
                         clock uncertainty           -0.035    24.774    
    SLICE_X8Y122         FDSE (Setup_fdse_C_D)        0.072    24.846    u_AM/freq_config_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         24.846    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                 15.884    

Slack (MET) :             15.921ns  (required time - arrival time)
  Source:                 u_AM/u_key_det/key_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/freq_config_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.458ns (36.405%)  route 2.547ns (63.595%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.568ns = ( 24.568 - 20.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.426     4.917    u_AM/u_key_det/sys_clk
    SLICE_X4Y121         FDRE                                         r  u_AM/u_key_det/key_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.379     5.296 r  u_AM/u_key_det/key_out_reg_reg[4]/Q
                         net (fo=35, routed)          1.586     6.882    u_AM/u_key_det/Q[4]
    SLICE_X9Y126         LUT2 (Prop_lut2_I0_O)        0.105     6.987 r  u_AM/u_key_det/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     6.987    u_AM/u_key_det_n_23
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.444 r  u_AM/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.444    u_AM/_inferred__2/i__carry__2_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.704 r  u_AM/_inferred__2/i__carry__3/O[3]
                         net (fo=1, routed)           0.961     8.665    u_AM/u_key_det/p_0_in[6]
    SLICE_X10Y124        LUT3 (Prop_lut3_I0_O)        0.257     8.922 r  u_AM/u_key_det/freq_config_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     8.922    u_AM/u_key_det_n_5
    SLICE_X10Y124        FDRE                                         r  u_AM/freq_config_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.249    24.568    u_AM/sys_clk
    SLICE_X10Y124        FDRE                                         r  u_AM/freq_config_reg_reg[19]/C
                         clock pessimism              0.238    24.806    
                         clock uncertainty           -0.035    24.771    
    SLICE_X10Y124        FDRE (Setup_fdre_C_D)        0.072    24.843    u_AM/freq_config_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         24.843    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                 15.921    

Slack (MET) :             15.988ns  (required time - arrival time)
  Source:                 u_matrix_key/key_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bit0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.780ns (21.645%)  route 2.824ns (78.355%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 24.640 - 20.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.425     4.916    u_matrix_key/sys_clk
    SLICE_X3Y125         FDRE                                         r  u_matrix_key/key_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.379     5.295 f  u_matrix_key/key_out_reg_reg[2]/Q
                         net (fo=17, routed)          1.335     6.630    u_matrix_key/key_out_reg_reg[3]_0[2]
    SLICE_X2Y127         LUT5 (Prop_lut5_I1_O)        0.118     6.748 f  u_matrix_key/FSM_onehot_keyin_num[3]_i_5/O
                         net (fo=6, routed)           0.591     7.339    u_matrix_key/bit01
    SLICE_X2Y127         LUT5 (Prop_lut5_I3_O)        0.283     7.622 r  u_matrix_key/bit0[3]_i_1/O
                         net (fo=16, routed)          0.898     8.520    u_matrix_key_n_5
    SLICE_X1Y128         FDRE                                         r  bit0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.321    24.640    sys_clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  bit0_reg[0]/C
                         clock pessimism              0.255    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.352    24.508    bit0_reg[0]
  -------------------------------------------------------------------
                         required time                         24.508    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                 15.988    

Slack (MET) :             15.988ns  (required time - arrival time)
  Source:                 u_matrix_key/key_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bit0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.780ns (21.645%)  route 2.824ns (78.355%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 24.640 - 20.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.425     4.916    u_matrix_key/sys_clk
    SLICE_X3Y125         FDRE                                         r  u_matrix_key/key_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.379     5.295 f  u_matrix_key/key_out_reg_reg[2]/Q
                         net (fo=17, routed)          1.335     6.630    u_matrix_key/key_out_reg_reg[3]_0[2]
    SLICE_X2Y127         LUT5 (Prop_lut5_I1_O)        0.118     6.748 f  u_matrix_key/FSM_onehot_keyin_num[3]_i_5/O
                         net (fo=6, routed)           0.591     7.339    u_matrix_key/bit01
    SLICE_X2Y127         LUT5 (Prop_lut5_I3_O)        0.283     7.622 r  u_matrix_key/bit0[3]_i_1/O
                         net (fo=16, routed)          0.898     8.520    u_matrix_key_n_5
    SLICE_X1Y128         FDRE                                         r  bit0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.321    24.640    sys_clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  bit0_reg[1]/C
                         clock pessimism              0.255    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.352    24.508    bit0_reg[1]
  -------------------------------------------------------------------
                         required time                         24.508    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                 15.988    

Slack (MET) :             16.023ns  (required time - arrival time)
  Source:                 u_AM/u_key_det/key_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/freq_config_reg_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 1.468ns (38.025%)  route 2.393ns (61.975%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.568ns = ( 24.568 - 20.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.426     4.917    u_AM/u_key_det/sys_clk
    SLICE_X4Y121         FDRE                                         r  u_AM/u_key_det/key_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.379     5.296 r  u_AM/u_key_det/key_out_reg_reg[4]/Q
                         net (fo=35, routed)          1.586     6.882    u_AM/u_key_det/Q[4]
    SLICE_X9Y126         LUT2 (Prop_lut2_I0_O)        0.105     6.987 r  u_AM/u_key_det/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     6.987    u_AM/u_key_det_n_23
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.444 r  u_AM/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.444    u_AM/_inferred__2/i__carry__2_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.542 r  u_AM/_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.542    u_AM/_inferred__2/i__carry__3_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.722 r  u_AM/_inferred__2/i__carry__4/O[0]
                         net (fo=1, routed)           0.807     8.529    u_AM/u_key_det/p_0_in[7]
    SLICE_X11Y125        LUT3 (Prop_lut3_I0_O)        0.249     8.778 r  u_AM/u_key_det/freq_config_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     8.778    u_AM/u_key_det_n_4
    SLICE_X11Y125        FDSE                                         r  u_AM/freq_config_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.249    24.568    u_AM/sys_clk
    SLICE_X11Y125        FDSE                                         r  u_AM/freq_config_reg_reg[20]/C
                         clock pessimism              0.238    24.806    
                         clock uncertainty           -0.035    24.771    
    SLICE_X11Y125        FDSE (Setup_fdse_C_D)        0.030    24.801    u_AM/freq_config_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         24.801    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                 16.023    

Slack (MET) :             16.111ns  (required time - arrival time)
  Source:                 u_seg_led/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seg_led/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.799ns (22.990%)  route 2.676ns (77.010%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 24.641 - 20.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.430     4.921    u_seg_led/sys_clk
    SLICE_X7Y131         FDRE                                         r  u_seg_led/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.379     5.300 r  u_seg_led/cnt_reg[5]/Q
                         net (fo=2, routed)           0.934     6.234    u_seg_led/cnt_reg[5]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.105     6.339 r  u_seg_led/clk_div_i_4/O
                         net (fo=1, routed)           0.660     6.999    u_seg_led/clk_div_i_4_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  u_seg_led/clk_div_i_3/O
                         net (fo=1, routed)           0.122     7.226    u_seg_led/clk_div_i_3_n_0
    SLICE_X6Y132         LUT4 (Prop_lut4_I2_O)        0.105     7.331 r  u_seg_led/clk_div_i_2/O
                         net (fo=2, routed)           0.381     7.712    u_seg_led/clk_div_i_2_n_0
    SLICE_X6Y132         LUT4 (Prop_lut4_I3_O)        0.105     7.817 r  u_seg_led/cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.579     8.397    u_seg_led/cnt[0]_i_1__0_n_0
    SLICE_X7Y130         FDRE                                         r  u_seg_led/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.322    24.641    u_seg_led/sys_clk
    SLICE_X7Y130         FDRE                                         r  u_seg_led/cnt_reg[0]/C
                         clock pessimism              0.254    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X7Y130         FDRE (Setup_fdre_C_R)       -0.352    24.508    u_seg_led/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.508    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 16.111    

Slack (MET) :             16.111ns  (required time - arrival time)
  Source:                 u_seg_led/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seg_led/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.799ns (22.990%)  route 2.676ns (77.010%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 24.641 - 20.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.430     4.921    u_seg_led/sys_clk
    SLICE_X7Y131         FDRE                                         r  u_seg_led/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.379     5.300 r  u_seg_led/cnt_reg[5]/Q
                         net (fo=2, routed)           0.934     6.234    u_seg_led/cnt_reg[5]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.105     6.339 r  u_seg_led/clk_div_i_4/O
                         net (fo=1, routed)           0.660     6.999    u_seg_led/clk_div_i_4_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  u_seg_led/clk_div_i_3/O
                         net (fo=1, routed)           0.122     7.226    u_seg_led/clk_div_i_3_n_0
    SLICE_X6Y132         LUT4 (Prop_lut4_I2_O)        0.105     7.331 r  u_seg_led/clk_div_i_2/O
                         net (fo=2, routed)           0.381     7.712    u_seg_led/clk_div_i_2_n_0
    SLICE_X6Y132         LUT4 (Prop_lut4_I3_O)        0.105     7.817 r  u_seg_led/cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.579     8.397    u_seg_led/cnt[0]_i_1__0_n_0
    SLICE_X7Y130         FDRE                                         r  u_seg_led/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.322    24.641    u_seg_led/sys_clk
    SLICE_X7Y130         FDRE                                         r  u_seg_led/cnt_reg[1]/C
                         clock pessimism              0.254    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X7Y130         FDRE (Setup_fdre_C_R)       -0.352    24.508    u_seg_led/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.508    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 16.111    

Slack (MET) :             16.111ns  (required time - arrival time)
  Source:                 u_seg_led/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seg_led/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.799ns (22.990%)  route 2.676ns (77.010%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 24.641 - 20.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.430     4.921    u_seg_led/sys_clk
    SLICE_X7Y131         FDRE                                         r  u_seg_led/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.379     5.300 r  u_seg_led/cnt_reg[5]/Q
                         net (fo=2, routed)           0.934     6.234    u_seg_led/cnt_reg[5]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.105     6.339 r  u_seg_led/clk_div_i_4/O
                         net (fo=1, routed)           0.660     6.999    u_seg_led/clk_div_i_4_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  u_seg_led/clk_div_i_3/O
                         net (fo=1, routed)           0.122     7.226    u_seg_led/clk_div_i_3_n_0
    SLICE_X6Y132         LUT4 (Prop_lut4_I2_O)        0.105     7.331 r  u_seg_led/clk_div_i_2/O
                         net (fo=2, routed)           0.381     7.712    u_seg_led/clk_div_i_2_n_0
    SLICE_X6Y132         LUT4 (Prop_lut4_I3_O)        0.105     7.817 r  u_seg_led/cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.579     8.397    u_seg_led/cnt[0]_i_1__0_n_0
    SLICE_X7Y130         FDRE                                         r  u_seg_led/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.322    24.641    u_seg_led/sys_clk
    SLICE_X7Y130         FDRE                                         r  u_seg_led/cnt_reg[2]/C
                         clock pessimism              0.254    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X7Y130         FDRE (Setup_fdre_C_R)       -0.352    24.508    u_seg_led/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.508    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 16.111    

Slack (MET) :             16.111ns  (required time - arrival time)
  Source:                 u_seg_led/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seg_led/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.799ns (22.990%)  route 2.676ns (77.010%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 24.641 - 20.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.430     4.921    u_seg_led/sys_clk
    SLICE_X7Y131         FDRE                                         r  u_seg_led/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.379     5.300 r  u_seg_led/cnt_reg[5]/Q
                         net (fo=2, routed)           0.934     6.234    u_seg_led/cnt_reg[5]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.105     6.339 r  u_seg_led/clk_div_i_4/O
                         net (fo=1, routed)           0.660     6.999    u_seg_led/clk_div_i_4_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I4_O)        0.105     7.104 r  u_seg_led/clk_div_i_3/O
                         net (fo=1, routed)           0.122     7.226    u_seg_led/clk_div_i_3_n_0
    SLICE_X6Y132         LUT4 (Prop_lut4_I2_O)        0.105     7.331 r  u_seg_led/clk_div_i_2/O
                         net (fo=2, routed)           0.381     7.712    u_seg_led/clk_div_i_2_n_0
    SLICE_X6Y132         LUT4 (Prop_lut4_I3_O)        0.105     7.817 r  u_seg_led/cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.579     8.397    u_seg_led/cnt[0]_i_1__0_n_0
    SLICE_X7Y130         FDRE                                         r  u_seg_led/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.322    24.641    u_seg_led/sys_clk
    SLICE_X7Y130         FDRE                                         r  u_seg_led/cnt_reg[3]/C
                         clock pessimism              0.254    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X7Y130         FDRE (Setup_fdre_C_R)       -0.352    24.508    u_seg_led/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.508    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 16.111    

Slack (MET) :             16.118ns  (required time - arrival time)
  Source:                 u_AM/u_key_det/key_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/freq_config_reg_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.567ns (40.760%)  route 2.277ns (59.240%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 24.571 - 20.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.426     4.917    u_AM/u_key_det/sys_clk
    SLICE_X4Y121         FDRE                                         r  u_AM/u_key_det/key_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.379     5.296 r  u_AM/u_key_det/key_out_reg_reg[4]/Q
                         net (fo=35, routed)          1.586     6.882    u_AM/u_key_det/Q[4]
    SLICE_X9Y126         LUT2 (Prop_lut2_I0_O)        0.105     6.987 r  u_AM/u_key_det/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     6.987    u_AM/u_key_det_n_23
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.444 r  u_AM/_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.444    u_AM/_inferred__2/i__carry__2_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.542 r  u_AM/_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.542    u_AM/_inferred__2/i__carry__3_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.807 r  u_AM/_inferred__2/i__carry__4/O[1]
                         net (fo=1, routed)           0.691     8.499    u_AM/u_key_det/p_0_in[8]
    SLICE_X10Y127        LUT3 (Prop_lut3_I0_O)        0.263     8.762 r  u_AM/u_key_det/freq_config_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     8.762    u_AM/u_key_det_n_3
    SLICE_X10Y127        FDSE                                         r  u_AM/freq_config_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.242    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.319 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.252    24.571    u_AM/sys_clk
    SLICE_X10Y127        FDSE                                         r  u_AM/freq_config_reg_reg[21]/C
                         clock pessimism              0.238    24.809    
                         clock uncertainty           -0.035    24.774    
    SLICE_X10Y127        FDSE (Setup_fdse_C_D)        0.106    24.880    u_AM/freq_config_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 16.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bit2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seg_led/bit2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.192ns (69.523%)  route 0.084ns (30.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.589     1.672    sys_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  bit2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  bit2_reg[3]/Q
                         net (fo=1, routed)           0.084     1.898    u_seg_led/bit2_reg_reg[3]_0[3]
    SLICE_X5Y127         LUT2 (Prop_lut2_I1_O)        0.051     1.949 r  u_seg_led/bit2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.949    u_seg_led/bit2_reg[3]_i_1_n_0
    SLICE_X5Y127         FDRE                                         r  u_seg_led/bit2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.856     2.194    u_seg_led/sys_clk
    SLICE_X5Y127         FDRE                                         r  u_seg_led/bit2_reg_reg[3]/C
                         clock pessimism             -0.508     1.685    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.107     1.792    u_seg_led/bit2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_AD_samp/chanA_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/send_data_package_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.888%)  route 0.098ns (41.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.561     1.644    u_AD_samp/sys_clk
    SLICE_X15Y127        FDRE                                         r  u_AD_samp/chanA_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.141     1.785 r  u_AD_samp/chanA_data_reg_reg[11]/Q
                         net (fo=1, routed)           0.098     1.884    u_AM/send_data_package_reg[15]_0[11]
    SLICE_X13Y127        FDRE                                         r  u_AM/send_data_package_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.828     2.166    u_AM/sys_clk
    SLICE_X13Y127        FDRE                                         r  u_AM/send_data_package_reg[11]/C
                         clock pessimism             -0.508     1.657    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.070     1.727    u_AM/send_data_package_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_AD_samp/chanA_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/send_data_package_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.561     1.644    u_AD_samp/sys_clk
    SLICE_X13Y128        FDRE                                         r  u_AD_samp/chanA_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.141     1.785 r  u_AD_samp/chanA_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.100     1.886    u_AM/send_data_package_reg[15]_0[4]
    SLICE_X15Y128        FDRE                                         r  u_AM/send_data_package_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.830     2.167    u_AM/sys_clk
    SLICE_X15Y128        FDRE                                         r  u_AM/send_data_package_reg[4]/C
                         clock pessimism             -0.508     1.658    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.066     1.724    u_AM/send_data_package_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bit2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seg_led/bit2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.410%)  route 0.086ns (31.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.589     1.672    sys_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  bit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  bit2_reg[0]/Q
                         net (fo=1, routed)           0.086     1.899    u_seg_led/bit2_reg_reg[3]_0[0]
    SLICE_X5Y127         LUT2 (Prop_lut2_I1_O)        0.045     1.944 r  u_seg_led/bit2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.944    u_seg_led/bit2_reg[0]_i_1_n_0
    SLICE_X5Y127         FDRE                                         r  u_seg_led/bit2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.856     2.194    u_seg_led/sys_clk
    SLICE_X5Y127         FDRE                                         r  u_seg_led/bit2_reg_reg[0]/C
                         clock pessimism             -0.508     1.685    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.092     1.777    u_seg_led/bit2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_AD_samp/chanA_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/send_data_package_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.561     1.644    u_AD_samp/sys_clk
    SLICE_X15Y127        FDRE                                         r  u_AD_samp/chanA_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.141     1.785 r  u_AD_samp/chanA_data_reg_reg[10]/Q
                         net (fo=1, routed)           0.110     1.896    u_AM/send_data_package_reg[15]_0[10]
    SLICE_X15Y128        FDRE                                         r  u_AM/send_data_package_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.830     2.167    u_AM/sys_clk
    SLICE_X15Y128        FDRE                                         r  u_AM/send_data_package_reg[10]/C
                         clock pessimism             -0.508     1.658    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.070     1.728    u_AM/send_data_package_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_AD_samp/chanA_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/send_data_package_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.491%)  route 0.098ns (37.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.561     1.644    u_AD_samp/sys_clk
    SLICE_X14Y127        FDRE                                         r  u_AD_samp/chanA_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164     1.808 r  u_AD_samp/chanA_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.098     1.907    u_AM/send_data_package_reg[15]_0[7]
    SLICE_X13Y127        FDRE                                         r  u_AM/send_data_package_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.828     2.166    u_AM/sys_clk
    SLICE_X13Y127        FDRE                                         r  u_AM/send_data_package_reg[7]/C
                         clock pessimism             -0.508     1.657    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.071     1.728    u_AM/send_data_package_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_AD_samp/chanA_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/send_data_package_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.254%)  route 0.099ns (37.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.562     1.645    u_AD_samp/sys_clk
    SLICE_X14Y129        FDRE                                         r  u_AD_samp/chanA_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.164     1.809 r  u_AD_samp/chanA_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.099     1.909    u_AM/send_data_package_reg[15]_0[3]
    SLICE_X13Y129        FDRE                                         r  u_AM/send_data_package_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.831     2.168    u_AM/sys_clk
    SLICE_X13Y129        FDRE                                         r  u_AM/send_data_package_reg[3]/C
                         clock pessimism             -0.508     1.659    
    SLICE_X13Y129        FDRE (Hold_fdre_C_D)         0.070     1.729    u_AM/send_data_package_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_matrix_key/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_matrix_key/key_out_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.368%)  route 0.123ns (46.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.588     1.671    u_matrix_key/sys_clk
    SLICE_X0Y126         FDRE                                         r  u_matrix_key/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  u_matrix_key/FSM_sequential_c_state_reg[0]/Q
                         net (fo=7, routed)           0.123     1.936    u_matrix_key/c_state[0]
    SLICE_X3Y125         FDRE                                         r  u_matrix_key/key_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.856     2.194    u_matrix_key/sys_clk
    SLICE_X3Y125         FDRE                                         r  u_matrix_key/key_out_reg_reg[2]/C
                         clock pessimism             -0.510     1.683    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.070     1.753    u_matrix_key/key_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_AM/u_key_det/key_input_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/u_key_det/key_out_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.142%)  route 0.124ns (46.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.673    u_AM/u_key_det/sys_clk
    SLICE_X4Y120         FDRE                                         r  u_AM/u_key_det/key_input_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  u_AM/u_key_det/key_input_reg_reg[0]/Q
                         net (fo=2, routed)           0.124     1.939    u_AM/u_key_det/key_input_reg[0]
    SLICE_X5Y121         FDRE                                         r  u_AM/u_key_det/key_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.857     2.195    u_AM/u_key_det/sys_clk
    SLICE_X5Y121         FDRE                                         r  u_AM/u_key_det/key_out_reg_reg[0]/C
                         clock pessimism             -0.508     1.686    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.070     1.756    u_AM/u_key_det/key_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bit0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_seg_led/bit0_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.755%)  route 0.131ns (41.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.673    sys_clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  bit0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  bit0_reg[0]/Q
                         net (fo=1, routed)           0.131     1.945    u_seg_led/bit0_reg_reg[3]_0[0]
    SLICE_X2Y128         LUT2 (Prop_lut2_I1_O)        0.045     1.990 r  u_seg_led/bit0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.990    u_seg_led/bit0_reg[0]_i_1_n_0
    SLICE_X2Y128         FDRE                                         r  u_seg_led/bit0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.308    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.337 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.860     2.198    u_seg_led/sys_clk
    SLICE_X2Y128         FDRE                                         r  u_seg_led/bit0_reg_reg[0]/C
                         clock pessimism             -0.510     1.687    
    SLICE_X2Y128         FDRE (Hold_fdre_C_D)         0.120     1.807    u_seg_led/bit0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X3Y124   FSM_onehot_keyin_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y124   FSM_onehot_keyin_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y124   FSM_onehot_keyin_num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y126   FSM_onehot_keyin_num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y135   cnt_500ms_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y128   cnt_500ms_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y135   cnt_500ms_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y135   cnt_500ms_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y128   cnt_500ms_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y134   u_matrix_key/clk_200hz_negedge_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y131   cnt_500ms_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y136   u_matrix_key/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y136   u_matrix_key/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y134   u_matrix_key/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y136   u_matrix_key/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y136   u_matrix_key/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y134   u_matrix_key/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y134   u_matrix_key/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y134   u_matrix_key/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y135   cnt_500ms_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y135   cnt_500ms_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y135   cnt_500ms_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y135   u_matrix_key/clk_200hz_posedge_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y135   core_led_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y137   u_matrix_key/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y137   u_matrix_key/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y137   u_matrix_key/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y137   u_matrix_key/cnt_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X3Y124   FSM_onehot_keyin_num_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_clk_gen/pll_clk_gen/inst/clk_in1
  To Clock:  u_clk_gen/pll_clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_gen/pll_clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_gen/pll_clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.575ns (65.584%)  route 0.826ns (34.416%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 9.252 - 8.000 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.549     1.549    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.356     1.356    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y124        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/Q
                         net (fo=1, routed)           0.818     2.523    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/reg_s_phase_fifo_din[4]
    SLICE_X8Y124         LUT4 (Prop_lut4_I2_O)        0.242     2.765 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[7]_i_5/O
                         net (fo=1, routed)           0.000     2.765    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.188 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.196    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.296 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.296    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.396 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.496 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.496    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.758 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.758    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[23]
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439     9.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252     9.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.066     9.318    
                         clock uncertainty           -0.085     9.233    
    SLICE_X8Y128         FDRE (Setup_fdre_C_D)        0.101     9.334    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -3.758    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 1.570ns (65.513%)  route 0.826ns (34.487%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 9.252 - 8.000 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.549     1.549    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.356     1.356    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y124        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/Q
                         net (fo=1, routed)           0.818     2.523    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/reg_s_phase_fifo_din[4]
    SLICE_X8Y124         LUT4 (Prop_lut4_I2_O)        0.242     2.765 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[7]_i_5/O
                         net (fo=1, routed)           0.000     2.765    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.188 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.196    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.296 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.296    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.396 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.496 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.496    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.753 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.753    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[21]
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439     9.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252     9.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.066     9.318    
                         clock uncertainty           -0.085     9.233    
    SLICE_X8Y128         FDRE (Setup_fdre_C_D)        0.101     9.334    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 1.512ns (64.657%)  route 0.826ns (35.343%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 9.252 - 8.000 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.549     1.549    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.356     1.356    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y124        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/Q
                         net (fo=1, routed)           0.818     2.523    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/reg_s_phase_fifo_din[4]
    SLICE_X8Y124         LUT4 (Prop_lut4_I2_O)        0.242     2.765 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[7]_i_5/O
                         net (fo=1, routed)           0.000     2.765    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.188 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.196    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.296 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.296    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.396 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.496 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.496    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.695 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.695    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[22]
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439     9.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252     9.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.066     9.318    
                         clock uncertainty           -0.085     9.233    
    SLICE_X8Y128         FDRE (Setup_fdre_C_D)        0.101     9.334    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.491ns (64.337%)  route 0.826ns (35.663%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 9.252 - 8.000 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.549     1.549    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.356     1.356    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y124        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/Q
                         net (fo=1, routed)           0.818     2.523    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/reg_s_phase_fifo_din[4]
    SLICE_X8Y124         LUT4 (Prop_lut4_I2_O)        0.242     2.765 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[7]_i_5/O
                         net (fo=1, routed)           0.000     2.765    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.188 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.196    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.296 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.296    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.396 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.496 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.496    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.674 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.674    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[20]
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439     9.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252     9.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.066     9.318    
                         clock uncertainty           -0.085     9.233    
    SLICE_X8Y128         FDRE (Setup_fdre_C_D)        0.101     9.334    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.475ns (64.089%)  route 0.826ns (35.911%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 9.252 - 8.000 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.549     1.549    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.356     1.356    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y124        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/Q
                         net (fo=1, routed)           0.818     2.523    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/reg_s_phase_fifo_din[4]
    SLICE_X8Y124         LUT4 (Prop_lut4_I2_O)        0.242     2.765 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[7]_i_5/O
                         net (fo=1, routed)           0.000     2.765    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.188 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.196    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.296 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.296    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.396 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.658 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.658    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[19]
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439     9.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252     9.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.066     9.318    
                         clock uncertainty           -0.085     9.233    
    SLICE_X8Y127         FDRE (Setup_fdre_C_D)        0.101     9.334    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -3.658    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 1.470ns (64.011%)  route 0.826ns (35.989%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 9.252 - 8.000 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.549     1.549    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.356     1.356    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y124        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/Q
                         net (fo=1, routed)           0.818     2.523    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/reg_s_phase_fifo_din[4]
    SLICE_X8Y124         LUT4 (Prop_lut4_I2_O)        0.242     2.765 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[7]_i_5/O
                         net (fo=1, routed)           0.000     2.765    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.188 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.196    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.296 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.296    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.396 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.653 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.653    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[17]
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439     9.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252     9.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.066     9.318    
                         clock uncertainty           -0.085     9.233    
    SLICE_X8Y127         FDRE (Setup_fdre_C_D)        0.101     9.334    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 1.412ns (63.078%)  route 0.826ns (36.922%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 9.252 - 8.000 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.549     1.549    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.356     1.356    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y124        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/Q
                         net (fo=1, routed)           0.818     2.523    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/reg_s_phase_fifo_din[4]
    SLICE_X8Y124         LUT4 (Prop_lut4_I2_O)        0.242     2.765 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[7]_i_5/O
                         net (fo=1, routed)           0.000     2.765    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.188 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.196    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.296 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.296    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.396 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.595 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.595    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[18]
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439     9.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252     9.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.066     9.318    
                         clock uncertainty           -0.085     9.233    
    SLICE_X8Y127         FDRE (Setup_fdre_C_D)        0.101     9.334    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 1.391ns (62.729%)  route 0.826ns (37.271%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 9.252 - 8.000 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.549     1.549    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.356     1.356    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y124        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/Q
                         net (fo=1, routed)           0.818     2.523    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/reg_s_phase_fifo_din[4]
    SLICE_X8Y124         LUT4 (Prop_lut4_I2_O)        0.242     2.765 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[7]_i_5/O
                         net (fo=1, routed)           0.000     2.765    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.188 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.196    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.296 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.296    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.396 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.574 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.574    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[16]
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439     9.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252     9.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.066     9.318    
                         clock uncertainty           -0.085     9.233    
    SLICE_X8Y127         FDRE (Setup_fdre_C_D)        0.101     9.334    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.375ns (62.458%)  route 0.826ns (37.542%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 9.250 - 8.000 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.549     1.549    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.356     1.356    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y124        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/Q
                         net (fo=1, routed)           0.818     2.523    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/reg_s_phase_fifo_din[4]
    SLICE_X8Y124         LUT4 (Prop_lut4_I2_O)        0.242     2.765 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[7]_i_5/O
                         net (fo=1, routed)           0.000     2.765    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.188 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.196    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.296 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.296    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.558 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.558    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[15]
    SLICE_X8Y126         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439     9.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.250     9.250    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y126         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.066     9.316    
                         clock uncertainty           -0.085     9.231    
    SLICE_X8Y126         FDRE (Setup_fdre_C_D)        0.101     9.332    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 1.370ns (62.372%)  route 0.826ns (37.628%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 9.250 - 8.000 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.549     1.549    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.795 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -0.081    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.356     1.356    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y124        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[4]/Q
                         net (fo=1, routed)           0.818     2.523    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/reg_s_phase_fifo_din[4]
    SLICE_X8Y124         LUT4 (Prop_lut4_I2_O)        0.242     2.765 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[7]_i_5/O
                         net (fo=1, routed)           0.000     2.765    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.188 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.196    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.296 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.296    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.553 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.553    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[13]
    SLICE_X8Y126         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439     9.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.250     9.250    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y126         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.066     9.316    
                         clock uncertainty           -0.085     9.231    
    SLICE_X8Y126         FDRE (Setup_fdre_C_D)        0.101     9.332    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  5.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.951%)  route 0.171ns (51.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.622     0.622    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561     0.561    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X10Y128        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.164     0.725 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/Q
                         net (fo=2, routed)           0.171     0.896    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[4]
    RAMB36_X0Y25         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.868     0.868    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y25         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.817    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.481%)  route 0.173ns (57.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.622     0.622    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561     0.561    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X11Y127        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.128     0.689 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/Q
                         net (fo=2, routed)           0.173     0.862    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[3]
    RAMB36_X0Y25         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.868     0.868    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y25         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130     0.764    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.509%)  route 0.067ns (26.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.622     0.622    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.586     0.586    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X7Y124         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=3, routed)           0.067     0.794    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/first_q[5]
    SLICE_X6Y124         LUT3 (Prop_lut3_I1_O)        0.045     0.839 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.839    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[5]
    SLICE_X6Y124         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.853     0.853    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X6Y124         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X6Y124         FDRE (Hold_fdre_C_D)         0.120     0.719    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.605%)  route 0.244ns (63.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.622     0.622    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561     0.561    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X11Y128        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/Q
                         net (fo=2, routed)           0.244     0.946    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[10]
    RAMB36_X0Y26         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.873     0.873    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y26         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.822    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.153%)  route 0.226ns (63.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.622     0.622    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561     0.561    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X11Y127        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.128     0.689 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/Q
                         net (fo=2, routed)           0.226     0.915    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[1]
    RAMB36_X0Y25         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.868     0.868    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y25         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     0.763    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.498%)  route 0.268ns (65.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.622     0.622    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561     0.561    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X11Y127        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/Q
                         net (fo=2, routed)           0.268     0.969    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[0]
    RAMB36_X0Y25         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.868     0.868    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y25         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.817    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.296%)  route 0.079ns (29.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.622     0.622    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.586     0.586    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/aclk
    SLICE_X5Y125         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=3, routed)           0.079     0.805    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_ms1[3]
    SLICE_X4Y125         LUT6 (Prop_lut6_I4_O)        0.045     0.850 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/plusOp_inferred__1/opt_has_pipe.first_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.850    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/D[4]
    SLICE_X4Y125         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.853     0.853    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X4Y125         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X4Y125         FDRE (Hold_fdre_C_D)         0.091     0.690    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.820%)  route 0.181ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.622     0.622    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.586     0.586    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X4Y125         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.181     0.907    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/first_q[1]
    SLICE_X2Y125         SRL16E                                       r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.856     0.856    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X2Y125         SRL16E                                       r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
                         clock pessimism             -0.234     0.623    
    SLICE_X2Y125         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.740    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.110%)  route 0.285ns (66.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.622     0.622    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561     0.561    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X11Y127        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/Q
                         net (fo=2, routed)           0.285     0.987    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[2]
    RAMB36_X0Y25         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.868     0.868    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y25         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.817    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.186%)  route 0.277ns (62.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.622     0.622    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561     0.561    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X10Y128        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.164     0.725 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/Q
                         net (fo=2, routed)           0.277     1.002    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[4]
    RAMB36_X0Y26         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.873     0.873    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y26         RAMB36E1                                     r  u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.822    u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y26     u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y25     u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0    u_clk_gen/pll_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X11Y126    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X11Y126    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X11Y126    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X11Y127    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y127     u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X9Y122     u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y125     u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y125     u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y126    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y126    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y126    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y127    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y127     u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y122     u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y123    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y122     u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y125     u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y125     u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y120     u_AM/your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y126    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y126    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y126    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y127    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y127     u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y122     u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y124    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    u_clk_gen/pll_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :           48  Failing Endpoints,  Worst Slack       -1.870ns,  Total Violation      -50.935ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.870ns  (required time - arrival time)
  Source:                 u_AM/freq_config_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        2.124ns  (logic 1.736ns (81.721%)  route 0.388ns (18.279%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 25.252 - 24.000 ) 
    Source Clock Delay      (SCD):    4.849ns = ( 24.849 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.358    24.849    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDSE (Prop_fdse_C_Q)         0.398    25.247 r  u_AM/freq_config_reg_reg[1]/Q
                         net (fo=4, routed)           0.380    25.627    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/s_axis_phase_tdata[1]
    SLICE_X8Y123         LUT4 (Prop_lut4_I3_O)        0.232    25.859 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_4/O
                         net (fo=1, routed)           0.000    25.859    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[1]
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.303 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.303    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.403 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008    26.411    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.511 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.511    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.611 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.611    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.711 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.711    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.973 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    26.973    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[23]
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    25.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    22.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    23.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252    25.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.000    25.252    
                         clock uncertainty           -0.250    25.002    
    SLICE_X8Y128         FDRE (Setup_fdre_C_D)        0.101    25.103    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -26.973    
  -------------------------------------------------------------------
                         slack                                 -1.870    

Slack (VIOLATED) :        -1.865ns  (required time - arrival time)
  Source:                 u_AM/freq_config_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        2.119ns  (logic 1.731ns (81.678%)  route 0.388ns (18.322%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 25.252 - 24.000 ) 
    Source Clock Delay      (SCD):    4.849ns = ( 24.849 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.358    24.849    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDSE (Prop_fdse_C_Q)         0.398    25.247 r  u_AM/freq_config_reg_reg[1]/Q
                         net (fo=4, routed)           0.380    25.627    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/s_axis_phase_tdata[1]
    SLICE_X8Y123         LUT4 (Prop_lut4_I3_O)        0.232    25.859 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_4/O
                         net (fo=1, routed)           0.000    25.859    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[1]
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.303 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.303    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.403 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008    26.411    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.511 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.511    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.611 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.611    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.711 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.711    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    26.968 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    26.968    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[21]
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    25.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    22.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    23.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252    25.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.000    25.252    
                         clock uncertainty           -0.250    25.002    
    SLICE_X8Y128         FDRE (Setup_fdre_C_D)        0.101    25.103    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -26.968    
  -------------------------------------------------------------------
                         slack                                 -1.865    

Slack (VIOLATED) :        -1.807ns  (required time - arrival time)
  Source:                 u_AM/freq_config_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        2.061ns  (logic 1.673ns (81.162%)  route 0.388ns (18.838%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 25.252 - 24.000 ) 
    Source Clock Delay      (SCD):    4.849ns = ( 24.849 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.358    24.849    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDSE (Prop_fdse_C_Q)         0.398    25.247 r  u_AM/freq_config_reg_reg[1]/Q
                         net (fo=4, routed)           0.380    25.627    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/s_axis_phase_tdata[1]
    SLICE_X8Y123         LUT4 (Prop_lut4_I3_O)        0.232    25.859 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_4/O
                         net (fo=1, routed)           0.000    25.859    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[1]
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.303 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.303    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.403 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008    26.411    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.511 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.511    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.611 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.611    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.711 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.711    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    26.910 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    26.910    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[22]
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    25.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    22.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    23.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252    25.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.000    25.252    
                         clock uncertainty           -0.250    25.002    
    SLICE_X8Y128         FDRE (Setup_fdre_C_D)        0.101    25.103    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -26.910    
  -------------------------------------------------------------------
                         slack                                 -1.807    

Slack (VIOLATED) :        -1.786ns  (required time - arrival time)
  Source:                 u_AM/freq_config_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        2.040ns  (logic 1.652ns (80.968%)  route 0.388ns (19.032%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 25.252 - 24.000 ) 
    Source Clock Delay      (SCD):    4.849ns = ( 24.849 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.358    24.849    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDSE (Prop_fdse_C_Q)         0.398    25.247 r  u_AM/freq_config_reg_reg[1]/Q
                         net (fo=4, routed)           0.380    25.627    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/s_axis_phase_tdata[1]
    SLICE_X8Y123         LUT4 (Prop_lut4_I3_O)        0.232    25.859 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_4/O
                         net (fo=1, routed)           0.000    25.859    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[1]
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.303 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.303    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.403 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008    26.411    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.511 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.511    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.611 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.611    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.711 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.711    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    26.889 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    26.889    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[20]
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    25.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    22.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    23.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252    25.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y128         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.000    25.252    
                         clock uncertainty           -0.250    25.002    
    SLICE_X8Y128         FDRE (Setup_fdre_C_D)        0.101    25.103    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -26.889    
  -------------------------------------------------------------------
                         slack                                 -1.786    

Slack (VIOLATED) :        -1.770ns  (required time - arrival time)
  Source:                 u_AM/freq_config_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        2.024ns  (logic 1.636ns (80.818%)  route 0.388ns (19.182%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 25.252 - 24.000 ) 
    Source Clock Delay      (SCD):    4.849ns = ( 24.849 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.358    24.849    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDSE (Prop_fdse_C_Q)         0.398    25.247 r  u_AM/freq_config_reg_reg[1]/Q
                         net (fo=4, routed)           0.380    25.627    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/s_axis_phase_tdata[1]
    SLICE_X8Y123         LUT4 (Prop_lut4_I3_O)        0.232    25.859 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_4/O
                         net (fo=1, routed)           0.000    25.859    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[1]
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.303 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.303    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.403 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008    26.411    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.511 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.511    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.611 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.611    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.873 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    26.873    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[19]
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    25.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    22.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    23.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252    25.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.000    25.252    
                         clock uncertainty           -0.250    25.002    
    SLICE_X8Y127         FDRE (Setup_fdre_C_D)        0.101    25.103    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -26.873    
  -------------------------------------------------------------------
                         slack                                 -1.770    

Slack (VIOLATED) :        -1.765ns  (required time - arrival time)
  Source:                 u_AM/freq_config_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        2.019ns  (logic 1.631ns (80.770%)  route 0.388ns (19.230%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 25.252 - 24.000 ) 
    Source Clock Delay      (SCD):    4.849ns = ( 24.849 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.358    24.849    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDSE (Prop_fdse_C_Q)         0.398    25.247 r  u_AM/freq_config_reg_reg[1]/Q
                         net (fo=4, routed)           0.380    25.627    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/s_axis_phase_tdata[1]
    SLICE_X8Y123         LUT4 (Prop_lut4_I3_O)        0.232    25.859 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_4/O
                         net (fo=1, routed)           0.000    25.859    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[1]
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.303 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.303    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.403 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008    26.411    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.511 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.511    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.611 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.611    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    26.868 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    26.868    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[17]
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    25.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    22.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    23.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252    25.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.000    25.252    
                         clock uncertainty           -0.250    25.002    
    SLICE_X8Y127         FDRE (Setup_fdre_C_D)        0.101    25.103    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -26.868    
  -------------------------------------------------------------------
                         slack                                 -1.765    

Slack (VIOLATED) :        -1.707ns  (required time - arrival time)
  Source:                 u_AM/freq_config_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.961ns  (logic 1.573ns (80.202%)  route 0.388ns (19.798%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 25.252 - 24.000 ) 
    Source Clock Delay      (SCD):    4.849ns = ( 24.849 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.358    24.849    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDSE (Prop_fdse_C_Q)         0.398    25.247 r  u_AM/freq_config_reg_reg[1]/Q
                         net (fo=4, routed)           0.380    25.627    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/s_axis_phase_tdata[1]
    SLICE_X8Y123         LUT4 (Prop_lut4_I3_O)        0.232    25.859 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_4/O
                         net (fo=1, routed)           0.000    25.859    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[1]
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.303 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.303    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.403 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008    26.411    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.511 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.511    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.611 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.611    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    26.810 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    26.810    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[18]
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    25.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    22.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    23.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252    25.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.000    25.252    
                         clock uncertainty           -0.250    25.002    
    SLICE_X8Y127         FDRE (Setup_fdre_C_D)        0.101    25.103    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -26.810    
  -------------------------------------------------------------------
                         slack                                 -1.707    

Slack (VIOLATED) :        -1.686ns  (required time - arrival time)
  Source:                 u_AM/freq_config_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.940ns  (logic 1.552ns (79.988%)  route 0.388ns (20.012%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 25.252 - 24.000 ) 
    Source Clock Delay      (SCD):    4.849ns = ( 24.849 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.358    24.849    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDSE (Prop_fdse_C_Q)         0.398    25.247 r  u_AM/freq_config_reg_reg[1]/Q
                         net (fo=4, routed)           0.380    25.627    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/s_axis_phase_tdata[1]
    SLICE_X8Y123         LUT4 (Prop_lut4_I3_O)        0.232    25.859 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_4/O
                         net (fo=1, routed)           0.000    25.859    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[1]
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.303 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.303    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.403 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008    26.411    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.511 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.511    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.611 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.611    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    26.789 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    26.789    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[16]
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    25.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    22.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    23.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.252    25.252    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y127         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.000    25.252    
                         clock uncertainty           -0.250    25.002    
    SLICE_X8Y127         FDRE (Setup_fdre_C_D)        0.101    25.103    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -26.789    
  -------------------------------------------------------------------
                         slack                                 -1.686    

Slack (VIOLATED) :        -1.672ns  (required time - arrival time)
  Source:                 u_AM/freq_config_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.924ns  (logic 1.536ns (79.821%)  route 0.388ns (20.179%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 25.250 - 24.000 ) 
    Source Clock Delay      (SCD):    4.849ns = ( 24.849 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.358    24.849    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDSE (Prop_fdse_C_Q)         0.398    25.247 r  u_AM/freq_config_reg_reg[1]/Q
                         net (fo=4, routed)           0.380    25.627    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/s_axis_phase_tdata[1]
    SLICE_X8Y123         LUT4 (Prop_lut4_I3_O)        0.232    25.859 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_4/O
                         net (fo=1, routed)           0.000    25.859    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[1]
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.303 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.303    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.403 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008    26.411    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.511 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.511    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    26.773 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    26.773    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[15]
    SLICE_X8Y126         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    25.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    22.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    23.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.250    25.250    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y126         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.000    25.250    
                         clock uncertainty           -0.250    25.000    
    SLICE_X8Y126         FDRE (Setup_fdre_C_D)        0.101    25.101    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         25.101    
                         arrival time                         -26.773    
  -------------------------------------------------------------------
                         slack                                 -1.672    

Slack (VIOLATED) :        -1.667ns  (required time - arrival time)
  Source:                 u_AM/freq_config_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.919ns  (logic 1.531ns (79.769%)  route 0.388ns (20.231%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 25.250 - 24.000 ) 
    Source Clock Delay      (SCD):    4.849ns = ( 24.849 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.982    23.410    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.491 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.358    24.849    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDSE (Prop_fdse_C_Q)         0.398    25.247 r  u_AM/freq_config_reg_reg[1]/Q
                         net (fo=4, routed)           0.380    25.627    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/s_axis_phase_tdata[1]
    SLICE_X8Y123         LUT4 (Prop_lut4_I3_O)        0.232    25.859 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_4/O
                         net (fo=1, routed)           0.000    25.859    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[1]
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.303 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.303    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.403 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008    26.411    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.511 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.511    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    26.768 r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    26.768    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[13]
    SLICE_X8Y126         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.439    25.439    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    22.290 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    23.923    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         1.250    25.250    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X8Y126         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.000    25.250    
                         clock uncertainty           -0.250    25.000    
    SLICE_X8Y126         FDRE (Setup_fdre_C_D)        0.101    25.101    u_AM/your_instance_name/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         25.101    
                         arrival time                         -26.768    
  -------------------------------------------------------------------
                         slack                                 -1.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 u_AM/freq_config_reg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.164ns (73.205%)  route 0.060ns (26.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.559     1.642    u_AM/sys_clk
    SLICE_X10Y126        FDSE                                         r  u_AM/freq_config_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDSE (Prop_fdse_C_Q)         0.164     1.806 r  u_AM/freq_config_reg_reg[12]/Q
                         net (fo=3, routed)           0.060     1.866    u_AM/your_instance_name/U0/i_synth/s_axis_phase_tdata[12]
    SLICE_X11Y126        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826     0.826    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y126        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[12]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.250     1.076    
    SLICE_X11Y126        FDRE (Hold_fdre_C_D)         0.047     1.123    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 u_AM/freq_config_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.557%)  route 0.062ns (27.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.559     1.642    u_AM/sys_clk
    SLICE_X10Y126        FDSE                                         r  u_AM/freq_config_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDSE (Prop_fdse_C_Q)         0.164     1.806 r  u_AM/freq_config_reg_reg[13]/Q
                         net (fo=5, routed)           0.062     1.868    u_AM/your_instance_name/U0/i_synth/s_axis_phase_tdata[13]
    SLICE_X11Y126        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826     0.826    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y126        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[13]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.250     1.076    
    SLICE_X11Y126        FDRE (Hold_fdre_C_D)         0.046     1.122    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 u_AM/freq_config_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.164ns (69.581%)  route 0.072ns (30.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.561     1.644    u_AM/sys_clk
    SLICE_X10Y127        FDRE                                         r  u_AM/freq_config_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164     1.808 r  u_AM/freq_config_reg_reg[15]/Q
                         net (fo=5, routed)           0.072     1.880    u_AM/your_instance_name/U0/i_synth/s_axis_phase_tdata[15]
    SLICE_X11Y127        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828     0.828    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y127        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[15]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.250     1.078    
    SLICE_X11Y127        FDRE (Hold_fdre_C_D)         0.047     1.125    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 u_AM/freq_config_reg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.148ns (67.483%)  route 0.071ns (32.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.561     1.644    u_AM/sys_clk
    SLICE_X10Y127        FDSE                                         r  u_AM/freq_config_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDSE (Prop_fdse_C_Q)         0.148     1.792 r  u_AM/freq_config_reg_reg[21]/Q
                         net (fo=5, routed)           0.071     1.864    u_AM/your_instance_name/U0/i_synth/s_axis_phase_tdata[21]
    SLICE_X11Y127        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828     0.828    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y127        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[21]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.250     1.078    
    SLICE_X11Y127        FDRE (Hold_fdre_C_D)         0.024     1.102    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 u_AM/freq_config_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.148ns (67.785%)  route 0.070ns (32.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.558     1.641    u_AM/sys_clk
    SLICE_X10Y124        FDSE                                         r  u_AM/freq_config_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDSE (Prop_fdse_C_Q)         0.148     1.789 r  u_AM/freq_config_reg_reg[5]/Q
                         net (fo=5, routed)           0.070     1.860    u_AM/your_instance_name/U0/i_synth/s_axis_phase_tdata[5]
    SLICE_X11Y124        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826     0.826    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y124        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[5]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.250     1.075    
    SLICE_X11Y124        FDRE (Hold_fdre_C_D)         0.023     1.098    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 u_AM/freq_config_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.148ns (67.755%)  route 0.070ns (32.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.561     1.644    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDSE (Prop_fdse_C_Q)         0.148     1.792 r  u_AM/freq_config_reg_reg[1]/Q
                         net (fo=4, routed)           0.070     1.863    u_AM/your_instance_name/U0/i_synth/s_axis_phase_tdata[1]
    SLICE_X9Y122         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828     0.828    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X9Y122         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[1]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.250     1.078    
    SLICE_X9Y122         FDRE (Hold_fdre_C_D)         0.023     1.101    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 u_AM/freq_config_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.148ns (67.755%)  route 0.070ns (32.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.561     1.644    u_AM/sys_clk
    SLICE_X10Y127        FDRE                                         r  u_AM/freq_config_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.148     1.792 r  u_AM/freq_config_reg_reg[23]/Q
                         net (fo=3, routed)           0.070     1.863    u_AM/your_instance_name/U0/i_synth/s_axis_phase_tdata[23]
    SLICE_X11Y127        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828     0.828    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y127        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[23]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.250     1.078    
    SLICE_X11Y127        FDRE (Hold_fdre_C_D)         0.023     1.101    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 u_AM/freq_config_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.148ns (67.772%)  route 0.070ns (32.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.559     1.642    u_AM/sys_clk
    SLICE_X10Y126        FDRE                                         r  u_AM/freq_config_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.148     1.790 r  u_AM/freq_config_reg_reg[22]/Q
                         net (fo=4, routed)           0.070     1.861    u_AM/your_instance_name/U0/i_synth/s_axis_phase_tdata[22]
    SLICE_X11Y126        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826     0.826    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y126        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[22]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.250     1.076    
    SLICE_X11Y126        FDRE (Hold_fdre_C_D)         0.022     1.098    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 u_AM/freq_config_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.322%)  route 0.122ns (42.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.558     1.641    u_AM/sys_clk
    SLICE_X10Y125        FDRE                                         r  u_AM/freq_config_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.164     1.805 r  u_AM/freq_config_reg_reg[14]/Q
                         net (fo=5, routed)           0.122     1.927    u_AM/your_instance_name/U0/i_synth/s_axis_phase_tdata[14]
    SLICE_X11Y126        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826     0.826    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X11Y126        FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[14]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.250     1.076    
    SLICE_X11Y126        FDRE (Hold_fdre_C_D)         0.076     1.152    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 u_AM/freq_config_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.139%)  route 0.123ns (42.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.058    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.084 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.561     1.644    u_AM/sys_clk
    SLICE_X8Y122         FDSE                                         r  u_AM/freq_config_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDSE (Prop_fdse_C_Q)         0.164     1.808 r  u_AM/freq_config_reg_reg[0]/Q
                         net (fo=3, routed)           0.123     1.931    u_AM/your_instance_name/U0/i_synth/s_axis_phase_tdata[0]
    SLICE_X9Y122         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.896     0.896    u_clk_gen/pll_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_gen/pll_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_clk_gen/pll_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk_gen/pll_clk_gen/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828     0.828    u_AM/your_instance_name/U0/i_synth/aclk
    SLICE_X9Y122         FDRE                                         r  u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.250     1.078    
    SLICE_X9Y122         FDRE (Hold_fdre_C_D)         0.075     1.153    u_AM/your_instance_name/U0/i_synth/has_s_phase.i_has_no_tready.reg_s_phase_fifo_din_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.778    





