#ifndef CSR_ALL_DEFINES_H
#define CSR_ALL_DEFINES_H
// This file generated automatically by rtl/scripts/csrs/csr_cdefines.pl
#define csr_PpgcGenCtrl_ADDR 0x0u
#define csr_PpgcChkCtrl_ADDR 0xe00u
#define csr_Seq0BGPR0_ADDR 0x800u
#define csr_UpdDisFlagMask_ADDR 0x900u
#define csr_AcsmMapTable0_ADDR 0x200u
#define csr_PieVecCfg_ADDR 0x0u
#define csr_ATestPrbsErrCntSE0_ADDR 0xb00u
#define csr_MicroContMuxSel_ADDR 0x0u
#define csr_ReservedZCAL_ADDR 0x500u
#define csr_PclkDCDCtrl_ADDR 0x100u
#define csr_PclkDCACalCtrl0AC_ADDR 0x800u
#define csr_PclkDCACalCtrl0DB_ADDR 0x800u
#define csr_PclkGateControl_ADDR 0x200u
#define csr_DfiFreqRatio_ADDR 0x0u
#define csr_AcLoopBackEnLn0_ADDR 0x900u
#define csr_DFIMRL_ADDR 0x0u
#define csr_TxDcaCtrlTg0Ln0_ADDR 0x600u
#define csr_PclkDCDOffsetDqLn0_ADDR 0x200u
#define csr_PclkDCACalSampDqLn0_ADDR 0x300u
#define csr_AnibRcvPtrInitValS0_ADDR 0x0u
#define csr_CPllPwrDn_ADDR 0x0u
#define csr_PpgcGenDbiCtrl_ADDR 0x1u
#define csr_PpgcChkDbiCtrl_ADDR 0xe01u
#define csr_Seq0BGPR1_ADDR 0x801u
#define csr_DisableFlagMask_ADDR 0x901u
#define csr_AcsmMapTable1_ADDR 0x201u
#define csr_PieInitVecSel_ADDR 0x1u
#define csr_ATestPrbsErrCntSE1_ADDR 0xb01u
#define csr_ContextToMicro_ADDR 0x1u
#define csr_ZCalBaseCtrl_ADDR 0x301u
#define csr_ReservedPZCAL_ADDR 0x501u
#define csr_AcLoopBackEnLn1_ADDR 0x901u
#define csr_EnableWriteLinkEcc_ADDR 0x1u
#define csr_TxDcaCtrlTg1Ln0_ADDR 0x601u
#define csr_PclkDCDOffsetDqLn1_ADDR 0x201u
#define csr_PclkDCACalSampDqLn1_ADDR 0x301u
#define csr_AnibRcvPtrInitValS1_ADDR 0x1u
#define csr_CPllStandby_ADDR 0x1u
#define csr_ZcalClkDiv_ADDR 0x1u
#define csr_PubDxPowerDownControl_ADDR 0x1u
#define csr_PclkPtrInitVal_ADDR 0x2u
#define csr_PpgcGenDbiConfig_ADDR 0x2u
#define csr_PpgcChkDbiConfig_ADDR 0xe02u
#define csr_Seq0BGPR2_ADDR 0x802u
#define csr_DisableFlagMasks1_ADDR 0x902u
#define csr_AcsmMapTable2_ADDR 0x202u
#define csr_ATestPrbsErrCntSE2_ADDR 0xb02u
#define csr_ExternalAHBReset_ADDR 0x2u
#define csr_ZCalCompVref_ADDR 0x302u
#define csr_PclkDCADynCtrl_ADDR 0x802u
#define csr_PPTTrainSetup2_ADDR 0x102u
#define csr_AcLoopBackEnLn2_ADDR 0x902u
#define csr_DbyteMiscMode_ADDR 0x2u
#define csr_RxDFECtrlDq_ADDR 0x2u
#define csr_PclkDCDOffsetDqLn2_ADDR 0x202u
#define csr_PclkDCACalSampDqLn2_ADDR 0x302u
#define csr_CPllBypassMode_ADDR 0x2u
#define csr_ZcalPowerCtl_ADDR 0x2u
#define csr_ForceInternalUpdate_ADDR 0x103u
#define csr_CmdFifoWrModeMaster_ADDR 0x3u
#define csr_PpgcGenLaneMuxSel0_ADDR 0x3u
#define csr_PpgcChkLaneMuxSel0_ADDR 0xe03u
#define csr_Seq0BGPR3_ADDR 0x803u
#define csr_RtrnMode_ADDR 0x903u
#define csr_AcsmMapTable3_ADDR 0x203u
#define csr_ATestPrbsErrCntSE3_ADDR 0xb03u
#define csr_TDRDisable_ADDR 0x3u
#define csr_ZCalRate_ADDR 0x303u
#define csr_PclkDCAStaticCtrl0AC_ADDR 0x803u
#define csr_PclkDCAStaticCtrl0DB_ADDR 0x803u
#define csr_PclkDCAStaticCtrl1AC_ADDR 0x503u
#define csr_PclkDCAStaticCtrl1DB_ADDR 0xc03u
#define csr_AcLoopBackEnLn3_ADDR 0x903u
#define csr_DxDfiClkDis_ADDR 0x3u
#define csr_PclkDCDOffsetDqLn3_ADDR 0x203u
#define csr_PclkDCACalSampDqLn3_ADDR 0x303u
#define csr_CPllStartLock_ADDR 0x3u
#define csr_ForceRxDataFifoUpd_ADDR 0x104u
#define csr_PpgcGenLaneMuxSel1_ADDR 0x4u
#define csr_PpgcChkLaneMuxSel1_ADDR 0xe04u
#define csr_Seq0BGPR4_ADDR 0x804u
#define csr_RtrnModeMask0_ADDR 0x904u
#define csr_AcsmMapTable4_ADDR 0x204u
#define csr_ATestPrbsErrCntSE4_ADDR 0xb04u
#define csr_DctShadowRegs_ADDR 0x4u
#define csr_UctShadowRegs_ADDR 0x4u
#define csr_ZCalClkInfo_ADDR 0x4u
#define csr_PclkDCASampCntAC_ADDR 0x804u
#define csr_PclkDCASampCntDB_ADDR 0x804u
#define csr_AcLoopBackEnLn4_ADDR 0x904u
#define csr_DxPClkDis_ADDR 0x4u
#define csr_RxCurrAdj_ADDR 0x4u
#define csr_PclkDCDOffsetDqLn4_ADDR 0x204u
#define csr_PclkDCACalSampDqLn4_ADDR 0x304u
#define csr_CPllCtrl0_ADDR 0x4u
#define csr_MTestDtoCtrl_ADDR 0x4u
#define csr_Seq0BGPR5_ADDR 0x805u
#define csr_RtrnModeMask0s1_ADDR 0x905u
#define csr_AcsmMapTable5_ADDR 0x205u
#define csr_LpDqPowerDnDly_ADDR 0x5u
#define csr_ATestPrbsErrCntSE5_ADDR 0xb05u
#define csr_BlockDfiShadowRegs_ADDR 0x5u
#define csr_ZCalCtrl_ADDR 0x305u
#define csr_EnPhyUpdZQCalUpdate_ADDR 0x5u
#define csr_PclkDCAHysMaskAC_ADDR 0x805u
#define csr_PclkDCAHysMaskDB_ADDR 0x805u
#define csr_AcLoopBackEnLn5_ADDR 0x905u
#define csr_PclkDCDOffsetDQS_ADDR 0x205u
#define csr_PclkDCACalSampDQS_ADDR 0x305u
#define csr_RxPowerDownAC_ADDR 0x5u
#define csr_CPllCtrl1_ADDR 0x5u
#define csr_PipeCtl_ADDR 0x5u
#define csr_Seq0BGPR6_ADDR 0x806u
#define csr_AcsmMapTable6_ADDR 0x206u
#define csr_LpDqPowerDnEn_ADDR 0x6u
#define csr_LpDqPhaseDisable_ADDR 0x6u
#define csr_ATestPrbsErrCntSE6_ADDR 0xb06u
#define csr_ZCalCompInvert_ADDR 0x306u
#define csr_PclkDCACalFineBoundAC_ADDR 0x806u
#define csr_PclkDCACalFineBoundDB_ADDR 0x806u
#define csr_AcLoopBackEnLn6_ADDR 0x906u
#define csr_CPllCtrl3_ADDR 0x6u
#define csr_BlockDfiInterface_ADDR 0x6u
#define csr_Seq0BGPR7_ADDR 0x807u
#define csr_AcsmMapTable7_ADDR 0x207u
#define csr_ATestPrbsErrCntSE7_ADDR 0xb07u
#define csr_ZCalCompOffset_ADDR 0x307u
#define csr_PclkDCANextFineOnCoarseAC_ADDR 0x807u
#define csr_PclkDCANextFineOnCoarseDB_ADDR 0x807u
#define csr_AcLoopBackEnLn7_ADDR 0x907u
#define csr_CPllCtrl4_ADDR 0x7u
#define csr_BlockDfiInterfaceStatus_ADDR 0x7u
#define csr_PubDbyteDisable_ADDR 0x7u
#define csr_PpgcChkTxManipulationCtrl0_ADDR 0xe08u
#define csr_DMIPinPresent_ADDR 0x108u
#define csr_Seq0BGPR8_ADDR 0x808u
#define csr_PieCtrlStartVec0_ADDR 0x708u
#define csr_AcsmMapTable8_ADDR 0x208u
#define csr_TxPowerDownZCAL_ADDR 0x308u
#define csr_ZCalPUOffset_ADDR 0x308u
#define csr_PclkDCAFullSearchIVACAC_ADDR 0x808u
#define csr_PclkDCAFullSearchIVACDB_ADDR 0x808u
#define csr_CCMWriteBypassEnable_ADDR 0x8u
#define csr_AcLoopBackEnLn8_ADDR 0x908u
#define csr_LP5DfiDataEnLatency_ADDR 0x8u
#define csr_RdfPtrChkErrInject_ADDR 0x8u
#define csr_AcPipeEn_ADDR 0x8u
#define csr_PclkDCACalSampAC0_ADDR 0x308u
#define csr_ACRxClkEn_ADDR 0x8u
#define csr_CPllCtrl5_ADDR 0x8u
#define csr_RxReplicaRangeVal_ADDR 0x209u
#define csr_PpgcChkTxManipulationCtrl1_ADDR 0xe09u
#define csr_PIEProgErrStatus_ADDR 0x709u
#define csr_Seq0BGPR9_ADDR 0x809u
#define csr_AcsmMapTable9_ADDR 0x209u
#define csr_ZCalCompOvr_ADDR 0x309u
#define csr_AcLoopBackEnLn9_ADDR 0x909u
#define csr_RxDfeModeCfg_ADDR 0x9u
#define csr_PclkDCACalSampAC1_ADDR 0x309u
#define csr_CPllDacValIn_ADDR 0x9u
#define csr_PpgcChkTxManipulationCtrl2_ADDR 0xe0au
#define csr_PIEParityInvert_ADDR 0x70au
#define csr_Seq0BGPR10_ADDR 0x80au
#define csr_AcsmMapTable10_ADDR 0x20au
#define csr_ZCalPUOvr_ADDR 0x30au
#define csr_PclkDCASampDelayLCDLAC_ADDR 0x50au
#define csr_AcLoopBackEnLn10_ADDR 0x90au
#define csr_PclkDCAResults_ADDR 0x30au
#define csr_CKDllStopCal_ADDR 0xau
#define csr_CMasterReserved_ADDR 0xau
#define csr_InhibitTxRdPtrInit_ADDR 0x10bu
#define csr_PpgcChkTxManipluationPrbs9_ADDR 0xe0bu
#define csr_PIEParityStatus_ADDR 0x70bu
#define csr_Seq0BGPR11_ADDR 0x80bu
#define csr_AcsmMapTable11_ADDR 0x20bu
#define csr_ZCalCompCtrl_ADDR 0x30bu
#define csr_PclkDCASampDelayLCDLDB_ADDR 0x80bu
#define csr_CPclkDivRatio_ADDR 0xbu
#define csr_DxDigStrobeMode_ADDR 0xbu
#define csr_DfiCustMode_ADDR 0xbu
#define csr_DfiCtrlRxFifoRst_ADDR 0xbu
#define csr_CKDllControl_ADDR 0xbu
#define csr_CPllTst_ADDR 0xbu
#define csr_AllowInhibitTxRdPtrInit_ADDR 0x10cu
#define csr_PpgcChkRxManipulationCtrl0_ADDR 0xe0cu
#define csr_Seq0BDisableFlag0_ADDR 0x70cu
#define csr_Seq0BGPR12_ADDR 0x80cu
#define csr_AcsmMapTable12_ADDR 0x20cu
#define csr_ZCalSlewRateCtrl_ADDR 0x30cu
#define csr_PptDqsCntInvTrnTg0_ADDR 0xcu
#define csr_RxModeCtl_ADDR 0xcu
#define csr_CPllLockStatus_ADDR 0xcu
#define csr_PipeNetDis_ADDR 0xcu
#define csr_HwtMRL_ADDR 0xdu
#define csr_PpgcChkRxManipulationCtrl1_ADDR 0xe0du
#define csr_Seq0BDisableFlag1_ADDR 0x70du
#define csr_Seq0BGPR13_ADDR 0x80du
#define csr_AcsmMapTable13_ADDR 0x20du
#define csr_ZCalClrFirstRunDone_ADDR 0x30du
#define csr_PptDqsCntInvTrnTg1_ADDR 0xdu
#define csr_RxMiscCtl_ADDR 0xdu
#define csr_CPllUPllProg0_ADDR 0xdu
#define csr_RegRet_ADDR 0xeu
#define csr_PpgcChkRxManipulationCtrl2_ADDR 0xe0eu
#define csr_CkVal_ADDR 0xeu
#define csr_Seq0BDisableFlag2_ADDR 0x70eu
#define csr_Seq0BGPR14_ADDR 0x80eu
#define csr_AcsmMapTable14_ADDR 0x20eu
#define csr_ZCalPDSearchGainTV_ADDR 0x30eu
#define csr_TrackingModeCntrl_ADDR 0xeu
#define csr_CPllUPllProg1_ADDR 0xeu
#define csr_PpgcChkRxManipluationPrbs9_ADDR 0xe0fu
#define csr_CkDisVal_ADDR 0xfu
#define csr_Seq0BDisableFlag3_ADDR 0x70fu
#define csr_Seq0BGPR15_ADDR 0x80fu
#define csr_AcsmMapTable15_ADDR 0x20fu
#define csr_ZCalAnaSettlingTime_ADDR 0x30fu
#define csr_RxReplicaCtl04_ADDR 0x20fu
#define csr_CPllUPllProg2_ADDR 0xfu
#define csr_MiscPipeEn_ADDR 0xfu
#define csr_DisableZQupdateOnSnoop_ADDR 0xfu
#define csr_RxClkT2UIDlyTg0_ADDR 0x10u
#define csr_Prbs0GenModeSel_ADDR 0x10u
#define csr_SideBandInterruptControl_ADDR 0x110u
#define csr_DVFSCEn_ADDR 0x10u
#define csr_MtestMuxSelCMOS_ADDR 0x10u
#define csr_Seq0BDisableFlag4_ADDR 0x710u
#define csr_Seq0BDisableFlag16_ADDR 0xc10u
#define csr_Seq0BGPR16_ADDR 0x810u
#define csr_AcsmMapTable16_ADDR 0x210u
#define csr_ZCalReset_ADDR 0x310u
#define csr_DqVregRsvd_ADDR 0x10u
#define csr_TxDcaCtrlTg0Ln1_ADDR 0x610u
#define csr_PclkDCATxLcdlPhase_ADDR 0x110u
#define csr_CPllUPllProg3_ADDR 0x10u
#define csr_DTOBypassEn_ADDR 0x10u
#define csr_RxClkT2UIDlyTg1_ADDR 0x11u
#define csr_Prbs0GenUiMuxSel_ADDR 0x11u
#define csr_PhyMstrErrInject_ADDR 0x111u
#define csr_Seq0BDisableFlag5_ADDR 0x711u
#define csr_Seq0BDisableFlag17_ADDR 0xc11u
#define csr_Seq0BGPR17_ADDR 0x811u
#define csr_AcsmMapTable17_ADDR 0x211u
#define csr_ZCalRun_ADDR 0x311u
#define csr_TxDcaCtrlTg1Ln1_ADDR 0x611u
#define csr_PclkDCAStatusSel_ADDR 0x511u
#define csr_CPllEndofCal_ADDR 0x11u
#define csr_RxClkC2UIDlyTg0_ADDR 0x12u
#define csr_Prbs0GenTapDly0_ADDR 0x12u
#define csr_Dfi0SideBandErrInject_ADDR 0x112u
#define csr_Seq0BDisableFlag6_ADDR 0x712u
#define csr_Seq0BDisableFlag18_ADDR 0xc12u
#define csr_Seq0BGPR18_ADDR 0x812u
#define csr_CtrlUpdAck_ADDR 0x912u
#define csr_AcsmMapTable18_ADDR 0x212u
#define csr_AnalogOutCtrlATO_ADDR 0x312u
#define csr_ZCalBusy_ADDR 0x312u
#define csr_DqVregRsvdP_ADDR 0x12u
#define csr_PclkDCAStatusInfo_ADDR 0x512u
#define csr_CPllStandbyEff_ADDR 0x12u
#define csr_RxClkC2UIDlyTg1_ADDR 0x13u
#define csr_Prbs0GenTapDly1_ADDR 0x13u
#define csr_Dfi1SideBandErrInject_ADDR 0x113u
#define csr_Seq0BDisableFlag7_ADDR 0x713u
#define csr_Seq0BDisableFlag19_ADDR 0xc13u
#define csr_Seq0BGPR19_ADDR 0x813u
#define csr_AcsmMapTable19_ADDR 0x213u
#define csr_ZCalCompResult_ADDR 0x313u
#define csr_EnaRxStrobeEnB_ADDR 0x13u
#define csr_CPllDacValOut_ADDR 0x13u
#define csr_Prbs0GenTapDly2_ADDR 0x14u
#define csr_SideBandInterruptInfo_ADDR 0x114u
#define csr_Seq0BDisableFlag8_ADDR 0x714u
#define csr_Seq0BDisableFlag20_ADDR 0xc14u
#define csr_Seq0BGPR20_ADDR 0x814u
#define csr_AcsmMapTable20_ADDR 0x214u
#define csr_ZCalPUResult_ADDR 0x314u
#define csr_PptWck2DqoCntInvTrnTg0_ADDR 0x14u
#define csr_CPllLockedStatus_ADDR 0x14u
#define csr_Prbs0GenTapDly3_ADDR 0x15u
#define csr_Seq0BDisableFlag9_ADDR 0x715u
#define csr_Seq0BDisableFlag21_ADDR 0xc15u
#define csr_Seq0BGPR21_ADDR 0x815u
#define csr_AcsmMapTable21_ADDR 0x215u
#define csr_ACSingleEndedMode_ADDR 0x15u
#define csr_ZCalPDResult_ADDR 0x315u
#define csr_PptWck2DqoCntInvTrnTg1_ADDR 0x15u
#define csr_CPllLockedControl_ADDR 0x15u
#define csr_Prbs0GenTapDly4_ADDR 0x16u
#define csr_Seq0BDisableFlag10_ADDR 0x716u
#define csr_Seq0BDisableFlag22_ADDR 0xc16u
#define csr_Seq0BGPR22_ADDR 0x816u
#define csr_AcsmMapTable22_ADDR 0x216u
#define csr_InitSeqControl_ADDR 0x16u
#define csr_ZCalCodePU_ADDR 0x316u
#define csr_CPllLockedHiCtr_ADDR 0x16u
#define csr_Prbs0GenTapDly5_ADDR 0x17u
#define csr_Seq0BDisableFlag11_ADDR 0x717u
#define csr_Seq0BDisableFlag23_ADDR 0xc17u
#define csr_Seq0BGPR23_ADDR 0x817u
#define csr_AcsmMapTable23_ADDR 0x217u
#define csr_ZCalCodePD_ADDR 0x317u
#define csr_CPllLockedTransCtr_ADDR 0x17u
#define csr_Prbs0GenTapDly6_ADDR 0x18u
#define csr_Seq0BDisableFlag12_ADDR 0x718u
#define csr_Seq0BDisableFlag24_ADDR 0xc18u
#define csr_Seq0BGPR24_ADDR 0x818u
#define csr_AcsmMapTable24_ADDR 0x218u
#define csr_ZCalCompSearchSeed_ADDR 0x318u
#define csr_TxDqsLeftEyeOffsetTg0_ADDR 0x19u
#define csr_Prbs0GenTapDly7_ADDR 0x19u
#define csr_Seq0BDisableFlag13_ADDR 0x719u
#define csr_Seq0BDisableFlag25_ADDR 0xc19u
#define csr_Seq0BGPR25_ADDR 0x819u
#define csr_AcsmMapTable25_ADDR 0x219u
#define csr_ZCalPUSearchSeed_ADDR 0x319u
#define csr_EnRxDqsTracking_ADDR 0x19u
#define csr_MtestMuxSel_ADDR 0x1au
#define csr_MtestMuxSelMAS_ADDR 0x1au
#define csr_Seq0BDisableFlag14_ADDR 0x71au
#define csr_Seq0BDisableFlag26_ADDR 0xc1au
#define csr_Seq0BGPR26_ADDR 0x81au
#define csr_AcsmMapTable26_ADDR 0x21au
#define csr_ZCalPDSearchSeed_ADDR 0x31au
#define csr_PhyInterruptOverride_ADDR 0x11au
#define csr_TxDqsLeftEyeOffsetTg1_ADDR 0x1bu
#define csr_Prbs0GenStateLo_ADDR 0x1bu
#define csr_Seq0BDisableFlag15_ADDR 0x71bu
#define csr_Seq0BDisableFlag27_ADDR 0xc1bu
#define csr_Seq0BGPR27_ADDR 0x81bu
#define csr_AcsmMapTable27_ADDR 0x21bu
#define csr_ZCalCompSearchGainIV_ADDR 0x31bu
#define csr_PhyInterruptEnable_ADDR 0x11bu
#define csr_Prbs0GenStateHi_ADDR 0x1cu
#define csr_Seq0BDisableFlag28_ADDR 0xc1cu
#define csr_Seq0BGPR28_ADDR 0x81cu
#define csr_Seq0BCSRUpperWrData_ADDR 0x71cu
#define csr_StartVector0b0_ADDR 0x1cu
#define csr_AcsmMapTable28_ADDR 0x21cu
#define csr_ZCalCompSearchGainTV_ADDR 0x31cu
#define csr_PclkDCACoarseBoundAC_ADDR 0x51cu
#define csr_PhyInterruptFWControl_ADDR 0x11cu
#define csr_TxDQSlew_ADDR 0x1cu
#define csr_Seq0BDisableFlag29_ADDR 0xc1du
#define csr_Seq0BGPR29_ADDR 0x81du
#define csr_Seq0BCSRUpperRdData_ADDR 0x71du
#define csr_StartVector0b1_ADDR 0x1du
#define csr_AcsmMapTable29_ADDR 0x21du
#define csr_ZCalPUSearchGainIV_ADDR 0x31du
#define csr_PclkDCACoarseBoundDB_ADDR 0xc1du
#define csr_PhyInterruptMask_ADDR 0x11du
#define csr_Seq0BDisableFlag30_ADDR 0xc1eu
#define csr_Seq0BGPR30_ADDR 0x81eu
#define csr_WaitCondUC_ADDR 0x71eu
#define csr_StartVector0b2_ADDR 0x1eu
#define csr_AcsmMapTable30_ADDR 0x21eu
#define csr_ZCalPUSearchGainTV_ADDR 0x31eu
#define csr_PclkDCAMiscCtrlAC_ADDR 0x51eu
#define csr_PclkDCAClkGaterEnAC_ADDR 0x61eu
#define csr_PhyInterruptClear_ADDR 0x11eu
#define csr_Seq0BDisableFlag31_ADDR 0xc1fu
#define csr_Seq0BGPR31_ADDR 0x81fu
#define csr_PhyMstrPMValOverride_ADDR 0x71fu
#define csr_StartVector0b3_ADDR 0x1fu
#define csr_AcsmMapTable31_ADDR 0x21fu
#define csr_ZCalPDSearchGainIV_ADDR 0x31fu
#define csr_PclkDCAMiscCtrlDB_ADDR 0xc1fu
#define csr_PclkDCAClkGaterEnDB_ADDR 0xe1fu
#define csr_PhyInterruptStatus_ADDR 0x11fu
#define csr_RxEnDlyTg0_ADDR 0x20u
#define csr_Prbs1GenModeSel_ADDR 0x20u
#define csr_Prbs0ChkModeSel_ADDR 0xe20u
#define csr_Seq0BGPR32_ADDR 0xa20u
#define csr_PIEDebugStatus_ADDR 0x720u
#define csr_StartVector0b4_ADDR 0x20u
#define csr_AcsmMapTable32_ADDR 0x220u
#define csr_ZQUpdate_ADDR 0x320u
#define csr_PorControl_ADDR 0x20u
#define csr_ACSMRunCtrl_ADDR 0x120u
#define csr_RxFifoWrInfoLn0_ADDR 0x320u
#define csr_TxDcaCtrlTg0Ln2_ADDR 0x620u
#define csr_RxEnDlyTg1_ADDR 0x21u
#define csr_Prbs1GenUiMuxSel_ADDR 0x21u
#define csr_Prbs0ChkUiMuxSel_ADDR 0xe21u
#define csr_Seq0BGPR33_ADDR 0xa21u
#define csr_DestPstate_ADDR 0x721u
#define csr_StartVector0b5_ADDR 0x21u
#define csr_AcsmMapTable33_ADDR 0x221u
#define csr_ZQCalCodePUch0_ADDR 0x321u
#define csr_ClrPORMemReset_ADDR 0x21u
#define csr_ACSMDone_ADDR 0x121u
#define csr_RxFifoWrInfoLn1_ADDR 0x321u
#define csr_TxDcaCtrlTg1Ln2_ADDR 0x621u
#define csr_TxDqsRightEyeOffsetTg0_ADDR 0x22u
#define csr_Prbs1GenTapDly0_ADDR 0x22u
#define csr_Prbs0ChkTapDly0_ADDR 0xe22u
#define csr_Seq0BGPR34_ADDR 0xa22u
#define csr_StartVector0b6_ADDR 0x22u
#define csr_AcsmMapTable34_ADDR 0x222u
#define csr_ZQCalCodePDch0_ADDR 0x322u
#define csr_MemResetL_ADDR 0x22u
#define csr_ACSMStartAddr_ADDR 0x122u
#define csr_RxFifoWrInfoLn2_ADDR 0x322u
#define csr_TxDqsRightEyeOffsetTg1_ADDR 0x23u
#define csr_Prbs1GenTapDly1_ADDR 0x23u
#define csr_Prbs0ChkTapDly1_ADDR 0xe23u
#define csr_Seq0BGPR35_ADDR 0xa23u
#define csr_StartVector0b7_ADDR 0x23u
#define csr_AcsmMapTable35_ADDR 0x223u
#define csr_ZQCalBaseCtrl_ADDR 0x323u
#define csr_ACSMStopAddr_ADDR 0x123u
#define csr_RxFifoWrInfoLn3_ADDR 0x323u
#define csr_Prbs1GenTapDly2_ADDR 0x24u
#define csr_Prbs0ChkTapDly2_ADDR 0xe24u
#define csr_DqsPreambleControl_ADDR 0x24u
#define csr_Seq0BGPR36_ADDR 0xa24u
#define csr_StartVector0b8_ADDR 0x24u
#define csr_AcsmMapTable36_ADDR 0x224u
#define csr_AcsmStartAddrXlatVal0_ADDR 0x324u
#define csr_ZQCalCodeOffsetPU_ADDR 0x324u
#define csr_CMOSxHardMacroModeSel_ADDR 0x24u
#define csr_ACSMLastAddr_ADDR 0x124u
#define csr_RxFifoWrInfoLn4_ADDR 0x324u
#define csr_Prbs1GenTapDly3_ADDR 0x25u
#define csr_Prbs0ChkTapDly3_ADDR 0xe25u
#define csr_Seq0BGPR37_ADDR 0xa25u
#define csr_StartVector0b9_ADDR 0x25u
#define csr_AcsmMapTable37_ADDR 0x225u
#define csr_AcsmStartAddrXlatVal1_ADDR 0x325u
#define csr_DbyteRxDqsModeCntrl_ADDR 0x25u
#define csr_ZQCalCodeOffsetPD_ADDR 0x325u
#define csr_RxAcVrefControl_ADDR 0x25u
#define csr_ACSMAlgaIncVal_ADDR 0x125u
#define csr_RxPowerDownLightEn_ADDR 0x25u
#define csr_Prbs1GenTapDly4_ADDR 0x26u
#define csr_Prbs0ChkTapDly4_ADDR 0xe26u
#define csr_Seq0BGPR38_ADDR 0xa26u
#define csr_StartVector0b10_ADDR 0x26u
#define csr_AcsmMapTable38_ADDR 0x226u
#define csr_AcsmStartAddrXlatVal2_ADDR 0x326u
#define csr_ZQCalCodeOvrPU_ADDR 0x326u
#define csr_MemResetLStatus_ADDR 0x26u
#define csr_ACSMAddressMask_ADDR 0x126u
#define csr_RxDFEBiasSelLn0_ADDR 0x26u
#define csr_RxClkCntl1_ADDR 0x27u
#define csr_Prbs1GenTapDly5_ADDR 0x27u
#define csr_Prbs0ChkTapDly5_ADDR 0xe27u
#define csr_Seq0BGPR39_ADDR 0xa27u
#define csr_StartVector0b11_ADDR 0x27u
#define csr_AcsmMapTable39_ADDR 0x227u
#define csr_AcsmStartAddrXlatVal3_ADDR 0x327u
#define csr_ZQCalCodeOvrPD_ADDR 0x327u
#define csr_ACSMOuterLoopRepeatCnt_ADDR 0x127u
#define csr_RxDFEBiasSelLn1_ADDR 0x27u
#define csr_ACDlyScaleGatingDisable_ADDR 0x27u
#define csr_TrainingResultsSnap_ADDR 0xd27u
#define csr_TxDqsDlyTg0_ADDR 0x28u
#define csr_Prbs1GenTapDly6_ADDR 0x28u
#define csr_Prbs0ChkTapDly6_ADDR 0xe28u
#define csr_Seq0BGPR40_ADDR 0xa28u
#define csr_Seq0BGPRPage_ADDR 0x828u
#define csr_StartVector0b12_ADDR 0x28u
#define csr_AcsmMapTable40_ADDR 0x228u
#define csr_AcsmStartAddrXlatVal4_ADDR 0x328u
#define csr_ZQCalCodePUMax_ADDR 0x328u
#define csr_ACSMCkeControl_ADDR 0x128u
#define csr_RxFifoRdInfoLn0_ADDR 0x328u
#define csr_RxDFEBiasSelLn2_ADDR 0x28u
#define csr_TxDqsDlyTg1_ADDR 0x29u
#define csr_Prbs1GenTapDly7_ADDR 0x29u
#define csr_Prbs0ChkTapDly7_ADDR 0xe29u
#define csr_Seq0BGPR41_ADDR 0xa29u
#define csr_Seq0BFixedAddrBits_ADDR 0x829u
#define csr_StartVector0b13_ADDR 0x29u
#define csr_AcsmMapTable41_ADDR 0x229u
#define csr_AcsmStartAddrXlatVal5_ADDR 0x329u
#define csr_ZQCalCodePUMin_ADDR 0x329u
#define csr_ACSMCkeStatus_ADDR 0x129u
#define csr_RxFifoRdInfoLn1_ADDR 0x329u
#define csr_RxDFEBiasSelLn3_ADDR 0x29u
#define csr_TxWckDlyTg0_ADDR 0x2au
#define csr_Prbs0ChkStateLo_ADDR 0xe2au
#define csr_Seq0BGPR42_ADDR 0xa2au
#define csr_PieDynFlagMask0_ADDR 0x82au
#define csr_StartVector0b14_ADDR 0x2au
#define csr_AcsmMapTable42_ADDR 0x22au
#define csr_AcsmStartAddrXlatVal6_ADDR 0x32au
#define csr_ZQCalCodePDMax_ADDR 0x32au
#define csr_ACSMWckEnControl_ADDR 0x12au
#define csr_RxFifoRdInfoLn2_ADDR 0x32au
#define csr_RxDFEBiasSelLn4_ADDR 0x2au
#define csr_TxWckDlyTg1_ADDR 0x2bu
#define csr_Prbs1GenStateLo_ADDR 0x2bu
#define csr_Prbs0ChkStateHi_ADDR 0xe2bu
#define csr_Seq0BGPR43_ADDR 0xa2bu
#define csr_PieDynFlagMask1_ADDR 0x82bu
#define csr_StartVector0b15_ADDR 0x2bu
#define csr_AcsmMapTable43_ADDR 0x22bu
#define csr_AcsmStartAddrXlatVal7_ADDR 0x32bu
#define csr_ZQCalCodePDMin_ADDR 0x32bu
#define csr_ACSMWckEnStatus_ADDR 0x12bu
#define csr_RxFifoRdInfoLn3_ADDR 0x32bu
#define csr_Prbs1GenStateHi_ADDR 0x2cu
#define csr_Seq0BGPR44_ADDR 0xa2cu
#define csr_PieDynFlagMask2_ADDR 0x82cu
#define csr_AcsmMapTable44_ADDR 0x22cu
#define csr_AcsmStartAddrXlatVal8_ADDR 0x32cu
#define csr_ACSMRxEnPulse_ADDR 0x12cu
#define csr_RxFifoRdInfoLn4_ADDR 0x32cu
#define csr_TxImpedanceDq_ADDR 0x2cu
#define csr_Seq0BGPR45_ADDR 0xa2du
#define csr_PieDynFlagMask3_ADDR 0x82du
#define csr_PhyInLP3_ADDR 0x2du
#define csr_AcsmMapTable45_ADDR 0x22du
#define csr_AcsmStartAddrXlatVal9_ADDR 0x32du
#define csr_ZQCalCodePUch1_ADDR 0x32du
#define csr_ACSMRxValPulse_ADDR 0x12du
#define csr_TxImpedanceDqs_ADDR 0x2du
#define csr_WrLevBits_ADDR 0x2eu
#define csr_Seq0BGPR46_ADDR 0xa2eu
#define csr_PieDynFlagSel_ADDR 0x82eu
#define csr_AcsmMapTable46_ADDR 0x22eu
#define csr_AcsmStartAddrXlatVal10_ADDR 0x32eu
#define csr_ZQCalCodePDch1_ADDR 0x32eu
#define csr_ACSMTxEnPulse_ADDR 0x12eu
#define csr_OdtImpedanceDq_ADDR 0x2eu
#define csr_Seq0BGPR47_ADDR 0xa2fu
#define csr_Seq0BPieGPRSel_ADDR 0x82fu
#define csr_AcsmMapTable47_ADDR 0x22fu
#define csr_AcsmStartAddrXlatVal11_ADDR 0x32fu
#define csr_ZCalStopClk_ADDR 0x32fu
#define csr_ACSMWrcsPulse_ADDR 0x12fu
#define csr_NeverGateDBDlyCalValClk_ADDR 0x2fu
#define csr_OdtImpedanceDqs_ADDR 0x2fu
#define csr_NeverGateACDlyCalValClk_ADDR 0x2fu
#define csr_Prbs2GenModeSel_ADDR 0x30u
#define csr_Prbs1ChkModeSel_ADDR 0xe30u
#define csr_DfiFreqXlatDestPState0_ADDR 0x730u
#define csr_AcsmMapTable48_ADDR 0x230u
#define csr_AcsmStartAddrXlatVal12_ADDR 0x330u
#define csr_DctWriteOnly_ADDR 0x30u
#define csr_DctWriteOnlyShadow_ADDR 0x30u
#define csr_ACSMRdcsPulse_ADDR 0x130u
#define csr_TxDcaCtrlTg0Ln3_ADDR 0x630u
#define csr_RxClkCntl_ADDR 0x31u
#define csr_Prbs2GenUiMuxSel_ADDR 0x31u
#define csr_Prbs1ChkUiMuxSel_ADDR 0xe31u
#define csr_DfiFreqXlatDestPState1_ADDR 0x731u
#define csr_AcsmMapTable49_ADDR 0x231u
#define csr_AcsmStartAddrXlatVal13_ADDR 0x331u
#define csr_DctWriteProt_ADDR 0x31u
#define csr_ACSMInfiniteOLRC_ADDR 0x131u
#define csr_TxDcaCtrlTg1Ln3_ADDR 0x631u
#define csr_Prbs2GenTapDly0_ADDR 0x32u
#define csr_Prbs1ChkTapDly0_ADDR 0xe32u
#define csr_DfiFreqXlatDestPState2_ADDR 0x732u
#define csr_AcsmMapTable50_ADDR 0x232u
#define csr_AcsmStartAddrXlatVal14_ADDR 0x332u
#define csr_UctWriteOnly_ADDR 0x32u
#define csr_UctWriteOnlyShadow_ADDR 0x32u
#define csr_ACSMDefaultAddr_ADDR 0x132u
#define csr_Prbs2GenTapDly1_ADDR 0x33u
#define csr_Prbs1ChkTapDly1_ADDR 0xe33u
#define csr_DfiFreqXlatDestPState3_ADDR 0x733u
#define csr_AcsmMapTable51_ADDR 0x233u
#define csr_AcsmStartAddrXlatVal15_ADDR 0x333u
#define csr_UctWriteProt_ADDR 0x33u
#define csr_ACSMDefaultCs_ADDR 0x133u
#define csr_Prbs2GenTapDly2_ADDR 0x34u
#define csr_Prbs1ChkTapDly2_ADDR 0xe34u
#define csr_DfiFreqXlatDestPState4_ADDR 0x734u
#define csr_AcsmMapTable52_ADDR 0x234u
#define csr_AcsmStartAddrXlatVal16_ADDR 0x334u
#define csr_UctDatWriteOnly_ADDR 0x34u
#define csr_UctDatWriteOnlyShadow_ADDR 0x34u
#define csr_ACSMStaticCtrl_ADDR 0x134u
#define csr_Prbs2GenTapDly3_ADDR 0x35u
#define csr_Prbs1ChkTapDly3_ADDR 0xe35u
#define csr_DfiFreqXlatDestPState5_ADDR 0x735u
#define csr_AcsmMapTable53_ADDR 0x235u
#define csr_AcsmStartAddrXlatVal17_ADDR 0x335u
#define csr_NeverGateCsrClock_ADDR 0x35u
#define csr_UctDatWriteProt_ADDR 0x35u
#define csr_ACSMWckWriteStaticLoPulse_ADDR 0x135u
#define csr_Prbs2GenTapDly4_ADDR 0x36u
#define csr_Prbs1ChkTapDly4_ADDR 0xe36u
#define csr_DfiFreqXlatDestPState6_ADDR 0x736u
#define csr_AcsmMapTable54_ADDR 0x236u
#define csr_AcsmStartAddrXlatVal18_ADDR 0x336u
#define csr_NeverGateAcCsrClock_ADDR 0x36u
#define csr_UctlErr_ADDR 0x36u
#define csr_ACSMWckWriteStaticHiPulse_ADDR 0x136u
#define csr_Prbs2GenTapDly5_ADDR 0x37u
#define csr_Prbs1ChkTapDly5_ADDR 0xe37u
#define csr_DfiFreqXlatDestPState7_ADDR 0x737u
#define csr_AcsmMapTable55_ADDR 0x237u
#define csr_AcsmStartAddrXlatVal19_ADDR 0x337u
#define csr_DfiCfgRdDataValidTicks_ADDR 0x37u
#define csr_ACSMWckWriteTogglePulse_ADDR 0x137u
#define csr_Prbs2GenTapDly6_ADDR 0x38u
#define csr_Prbs1ChkTapDly6_ADDR 0xe38u
#define csr_DfiFreqXlatDestPState8_ADDR 0x738u
#define csr_Seq0BResetFixedAddrBits_ADDR 0x938u
#define csr_AcsmMapTable56_ADDR 0x238u
#define csr_AcsmStartAddrXlatVal20_ADDR 0x338u
#define csr_ACSMWckWriteFastTogglePulse_ADDR 0x138u
#define csr_Prbs2GenTapDly7_ADDR 0x39u
#define csr_Prbs1ChkTapDly7_ADDR 0xe39u
#define csr_DfiFreqXlatDestPState9_ADDR 0x739u
#define csr_AcsmMapTable57_ADDR 0x239u
#define csr_AcsmStartAddrXlatVal21_ADDR 0x339u
#define csr_RxModeCtlRxReplica_ADDR 0x39u
#define csr_DisableHMRdSpeedUp_ADDR 0x39u
#define csr_ACSMWckReadStaticLoPulse_ADDR 0x139u
#define csr_Prbs1ChkStateLo_ADDR 0xe3au
#define csr_DfiFreqXlatDestPState10_ADDR 0x73au
#define csr_AcsmMapTable58_ADDR 0x23au
#define csr_AcsmStartAddrXlatVal22_ADDR 0x33au
#define csr_OverrideHMRdSpeedUp_ADDR 0x3au
#define csr_ACSMWckReadStaticHiPulse_ADDR 0x13au
#define csr_Prbs2GenStateLo_ADDR 0x3bu
#define csr_Prbs1ChkStateHi_ADDR 0xe3bu
#define csr_DfiFreqXlatDestPState11_ADDR 0x73bu
#define csr_AcsmMapTable59_ADDR 0x23bu
#define csr_AcsmStartAddrXlatVal23_ADDR 0x33bu
#define csr_ACSMWckReadTogglePulse_ADDR 0x13bu
#define csr_Prbs2GenStateHi_ADDR 0x3cu
#define csr_DfiFreqXlatDestPState12_ADDR 0x73cu
#define csr_AcsmMapTable60_ADDR 0x23cu
#define csr_AcsmStartAddrXlatVal24_ADDR 0x33cu
#define csr_ACSMWckReadFastTogglePulse_ADDR 0x13cu
#define csr_RxDQSSeVrefDAC0_ADDR 0x3cu
#define csr_DfiFreqXlatDestPState13_ADDR 0x73du
#define csr_AcsmMapTable61_ADDR 0x23du
#define csr_AcsmStartAddrXlatVal25_ADDR 0x33du
#define csr_ACSMWckFreqSwStaticLoPulse_ADDR 0x13du
#define csr_DfiFreqXlatDestPState14_ADDR 0x73eu
#define csr_AcsmMapTable62_ADDR 0x23eu
#define csr_AcsmStartAddrXlatVal26_ADDR 0x33eu
#define csr_RxGainCurrAdjRxReplica_ADDR 0x3eu
#define csr_ACSMWckFreqSwStaticHiPulse_ADDR 0x13eu
#define csr_RxDQSCtrl_ADDR 0x3eu
#define csr_TtcfControl_ADDR 0x3fu
#define csr_DfiFreqXlatDestPState15_ADDR 0x73fu
#define csr_AcsmMapTable63_ADDR 0x23fu
#define csr_AcsmStartAddrXlatVal27_ADDR 0x33fu
#define csr_ACSMWckFreqSwTogglePulse_ADDR 0x13fu
#define csr_TxDQDcaMode_ADDR 0x3fu
#define csr_NeverGateACDlyScaleValClk_ADDR 0x3fu
#define csr_Prbs2ChkModeSel_ADDR 0xe40u
#define csr_AcsmStartAddrXlatVal28_ADDR 0x340u
#define csr_PPTTrainSetup_ADDR 0x40u
#define csr_ACSMWckFreqSwFastTogglePulse_ADDR 0x140u
#define csr_Dfi0DebugControl_ADDR 0x40u
#define csr_TxModeCtlDQLn0_ADDR 0x40u
#define csr_TxDcaCtrlTg0Ln4_ADDR 0x640u
#define csr_HMPclkPtrInitVal_ADDR 0x40u
#define csr_Prbs2ChkUiMuxSel_ADDR 0xe41u
#define csr_AcsmStartAddrXlatVal29_ADDR 0x341u
#define csr_PhyMstrFreqOverride_ADDR 0x41u
#define csr_ACSMWckFreeRunMode_ADDR 0x141u
#define csr_Dfi0DebugCapture0_ADDR 0x41u
#define csr_TxModeCtlDQLn1_ADDR 0x41u
#define csr_TxDcaCtrlTg1Ln4_ADDR 0x641u
#define csr_Prbs2ChkTapDly0_ADDR 0xe42u
#define csr_AcsmStartAddrXlatVal30_ADDR 0x342u
#define csr_ACSMLowSpeedClockEnable_ADDR 0x142u
#define csr_Dfi0DebugCapture1_ADDR 0x42u
#define csr_TxModeCtlDQLn2_ADDR 0x42u
#define csr_Prbs2ChkTapDly1_ADDR 0xe43u
#define csr_AcsmStartAddrXlatVal31_ADDR 0x343u
#define csr_Dfi0DebugPerfCtrEn_ADDR 0x43u
#define csr_TxModeCtlDQLn3_ADDR 0x43u
#define csr_Prbs2ChkTapDly2_ADDR 0xe44u
#define csr_AcsmStartAddrXlatVal32_ADDR 0x344u
#define csr_ACSMLowSpeedClockDelay_ADDR 0x144u
#define csr_Dfi0DebugPerfCtr_ADDR 0x44u
#define csr_TxModeCtlDQLn4_ADDR 0x44u
#define csr_Prbs2ChkTapDly3_ADDR 0xe45u
#define csr_AcsmStartAddrXlatVal33_ADDR 0x345u
#define csr_ACSMRptCntOverride_ADDR 0x145u
#define csr_TxModeCtlDQS_ADDR 0x45u
#define csr_Prbs2ChkTapDly4_ADDR 0xe46u
#define csr_AcsmStartAddrXlatVal34_ADDR 0x346u
#define csr_ACSMRptCntDbl_ADDR 0x146u
#define csr_DxRxPowerDownLn0_ADDR 0x46u
#define csr_ACReserved_ADDR 0x46u
#define csr_Prbs2ChkTapDly5_ADDR 0xe47u
#define csr_AcsmStartAddrXlatVal35_ADDR 0x347u
#define csr_LcdlCalControl_ADDR 0x47u
#define csr_ACSMParityStatus_ADDR 0x147u
#define csr_DxRxPowerDownLn1_ADDR 0x47u
#define csr_ACReservedP_ADDR 0x47u
#define csr_Prbs2ChkTapDly6_ADDR 0xe48u
#define csr_AcsmStartAddrXlatVal36_ADDR 0x348u
#define csr_Dfi1DebugControl_ADDR 0x48u
#define csr_DxRxPowerDownLn2_ADDR 0x48u
#define csr_Prbs2ChkTapDly7_ADDR 0xe49u
#define csr_AcsmStartAddrXlatVal37_ADDR 0x349u
#define csr_DfiInitComplete_ADDR 0x49u
#define csr_Dfi1DebugCapture0_ADDR 0x49u
#define csr_NeverGateTrainCntrClk_ADDR 0x49u
#define csr_DxRxPowerDownLn3_ADDR 0x49u
#define csr_Prbs2ChkStateLo_ADDR 0xe4au
#define csr_AcsmStartAddrXlatVal38_ADDR 0x34au
#define csr_Dfi1DebugCapture1_ADDR 0x4au
#define csr_DxRxPowerDownLn4_ADDR 0x4au
#define csr_Prbs2ChkStateHi_ADDR 0xe4bu
#define csr_AcsmStartAddrXlatVal39_ADDR 0x34bu
#define csr_Dfi1DebugPerfCtrEn_ADDR 0x4bu
#define csr_DxRxPowerDownDQS_ADDR 0x4bu
#define csr_AcsmStartAddrXlatVal40_ADDR 0x34cu
#define csr_Dfi1DebugPerfCtr_ADDR 0x4cu
#define csr_AcsmStartAddrXlatVal41_ADDR 0x34du
#define csr_ACParityInvert_ADDR 0x4du
#define csr_DBYTEParityInvert_ADDR 0x4du
#define csr_DRTUBParityInvert_ADDR 0x4du
#define csr_INITENGParityInvert_ADDR 0x4du
#define csr_APBONLYParityInvert_ADDR 0x4du
#define csr_MASTERParityInvert_ADDR 0x4du
#define csr_PPGCParityInvert_ADDR 0x4du
#define csr_HMACParityInvert_ADDR 0x4du
#define csr_HMZCALParityInvert_ADDR 0x4du
#define csr_ZCALParityInvert_ADDR 0x4du
#define csr_HMMASParityInvert_ADDR 0x4du
#define csr_HMDBYTEParityInvert_ADDR 0x4du
#define csr_AcsmStartAddrXlatVal42_ADDR 0x34eu
#define csr_UCParityInvert_ADDR 0x4eu
#define csr_AcsmStartAddrXlatVal43_ADDR 0x34fu
#define csr_Seq0BCntr0_ADDR 0x950u
#define csr_AcsmStartAddrXlatVal44_ADDR 0x350u
#define csr_WaitCondAPB_ADDR 0x50u
#define csr_TxDcaCtrlTTg0_ADDR 0x550u
#define csr_Seq0BCntr1_ADDR 0x951u
#define csr_AcsmStartAddrXlatVal45_ADDR 0x351u
#define csr_PIERdDataValidTicks_ADDR 0x51u
#define csr_DfiMode_ADDR 0x51u
#define csr_TxDcaCtrlTTg1_ADDR 0x551u
#define csr_MtestPgmInfo_ADDR 0x52u
#define csr_Seq0BCntr2_ADDR 0x952u
#define csr_AcsmStartAddrXlatVal46_ADDR 0x352u
#define csr_UCRdDataValidTicks_ADDR 0x52u
#define csr_Seq0BCntr3_ADDR 0x953u
#define csr_AcsmStartAddrXlatVal47_ADDR 0x353u
#define csr_Seq0BCntr0Threshold_ADDR 0x954u
#define csr_AcsmStartAddrXlatVal48_ADDR 0x354u
#define csr_PMIEnable_ADDR 0x54u
#define csr_Seq0BCntr1Threshold_ADDR 0x955u
#define csr_AcsmStartAddrXlatVal49_ADDR 0x355u
#define csr_PhyTID_ADDR 0x55u
#define csr_Seq0BCntr2Threshold_ADDR 0x956u
#define csr_AcsmStartAddrXlatVal50_ADDR 0x356u
#define csr_Seq0BCntr3Threshold_ADDR 0x957u
#define csr_AcsmStartAddrXlatVal51_ADDR 0x357u
#define csr_Seq0BCntrCtrl_ADDR 0x958u
#define csr_AcsmStartAddrXlatVal52_ADDR 0x358u
#define csr_AcsmStartAddrXlatVal53_ADDR 0x359u
#define csr_DbyteRxEnTrain_ADDR 0x59u
#define csr_AcsmStartAddrXlatVal54_ADDR 0x35au
#define csr_Dfi0Status_ADDR 0x5au
#define csr_AcsmStartAddrXlatVal55_ADDR 0x35bu
#define csr_Dfi1Status_ADDR 0x5bu
#define csr_AcsmStartAddrXlatVal56_ADDR 0x35cu
#define csr_AcsmStartAddrXlatVal57_ADDR 0x35du
#define csr_RdfPtrChkControl_ADDR 0x5du
#define csr_RdfPtrChkStatusWptrT_ADDR 0x15du
#define csr_RdfPtrChkStatusWptrC_ADDR 0x25du
#define csr_RdfPtrChkStatusRptr_ADDR 0x35du
#define csr_AcsmStartAddrXlatVal58_ADDR 0x35eu
#define csr_AcsmStartAddrXlatVal59_ADDR 0x35fu
#define csr_DxRxStandbyEn_ADDR 0x5fu
#define csr_RDqRDqsCntrl_ADDR 0x15fu
#define csr_TxDqLeftEyeOffsetTg0_ADDR 0x60u
#define csr_AcsmStartAddrXlatVal60_ADDR 0x360u
#define csr_TxDcaCtrlCTg0_ADDR 0x560u
#define csr_PclkDCACodeAC0_ADDR 0x660u
#define csr_PclkDCDOffsetAC0_ADDR 0x560u
#define csr_TxDqLeftEyeOffsetTg1_ADDR 0x61u
#define csr_AcsmStartAddrXlatVal61_ADDR 0x361u
#define csr_HMLcdlStatusSel_ADDR 0x61u
#define csr_TxDcaCtrlCTg1_ADDR 0x561u
#define csr_PclkDCACodeAC1_ADDR 0x661u
#define csr_PclkDCDOffsetAC1_ADDR 0x561u
#define csr_AcsmStartAddrXlatVal62_ADDR 0x362u
#define csr_HMLcdlStatus_ADDR 0x62u
#define csr_TxDqRightEyeOffsetTg0_ADDR 0x63u
#define csr_AcsmStartAddrXlatVal63_ADDR 0x363u
#define csr_HMTxLcdlSeed_ADDR 0x63u
#define csr_TxDqRightEyeOffsetTg1_ADDR 0x64u
#define csr_HMRxLcdlSeed_ADDR 0x64u
#define csr_HMDBYTELcdlCalDeltaStepEn_ADDR 0x65u
#define csr_HMACLcdlCalDeltaStepEn_ADDR 0x65u
#define csr_TrainingCntrSnap_ADDR 0x65u
#define csr_LcdlMonitorCtl_ADDR 0x66u
#define csr_DfiHandshakeDelays0_ADDR 0x66u
#define csr_DtsmErrCountSnap_ADDR 0x66u
#define csr_HMDBYTELcdlCalDeltaMM_ADDR 0x67u
#define csr_HMACLcdlCalDeltaMM_ADDR 0x67u
#define csr_DFIPHYUPD0_ADDR 0x67u
#define csr_DtsmGoodCountSnap_ADDR 0x67u
#define csr_RxClkTLeftEyeOffsetTg0_ADDR 0x68u
#define csr_TxACDcaModeLn0_ADDR 0x68u
#define csr_DfiLpCtrlEn0_ADDR 0x68u
#define csr_RxClkTLeftEyeOffsetTg1_ADDR 0x69u
#define csr_TxACDcaModeLn1_ADDR 0x69u
#define csr_DfiLpDataEn0_ADDR 0x69u
#define csr_RxClkTRightEyeOffsetTg0_ADDR 0x6au
#define csr_DynOdtEnCntrl0_ADDR 0x6au
#define csr_TxModeCtlAC_ADDR 0x6au
#define csr_RxClkTRightEyeOffsetTg1_ADDR 0x6bu
#define csr_DfiRespHandshakeDelays0_ADDR 0x6bu
#define csr_RxClkCLeftEyeOffsetTg0_ADDR 0x6cu
#define csr_RxClkCLeftEyeOffsetTg1_ADDR 0x6du
#define csr_TxSlewAC_ADDR 0x6du
#define csr_RxClkCRightEyeOffsetTg0_ADDR 0x6eu
#define csr_PUBMODE_ADDR 0x6eu
#define csr_RxClkCRightEyeOffsetTg1_ADDR 0x6fu
#define csr_RxOffsetSelEvenSLn0_ADDR 0x70u
#define csr_RxDcaCtrlTTg0_ADDR 0x570u
#define csr_TxImpedanceAC_ADDR 0x70u
#define csr_DllTrainParam_ADDR 0x71u
#define csr_RxOffsetSelEvenSLn1_ADDR 0x71u
#define csr_RxDcaCtrlTTg1_ADDR 0x571u
#define csr_TxAcDcaCtrl0_ADDR 0x71u
#define csr_HwtLpCsEnA_ADDR 0x72u
#define csr_RxFifoVisibility_ADDR 0x72u
#define csr_RxOffsetSelEvenSLn2_ADDR 0x72u
#define csr_TxAcDcaCtrl1_ADDR 0x72u
#define csr_HwtLpCsEnB_ADDR 0x73u
#define csr_RxFifoContents_ADDR 0x73u
#define csr_RxOffsetSelEvenSLn3_ADDR 0x73u
#define csr_HwtLpCsEnBypass_ADDR 0x174u
#define csr_TrainingCntr_ADDR 0x74u
#define csr_RxOffsetSelEvenSLn4_ADDR 0x74u
#define csr_WckDiffCtl_ADDR 0x75u
#define csr_RxOffsetSelOddSLn0_ADDR 0x75u
#define csr_RxOffsetSelOddSLn1_ADDR 0x76u
#define csr_HwtCtrl_ADDR 0x77u
#define csr_PptRxClkInfo_ADDR 0x77u
#define csr_RxOffsetSelOddSLn2_ADDR 0x77u
#define csr_RxDigStrbDlyTg0_ADDR 0x78u
#define csr_DllControl_ADDR 0x78u
#define csr_RxOffsetSelOddSLn3_ADDR 0x78u
#define csr_RxDigStrbDlyTg1_ADDR 0x79u
#define csr_PulseDllUpdatePhase_ADDR 0x79u
#define csr_ACPulseDllUpdatePhase_ADDR 0x79u
#define csr_RxOffsetSelOddSLn4_ADDR 0x79u
#define csr_OdtImpedanceAC_ADDR 0x79u
#define csr_TxDqDlyTg0_ADDR 0x7au
#define csr_HwtControlOvr_ADDR 0x7au
#define csr_RxModeX8Sel_ADDR 0x7au
#define csr_TxDqDlyTg1_ADDR 0x7bu
#define csr_SingleEndedMode_ADDR 0x7cu
#define csr_RxReplicaLcdlStatus_ADDR 0x67cu
#define csr_ScratchPadAC_ADDR 0x7du
#define csr_ScratchPadDBYTE_ADDR 0x7du
#define csr_ScratchPadDRTUB_ADDR 0x7du
#define csr_ScratchPadINITENG_ADDR 0x7du
#define csr_ScratchPadAPBONLY_ADDR 0x7du
#define csr_ScratchPadMASTER_ADDR 0x7du
#define csr_ScratchPadPPGC_ADDR 0x7du
#define csr_ScratchPadHMAC_ADDR 0x7du
#define csr_ScratchPadHMZCAL_ADDR 0x7du
#define csr_ScratchPadZCAL_ADDR 0x7du
#define csr_ScratchPadHMMAS_ADDR 0x7du
#define csr_ScratchPadHMDBYTE_ADDR 0x7du
#define csr_HwtControlVal_ADDR 0x7eu
#define csr_ATestMode_ADDR 0x7fu
#define csr_UcclkHclkEnables_ADDR 0x80u
#define csr_Dq0LnSel_ADDR 0x80u
#define csr_AcCoreLoopBackMode_ADDR 0x80u
#define csr_ForceHWTClkGaterEnables_ADDR 0x80u
#define csr_RxDcaCtrlCTg0_ADDR 0x580u
#define csr_Dq1LnSel_ADDR 0x81u
#define csr_RxDcaCtrlCTg1_ADDR 0x581u
#define csr_Dq2LnSel_ADDR 0x82u
#define csr_ArcEccIndications_ADDR 0x82u
#define csr_RxAcAttenCtrlLn0_ADDR 0x82u
#define csr_Dq3LnSel_ADDR 0x83u
#define csr_ArcIccmSbErrCtr_ADDR 0x83u
#define csr_RxAcAttenCtrlLn1_ADDR 0x83u
#define csr_LcdlTstPhase_ADDR 0x84u
#define csr_LcdlTstCtrl_ADDR 0x884u
#define csr_Dq4LnSel_ADDR 0x84u
#define csr_ArcDccmSbErrCtr_ADDR 0x84u
#define csr_Dq5LnSel_ADDR 0x85u
#define csr_ArcSbCtrEnables_ADDR 0x85u
#define csr_RxReplicaLcdlDbgCntl2_ADDR 0x185u
#define csr_RtrnModeMask1_ADDR 0x986u
#define csr_Dq6LnSel_ADDR 0x86u
#define csr_AcDigStrobeGenSel_ADDR 0x86u
#define csr_ArcPmuEccCtl_ADDR 0x86u
#define csr_RtrnModeMask1s1_ADDR 0x987u
#define csr_Dq7LnSel_ADDR 0x87u
#define csr_AcDigStrobePat_ADDR 0x87u
#define csr_HMRxReplicaLcdlSeed_ADDR 0x87u
#define csr_Dq8LnSel_ADDR 0x88u
#define csr_AcOdtEn_ADDR 0x88u
#define csr_RxReplicaLcdlCalPhase_ADDR 0x188u
#define csr_StartDCCMClear_ADDR 0x88u
#define csr_AsyncDbyteTxMode_ADDR 0x89u
#define csr_AcRxStrobeEnPat_ADDR 0x89u
#define csr_RxReplicaLcdlCalCtrl_ADDR 0x189u
#define csr_DCCMClearRunning_ADDR 0x89u
#define csr_AsyncDbyteRxMode_ADDR 0x8au
#define csr_ACSMNopAddr_ADDR 0x18au
#define csr_AcsmStopAddrXlatVal0_ADDR 0x38bu
#define csr_PState_ADDR 0x8bu
#define csr_AsyncDbyteTxEn_ADDR 0x8bu
#define csr_AcsmStopAddrXlatVal1_ADDR 0x38cu
#define csr_AsyncDbyteTxData_ADDR 0x8cu
#define csr_AcsmStopAddrXlatVal2_ADDR 0x38du
#define csr_AsyncDbyteRxData_ADDR 0x8du
#define csr_TxDiffDcaMode_ADDR 0x8du
#define csr_AcsmStopAddrXlatVal3_ADDR 0x38eu
#define csr_SelDbCurDlyTmngInfo_ADDR 0x8eu
#define csr_AcsmStopAddrXlatVal4_ADDR 0x38fu
#define csr_ATxDlySelect_ADDR 0x8fu
#define csr_AcsmStopAddrXlatVal5_ADDR 0x390u
#define csr_MapCA0toDfi_ADDR 0x90u
#define csr_AcsmStopAddrXlatVal6_ADDR 0x391u
#define csr_MapCA1toDfi_ADDR 0x91u
#define csr_DxCoreLoopBackMode_ADDR 0x91u
#define csr_PclkDCALcdlCalCtrl_ADDR 0x591u
#define csr_AcsmStopAddrXlatVal7_ADDR 0x392u
#define csr_DlyTestCntRingOscSelDX_ADDR 0x692u
#define csr_DlyTestCntRingOscSelACX_ADDR 0x592u
#define csr_MapCA2toDfi_ADDR 0x92u
#define csr_DxLoopBackEn_ADDR 0x92u
#define csr_AcsmStopAddrXlatVal8_ADDR 0x393u
#define csr_MapCA3toDfi_ADDR 0x93u
#define csr_AcsmStopAddrXlatVal9_ADDR 0x394u
#define csr_MapCA4toDfi_ADDR 0x94u
#define csr_DxDigStrobeGenSel_ADDR 0x94u
#define csr_AcsmStopAddrXlatVal10_ADDR 0x395u
#define csr_MapCA5toDfi_ADDR 0x95u
#define csr_DxDigStrobePat_ADDR 0x95u
#define csr_AcsmStopAddrXlatVal11_ADDR 0x396u
#define csr_MapCA6toDfi_ADDR 0x96u
#define csr_DxRxStrobeEnPatWck_ADDR 0x96u
#define csr_AcsmStopAddrXlatVal12_ADDR 0x397u
#define csr_DxOdtEn_ADDR 0x97u
#define csr_AcsmStopAddrXlatVal13_ADDR 0x398u
#define csr_DxPDsampleDIFF_ADDR 0x98u
#define csr_AcsmStopAddrXlatVal14_ADDR 0x399u
#define csr_MicroReset_ADDR 0x99u
#define csr_PIEMicroReset_ADDR 0x99u
#define csr_RxClkTrkErr00_ADDR 0x99u
#define csr_AcsmStopAddrXlatVal15_ADDR 0x39au
#define csr_MicroResetPIEEn_ADDR 0x9au
#define csr_AcsmStopAddrXlatVal16_ADDR 0x39bu
#define csr_ClearPIEStallToMicro_ADDR 0x9bu
#define csr_AcsmStopAddrXlatVal17_ADDR 0x39cu
#define csr_PIEMicroStallDelay_ADDR 0x9cu
#define csr_AcsmStopAddrXlatVal18_ADDR 0x39du
#define csr_AcsmStopAddrXlatVal19_ADDR 0x39eu
#define csr_PptInfoSel_ADDR 0x9eu
#define csr_AcsmStopAddrXlatVal20_ADDR 0x39fu
#define csr_Wck2DqoPptInfo_ADDR 0x9fu
#define csr_RxFifoInit_ADDR 0xa0u
#define csr_PpgcChkFltCfg0_ADDR 0xea0u
#define csr_AcsmStopAddrXlatVal21_ADDR 0x3a0u
#define csr_Dqs2DqPptInfo_ADDR 0xa0u
#define csr_AsyncAcTxMode_ADDR 0xa0u
#define csr_RxReplicaPathPhase0_ADDR 0x2a0u
#define csr_RxDFETap1SelTg0Ln0_ADDR 0xa0u
#define csr_PpgcChkFltCfg1_ADDR 0xea1u
#define csr_AcsmStopAddrXlatVal22_ADDR 0x3a1u
#define csr_PptRxDqsTrackInfo_ADDR 0xa1u
#define csr_AsyncAcRxMode_ADDR 0xa1u
#define csr_RxReplicaPathPhase1_ADDR 0x2a1u
#define csr_RxDFETap1SelTg1Ln0_ADDR 0xa1u
#define csr_ClockingCtrl_ADDR 0xa2u
#define csr_PpgcChkFltCfg2_ADDR 0xea2u
#define csr_AcsmStopAddrXlatVal23_ADDR 0x3a2u
#define csr_PptRxEnEvnt_ADDR 0xa2u
#define csr_AsyncAcTxEn_ADDR 0xa2u
#define csr_RxReplicaPathPhase2_ADDR 0x2a2u
#define csr_PhyPipeConfig_ADDR 0xa3u
#define csr_AcsmStopAddrXlatVal24_ADDR 0x3a3u
#define csr_PptCtlStatic_ADDR 0xa3u
#define csr_AsyncAcTxData_ADDR 0xa3u
#define csr_RxReplicaPathPhase3_ADDR 0x2a3u
#define csr_PhyConfig_ADDR 0xa4u
#define csr_PpgcChkMskPat0_ADDR 0xea4u
#define csr_AcsmStopAddrXlatVal25_ADDR 0x3a4u
#define csr_PptCtlDyn_ADDR 0xa4u
#define csr_RxReplicaPathPhase4_ADDR 0x2a4u
#define csr_RxDFETap2SelTg0Ln0_ADDR 0xa4u
#define csr_PpgcChkMskPat1_ADDR 0xea5u
#define csr_AcsmStopAddrXlatVal26_ADDR 0x3a5u
#define csr_AsyncAcRxData_ADDR 0xa5u
#define csr_RxTrainPattern8BitMode_ADDR 0xa5u
#define csr_LP5Mode_ADDR 0xa5u
#define csr_RxDFETap2SelTg1Ln0_ADDR 0xa5u
#define csr_ForceClkDisable_ADDR 0xa6u
#define csr_PpgcChkMskPat2_ADDR 0xea6u
#define csr_AcsmStopAddrXlatVal27_ADDR 0x3a6u
#define csr_RxTrainPatternEnable_ADDR 0xa6u
#define csr_ForceClkGaterEnables_ADDR 0xa6u
#define csr_PpgcChkMskPat3_ADDR 0xea7u
#define csr_TrainingParam_ADDR 0xa7u
#define csr_AcsmStopAddrXlatVal28_ADDR 0x3a7u
#define csr_SnoopCntrl_ADDR 0x1a7u
#define csr_AcsmStopAddrXlatVal29_ADDR 0x3a8u
#define csr_ATestPrbsErrCntSEC0_ADDR 0x1a8u
#define csr_ACSMParityInvert_ADDR 0x1a8u
#define csr_AcsmPsIndx_ADDR 0x1a9u
#define csr_AcsmStopAddrXlatVal30_ADDR 0x3a9u
#define csr_ATestPrbsErrCntSEC1_ADDR 0x1a9u
#define csr_D5Mode_ADDR 0xa9u
#define csr_AcsmDynPtrCtrl_ADDR 0x1aau
#define csr_AcsmStopAddrXlatVal31_ADDR 0x3aau
#define csr_AcsmStopAddrXlatVal32_ADDR 0x3abu
#define csr_ReservedATO_ADDR 0x3abu
#define csr_CaBusTriEn_ADDR 0xabu
#define csr_AcsmStopAddrXlatVal33_ADDR 0x3acu
#define csr_AcLnDisable_ADDR 0xacu
#define csr_RxReplicaCtl00_ADDR 0x2acu
#define csr_AcsmStopAddrXlatVal34_ADDR 0x3adu
#define csr_DfiClkAcLnDis_ADDR 0xadu
#define csr_RxReplicaCtl01_ADDR 0x2adu
#define csr_AcsmStopAddrXlatVal35_ADDR 0x3aeu
#define csr_PClkAcLnDis_ADDR 0xaeu
#define csr_RxReplicaCtl02_ADDR 0x2aeu
#define csr_AcsmStopAddrXlatVal36_ADDR 0x3afu
#define csr_AcLcdlCalPhDetOut_ADDR 0xafu
#define csr_RxReplicaCtl03_ADDR 0x2afu
#define csr_DtsmByteCtrl0_ADDR 0xb0u
#define csr_RxFifoInterruptControl_ADDR 0xeb0u
#define csr_AcsmStopAddrXlatVal37_ADDR 0x3b0u
#define csr_RxDFETap1SelTg0Ln1_ADDR 0xb0u
#define csr_DtsmByteCtrl1_ADDR 0xb1u
#define csr_AcsmStopAddrXlatVal38_ADDR 0x3b1u
#define csr_RxDFETap1SelTg1Ln1_ADDR 0xb1u
#define csr_TxChkDataSelects_ADDR 0xb2u
#define csr_AcsmStopAddrXlatVal39_ADDR 0x3b2u
#define csr_DtsmGateInc_ADDR 0xb3u
#define csr_AcsmStopAddrXlatVal40_ADDR 0x3b3u
#define csr_DtsmGateDec_ADDR 0xb4u
#define csr_AcsmStopAddrXlatVal41_ADDR 0x3b4u
#define csr_RxDFETap2SelTg0Ln1_ADDR 0xb4u
#define csr_DtsmLaneCtrl0_ADDR 0xb5u
#define csr_AcsmStopAddrXlatVal42_ADDR 0x3b5u
#define csr_MasUpdGoodCtr_ADDR 0xb5u
#define csr_RxDFETap2SelTg1Ln1_ADDR 0xb5u
#define csr_DtsmCmpCount_ADDR 0xb6u
#define csr_AcsmStopAddrXlatVal43_ADDR 0x3b6u
#define csr_PhyUpd0GoodCtr_ADDR 0xb6u
#define csr_DtsmErrCount_ADDR 0xb7u
#define csr_AcsmStopAddrXlatVal44_ADDR 0x3b7u
#define csr_PhyUpd1GoodCtr_ADDR 0xb7u
#define csr_DtsmGoodCount_ADDR 0xb8u
#define csr_AcsmStopAddrXlatVal45_ADDR 0x3b8u
#define csr_AcPDsampleSEC0_ADDR 0x1b8u
#define csr_CtlUpd0GoodCtr_ADDR 0xb8u
#define csr_DtsmGoodBar_ADDR 0xb9u
#define csr_AcsmStopAddrXlatVal46_ADDR 0x3b9u
#define csr_AcPDsampleSEC1_ADDR 0x1b9u
#define csr_CtlUpd1GoodCtr_ADDR 0xb9u
#define csr_DtsmErrBar_ADDR 0xbau
#define csr_AcsmStopAddrXlatVal47_ADDR 0x3bau
#define csr_MasUpdFailCtr_ADDR 0xbau
#define csr_DtsmCountClears_ADDR 0xbbu
#define csr_AcsmStopAddrXlatVal48_ADDR 0x3bbu
#define csr_PhyUpd0FailCtr_ADDR 0xbbu
#define csr_DtsmGoodThldXingInd_ADDR 0xbcu
#define csr_AcsmStopAddrXlatVal49_ADDR 0x3bcu
#define csr_PhyUpd1FailCtr_ADDR 0xbcu
#define csr_DtsmErrThldXingInd_ADDR 0xbdu
#define csr_AcsmStopAddrXlatVal50_ADDR 0x3bdu
#define csr_PhyPerfCtrEnable_ADDR 0xbdu
#define csr_TrainingIncDecDtsmEn_ADDR 0xbeu
#define csr_AcsmStopAddrXlatVal51_ADDR 0x3beu
#define csr_DtsmErrCountNZ_ADDR 0x9bfu
#define csr_AcsmStopAddrXlatVal52_ADDR 0x3bfu
#define csr_RdfPtrChkAtRdEventMargin_ADDR 0xec0u
#define csr_AcsmStopAddrXlatVal53_ADDR 0x3c0u
#define csr_RxDFETap1SelTg0Ln2_ADDR 0xc0u
#define csr_AcsmStopAddrXlatVal54_ADDR 0x3c1u
#define csr_RxDFETap1SelTg1Ln2_ADDR 0xc1u
#define csr_AcsmStopAddrXlatVal55_ADDR 0x3c2u
#define csr_AcsmStopAddrXlatVal56_ADDR 0x3c3u
#define csr_AcsmStopAddrXlatVal57_ADDR 0x3c4u
#define csr_RxDFETap2SelTg0Ln2_ADDR 0xc4u
#define csr_AcsmStopAddrXlatVal58_ADDR 0x3c5u
#define csr_RxDFETap2SelTg1Ln2_ADDR 0xc5u
#define csr_AcsmStopAddrXlatVal59_ADDR 0x3c6u
#define csr_AcsmStopAddrXlatVal60_ADDR 0x3c7u
#define csr_AcsmStopAddrXlatVal61_ADDR 0x3c8u
#define csr_DqRxVrefDac_ADDR 0xc8u
#define csr_AcsmStopAddrXlatVal62_ADDR 0x3c9u
#define csr_AcsmStopAddrXlatVal63_ADDR 0x3cau
#define csr_AcPDsampleDIFF_ADDR 0x1cau
#define csr_RxDFETap1SelTg0Ln3_ADDR 0xd0u
#define csr_DlyTestRingSelDX_ADDR 0x6d1u
#define csr_RxDFETap1SelTg1Ln3_ADDR 0xd1u
#define csr_DlyTestRingSelACX_ADDR 0x5d2u
#define csr_DlyTestCntDfiClkIVHM_ADDR 0x5d3u
#define csr_DlyTestCntDfiClkHM_ADDR 0x5d4u
#define csr_RxDFETap2SelTg0Ln3_ADDR 0xd4u
#define csr_DlyTestCntRingOsc_ADDR 0x5d5u
#define csr_RxReplicaLcdlPh1UI2UI_ADDR 0xd5u
#define csr_RxDFETap2SelTg1Ln3_ADDR 0xd5u
#define csr_RxReplicaRatioNow_ADDR 0xd6u
#define csr_ACXPowerDownLn0_ADDR 0x3d6u
#define csr_RxReplicaRxClkDlyCorrection_ADDR 0xd7u
#define csr_ACXPowerDownLn1_ADDR 0x3d7u
#define csr_ACXTxDly_ADDR 0xd8u
#define csr_RxReplicaStatus00_ADDR 0xd8u
#define csr_CKXTxDly_ADDR 0xd9u
#define csr_RxReplicaUICalWait_ADDR 0xd9u
#define csr_ACXTxDlyDTO_ADDR 0xdau
#define csr_RxReplicaInterval_ADDR 0xdau
#define csr_RxReplicaDontGateRCTMath_ADDR 0xdbu
#define csr_ACXTxDly2nMode_ADDR 0xdeu
#define csr_DbyteCntrl_ADDR 0xdeu
#define csr_DlyTestSeqHM_ADDR 0x5dfu
#define csr_DlyTestSeqHMAC_ADDR 0x5dfu
#define csr_Seq0BDLY0_ADDR 0x8e0u
#define csr_ATestPrbsErrCntDIFF0T_ADDR 0x3e0u
#define csr_TxSeg120_ADDR 0x3e0u
#define csr_RxDFETap1SelTg0Ln4_ADDR 0xe0u
#define csr_Seq0BDLY1_ADDR 0x8e1u
#define csr_RxVrefDac_ADDR 0x3e1u
#define csr_RxDFETap1SelTg1Ln4_ADDR 0xe1u
#define csr_Seq0BDLY2_ADDR 0x8e2u
#define csr_RxDFEBiasSel_ADDR 0x3e2u
#define csr_Seq0BDLY3_ADDR 0x8e3u
#define csr_RxOffsetSelEven_ADDR 0x3e3u
#define csr_PclkDCALcdlAddDlySampEn_ADDR 0x5e3u
#define csr_Seq0BDLY4_ADDR 0x8e4u
#define csr_ATestPrbsErrCntDIFF0C_ADDR 0x3e4u
#define csr_RxOffsetSelOdd_ADDR 0x3e4u
#define csr_DbCurrentDlyTimingInfoTg0_ADDR 0xe4u
#define csr_RxDFETap2SelTg0Ln4_ADDR 0xe4u
#define csr_PclkEnDQSIO_ADDR 0x5e4u
#define csr_Seq0BDLY5_ADDR 0x8e5u
#define csr_DbCurrentDlyTimingInfoTg1_ADDR 0xe5u
#define csr_RxDFETap2SelTg1Ln4_ADDR 0xe5u
#define csr_Seq0BDLY6_ADDR 0x8e6u
#define csr_DfiHandshakeDelays1_ADDR 0xe6u
#define csr_Seq0BDLY7_ADDR 0x8e7u
#define csr_SequencerOverride_ADDR 0xe7u
#define csr_RxDFETap1Sel_ADDR 0x3e7u
#define csr_DFIPHYUPD1_ADDR 0xe7u
#define csr_Seq0BDLY8_ADDR 0x8e8u
#define csr_DfiLpCtrlEn1_ADDR 0xe8u
#define csr_Seq0BDLY9_ADDR 0x8e9u
#define csr_RxDFETap2Sel_ADDR 0x3e9u
#define csr_DfiLpDataEn1_ADDR 0xe9u
#define csr_Seq0BDLY10_ADDR 0x8eau
#define csr_DynOdtEnCntrl1_ADDR 0xeau
#define csr_Seq0BDLY11_ADDR 0x8ebu
#define csr_DfiRespHandshakeDelays1_ADDR 0xebu
#define csr_AcLcdlUpdInterval_ADDR 0xebu
#define csr_Seq0BDLY12_ADDR 0x8ecu
#define csr_RxAttenCtrl_ADDR 0x3ecu
#define csr_CUSTPHYREV_ADDR 0xecu
#define csr_LcdlCalSeqUpdCK_ADDR 0xecu
#define csr_Seq0BDLY13_ADDR 0x8edu
#define csr_RxCtleCtrl_ADDR 0x3edu
#define csr_CUSTPUBREV_ADDR 0xedu
#define csr_CkTriEn_ADDR 0xedu
#define csr_Seq0BDLY14_ADDR 0x8eeu
#define csr_PUBREV_ADDR 0xeeu
#define csr_PHYREV_ADDR 0xeeu
#define csr_Seq0BDLY15_ADDR 0x8efu
#define csr_FspState_ADDR 0x1efu
#define csr_PUBVAR_ADDR 0xefu
#define csr_Seq0BDLY16_ADDR 0x8f0u
#define csr_DfiFreqXlat0_ADDR 0xf0u
#define csr_FspSkipList_ADDR 0xf0u
#define csr_PclkDCACodeDqLn0_ADDR 0xf0u
#define csr_Seq0BDLY17_ADDR 0x8f1u
#define csr_DfiFreqXlat1_ADDR 0xf1u
#define csr_PclkDCACodeDqLn1_ADDR 0xf1u
#define csr_Seq0BDLY18_ADDR 0x8f2u
#define csr_DfiFreqXlat2_ADDR 0xf2u
#define csr_PclkDCACodeDqLn2_ADDR 0xf2u
#define csr_Seq0BDLY19_ADDR 0x8f3u
#define csr_DfiFreqXlat3_ADDR 0xf3u
#define csr_PclkDCACodeDqLn3_ADDR 0xf3u
#define csr_Seq0BDLY20_ADDR 0x8f4u
#define csr_DfiFreqXlat4_ADDR 0xf4u
#define csr_PclkDCACodeDqLn4_ADDR 0xf4u
#define csr_Seq0BDLY21_ADDR 0x8f5u
#define csr_DfiFreqXlat5_ADDR 0xf5u
#define csr_PclkDCACodeDQS_ADDR 0xf5u
#define csr_Seq0BDLY22_ADDR 0x8f6u
#define csr_DfiFreqXlat6_ADDR 0xf6u
#define csr_HardMacroModeSel_ADDR 0xf6u
#define csr_Seq0BDLY23_ADDR 0x8f7u
#define csr_DfiFreqXlat7_ADDR 0xf7u
#define csr_Seq0BDLY24_ADDR 0x8f8u
#define csr_DfiFreqXlat8_ADDR 0xf8u
#define csr_TxRdPtrInit_ADDR 0xf8u
#define csr_TxFuncMode_ADDR 0xf8u
#define csr_Seq0BDLY25_ADDR 0x8f9u
#define csr_DfiFreqXlat9_ADDR 0xf9u
#define csr_ACReserved0_ADDR 0xf9u
#define csr_Seq0BDLY26_ADDR 0x8fau
#define csr_DfiFreqXlat10_ADDR 0xfau
#define csr_DfiInitCompleteShadow_ADDR 0xfau
#define csr_DxRxPowerDown_ADDR 0xfau
#define csr_PPGCReserved0_ADDR 0xfau
#define csr_Seq0BDLY27_ADDR 0x8fbu
#define csr_DfiFreqXlat11_ADDR 0xfbu
#define csr_RxDigStrbEn_ADDR 0xfbu
#define csr_MASTERReserved0_ADDR 0xfbu
#define csr_Seq0BDLY28_ADDR 0x8fcu
#define csr_DfiFreqXlat12_ADDR 0xfcu
#define csr_DxPipeEn_ADDR 0xfcu
#define csr_ZCALReserved0_ADDR 0xfcu
#define csr_Seq0BDLY29_ADDR 0x8fdu
#define csr_DfiFreqXlat13_ADDR 0xfdu
#define csr_ZCalAttDisable_ADDR 0x3fdu
#define csr_APBONLYReserved0_ADDR 0xfdu
#define csr_Seq0BDLY30_ADDR 0x8feu
#define csr_DfiFreqXlat14_ADDR 0xfeu
#define csr_LcdlCalCtrl_ADDR 0xfeu
#define csr_HMReserved0_ADDR 0xfeu
#define csr_Seq0BDLY31_ADDR 0x8ffu
#define csr_DfiFreqXlat15_ADDR 0xffu
#define csr_OdtSeg120_ADDR 0x3ffu
#define csr_HMReservedP1_ADDR 0xffu
#define csr_PUBReservedP1_ADDR 0xffu
#define csr_PpgcGenCtrl_RANGE  0:0
#define csr_PpgcGenCtrl_BITS   0:0
#define csr_PpgcGenCtrl_MSB  0
#define csr_PpgcGenCtrl_LSB  0
#define csr_PpgcGenCtrl_MASK 0x1u
#define csr_PpgcGen8bitMode_RANGE  0:0
#define csr_PpgcGen8bitMode_BITS   0:0
#define csr_PpgcGen8bitMode_MSB  0
#define csr_PpgcGen8bitMode_LSB  0
#define csr_PpgcGen8bitMode_MASK 0x1u
#define csr_PpgcChkCtrl_RANGE  0:0
#define csr_PpgcChkCtrl_BITS   0:0
#define csr_PpgcChkCtrl_MSB  0
#define csr_PpgcChkCtrl_LSB  0
#define csr_PpgcChkCtrl_MASK 0x1u
#define csr_PpgcChk8bitMode_RANGE  0:0
#define csr_PpgcChk8bitMode_BITS   0:0
#define csr_PpgcChk8bitMode_MSB  0
#define csr_PpgcChk8bitMode_LSB  0
#define csr_PpgcChk8bitMode_MASK 0x1u
#define csr_Seq0BGPR0_RANGE  15:0
#define csr_Seq0BGPR0_BITS   15:0
#define csr_Seq0BGPR0_MSB  15
#define csr_Seq0BGPR0_LSB  0
#define csr_Seq0BGPR0_MASK 0xffffu
#define csr_UpdDisFlagMask_RANGE  0:0
#define csr_UpdDisFlagMask_BITS   0:0
#define csr_UpdDisFlagMask_MSB  0
#define csr_UpdDisFlagMask_LSB  0
#define csr_UpdDisFlagMask_MASK 0x1u
#define csr_AcsmMapTable0_RANGE  11:0
#define csr_AcsmMapTable0_BITS   11:0
#define csr_AcsmMapTable0_MSB  11
#define csr_AcsmMapTable0_LSB  0
#define csr_AcsmMapTable0_MASK 0xfffu
#define csr_AcsmMapTableVal0_RANGE  5:0
#define csr_AcsmMapTableVal0_BITS   5:0
#define csr_AcsmMapTableVal0_MSB  5
#define csr_AcsmMapTableVal0_LSB  0
#define csr_AcsmMapTableVal0_MASK 0x3fu
#define csr_AcsmMapTableVal1_RANGE  11:6
#define csr_AcsmMapTableVal1_BITS   5:0
#define csr_AcsmMapTableVal1_MSB  11
#define csr_AcsmMapTableVal1_LSB  6
#define csr_AcsmMapTableVal1_MASK 0xfc0u
#define csr_PieVecCfg_RANGE  15:0
#define csr_PieVecCfg_BITS   15:0
#define csr_PieVecCfg_MSB  15
#define csr_PieVecCfg_LSB  0
#define csr_PieVecCfg_MASK 0xffffu
#define csr_PieInitStartVec0_RANGE  3:0
#define csr_PieInitStartVec0_BITS   3:0
#define csr_PieInitStartVec0_MSB  3
#define csr_PieInitStartVec0_LSB  0
#define csr_PieInitStartVec0_MASK 0xfu
#define csr_PieInitStartVec1_RANGE  7:4
#define csr_PieInitStartVec1_BITS   3:0
#define csr_PieInitStartVec1_MSB  7
#define csr_PieInitStartVec1_LSB  4
#define csr_PieInitStartVec1_MASK 0xf0u
#define csr_PieInitStartVec2_RANGE  11:8
#define csr_PieInitStartVec2_BITS   3:0
#define csr_PieInitStartVec2_MSB  11
#define csr_PieInitStartVec2_LSB  8
#define csr_PieInitStartVec2_MASK 0xf00u
#define csr_PieInitStartVec3_RANGE  15:12
#define csr_PieInitStartVec3_BITS   3:0
#define csr_PieInitStartVec3_MSB  15
#define csr_PieInitStartVec3_LSB  12
#define csr_PieInitStartVec3_MASK 0xf000u
#define csr_ATestPrbsErrCntSE0_RANGE  15:0
#define csr_ATestPrbsErrCntSE0_BITS   15:0
#define csr_ATestPrbsErrCntSE0_MSB  15
#define csr_ATestPrbsErrCntSE0_LSB  0
#define csr_ATestPrbsErrCntSE0_MASK 0xffffu
#define csr_MicroContMuxSel_RANGE  0:0
#define csr_MicroContMuxSel_BITS   0:0
#define csr_MicroContMuxSel_MSB  0
#define csr_MicroContMuxSel_LSB  0
#define csr_MicroContMuxSel_MASK 0x1u
#define csr_ReservedZCAL_RANGE  3:0
#define csr_ReservedZCAL_BITS   3:0
#define csr_ReservedZCAL_MSB  3
#define csr_ReservedZCAL_LSB  0
#define csr_ReservedZCAL_MASK 0xfu
#define csr_PclkDCDCtrl_RANGE  1:0
#define csr_PclkDCDCtrl_BITS   1:0
#define csr_PclkDCDCtrl_MSB  1
#define csr_PclkDCDCtrl_LSB  0
#define csr_PclkDCDCtrl_MASK 0x3u
#define csr_PclkDCDEn_RANGE  0:0
#define csr_PclkDCDEn_BITS   0:0
#define csr_PclkDCDEn_MSB  0
#define csr_PclkDCDEn_LSB  0
#define csr_PclkDCDEn_MASK 0x1u
#define csr_PclkDCDOffsetMode_RANGE  1:1
#define csr_PclkDCDOffsetMode_BITS   0:0
#define csr_PclkDCDOffsetMode_MSB  1
#define csr_PclkDCDOffsetMode_LSB  1
#define csr_PclkDCDOffsetMode_MASK 0x2u
#define csr_PclkDCACalCtrl0AC_RANGE  3:0
#define csr_PclkDCACalCtrl0AC_BITS   3:0
#define csr_PclkDCACalCtrl0AC_MSB  3
#define csr_PclkDCACalCtrl0AC_LSB  0
#define csr_PclkDCACalCtrl0AC_MASK 0xfu
#define csr_PclkDCAIncOnHiAC_RANGE  0:0
#define csr_PclkDCAIncOnHiAC_BITS   0:0
#define csr_PclkDCAIncOnHiAC_MSB  0
#define csr_PclkDCAIncOnHiAC_LSB  0
#define csr_PclkDCAIncOnHiAC_MASK 0x1u
#define csr_PclkDCAIncOnLoAC_RANGE  1:1
#define csr_PclkDCAIncOnLoAC_BITS   0:0
#define csr_PclkDCAIncOnLoAC_MSB  1
#define csr_PclkDCAIncOnLoAC_LSB  1
#define csr_PclkDCAIncOnLoAC_MASK 0x2u
#define csr_PclkDCADecOnHiAC_RANGE  2:2
#define csr_PclkDCADecOnHiAC_BITS   0:0
#define csr_PclkDCADecOnHiAC_MSB  2
#define csr_PclkDCADecOnHiAC_LSB  2
#define csr_PclkDCADecOnHiAC_MASK 0x4u
#define csr_PclkDCADecOnLoAC_RANGE  3:3
#define csr_PclkDCADecOnLoAC_BITS   0:0
#define csr_PclkDCADecOnLoAC_MSB  3
#define csr_PclkDCADecOnLoAC_LSB  3
#define csr_PclkDCADecOnLoAC_MASK 0x8u
#define csr_PclkDCACalCtrl0DB_RANGE  3:0
#define csr_PclkDCACalCtrl0DB_BITS   3:0
#define csr_PclkDCACalCtrl0DB_MSB  3
#define csr_PclkDCACalCtrl0DB_LSB  0
#define csr_PclkDCACalCtrl0DB_MASK 0xfu
#define csr_PclkDCAIncOnHiDB_RANGE  0:0
#define csr_PclkDCAIncOnHiDB_BITS   0:0
#define csr_PclkDCAIncOnHiDB_MSB  0
#define csr_PclkDCAIncOnHiDB_LSB  0
#define csr_PclkDCAIncOnHiDB_MASK 0x1u
#define csr_PclkDCAIncOnLoDB_RANGE  1:1
#define csr_PclkDCAIncOnLoDB_BITS   0:0
#define csr_PclkDCAIncOnLoDB_MSB  1
#define csr_PclkDCAIncOnLoDB_LSB  1
#define csr_PclkDCAIncOnLoDB_MASK 0x2u
#define csr_PclkDCADecOnHiDB_RANGE  2:2
#define csr_PclkDCADecOnHiDB_BITS   0:0
#define csr_PclkDCADecOnHiDB_MSB  2
#define csr_PclkDCADecOnHiDB_LSB  2
#define csr_PclkDCADecOnHiDB_MASK 0x4u
#define csr_PclkDCADecOnLoDB_RANGE  3:3
#define csr_PclkDCADecOnLoDB_BITS   0:0
#define csr_PclkDCADecOnLoDB_MSB  3
#define csr_PclkDCADecOnLoDB_LSB  3
#define csr_PclkDCADecOnLoDB_MASK 0x8u
#define csr_PclkGateControl_RANGE  7:0
#define csr_PclkGateControl_BITS   7:0
#define csr_PclkGateControl_MSB  7
#define csr_PclkGateControl_LSB  0
#define csr_PclkGateControl_MASK 0xffu
#define csr_PclkEn0_RANGE  1:0
#define csr_PclkEn0_BITS   1:0
#define csr_PclkEn0_MSB  1
#define csr_PclkEn0_LSB  0
#define csr_PclkEn0_MASK 0x3u
#define csr_ReservedPclkEn0_RANGE  3:2
#define csr_ReservedPclkEn0_BITS   1:0
#define csr_ReservedPclkEn0_MSB  3
#define csr_ReservedPclkEn0_LSB  2
#define csr_ReservedPclkEn0_MASK 0xcu
#define csr_PclkEn1_RANGE  5:4
#define csr_PclkEn1_BITS   1:0
#define csr_PclkEn1_MSB  5
#define csr_PclkEn1_LSB  4
#define csr_PclkEn1_MASK 0x30u
#define csr_ReservedPclkEn1_RANGE  7:6
#define csr_ReservedPclkEn1_BITS   1:0
#define csr_ReservedPclkEn1_MSB  7
#define csr_ReservedPclkEn1_LSB  6
#define csr_ReservedPclkEn1_MASK 0xc0u
#define csr_DfiFreqRatio_RANGE  1:0
#define csr_DfiFreqRatio_BITS   1:0
#define csr_DfiFreqRatio_MSB  1
#define csr_DfiFreqRatio_LSB  0
#define csr_DfiFreqRatio_MASK 0x3u
#define csr_AcLoopBackEnLn0_RANGE  0:0
#define csr_AcLoopBackEnLn0_BITS   0:0
#define csr_AcLoopBackEnLn0_MSB  0
#define csr_AcLoopBackEnLn0_LSB  0
#define csr_AcLoopBackEnLn0_MASK 0x1u
#define csr_DFIMRL_RANGE  5:0
#define csr_DFIMRL_BITS   5:0
#define csr_DFIMRL_MSB  5
#define csr_DFIMRL_LSB  0
#define csr_DFIMRL_MASK 0x3fu
#define csr_TxDcaCtrlTg0Ln0_RANGE  9:0
#define csr_TxDcaCtrlTg0Ln0_BITS   9:0
#define csr_TxDcaCtrlTg0Ln0_MSB  9
#define csr_TxDcaCtrlTg0Ln0_LSB  0
#define csr_TxDcaCtrlTg0Ln0_MASK 0x3ffu
#define csr_TxDcaCoarseTg0Ln0_RANGE  1:0
#define csr_TxDcaCoarseTg0Ln0_BITS   1:0
#define csr_TxDcaCoarseTg0Ln0_MSB  1
#define csr_TxDcaCoarseTg0Ln0_LSB  0
#define csr_TxDcaCoarseTg0Ln0_MASK 0x3u
#define csr_TxDcaFinePUTg0Ln0_RANGE  5:2
#define csr_TxDcaFinePUTg0Ln0_BITS   3:0
#define csr_TxDcaFinePUTg0Ln0_MSB  5
#define csr_TxDcaFinePUTg0Ln0_LSB  2
#define csr_TxDcaFinePUTg0Ln0_MASK 0x3cu
#define csr_TxDcaFinePDTg0Ln0_RANGE  9:6
#define csr_TxDcaFinePDTg0Ln0_BITS   3:0
#define csr_TxDcaFinePDTg0Ln0_MSB  9
#define csr_TxDcaFinePDTg0Ln0_LSB  6
#define csr_TxDcaFinePDTg0Ln0_MASK 0x3c0u
#define csr_PclkDCDOffsetDqLn0_RANGE  4:0
#define csr_PclkDCDOffsetDqLn0_BITS   4:0
#define csr_PclkDCDOffsetDqLn0_MSB  4
#define csr_PclkDCDOffsetDqLn0_LSB  0
#define csr_PclkDCDOffsetDqLn0_MASK 0x1fu
#define csr_PclkDCACalSampDqLn0_RANGE  15:0
#define csr_PclkDCACalSampDqLn0_BITS   15:0
#define csr_PclkDCACalSampDqLn0_MSB  15
#define csr_PclkDCACalSampDqLn0_LSB  0
#define csr_PclkDCACalSampDqLn0_MASK 0xffffu
#define csr_AnibRcvPtrInitValS0_RANGE  2:0
#define csr_AnibRcvPtrInitValS0_BITS   2:0
#define csr_AnibRcvPtrInitValS0_MSB  2
#define csr_AnibRcvPtrInitValS0_LSB  0
#define csr_AnibRcvPtrInitValS0_MASK 0x7u
#define csr_CPllPwrDn_RANGE  0:0
#define csr_CPllPwrDn_BITS   0:0
#define csr_CPllPwrDn_MSB  0
#define csr_CPllPwrDn_LSB  0
#define csr_CPllPwrDn_MASK 0x1u
#define csr_PpgcGenDbiCtrl_RANGE  15:0
#define csr_PpgcGenDbiCtrl_BITS   15:0
#define csr_PpgcGenDbiCtrl_MSB  15
#define csr_PpgcGenDbiCtrl_LSB  0
#define csr_PpgcGenDbiCtrl_MASK 0xffffu
#define csr_PpgcGenDbiEn_RANGE  0:0
#define csr_PpgcGenDbiEn_BITS   0:0
#define csr_PpgcGenDbiEn_MSB  0
#define csr_PpgcGenDbiEn_LSB  0
#define csr_PpgcGenDbiEn_MASK 0x1u
#define csr_PpgcGenDmMode_RANGE  1:1
#define csr_PpgcGenDmMode_BITS   0:0
#define csr_PpgcGenDmMode_MSB  1
#define csr_PpgcGenDmMode_LSB  1
#define csr_PpgcGenDmMode_MASK 0x2u
#define csr_PpgcGenLdffMode_RANGE  2:2
#define csr_PpgcGenLdffMode_BITS   0:0
#define csr_PpgcGenLdffMode_MSB  2
#define csr_PpgcGenLdffMode_LSB  2
#define csr_PpgcGenLdffMode_MASK 0x4u
#define csr_PpgcGenDbiCtrlRsvd0_RANGE  3:3
#define csr_PpgcGenDbiCtrlRsvd0_BITS   0:0
#define csr_PpgcGenDbiCtrlRsvd0_MSB  3
#define csr_PpgcGenDbiCtrlRsvd0_LSB  3
#define csr_PpgcGenDbiCtrlRsvd0_MASK 0x8u
#define csr_PpgcGenDbiModeSel_RANGE  5:4
#define csr_PpgcGenDbiModeSel_BITS   1:0
#define csr_PpgcGenDbiModeSel_MSB  5
#define csr_PpgcGenDbiModeSel_LSB  4
#define csr_PpgcGenDbiModeSel_MASK 0x30u
#define csr_PpgcGenDmDbiSel_RANGE  6:6
#define csr_PpgcGenDmDbiSel_BITS   0:0
#define csr_PpgcGenDmDbiSel_MSB  6
#define csr_PpgcGenDmDbiSel_LSB  6
#define csr_PpgcGenDmDbiSel_MASK 0x40u
#define csr_PpgcGenDmDbiVal_RANGE  7:7
#define csr_PpgcGenDmDbiVal_BITS   0:0
#define csr_PpgcGenDmDbiVal_MSB  7
#define csr_PpgcGenDmDbiVal_LSB  7
#define csr_PpgcGenDmDbiVal_MASK 0x80u
#define csr_PpgcGenDbiInvert_RANGE  15:8
#define csr_PpgcGenDbiInvert_BITS   7:0
#define csr_PpgcGenDbiInvert_MSB  15
#define csr_PpgcGenDbiInvert_LSB  8
#define csr_PpgcGenDbiInvert_MASK 0xff00u
#define csr_PpgcChkDbiCtrl_RANGE  15:0
#define csr_PpgcChkDbiCtrl_BITS   15:0
#define csr_PpgcChkDbiCtrl_MSB  15
#define csr_PpgcChkDbiCtrl_LSB  0
#define csr_PpgcChkDbiCtrl_MASK 0xffffu
#define csr_PpgcChkDbiEn_RANGE  0:0
#define csr_PpgcChkDbiEn_BITS   0:0
#define csr_PpgcChkDbiEn_MSB  0
#define csr_PpgcChkDbiEn_LSB  0
#define csr_PpgcChkDbiEn_MASK 0x1u
#define csr_PpgcChkDmMode_RANGE  1:1
#define csr_PpgcChkDmMode_BITS   0:0
#define csr_PpgcChkDmMode_MSB  1
#define csr_PpgcChkDmMode_LSB  1
#define csr_PpgcChkDmMode_MASK 0x2u
#define csr_PpgcChkLdffMode_RANGE  2:2
#define csr_PpgcChkLdffMode_BITS   0:0
#define csr_PpgcChkLdffMode_MSB  2
#define csr_PpgcChkLdffMode_LSB  2
#define csr_PpgcChkLdffMode_MASK 0x4u
#define csr_PpgcChkDbiCtrlRsvd0_RANGE  3:3
#define csr_PpgcChkDbiCtrlRsvd0_BITS   0:0
#define csr_PpgcChkDbiCtrlRsvd0_MSB  3
#define csr_PpgcChkDbiCtrlRsvd0_LSB  3
#define csr_PpgcChkDbiCtrlRsvd0_MASK 0x8u
#define csr_PpgcChkDbiModeSel_RANGE  5:4
#define csr_PpgcChkDbiModeSel_BITS   1:0
#define csr_PpgcChkDbiModeSel_MSB  5
#define csr_PpgcChkDbiModeSel_LSB  4
#define csr_PpgcChkDbiModeSel_MASK 0x30u
#define csr_PpgcChkDbiCtrlRsvd1_RANGE  7:6
#define csr_PpgcChkDbiCtrlRsvd1_BITS   1:0
#define csr_PpgcChkDbiCtrlRsvd1_MSB  7
#define csr_PpgcChkDbiCtrlRsvd1_LSB  6
#define csr_PpgcChkDbiCtrlRsvd1_MASK 0xc0u
#define csr_PpgcChkDbiInvert_RANGE  15:8
#define csr_PpgcChkDbiInvert_BITS   7:0
#define csr_PpgcChkDbiInvert_MSB  15
#define csr_PpgcChkDbiInvert_LSB  8
#define csr_PpgcChkDbiInvert_MASK 0xff00u
#define csr_Seq0BGPR1_RANGE  15:0
#define csr_Seq0BGPR1_BITS   15:0
#define csr_Seq0BGPR1_MSB  15
#define csr_Seq0BGPR1_LSB  0
#define csr_Seq0BGPR1_MASK 0xffffu
#define csr_DisableFlagMask_RANGE  15:0
#define csr_DisableFlagMask_BITS   15:0
#define csr_DisableFlagMask_MSB  15
#define csr_DisableFlagMask_LSB  0
#define csr_DisableFlagMask_MASK 0xffffu
#define csr_AcsmMapTable1_RANGE  11:0
#define csr_AcsmMapTable1_BITS   11:0
#define csr_AcsmMapTable1_MSB  11
#define csr_AcsmMapTable1_LSB  0
#define csr_AcsmMapTable1_MASK 0xfffu
#define csr_AcsmMapTableVal2_RANGE  5:0
#define csr_AcsmMapTableVal2_BITS   5:0
#define csr_AcsmMapTableVal2_MSB  5
#define csr_AcsmMapTableVal2_LSB  0
#define csr_AcsmMapTableVal2_MASK 0x3fu
#define csr_AcsmMapTableVal3_RANGE  11:6
#define csr_AcsmMapTableVal3_BITS   5:0
#define csr_AcsmMapTableVal3_MSB  11
#define csr_AcsmMapTableVal3_LSB  6
#define csr_AcsmMapTableVal3_MASK 0xfc0u
#define csr_PieInitVecSel_RANGE  15:0
#define csr_PieInitVecSel_BITS   15:0
#define csr_PieInitVecSel_MSB  15
#define csr_PieInitVecSel_LSB  0
#define csr_PieInitVecSel_MASK 0xffffu
#define csr_PieInitVecSel0_RANGE  3:0
#define csr_PieInitVecSel0_BITS   3:0
#define csr_PieInitVecSel0_MSB  3
#define csr_PieInitVecSel0_LSB  0
#define csr_PieInitVecSel0_MASK 0xfu
#define csr_PieInitVecSel1_RANGE  7:4
#define csr_PieInitVecSel1_BITS   3:0
#define csr_PieInitVecSel1_MSB  7
#define csr_PieInitVecSel1_LSB  4
#define csr_PieInitVecSel1_MASK 0xf0u
#define csr_PieInitVecSel2_RANGE  11:8
#define csr_PieInitVecSel2_BITS   3:0
#define csr_PieInitVecSel2_MSB  11
#define csr_PieInitVecSel2_LSB  8
#define csr_PieInitVecSel2_MASK 0xf00u
#define csr_PieInitVecSel3_RANGE  15:12
#define csr_PieInitVecSel3_BITS   3:0
#define csr_PieInitVecSel3_MSB  15
#define csr_PieInitVecSel3_LSB  12
#define csr_PieInitVecSel3_MASK 0xf000u
#define csr_ATestPrbsErrCntSE1_RANGE  15:0
#define csr_ATestPrbsErrCntSE1_BITS   15:0
#define csr_ATestPrbsErrCntSE1_MSB  15
#define csr_ATestPrbsErrCntSE1_LSB  0
#define csr_ATestPrbsErrCntSE1_MASK 0xffffu
#define csr_ContextToMicro_RANGE  0:0
#define csr_ContextToMicro_BITS   0:0
#define csr_ContextToMicro_MSB  0
#define csr_ContextToMicro_LSB  0
#define csr_ContextToMicro_MASK 0x1u
#define csr_ZCalBaseCtrl_RANGE  8:0
#define csr_ZCalBaseCtrl_BITS   8:0
#define csr_ZCalBaseCtrl_MSB  8
#define csr_ZCalBaseCtrl_LSB  0
#define csr_ZCalBaseCtrl_MASK 0x1ffu
#define csr_ZCalBasePU_RANGE  0:0
#define csr_ZCalBasePU_BITS   0:0
#define csr_ZCalBasePU_MSB  0
#define csr_ZCalBasePU_LSB  0
#define csr_ZCalBasePU_MASK 0x1u
#define csr_ZCalBasePD_RANGE  1:1
#define csr_ZCalBasePD_BITS   0:0
#define csr_ZCalBasePD_MSB  1
#define csr_ZCalBasePD_LSB  1
#define csr_ZCalBasePD_MASK 0x2u
#define csr_ReservedZCalBase_RANGE  3:2
#define csr_ReservedZCalBase_BITS   1:0
#define csr_ReservedZCalBase_MSB  3
#define csr_ReservedZCalBase_LSB  2
#define csr_ReservedZCalBase_MASK 0xcu
#define csr_ZCalTxModeCtl_RANGE  6:4
#define csr_ZCalTxModeCtl_BITS   2:0
#define csr_ZCalTxModeCtl_MSB  6
#define csr_ZCalTxModeCtl_LSB  4
#define csr_ZCalTxModeCtl_MASK 0x70u
#define csr_ReservedZCalTxModeCtl_RANGE  7:7
#define csr_ReservedZCalTxModeCtl_BITS   0:0
#define csr_ReservedZCalTxModeCtl_MSB  7
#define csr_ReservedZCalTxModeCtl_LSB  7
#define csr_ReservedZCalTxModeCtl_MASK 0x80u
#define csr_ZCalClkDis_RANGE  8:8
#define csr_ZCalClkDis_BITS   0:0
#define csr_ZCalClkDis_MSB  8
#define csr_ZCalClkDis_LSB  8
#define csr_ZCalClkDis_MASK 0x100u
#define csr_ReservedPZCAL_RANGE  3:0
#define csr_ReservedPZCAL_BITS   3:0
#define csr_ReservedPZCAL_MSB  3
#define csr_ReservedPZCAL_LSB  0
#define csr_ReservedPZCAL_MASK 0xfu
#define csr_AcLoopBackEnLn1_RANGE  0:0
#define csr_AcLoopBackEnLn1_BITS   0:0
#define csr_AcLoopBackEnLn1_MSB  0
#define csr_AcLoopBackEnLn1_LSB  0
#define csr_AcLoopBackEnLn1_MASK 0x1u
#define csr_EnableWriteLinkEcc_RANGE  0:0
#define csr_EnableWriteLinkEcc_BITS   0:0
#define csr_EnableWriteLinkEcc_MSB  0
#define csr_EnableWriteLinkEcc_LSB  0
#define csr_EnableWriteLinkEcc_MASK 0x1u
#define csr_TxDcaCtrlTg1Ln0_RANGE  9:0
#define csr_TxDcaCtrlTg1Ln0_BITS   9:0
#define csr_TxDcaCtrlTg1Ln0_MSB  9
#define csr_TxDcaCtrlTg1Ln0_LSB  0
#define csr_TxDcaCtrlTg1Ln0_MASK 0x3ffu
#define csr_TxDcaCoarseTg1Ln0_RANGE  1:0
#define csr_TxDcaCoarseTg1Ln0_BITS   1:0
#define csr_TxDcaCoarseTg1Ln0_MSB  1
#define csr_TxDcaCoarseTg1Ln0_LSB  0
#define csr_TxDcaCoarseTg1Ln0_MASK 0x3u
#define csr_TxDcaFinePUTg1Ln0_RANGE  5:2
#define csr_TxDcaFinePUTg1Ln0_BITS   3:0
#define csr_TxDcaFinePUTg1Ln0_MSB  5
#define csr_TxDcaFinePUTg1Ln0_LSB  2
#define csr_TxDcaFinePUTg1Ln0_MASK 0x3cu
#define csr_TxDcaFinePDTg1Ln0_RANGE  9:6
#define csr_TxDcaFinePDTg1Ln0_BITS   3:0
#define csr_TxDcaFinePDTg1Ln0_MSB  9
#define csr_TxDcaFinePDTg1Ln0_LSB  6
#define csr_TxDcaFinePDTg1Ln0_MASK 0x3c0u
#define csr_PclkDCDOffsetDqLn1_RANGE  4:0
#define csr_PclkDCDOffsetDqLn1_BITS   4:0
#define csr_PclkDCDOffsetDqLn1_MSB  4
#define csr_PclkDCDOffsetDqLn1_LSB  0
#define csr_PclkDCDOffsetDqLn1_MASK 0x1fu
#define csr_PclkDCACalSampDqLn1_RANGE  15:0
#define csr_PclkDCACalSampDqLn1_BITS   15:0
#define csr_PclkDCACalSampDqLn1_MSB  15
#define csr_PclkDCACalSampDqLn1_LSB  0
#define csr_PclkDCACalSampDqLn1_MASK 0xffffu
#define csr_AnibRcvPtrInitValS1_RANGE  2:0
#define csr_AnibRcvPtrInitValS1_BITS   2:0
#define csr_AnibRcvPtrInitValS1_MSB  2
#define csr_AnibRcvPtrInitValS1_LSB  0
#define csr_AnibRcvPtrInitValS1_MASK 0x7u
#define csr_CPllStandby_RANGE  0:0
#define csr_CPllStandby_BITS   0:0
#define csr_CPllStandby_MSB  0
#define csr_CPllStandby_LSB  0
#define csr_CPllStandby_MASK 0x1u
#define csr_ZcalClkDiv_RANGE  1:0
#define csr_ZcalClkDiv_BITS   1:0
#define csr_ZcalClkDiv_MSB  1
#define csr_ZcalClkDiv_LSB  0
#define csr_ZcalClkDiv_MASK 0x3u
#define csr_PubDxPowerDownControl_RANGE  1:0
#define csr_PubDxPowerDownControl_BITS   1:0
#define csr_PubDxPowerDownControl_MSB  1
#define csr_PubDxPowerDownControl_LSB  0
#define csr_PubDxPowerDownControl_MASK 0x3u
#define csr_LP5DxPowerDown_RANGE  0:0
#define csr_LP5DxPowerDown_BITS   0:0
#define csr_LP5DxPowerDown_MSB  0
#define csr_LP5DxPowerDown_LSB  0
#define csr_LP5DxPowerDown_MASK 0x1u
#define csr_D5DxPowerDown_RANGE  1:1
#define csr_D5DxPowerDown_BITS   0:0
#define csr_D5DxPowerDown_MSB  1
#define csr_D5DxPowerDown_LSB  1
#define csr_D5DxPowerDown_MASK 0x2u
#define csr_PclkPtrInitVal_RANGE  4:0
#define csr_PclkPtrInitVal_BITS   4:0
#define csr_PclkPtrInitVal_MSB  4
#define csr_PclkPtrInitVal_LSB  0
#define csr_PclkPtrInitVal_MASK 0x1fu
#define csr_PpgcGenDbiConfig_RANGE  15:0
#define csr_PpgcGenDbiConfig_BITS   15:0
#define csr_PpgcGenDbiConfig_MSB  15
#define csr_PpgcGenDbiConfig_LSB  0
#define csr_PpgcGenDbiConfig_MASK 0xffffu
#define csr_PpgcGenDbiDataMask_RANGE  7:0
#define csr_PpgcGenDbiDataMask_BITS   7:0
#define csr_PpgcGenDbiDataMask_MSB  7
#define csr_PpgcGenDbiDataMask_LSB  0
#define csr_PpgcGenDbiDataMask_MASK 0xffu
#define csr_PpgcGenDbiDataInvert_RANGE  15:8
#define csr_PpgcGenDbiDataInvert_BITS   7:0
#define csr_PpgcGenDbiDataInvert_MSB  15
#define csr_PpgcGenDbiDataInvert_LSB  8
#define csr_PpgcGenDbiDataInvert_MASK 0xff00u
#define csr_PpgcChkDbiConfig_RANGE  15:0
#define csr_PpgcChkDbiConfig_BITS   15:0
#define csr_PpgcChkDbiConfig_MSB  15
#define csr_PpgcChkDbiConfig_LSB  0
#define csr_PpgcChkDbiConfig_MASK 0xffffu
#define csr_PpgcChkDbiDataMask_RANGE  7:0
#define csr_PpgcChkDbiDataMask_BITS   7:0
#define csr_PpgcChkDbiDataMask_MSB  7
#define csr_PpgcChkDbiDataMask_LSB  0
#define csr_PpgcChkDbiDataMask_MASK 0xffu
#define csr_PpgcChkDbiDataInvert_RANGE  15:8
#define csr_PpgcChkDbiDataInvert_BITS   7:0
#define csr_PpgcChkDbiDataInvert_MSB  15
#define csr_PpgcChkDbiDataInvert_LSB  8
#define csr_PpgcChkDbiDataInvert_MASK 0xff00u
#define csr_Seq0BGPR2_RANGE  15:0
#define csr_Seq0BGPR2_BITS   15:0
#define csr_Seq0BGPR2_MSB  15
#define csr_Seq0BGPR2_LSB  0
#define csr_Seq0BGPR2_MASK 0xffffu
#define csr_DisableFlagMasks1_RANGE  15:0
#define csr_DisableFlagMasks1_BITS   15:0
#define csr_DisableFlagMasks1_MSB  15
#define csr_DisableFlagMasks1_LSB  0
#define csr_DisableFlagMasks1_MASK 0xffffu
#define csr_AcsmMapTable2_RANGE  11:0
#define csr_AcsmMapTable2_BITS   11:0
#define csr_AcsmMapTable2_MSB  11
#define csr_AcsmMapTable2_LSB  0
#define csr_AcsmMapTable2_MASK 0xfffu
#define csr_AcsmMapTableVal4_RANGE  5:0
#define csr_AcsmMapTableVal4_BITS   5:0
#define csr_AcsmMapTableVal4_MSB  5
#define csr_AcsmMapTableVal4_LSB  0
#define csr_AcsmMapTableVal4_MASK 0x3fu
#define csr_AcsmMapTableVal5_RANGE  11:6
#define csr_AcsmMapTableVal5_BITS   5:0
#define csr_AcsmMapTableVal5_MSB  11
#define csr_AcsmMapTableVal5_LSB  6
#define csr_AcsmMapTableVal5_MASK 0xfc0u
#define csr_ATestPrbsErrCntSE2_RANGE  15:0
#define csr_ATestPrbsErrCntSE2_BITS   15:0
#define csr_ATestPrbsErrCntSE2_MSB  15
#define csr_ATestPrbsErrCntSE2_LSB  0
#define csr_ATestPrbsErrCntSE2_MASK 0xffffu
#define csr_ExternalAHBReset_RANGE  0:0
#define csr_ExternalAHBReset_BITS   0:0
#define csr_ExternalAHBReset_MSB  0
#define csr_ExternalAHBReset_LSB  0
#define csr_ExternalAHBReset_MASK 0x1u
#define csr_ZCalCompVref_RANGE  8:0
#define csr_ZCalCompVref_BITS   8:0
#define csr_ZCalCompVref_MSB  8
#define csr_ZCalCompVref_LSB  0
#define csr_ZCalCompVref_MASK 0x1ffu
#define csr_ZCalCompVrefDAC_RANGE  6:0
#define csr_ZCalCompVrefDAC_BITS   6:0
#define csr_ZCalCompVrefDAC_MSB  6
#define csr_ZCalCompVrefDAC_LSB  0
#define csr_ZCalCompVrefDAC_MASK 0x7fu
#define csr_ReservedZCalCompVrefDAC_RANGE  7:7
#define csr_ReservedZCalCompVrefDAC_BITS   0:0
#define csr_ReservedZCalCompVrefDAC_MSB  7
#define csr_ReservedZCalCompVrefDAC_LSB  7
#define csr_ReservedZCalCompVrefDAC_MASK 0x80u
#define csr_ZCalDACRangeSel_RANGE  8:8
#define csr_ZCalDACRangeSel_BITS   0:0
#define csr_ZCalDACRangeSel_MSB  8
#define csr_ZCalDACRangeSel_LSB  8
#define csr_ZCalDACRangeSel_MASK 0x100u
#define csr_PclkDCADynCtrl_RANGE  3:0
#define csr_PclkDCADynCtrl_BITS   3:0
#define csr_PclkDCADynCtrl_MSB  3
#define csr_PclkDCADynCtrl_LSB  0
#define csr_PclkDCADynCtrl_MASK 0xfu
#define csr_PclkDCACalReset_RANGE  0:0
#define csr_PclkDCACalReset_BITS   0:0
#define csr_PclkDCACalReset_MSB  0
#define csr_PclkDCACalReset_LSB  0
#define csr_PclkDCACalReset_MASK 0x1u
#define csr_PclkDCAQuickSearch_RANGE  1:1
#define csr_PclkDCAQuickSearch_BITS   0:0
#define csr_PclkDCAQuickSearch_MSB  1
#define csr_PclkDCAQuickSearch_LSB  1
#define csr_PclkDCAQuickSearch_MASK 0x2u
#define csr_PclkDCAForceSampVld_RANGE  2:2
#define csr_PclkDCAForceSampVld_BITS   0:0
#define csr_PclkDCAForceSampVld_MSB  2
#define csr_PclkDCAForceSampVld_LSB  2
#define csr_PclkDCAForceSampVld_MASK 0x4u
#define csr_PclkDCAForceUpd_RANGE  3:3
#define csr_PclkDCAForceUpd_BITS   0:0
#define csr_PclkDCAForceUpd_MSB  3
#define csr_PclkDCAForceUpd_LSB  3
#define csr_PclkDCAForceUpd_MASK 0x8u
#define csr_PPTTrainSetup2_RANGE  10:0
#define csr_PPTTrainSetup2_BITS   10:0
#define csr_PPTTrainSetup2_MSB  10
#define csr_PPTTrainSetup2_LSB  0
#define csr_PPTTrainSetup2_MASK 0x7ffu
#define csr_PPTTrainSetup2Reserved_RANGE  4:0
#define csr_PPTTrainSetup2Reserved_BITS   4:0
#define csr_PPTTrainSetup2Reserved_MSB  4
#define csr_PPTTrainSetup2Reserved_LSB  0
#define csr_PPTTrainSetup2Reserved_MASK 0x1fu
#define csr_TxPptMode_RANGE  5:5
#define csr_TxPptMode_BITS   0:0
#define csr_TxPptMode_MSB  5
#define csr_TxPptMode_LSB  5
#define csr_TxPptMode_MASK 0x20u
#define csr_RxClkPptMode_RANGE  6:6
#define csr_RxClkPptMode_BITS   0:0
#define csr_RxClkPptMode_MSB  6
#define csr_RxClkPptMode_LSB  6
#define csr_RxClkPptMode_MASK 0x40u
#define csr_TxPptDlyStep_RANGE  8:7
#define csr_TxPptDlyStep_BITS   1:0
#define csr_TxPptDlyStep_MSB  8
#define csr_TxPptDlyStep_LSB  7
#define csr_TxPptDlyStep_MASK 0x180u
#define csr_RxClkPptDlyStep_RANGE  10:9
#define csr_RxClkPptDlyStep_BITS   1:0
#define csr_RxClkPptDlyStep_MSB  10
#define csr_RxClkPptDlyStep_LSB  9
#define csr_RxClkPptDlyStep_MASK 0x600u
#define csr_AcLoopBackEnLn2_RANGE  0:0
#define csr_AcLoopBackEnLn2_BITS   0:0
#define csr_AcLoopBackEnLn2_MSB  0
#define csr_AcLoopBackEnLn2_LSB  0
#define csr_AcLoopBackEnLn2_MASK 0x1u
#define csr_DbyteMiscMode_RANGE  2:2
#define csr_DbyteMiscMode_BITS   0:0
#define csr_DbyteMiscMode_MSB  2
#define csr_DbyteMiscMode_LSB  2
#define csr_DbyteMiscMode_MASK 0x4u
#define csr_DByteDisable_RANGE  2:2
#define csr_DByteDisable_BITS   0:0
#define csr_DByteDisable_MSB  2
#define csr_DByteDisable_LSB  2
#define csr_DByteDisable_MASK 0x4u
#define csr_RxDFECtrlDq_RANGE  2:0
#define csr_RxDFECtrlDq_BITS   2:0
#define csr_RxDFECtrlDq_MSB  2
#define csr_RxDFECtrlDq_LSB  0
#define csr_RxDFECtrlDq_MASK 0x7u
#define csr_PclkDCDOffsetDqLn2_RANGE  4:0
#define csr_PclkDCDOffsetDqLn2_BITS   4:0
#define csr_PclkDCDOffsetDqLn2_MSB  4
#define csr_PclkDCDOffsetDqLn2_LSB  0
#define csr_PclkDCDOffsetDqLn2_MASK 0x1fu
#define csr_PclkDCACalSampDqLn2_RANGE  15:0
#define csr_PclkDCACalSampDqLn2_BITS   15:0
#define csr_PclkDCACalSampDqLn2_MSB  15
#define csr_PclkDCACalSampDqLn2_LSB  0
#define csr_PclkDCACalSampDqLn2_MASK 0xffffu
#define csr_CPllBypassMode_RANGE  0:0
#define csr_CPllBypassMode_BITS   0:0
#define csr_CPllBypassMode_MSB  0
#define csr_CPllBypassMode_LSB  0
#define csr_CPllBypassMode_MASK 0x1u
#define csr_ZcalPowerCtl_RANGE  1:0
#define csr_ZcalPowerCtl_BITS   1:0
#define csr_ZcalPowerCtl_MSB  1
#define csr_ZcalPowerCtl_LSB  0
#define csr_ZcalPowerCtl_MASK 0x3u
#define csr_RxPowerDown_RANGE  0:0
#define csr_RxPowerDown_BITS   0:0
#define csr_RxPowerDown_MSB  0
#define csr_RxPowerDown_LSB  0
#define csr_RxPowerDown_MASK 0x1u
#define csr_RxStandby_RANGE  1:1
#define csr_RxStandby_BITS   0:0
#define csr_RxStandby_MSB  1
#define csr_RxStandby_LSB  1
#define csr_RxStandby_MASK 0x2u
#define csr_ForceInternalUpdate_RANGE  0:0
#define csr_ForceInternalUpdate_BITS   0:0
#define csr_ForceInternalUpdate_MSB  0
#define csr_ForceInternalUpdate_LSB  0
#define csr_ForceInternalUpdate_MASK 0x1u
#define csr_CmdFifoWrModeMaster_RANGE  0:0
#define csr_CmdFifoWrModeMaster_BITS   0:0
#define csr_CmdFifoWrModeMaster_MSB  0
#define csr_CmdFifoWrModeMaster_LSB  0
#define csr_CmdFifoWrModeMaster_MASK 0x1u
#define csr_PpgcGenLaneMuxSel0_RANGE  8:0
#define csr_PpgcGenLaneMuxSel0_BITS   8:0
#define csr_PpgcGenLaneMuxSel0_MSB  8
#define csr_PpgcGenLaneMuxSel0_LSB  0
#define csr_PpgcGenLaneMuxSel0_MASK 0x1ffu
#define csr_PpgcChkLaneMuxSel0_RANGE  8:0
#define csr_PpgcChkLaneMuxSel0_BITS   8:0
#define csr_PpgcChkLaneMuxSel0_MSB  8
#define csr_PpgcChkLaneMuxSel0_LSB  0
#define csr_PpgcChkLaneMuxSel0_MASK 0x1ffu
#define csr_Seq0BGPR3_RANGE  15:0
#define csr_Seq0BGPR3_BITS   15:0
#define csr_Seq0BGPR3_MSB  15
#define csr_Seq0BGPR3_LSB  0
#define csr_Seq0BGPR3_MASK 0xffffu
#define csr_RtrnMode_RANGE  2:0
#define csr_RtrnMode_BITS   2:0
#define csr_RtrnMode_MSB  2
#define csr_RtrnMode_LSB  0
#define csr_RtrnMode_MASK 0x7u
#define csr_AcsmMapTable3_RANGE  11:0
#define csr_AcsmMapTable3_BITS   11:0
#define csr_AcsmMapTable3_MSB  11
#define csr_AcsmMapTable3_LSB  0
#define csr_AcsmMapTable3_MASK 0xfffu
#define csr_AcsmMapTableVal6_RANGE  5:0
#define csr_AcsmMapTableVal6_BITS   5:0
#define csr_AcsmMapTableVal6_MSB  5
#define csr_AcsmMapTableVal6_LSB  0
#define csr_AcsmMapTableVal6_MASK 0x3fu
#define csr_AcsmMapTableVal7_RANGE  11:6
#define csr_AcsmMapTableVal7_BITS   5:0
#define csr_AcsmMapTableVal7_MSB  11
#define csr_AcsmMapTableVal7_LSB  6
#define csr_AcsmMapTableVal7_MASK 0xfc0u
#define csr_ATestPrbsErrCntSE3_RANGE  15:0
#define csr_ATestPrbsErrCntSE3_BITS   15:0
#define csr_ATestPrbsErrCntSE3_MSB  15
#define csr_ATestPrbsErrCntSE3_LSB  0
#define csr_ATestPrbsErrCntSE3_MASK 0xffffu
#define csr_TDRDisable_RANGE  0:0
#define csr_TDRDisable_BITS   0:0
#define csr_TDRDisable_MSB  0
#define csr_TDRDisable_LSB  0
#define csr_TDRDisable_MASK 0x1u
#define csr_ZCalRate_RANGE  4:0
#define csr_ZCalRate_BITS   4:0
#define csr_ZCalRate_MSB  4
#define csr_ZCalRate_LSB  0
#define csr_ZCalRate_MASK 0x1fu
#define csr_ZCalInterval_RANGE  3:0
#define csr_ZCalInterval_BITS   3:0
#define csr_ZCalInterval_MSB  3
#define csr_ZCalInterval_LSB  0
#define csr_ZCalInterval_MASK 0xfu
#define csr_ZCalOnce_RANGE  4:4
#define csr_ZCalOnce_BITS   0:0
#define csr_ZCalOnce_MSB  4
#define csr_ZCalOnce_LSB  4
#define csr_ZCalOnce_MASK 0x10u
#define csr_PclkDCAStaticCtrl0AC_RANGE  14:0
#define csr_PclkDCAStaticCtrl0AC_BITS   14:0
#define csr_PclkDCAStaticCtrl0AC_MSB  14
#define csr_PclkDCAStaticCtrl0AC_LSB  0
#define csr_PclkDCAStaticCtrl0AC_MASK 0x7fffu
#define csr_PclkDCACalModeAC_RANGE  0:0
#define csr_PclkDCACalModeAC_BITS   0:0
#define csr_PclkDCACalModeAC_MSB  0
#define csr_PclkDCACalModeAC_LSB  0
#define csr_PclkDCACalModeAC_MASK 0x1u
#define csr_PclkDCAEnAC_RANGE  1:1
#define csr_PclkDCAEnAC_BITS   0:0
#define csr_PclkDCAEnAC_MSB  1
#define csr_PclkDCAEnAC_LSB  1
#define csr_PclkDCAEnAC_MASK 0x2u
#define csr_PclkDCATxLcdlPhSelAC_RANGE  3:2
#define csr_PclkDCATxLcdlPhSelAC_BITS   1:0
#define csr_PclkDCATxLcdlPhSelAC_MSB  3
#define csr_PclkDCATxLcdlPhSelAC_LSB  2
#define csr_PclkDCATxLcdlPhSelAC_MASK 0xcu
#define csr_PclkDCDSettleAC_RANGE  10:4
#define csr_PclkDCDSettleAC_BITS   6:0
#define csr_PclkDCDSettleAC_MSB  10
#define csr_PclkDCDSettleAC_LSB  4
#define csr_PclkDCDSettleAC_MASK 0x7f0u
#define csr_PclkDCDSampTimeAC_RANGE  14:11
#define csr_PclkDCDSampTimeAC_BITS   3:0
#define csr_PclkDCDSampTimeAC_MSB  14
#define csr_PclkDCDSampTimeAC_LSB  11
#define csr_PclkDCDSampTimeAC_MASK 0x7800u
#define csr_PclkDCAStaticCtrl0DB_RANGE  14:0
#define csr_PclkDCAStaticCtrl0DB_BITS   14:0
#define csr_PclkDCAStaticCtrl0DB_MSB  14
#define csr_PclkDCAStaticCtrl0DB_LSB  0
#define csr_PclkDCAStaticCtrl0DB_MASK 0x7fffu
#define csr_PclkDCACalModeDB_RANGE  0:0
#define csr_PclkDCACalModeDB_BITS   0:0
#define csr_PclkDCACalModeDB_MSB  0
#define csr_PclkDCACalModeDB_LSB  0
#define csr_PclkDCACalModeDB_MASK 0x1u
#define csr_PclkDCAEnDB_RANGE  1:1
#define csr_PclkDCAEnDB_BITS   0:0
#define csr_PclkDCAEnDB_MSB  1
#define csr_PclkDCAEnDB_LSB  1
#define csr_PclkDCAEnDB_MASK 0x2u
#define csr_PclkDCATxLcdlPhSelDB_RANGE  3:2
#define csr_PclkDCATxLcdlPhSelDB_BITS   1:0
#define csr_PclkDCATxLcdlPhSelDB_MSB  3
#define csr_PclkDCATxLcdlPhSelDB_LSB  2
#define csr_PclkDCATxLcdlPhSelDB_MASK 0xcu
#define csr_PclkDCDSettleDB_RANGE  10:4
#define csr_PclkDCDSettleDB_BITS   6:0
#define csr_PclkDCDSettleDB_MSB  10
#define csr_PclkDCDSettleDB_LSB  4
#define csr_PclkDCDSettleDB_MASK 0x7f0u
#define csr_PclkDCDSampTimeDB_RANGE  14:11
#define csr_PclkDCDSampTimeDB_BITS   3:0
#define csr_PclkDCDSampTimeDB_MSB  14
#define csr_PclkDCDSampTimeDB_LSB  11
#define csr_PclkDCDSampTimeDB_MASK 0x7800u
#define csr_PclkDCAStaticCtrl1AC_RANGE  8:0
#define csr_PclkDCAStaticCtrl1AC_BITS   8:0
#define csr_PclkDCAStaticCtrl1AC_MSB  8
#define csr_PclkDCAStaticCtrl1AC_LSB  0
#define csr_PclkDCAStaticCtrl1AC_MASK 0x1ffu
#define csr_PclkDCAInvertSampAC_RANGE  0:0
#define csr_PclkDCAInvertSampAC_BITS   0:0
#define csr_PclkDCAInvertSampAC_MSB  0
#define csr_PclkDCAInvertSampAC_LSB  0
#define csr_PclkDCAInvertSampAC_MASK 0x1u
#define csr_PclkDCALcdlEn4pAC_RANGE  1:1
#define csr_PclkDCALcdlEn4pAC_BITS   0:0
#define csr_PclkDCALcdlEn4pAC_MSB  1
#define csr_PclkDCALcdlEn4pAC_LSB  1
#define csr_PclkDCALcdlEn4pAC_MASK 0x2u
#define csr_PclkDCDMissionModeDelayAC_RANGE  8:2
#define csr_PclkDCDMissionModeDelayAC_BITS   6:0
#define csr_PclkDCDMissionModeDelayAC_MSB  8
#define csr_PclkDCDMissionModeDelayAC_LSB  2
#define csr_PclkDCDMissionModeDelayAC_MASK 0x1fcu
#define csr_PclkDCAStaticCtrl1DB_RANGE  8:0
#define csr_PclkDCAStaticCtrl1DB_BITS   8:0
#define csr_PclkDCAStaticCtrl1DB_MSB  8
#define csr_PclkDCAStaticCtrl1DB_LSB  0
#define csr_PclkDCAStaticCtrl1DB_MASK 0x1ffu
#define csr_PclkDCAInvertSampDB_RANGE  0:0
#define csr_PclkDCAInvertSampDB_BITS   0:0
#define csr_PclkDCAInvertSampDB_MSB  0
#define csr_PclkDCAInvertSampDB_LSB  0
#define csr_PclkDCAInvertSampDB_MASK 0x1u
#define csr_PclkDCALcdlEn4pDB_RANGE  1:1
#define csr_PclkDCALcdlEn4pDB_BITS   0:0
#define csr_PclkDCALcdlEn4pDB_MSB  1
#define csr_PclkDCALcdlEn4pDB_LSB  1
#define csr_PclkDCALcdlEn4pDB_MASK 0x2u
#define csr_PclkDCDMissionModeDelayDB_RANGE  8:2
#define csr_PclkDCDMissionModeDelayDB_BITS   6:0
#define csr_PclkDCDMissionModeDelayDB_MSB  8
#define csr_PclkDCDMissionModeDelayDB_LSB  2
#define csr_PclkDCDMissionModeDelayDB_MASK 0x1fcu
#define csr_AcLoopBackEnLn3_RANGE  0:0
#define csr_AcLoopBackEnLn3_BITS   0:0
#define csr_AcLoopBackEnLn3_MSB  0
#define csr_AcLoopBackEnLn3_LSB  0
#define csr_AcLoopBackEnLn3_MASK 0x1u
#define csr_DxDfiClkDis_RANGE  10:0
#define csr_DxDfiClkDis_BITS   10:0
#define csr_DxDfiClkDis_MSB  10
#define csr_DxDfiClkDis_LSB  0
#define csr_DxDfiClkDis_MASK 0x7ffu
#define csr_DfiClkDqDis_RANGE  8:0
#define csr_DfiClkDqDis_BITS   8:0
#define csr_DfiClkDqDis_MSB  8
#define csr_DfiClkDqDis_LSB  0
#define csr_DfiClkDqDis_MASK 0x1ffu
#define csr_DfiClkDqsDis_RANGE  9:9
#define csr_DfiClkDqsDis_BITS   0:0
#define csr_DfiClkDqsDis_MSB  9
#define csr_DfiClkDqsDis_LSB  9
#define csr_DfiClkDqsDis_MASK 0x200u
#define csr_DfiClkWckDis_RANGE  10:10
#define csr_DfiClkWckDis_BITS   0:0
#define csr_DfiClkWckDis_MSB  10
#define csr_DfiClkWckDis_LSB  10
#define csr_DfiClkWckDis_MASK 0x400u
#define csr_PclkDCDOffsetDqLn3_RANGE  4:0
#define csr_PclkDCDOffsetDqLn3_BITS   4:0
#define csr_PclkDCDOffsetDqLn3_MSB  4
#define csr_PclkDCDOffsetDqLn3_LSB  0
#define csr_PclkDCDOffsetDqLn3_MASK 0x1fu
#define csr_PclkDCACalSampDqLn3_RANGE  15:0
#define csr_PclkDCACalSampDqLn3_BITS   15:0
#define csr_PclkDCACalSampDqLn3_MSB  15
#define csr_PclkDCACalSampDqLn3_LSB  0
#define csr_PclkDCACalSampDqLn3_MASK 0xffffu
#define csr_CPllStartLock_RANGE  2:0
#define csr_CPllStartLock_BITS   2:0
#define csr_CPllStartLock_MSB  2
#define csr_CPllStartLock_LSB  0
#define csr_CPllStartLock_MASK 0x7u
#define csr_CPllPreset_RANGE  0:0
#define csr_CPllPreset_BITS   0:0
#define csr_CPllPreset_MSB  0
#define csr_CPllPreset_LSB  0
#define csr_CPllPreset_MASK 0x1u
#define csr_CPllGearShift_RANGE  1:1
#define csr_CPllGearShift_BITS   0:0
#define csr_CPllGearShift_MSB  1
#define csr_CPllGearShift_LSB  1
#define csr_CPllGearShift_MASK 0x2u
#define csr_CPllFastRelock_RANGE  2:2
#define csr_CPllFastRelock_BITS   0:0
#define csr_CPllFastRelock_MSB  2
#define csr_CPllFastRelock_LSB  2
#define csr_CPllFastRelock_MASK 0x4u
#define csr_ForceRxDataFifoUpd_RANGE  0:0
#define csr_ForceRxDataFifoUpd_BITS   0:0
#define csr_ForceRxDataFifoUpd_MSB  0
#define csr_ForceRxDataFifoUpd_LSB  0
#define csr_ForceRxDataFifoUpd_MASK 0x1u
#define csr_PpgcGenLaneMuxSel1_RANGE  8:0
#define csr_PpgcGenLaneMuxSel1_BITS   8:0
#define csr_PpgcGenLaneMuxSel1_MSB  8
#define csr_PpgcGenLaneMuxSel1_LSB  0
#define csr_PpgcGenLaneMuxSel1_MASK 0x1ffu
#define csr_PpgcChkLaneMuxSel1_RANGE  8:0
#define csr_PpgcChkLaneMuxSel1_BITS   8:0
#define csr_PpgcChkLaneMuxSel1_MSB  8
#define csr_PpgcChkLaneMuxSel1_LSB  0
#define csr_PpgcChkLaneMuxSel1_MASK 0x1ffu
#define csr_Seq0BGPR4_RANGE  15:0
#define csr_Seq0BGPR4_BITS   15:0
#define csr_Seq0BGPR4_MSB  15
#define csr_Seq0BGPR4_LSB  0
#define csr_Seq0BGPR4_MASK 0xffffu
#define csr_RtrnModeMask0_RANGE  15:0
#define csr_RtrnModeMask0_BITS   15:0
#define csr_RtrnModeMask0_MSB  15
#define csr_RtrnModeMask0_LSB  0
#define csr_RtrnModeMask0_MASK 0xffffu
#define csr_AcsmMapTable4_RANGE  11:0
#define csr_AcsmMapTable4_BITS   11:0
#define csr_AcsmMapTable4_MSB  11
#define csr_AcsmMapTable4_LSB  0
#define csr_AcsmMapTable4_MASK 0xfffu
#define csr_AcsmMapTableVal8_RANGE  5:0
#define csr_AcsmMapTableVal8_BITS   5:0
#define csr_AcsmMapTableVal8_MSB  5
#define csr_AcsmMapTableVal8_LSB  0
#define csr_AcsmMapTableVal8_MASK 0x3fu
#define csr_AcsmMapTableVal9_RANGE  11:6
#define csr_AcsmMapTableVal9_BITS   5:0
#define csr_AcsmMapTableVal9_MSB  11
#define csr_AcsmMapTableVal9_LSB  6
#define csr_AcsmMapTableVal9_MASK 0xfc0u
#define csr_ATestPrbsErrCntSE4_RANGE  15:0
#define csr_ATestPrbsErrCntSE4_BITS   15:0
#define csr_ATestPrbsErrCntSE4_MSB  15
#define csr_ATestPrbsErrCntSE4_LSB  0
#define csr_ATestPrbsErrCntSE4_MASK 0xffffu
#define csr_DctShadowRegs_RANGE  0:0
#define csr_DctShadowRegs_BITS   0:0
#define csr_DctShadowRegs_MSB  0
#define csr_DctShadowRegs_LSB  0
#define csr_DctShadowRegs_MASK 0x1u
#define csr_DctWriteProtShadow_RANGE  0:0
#define csr_DctWriteProtShadow_BITS   0:0
#define csr_DctWriteProtShadow_MSB  0
#define csr_DctWriteProtShadow_LSB  0
#define csr_DctWriteProtShadow_MASK 0x1u
#define csr_UctShadowRegs_RANGE  1:0
#define csr_UctShadowRegs_BITS   1:0
#define csr_UctShadowRegs_MSB  1
#define csr_UctShadowRegs_LSB  0
#define csr_UctShadowRegs_MASK 0x3u
#define csr_UctWriteProtShadow_RANGE  0:0
#define csr_UctWriteProtShadow_BITS   0:0
#define csr_UctWriteProtShadow_MSB  0
#define csr_UctWriteProtShadow_LSB  0
#define csr_UctWriteProtShadow_MASK 0x1u
#define csr_UctDatWriteProtShadow_RANGE  1:1
#define csr_UctDatWriteProtShadow_BITS   0:0
#define csr_UctDatWriteProtShadow_MSB  1
#define csr_UctDatWriteProtShadow_LSB  1
#define csr_UctDatWriteProtShadow_MASK 0x2u
#define csr_ZCalClkInfo_RANGE  10:0
#define csr_ZCalClkInfo_BITS   10:0
#define csr_ZCalClkInfo_MSB  10
#define csr_ZCalClkInfo_LSB  0
#define csr_ZCalClkInfo_MASK 0x7ffu
#define csr_ZCalDfiClkTicksPer1uS_RANGE  10:0
#define csr_ZCalDfiClkTicksPer1uS_BITS   10:0
#define csr_ZCalDfiClkTicksPer1uS_MSB  10
#define csr_ZCalDfiClkTicksPer1uS_LSB  0
#define csr_ZCalDfiClkTicksPer1uS_MASK 0x7ffu
#define csr_PclkDCASampCntAC_RANGE  15:0
#define csr_PclkDCASampCntAC_BITS   15:0
#define csr_PclkDCASampCntAC_MSB  15
#define csr_PclkDCASampCntAC_LSB  0
#define csr_PclkDCASampCntAC_MASK 0xffffu
#define csr_PclkDCAQkSampCntAC_RANGE  3:0
#define csr_PclkDCAQkSampCntAC_BITS   3:0
#define csr_PclkDCAQkSampCntAC_MSB  3
#define csr_PclkDCAQkSampCntAC_LSB  0
#define csr_PclkDCAQkSampCntAC_MASK 0xfu
#define csr_PclkDCAFineSampCntAAC_RANGE  7:4
#define csr_PclkDCAFineSampCntAAC_BITS   3:0
#define csr_PclkDCAFineSampCntAAC_MSB  7
#define csr_PclkDCAFineSampCntAAC_LSB  4
#define csr_PclkDCAFineSampCntAAC_MASK 0xf0u
#define csr_PclkDCAFineSampCntBAC_RANGE  11:8
#define csr_PclkDCAFineSampCntBAC_BITS   3:0
#define csr_PclkDCAFineSampCntBAC_MSB  11
#define csr_PclkDCAFineSampCntBAC_LSB  8
#define csr_PclkDCAFineSampCntBAC_MASK 0xf00u
#define csr_PclkDCACoarseSampCntAC_RANGE  15:12
#define csr_PclkDCACoarseSampCntAC_BITS   3:0
#define csr_PclkDCACoarseSampCntAC_MSB  15
#define csr_PclkDCACoarseSampCntAC_LSB  12
#define csr_PclkDCACoarseSampCntAC_MASK 0xf000u
#define csr_PclkDCASampCntDB_RANGE  15:0
#define csr_PclkDCASampCntDB_BITS   15:0
#define csr_PclkDCASampCntDB_MSB  15
#define csr_PclkDCASampCntDB_LSB  0
#define csr_PclkDCASampCntDB_MASK 0xffffu
#define csr_PclkDCAQkSampCntDB_RANGE  3:0
#define csr_PclkDCAQkSampCntDB_BITS   3:0
#define csr_PclkDCAQkSampCntDB_MSB  3
#define csr_PclkDCAQkSampCntDB_LSB  0
#define csr_PclkDCAQkSampCntDB_MASK 0xfu
#define csr_PclkDCAFineSampCntADB_RANGE  7:4
#define csr_PclkDCAFineSampCntADB_BITS   3:0
#define csr_PclkDCAFineSampCntADB_MSB  7
#define csr_PclkDCAFineSampCntADB_LSB  4
#define csr_PclkDCAFineSampCntADB_MASK 0xf0u
#define csr_PclkDCAFineSampCntBDB_RANGE  11:8
#define csr_PclkDCAFineSampCntBDB_BITS   3:0
#define csr_PclkDCAFineSampCntBDB_MSB  11
#define csr_PclkDCAFineSampCntBDB_LSB  8
#define csr_PclkDCAFineSampCntBDB_MASK 0xf00u
#define csr_PclkDCACoarseSampCntDB_RANGE  15:12
#define csr_PclkDCACoarseSampCntDB_BITS   3:0
#define csr_PclkDCACoarseSampCntDB_MSB  15
#define csr_PclkDCACoarseSampCntDB_LSB  12
#define csr_PclkDCACoarseSampCntDB_MASK 0xf000u
#define csr_AcLoopBackEnLn4_RANGE  0:0
#define csr_AcLoopBackEnLn4_BITS   0:0
#define csr_AcLoopBackEnLn4_MSB  0
#define csr_AcLoopBackEnLn4_LSB  0
#define csr_AcLoopBackEnLn4_MASK 0x1u
#define csr_DxPClkDis_RANGE  10:0
#define csr_DxPClkDis_BITS   10:0
#define csr_DxPClkDis_MSB  10
#define csr_DxPClkDis_LSB  0
#define csr_DxPClkDis_MASK 0x7ffu
#define csr_PClkDqDis_RANGE  8:0
#define csr_PClkDqDis_BITS   8:0
#define csr_PClkDqDis_MSB  8
#define csr_PClkDqDis_LSB  0
#define csr_PClkDqDis_MASK 0x1ffu
#define csr_PClkDqsDis_RANGE  9:9
#define csr_PClkDqsDis_BITS   0:0
#define csr_PClkDqsDis_MSB  9
#define csr_PClkDqsDis_LSB  9
#define csr_PClkDqsDis_MASK 0x200u
#define csr_PClkWckDis_RANGE  10:10
#define csr_PClkWckDis_BITS   0:0
#define csr_PClkWckDis_MSB  10
#define csr_PClkWckDis_LSB  10
#define csr_PClkWckDis_MASK 0x400u
#define csr_RxCurrAdj_RANGE  7:0
#define csr_RxCurrAdj_BITS   7:0
#define csr_RxCurrAdj_MSB  7
#define csr_RxCurrAdj_LSB  0
#define csr_RxCurrAdj_MASK 0xffu
#define csr_PclkDCDOffsetDqLn4_RANGE  4:0
#define csr_PclkDCDOffsetDqLn4_BITS   4:0
#define csr_PclkDCDOffsetDqLn4_MSB  4
#define csr_PclkDCDOffsetDqLn4_LSB  0
#define csr_PclkDCDOffsetDqLn4_MASK 0x1fu
#define csr_PclkDCACalSampDqLn4_RANGE  15:0
#define csr_PclkDCACalSampDqLn4_BITS   15:0
#define csr_PclkDCACalSampDqLn4_MSB  15
#define csr_PclkDCACalSampDqLn4_LSB  0
#define csr_PclkDCACalSampDqLn4_MASK 0xffffu
#define csr_CPllCtrl0_RANGE  5:0
#define csr_CPllCtrl0_BITS   5:0
#define csr_CPllCtrl0_MSB  5
#define csr_CPllCtrl0_LSB  0
#define csr_CPllCtrl0_MASK 0x3fu
#define csr_CPllLockCntSel_RANGE  0:0
#define csr_CPllLockCntSel_BITS   0:0
#define csr_CPllLockCntSel_MSB  0
#define csr_CPllLockCntSel_LSB  0
#define csr_CPllLockCntSel_MASK 0x1u
#define csr_CReservedPllLockCntSel_RANGE  3:1
#define csr_CReservedPllLockCntSel_BITS   2:0
#define csr_CReservedPllLockCntSel_MSB  3
#define csr_CReservedPllLockCntSel_LSB  1
#define csr_CReservedPllLockCntSel_MASK 0xeu
#define csr_CPllLockPhSel_RANGE  5:4
#define csr_CPllLockPhSel_BITS   1:0
#define csr_CPllLockPhSel_MSB  5
#define csr_CPllLockPhSel_LSB  4
#define csr_CPllLockPhSel_MASK 0x30u
#define csr_MTestDtoCtrl_RANGE  0:0
#define csr_MTestDtoCtrl_BITS   0:0
#define csr_MTestDtoCtrl_MSB  0
#define csr_MTestDtoCtrl_LSB  0
#define csr_MTestDtoCtrl_MASK 0x1u
#define csr_MTESTdtoEn_RANGE  0:0
#define csr_MTESTdtoEn_BITS   0:0
#define csr_MTESTdtoEn_MSB  0
#define csr_MTESTdtoEn_LSB  0
#define csr_MTESTdtoEn_MASK 0x1u
#define csr_Seq0BGPR5_RANGE  15:0
#define csr_Seq0BGPR5_BITS   15:0
#define csr_Seq0BGPR5_MSB  15
#define csr_Seq0BGPR5_LSB  0
#define csr_Seq0BGPR5_MASK 0xffffu
#define csr_RtrnModeMask0s1_RANGE  15:0
#define csr_RtrnModeMask0s1_BITS   15:0
#define csr_RtrnModeMask0s1_MSB  15
#define csr_RtrnModeMask0s1_LSB  0
#define csr_RtrnModeMask0s1_MASK 0xffffu
#define csr_AcsmMapTable5_RANGE  11:0
#define csr_AcsmMapTable5_BITS   11:0
#define csr_AcsmMapTable5_MSB  11
#define csr_AcsmMapTable5_LSB  0
#define csr_AcsmMapTable5_MASK 0xfffu
#define csr_AcsmMapTableVal10_RANGE  5:0
#define csr_AcsmMapTableVal10_BITS   5:0
#define csr_AcsmMapTableVal10_MSB  5
#define csr_AcsmMapTableVal10_LSB  0
#define csr_AcsmMapTableVal10_MASK 0x3fu
#define csr_AcsmMapTableVal11_RANGE  11:6
#define csr_AcsmMapTableVal11_BITS   5:0
#define csr_AcsmMapTableVal11_MSB  11
#define csr_AcsmMapTableVal11_LSB  6
#define csr_AcsmMapTableVal11_MASK 0xfc0u
#define csr_LpDqPowerDnDly_RANGE  3:0
#define csr_LpDqPowerDnDly_BITS   3:0
#define csr_LpDqPowerDnDly_MSB  3
#define csr_LpDqPowerDnDly_LSB  0
#define csr_LpDqPowerDnDly_MASK 0xfu
#define csr_ATestPrbsErrCntSE5_RANGE  15:0
#define csr_ATestPrbsErrCntSE5_BITS   15:0
#define csr_ATestPrbsErrCntSE5_MSB  15
#define csr_ATestPrbsErrCntSE5_LSB  0
#define csr_ATestPrbsErrCntSE5_MASK 0xffffu
#define csr_BlockDfiShadowRegs_RANGE  1:0
#define csr_BlockDfiShadowRegs_BITS   1:0
#define csr_BlockDfiShadowRegs_MSB  1
#define csr_BlockDfiShadowRegs_LSB  0
#define csr_BlockDfiShadowRegs_MASK 0x3u
#define csr_BlockDfiInterfaceEnShadow_RANGE  0:0
#define csr_BlockDfiInterfaceEnShadow_BITS   0:0
#define csr_BlockDfiInterfaceEnShadow_MSB  0
#define csr_BlockDfiInterfaceEnShadow_LSB  0
#define csr_BlockDfiInterfaceEnShadow_MASK 0x1u
#define csr_PmuBusyShadow_RANGE  1:1
#define csr_PmuBusyShadow_BITS   0:0
#define csr_PmuBusyShadow_MSB  1
#define csr_PmuBusyShadow_LSB  1
#define csr_PmuBusyShadow_MASK 0x2u
#define csr_ZCalCtrl_RANGE  13:0
#define csr_ZCalCtrl_BITS   13:0
#define csr_ZCalCtrl_MSB  13
#define csr_ZCalCtrl_LSB  0
#define csr_ZCalCtrl_MASK 0x3fffu
#define csr_ReservedZCalCancelRoundErrDis_RANGE  0:0
#define csr_ReservedZCalCancelRoundErrDis_BITS   0:0
#define csr_ReservedZCalCancelRoundErrDis_MSB  0
#define csr_ReservedZCalCancelRoundErrDis_LSB  0
#define csr_ReservedZCalCancelRoundErrDis_MASK 0x1u
#define csr_ReservedZCalSlowComp_RANGE  1:1
#define csr_ReservedZCalSlowComp_BITS   0:0
#define csr_ReservedZCalSlowComp_MSB  1
#define csr_ReservedZCalSlowComp_LSB  1
#define csr_ReservedZCalSlowComp_MASK 0x2u
#define csr_ZCalPURoundUp_RANGE  2:2
#define csr_ZCalPURoundUp_BITS   0:0
#define csr_ZCalPURoundUp_MSB  2
#define csr_ZCalPURoundUp_LSB  2
#define csr_ZCalPURoundUp_MASK 0x4u
#define csr_ZCalPDRoundUp_RANGE  3:3
#define csr_ZCalPDRoundUp_BITS   0:0
#define csr_ZCalPDRoundUp_MSB  3
#define csr_ZCalPDRoundUp_LSB  3
#define csr_ZCalPDRoundUp_MASK 0x8u
#define csr_ZCalMaxTestsNumber_RANGE  12:4
#define csr_ZCalMaxTestsNumber_BITS   8:0
#define csr_ZCalMaxTestsNumber_MSB  12
#define csr_ZCalMaxTestsNumber_LSB  4
#define csr_ZCalMaxTestsNumber_MASK 0x1ff0u
#define csr_ZCalDoubleLoopEn_RANGE  13:13
#define csr_ZCalDoubleLoopEn_BITS   0:0
#define csr_ZCalDoubleLoopEn_MSB  13
#define csr_ZCalDoubleLoopEn_LSB  13
#define csr_ZCalDoubleLoopEn_MASK 0x2000u
#define csr_EnPhyUpdZQCalUpdate_RANGE  1:0
#define csr_EnPhyUpdZQCalUpdate_BITS   1:0
#define csr_EnPhyUpdZQCalUpdate_MSB  1
#define csr_EnPhyUpdZQCalUpdate_LSB  0
#define csr_EnPhyUpdZQCalUpdate_MASK 0x3u
#define csr_PclkDCAHysMaskAC_RANGE  2:0
#define csr_PclkDCAHysMaskAC_BITS   2:0
#define csr_PclkDCAHysMaskAC_MSB  2
#define csr_PclkDCAHysMaskAC_LSB  0
#define csr_PclkDCAHysMaskAC_MASK 0x7u
#define csr_PclkDCAHysMaskDB_RANGE  2:0
#define csr_PclkDCAHysMaskDB_BITS   2:0
#define csr_PclkDCAHysMaskDB_MSB  2
#define csr_PclkDCAHysMaskDB_LSB  0
#define csr_PclkDCAHysMaskDB_MASK 0x7u
#define csr_AcLoopBackEnLn5_RANGE  0:0
#define csr_AcLoopBackEnLn5_BITS   0:0
#define csr_AcLoopBackEnLn5_MSB  0
#define csr_AcLoopBackEnLn5_LSB  0
#define csr_AcLoopBackEnLn5_MASK 0x1u
#define csr_PclkDCDOffsetDQS_RANGE  4:0
#define csr_PclkDCDOffsetDQS_BITS   4:0
#define csr_PclkDCDOffsetDQS_MSB  4
#define csr_PclkDCDOffsetDQS_LSB  0
#define csr_PclkDCDOffsetDQS_MASK 0x1fu
#define csr_PclkDCACalSampDQS_RANGE  15:0
#define csr_PclkDCACalSampDQS_BITS   15:0
#define csr_PclkDCACalSampDQS_MSB  15
#define csr_PclkDCACalSampDQS_LSB  0
#define csr_PclkDCACalSampDQS_MASK 0xffffu
#define csr_RxPowerDownAC_RANGE  1:0
#define csr_RxPowerDownAC_BITS   1:0
#define csr_RxPowerDownAC_MSB  1
#define csr_RxPowerDownAC_LSB  0
#define csr_RxPowerDownAC_MASK 0x3u
#define csr_CPllCtrl1_RANGE  14:0
#define csr_CPllCtrl1_BITS   14:0
#define csr_CPllCtrl1_MSB  14
#define csr_CPllCtrl1_LSB  0
#define csr_CPllCtrl1_MASK 0x7fffu
#define csr_CPllCpIntCtrl_RANGE  6:0
#define csr_CPllCpIntCtrl_BITS   6:0
#define csr_CPllCpIntCtrl_MSB  6
#define csr_CPllCpIntCtrl_LSB  0
#define csr_CPllCpIntCtrl_MASK 0x7fu
#define csr_CReservedPllCpIntCtrl_RANGE  7:7
#define csr_CReservedPllCpIntCtrl_BITS   0:0
#define csr_CReservedPllCpIntCtrl_MSB  7
#define csr_CReservedPllCpIntCtrl_LSB  7
#define csr_CReservedPllCpIntCtrl_MASK 0x80u
#define csr_CPllCpPropCtrl_RANGE  14:8
#define csr_CPllCpPropCtrl_BITS   6:0
#define csr_CPllCpPropCtrl_MSB  14
#define csr_CPllCpPropCtrl_LSB  8
#define csr_CPllCpPropCtrl_MASK 0x7f00u
#define csr_PipeCtl_RANGE  15:0
#define csr_PipeCtl_BITS   15:0
#define csr_PipeCtl_MSB  15
#define csr_PipeCtl_LSB  0
#define csr_PipeCtl_MASK 0xffffu
#define csr_DxInPipeEn_RANGE  3:0
#define csr_DxInPipeEn_BITS   3:0
#define csr_DxInPipeEn_MSB  3
#define csr_DxInPipeEn_LSB  0
#define csr_DxInPipeEn_MASK 0xfu
#define csr_DxOutPipeEn_RANGE  7:4
#define csr_DxOutPipeEn_BITS   3:0
#define csr_DxOutPipeEn_MSB  7
#define csr_DxOutPipeEn_LSB  4
#define csr_DxOutPipeEn_MASK 0xf0u
#define csr_AlertNPipeEn_RANGE  11:8
#define csr_AlertNPipeEn_BITS   3:0
#define csr_AlertNPipeEn_MSB  11
#define csr_AlertNPipeEn_LSB  8
#define csr_AlertNPipeEn_MASK 0xf00u
#define csr_AcInPipeEn_RANGE  15:12
#define csr_AcInPipeEn_BITS   3:0
#define csr_AcInPipeEn_MSB  15
#define csr_AcInPipeEn_LSB  12
#define csr_AcInPipeEn_MASK 0xf000u
#define csr_Seq0BGPR6_RANGE  15:0
#define csr_Seq0BGPR6_BITS   15:0
#define csr_Seq0BGPR6_MSB  15
#define csr_Seq0BGPR6_LSB  0
#define csr_Seq0BGPR6_MASK 0xffffu
#define csr_AcsmMapTable6_RANGE  11:0
#define csr_AcsmMapTable6_BITS   11:0
#define csr_AcsmMapTable6_MSB  11
#define csr_AcsmMapTable6_LSB  0
#define csr_AcsmMapTable6_MASK 0xfffu
#define csr_AcsmMapTableVal12_RANGE  5:0
#define csr_AcsmMapTableVal12_BITS   5:0
#define csr_AcsmMapTableVal12_MSB  5
#define csr_AcsmMapTableVal12_LSB  0
#define csr_AcsmMapTableVal12_MASK 0x3fu
#define csr_AcsmMapTableVal13_RANGE  11:6
#define csr_AcsmMapTableVal13_BITS   5:0
#define csr_AcsmMapTableVal13_MSB  11
#define csr_AcsmMapTableVal13_LSB  6
#define csr_AcsmMapTableVal13_MASK 0xfc0u
#define csr_LpDqPowerDnEn_RANGE  0:0
#define csr_LpDqPowerDnEn_BITS   0:0
#define csr_LpDqPowerDnEn_MSB  0
#define csr_LpDqPowerDnEn_LSB  0
#define csr_LpDqPowerDnEn_MASK 0x1u
#define csr_LpDqPhaseDisable_RANGE  4:0
#define csr_LpDqPhaseDisable_BITS   4:0
#define csr_LpDqPhaseDisable_MSB  4
#define csr_LpDqPhaseDisable_LSB  0
#define csr_LpDqPhaseDisable_MASK 0x1fu
#define csr_ATestPrbsErrCntSE6_RANGE  15:0
#define csr_ATestPrbsErrCntSE6_BITS   15:0
#define csr_ATestPrbsErrCntSE6_MSB  15
#define csr_ATestPrbsErrCntSE6_LSB  0
#define csr_ATestPrbsErrCntSE6_MASK 0xffffu
#define csr_ZCalCompInvert_RANGE  2:0
#define csr_ZCalCompInvert_BITS   2:0
#define csr_ZCalCompInvert_MSB  2
#define csr_ZCalCompInvert_LSB  0
#define csr_ZCalCompInvert_MASK 0x7u
#define csr_ZCalCompInvertComp_RANGE  0:0
#define csr_ZCalCompInvertComp_BITS   0:0
#define csr_ZCalCompInvertComp_MSB  0
#define csr_ZCalCompInvertComp_LSB  0
#define csr_ZCalCompInvertComp_MASK 0x1u
#define csr_ZCalCompInvertPU_RANGE  1:1
#define csr_ZCalCompInvertPU_BITS   0:0
#define csr_ZCalCompInvertPU_MSB  1
#define csr_ZCalCompInvertPU_LSB  1
#define csr_ZCalCompInvertPU_MASK 0x2u
#define csr_ZCalCompInvertPD_RANGE  2:2
#define csr_ZCalCompInvertPD_BITS   0:0
#define csr_ZCalCompInvertPD_MSB  2
#define csr_ZCalCompInvertPD_LSB  2
#define csr_ZCalCompInvertPD_MASK 0x4u
#define csr_PclkDCACalFineBoundAC_RANGE  11:0
#define csr_PclkDCACalFineBoundAC_BITS   11:0
#define csr_PclkDCACalFineBoundAC_MSB  11
#define csr_PclkDCACalFineBoundAC_LSB  0
#define csr_PclkDCACalFineBoundAC_MASK 0xfffu
#define csr_PclkDCAURMaxFineAC_RANGE  2:0
#define csr_PclkDCAURMaxFineAC_BITS   2:0
#define csr_PclkDCAURMaxFineAC_MSB  2
#define csr_PclkDCAURMaxFineAC_LSB  0
#define csr_PclkDCAURMaxFineAC_MASK 0x7u
#define csr_PclkDCAURMinFineAC_RANGE  5:3
#define csr_PclkDCAURMinFineAC_BITS   2:0
#define csr_PclkDCAURMinFineAC_MSB  5
#define csr_PclkDCAURMinFineAC_LSB  3
#define csr_PclkDCAURMinFineAC_MASK 0x38u
#define csr_PclkDCALLMaxFineAC_RANGE  8:6
#define csr_PclkDCALLMaxFineAC_BITS   2:0
#define csr_PclkDCALLMaxFineAC_MSB  8
#define csr_PclkDCALLMaxFineAC_LSB  6
#define csr_PclkDCALLMaxFineAC_MASK 0x1c0u
#define csr_PclkDCALLMinFineAC_RANGE  11:9
#define csr_PclkDCALLMinFineAC_BITS   2:0
#define csr_PclkDCALLMinFineAC_MSB  11
#define csr_PclkDCALLMinFineAC_LSB  9
#define csr_PclkDCALLMinFineAC_MASK 0xe00u
#define csr_PclkDCACalFineBoundDB_RANGE  15:0
#define csr_PclkDCACalFineBoundDB_BITS   15:0
#define csr_PclkDCACalFineBoundDB_MSB  15
#define csr_PclkDCACalFineBoundDB_LSB  0
#define csr_PclkDCACalFineBoundDB_MASK 0xffffu
#define csr_PclkDCAURMaxFineDB_RANGE  3:0
#define csr_PclkDCAURMaxFineDB_BITS   3:0
#define csr_PclkDCAURMaxFineDB_MSB  3
#define csr_PclkDCAURMaxFineDB_LSB  0
#define csr_PclkDCAURMaxFineDB_MASK 0xfu
#define csr_PclkDCAURMinFineDB_RANGE  7:4
#define csr_PclkDCAURMinFineDB_BITS   3:0
#define csr_PclkDCAURMinFineDB_MSB  7
#define csr_PclkDCAURMinFineDB_LSB  4
#define csr_PclkDCAURMinFineDB_MASK 0xf0u
#define csr_PclkDCALLMaxFineDB_RANGE  11:8
#define csr_PclkDCALLMaxFineDB_BITS   3:0
#define csr_PclkDCALLMaxFineDB_MSB  11
#define csr_PclkDCALLMaxFineDB_LSB  8
#define csr_PclkDCALLMaxFineDB_MASK 0xf00u
#define csr_PclkDCALLMinFineDB_RANGE  15:12
#define csr_PclkDCALLMinFineDB_BITS   3:0
#define csr_PclkDCALLMinFineDB_MSB  15
#define csr_PclkDCALLMinFineDB_LSB  12
#define csr_PclkDCALLMinFineDB_MASK 0xf000u
#define csr_AcLoopBackEnLn6_RANGE  0:0
#define csr_AcLoopBackEnLn6_BITS   0:0
#define csr_AcLoopBackEnLn6_MSB  0
#define csr_AcLoopBackEnLn6_LSB  0
#define csr_AcLoopBackEnLn6_MASK 0x1u
#define csr_CPllCtrl3_RANGE  10:0
#define csr_CPllCtrl3_BITS   10:0
#define csr_CPllCtrl3_MSB  10
#define csr_CPllCtrl3_LSB  0
#define csr_CPllCtrl3_MASK 0x7ffu
#define csr_CReservedPllCtrl3_RANGE  3:0
#define csr_CReservedPllCtrl3_BITS   3:0
#define csr_CReservedPllCtrl3_MSB  3
#define csr_CReservedPllCtrl3_LSB  0
#define csr_CReservedPllCtrl3_MASK 0xfu
#define csr_CPllMaxRange_RANGE  8:4
#define csr_CPllMaxRange_BITS   4:0
#define csr_CPllMaxRange_MSB  8
#define csr_CPllMaxRange_LSB  4
#define csr_CPllMaxRange_MASK 0x1f0u
#define csr_CPllForceCal_RANGE  9:9
#define csr_CPllForceCal_BITS   0:0
#define csr_CPllForceCal_MSB  9
#define csr_CPllForceCal_LSB  9
#define csr_CPllForceCal_MASK 0x200u
#define csr_CPllEnCal_RANGE  10:10
#define csr_CPllEnCal_BITS   0:0
#define csr_CPllEnCal_MSB  10
#define csr_CPllEnCal_LSB  10
#define csr_CPllEnCal_MASK 0x400u
#define csr_BlockDfiInterface_RANGE  2:0
#define csr_BlockDfiInterface_BITS   2:0
#define csr_BlockDfiInterface_MSB  2
#define csr_BlockDfiInterface_LSB  0
#define csr_BlockDfiInterface_MASK 0x7u
#define csr_BlockDfiInterfaceEn_RANGE  0:0
#define csr_BlockDfiInterfaceEn_BITS   0:0
#define csr_BlockDfiInterfaceEn_MSB  0
#define csr_BlockDfiInterfaceEn_LSB  0
#define csr_BlockDfiInterfaceEn_MASK 0x1u
#define csr_BlockDfiInterfaceStatusReset_RANGE  1:1
#define csr_BlockDfiInterfaceStatusReset_BITS   0:0
#define csr_BlockDfiInterfaceStatusReset_MSB  1
#define csr_BlockDfiInterfaceStatusReset_LSB  1
#define csr_BlockDfiInterfaceStatusReset_MASK 0x2u
#define csr_PmuBusy_RANGE  2:2
#define csr_PmuBusy_BITS   0:0
#define csr_PmuBusy_MSB  2
#define csr_PmuBusy_LSB  2
#define csr_PmuBusy_MASK 0x4u
#define csr_Seq0BGPR7_RANGE  15:0
#define csr_Seq0BGPR7_BITS   15:0
#define csr_Seq0BGPR7_MSB  15
#define csr_Seq0BGPR7_LSB  0
#define csr_Seq0BGPR7_MASK 0xffffu
#define csr_AcsmMapTable7_RANGE  11:0
#define csr_AcsmMapTable7_BITS   11:0
#define csr_AcsmMapTable7_MSB  11
#define csr_AcsmMapTable7_LSB  0
#define csr_AcsmMapTable7_MASK 0xfffu
#define csr_AcsmMapTableVal14_RANGE  5:0
#define csr_AcsmMapTableVal14_BITS   5:0
#define csr_AcsmMapTableVal14_MSB  5
#define csr_AcsmMapTableVal14_LSB  0
#define csr_AcsmMapTableVal14_MASK 0x3fu
#define csr_AcsmMapTableVal15_RANGE  11:6
#define csr_AcsmMapTableVal15_BITS   5:0
#define csr_AcsmMapTableVal15_MSB  11
#define csr_AcsmMapTableVal15_LSB  6
#define csr_AcsmMapTableVal15_MASK 0xfc0u
#define csr_ATestPrbsErrCntSE7_RANGE  15:0
#define csr_ATestPrbsErrCntSE7_BITS   15:0
#define csr_ATestPrbsErrCntSE7_MSB  15
#define csr_ATestPrbsErrCntSE7_LSB  0
#define csr_ATestPrbsErrCntSE7_MASK 0xffffu
#define csr_ZCalCompOffset_RANGE  5:0
#define csr_ZCalCompOffset_BITS   5:0
#define csr_ZCalCompOffset_MSB  5
#define csr_ZCalCompOffset_LSB  0
#define csr_ZCalCompOffset_MASK 0x3fu
#define csr_ZCalCompOffsetVal_RANGE  5:0
#define csr_ZCalCompOffsetVal_BITS   5:0
#define csr_ZCalCompOffsetVal_MSB  5
#define csr_ZCalCompOffsetVal_LSB  0
#define csr_ZCalCompOffsetVal_MASK 0x3fu
#define csr_PclkDCANextFineOnCoarseAC_RANGE  15:0
#define csr_PclkDCANextFineOnCoarseAC_BITS   15:0
#define csr_PclkDCANextFineOnCoarseAC_MSB  15
#define csr_PclkDCANextFineOnCoarseAC_LSB  0
#define csr_PclkDCANextFineOnCoarseAC_MASK 0xffffu
#define csr_PclkDCACoarseIncFineURAC_RANGE  3:0
#define csr_PclkDCACoarseIncFineURAC_BITS   3:0
#define csr_PclkDCACoarseIncFineURAC_MSB  3
#define csr_PclkDCACoarseIncFineURAC_LSB  0
#define csr_PclkDCACoarseIncFineURAC_MASK 0xfu
#define csr_PclkDCACoarseDecFineURAC_RANGE  7:4
#define csr_PclkDCACoarseDecFineURAC_BITS   3:0
#define csr_PclkDCACoarseDecFineURAC_MSB  7
#define csr_PclkDCACoarseDecFineURAC_LSB  4
#define csr_PclkDCACoarseDecFineURAC_MASK 0xf0u
#define csr_PclkDCACoarseIncFineLLAC_RANGE  11:8
#define csr_PclkDCACoarseIncFineLLAC_BITS   3:0
#define csr_PclkDCACoarseIncFineLLAC_MSB  11
#define csr_PclkDCACoarseIncFineLLAC_LSB  8
#define csr_PclkDCACoarseIncFineLLAC_MASK 0xf00u
#define csr_PclkDCACoarseDecFineLLAC_RANGE  15:12
#define csr_PclkDCACoarseDecFineLLAC_BITS   3:0
#define csr_PclkDCACoarseDecFineLLAC_MSB  15
#define csr_PclkDCACoarseDecFineLLAC_LSB  12
#define csr_PclkDCACoarseDecFineLLAC_MASK 0xf000u
#define csr_PclkDCANextFineOnCoarseDB_RANGE  15:0
#define csr_PclkDCANextFineOnCoarseDB_BITS   15:0
#define csr_PclkDCANextFineOnCoarseDB_MSB  15
#define csr_PclkDCANextFineOnCoarseDB_LSB  0
#define csr_PclkDCANextFineOnCoarseDB_MASK 0xffffu
#define csr_PclkDCACoarseIncFineURDB_RANGE  3:0
#define csr_PclkDCACoarseIncFineURDB_BITS   3:0
#define csr_PclkDCACoarseIncFineURDB_MSB  3
#define csr_PclkDCACoarseIncFineURDB_LSB  0
#define csr_PclkDCACoarseIncFineURDB_MASK 0xfu
#define csr_PclkDCACoarseDecFineURDB_RANGE  7:4
#define csr_PclkDCACoarseDecFineURDB_BITS   3:0
#define csr_PclkDCACoarseDecFineURDB_MSB  7
#define csr_PclkDCACoarseDecFineURDB_LSB  4
#define csr_PclkDCACoarseDecFineURDB_MASK 0xf0u
#define csr_PclkDCACoarseIncFineLLDB_RANGE  11:8
#define csr_PclkDCACoarseIncFineLLDB_BITS   3:0
#define csr_PclkDCACoarseIncFineLLDB_MSB  11
#define csr_PclkDCACoarseIncFineLLDB_LSB  8
#define csr_PclkDCACoarseIncFineLLDB_MASK 0xf00u
#define csr_PclkDCACoarseDecFineLLDB_RANGE  15:12
#define csr_PclkDCACoarseDecFineLLDB_BITS   3:0
#define csr_PclkDCACoarseDecFineLLDB_MSB  15
#define csr_PclkDCACoarseDecFineLLDB_LSB  12
#define csr_PclkDCACoarseDecFineLLDB_MASK 0xf000u
#define csr_AcLoopBackEnLn7_RANGE  0:0
#define csr_AcLoopBackEnLn7_BITS   0:0
#define csr_AcLoopBackEnLn7_MSB  0
#define csr_AcLoopBackEnLn7_LSB  0
#define csr_AcLoopBackEnLn7_MASK 0x1u
#define csr_CPllCtrl4_RANGE  14:0
#define csr_CPllCtrl4_BITS   14:0
#define csr_CPllCtrl4_MSB  14
#define csr_CPllCtrl4_LSB  0
#define csr_CPllCtrl4_MASK 0x7fffu
#define csr_CPllCpIntGsCtrl_RANGE  6:0
#define csr_CPllCpIntGsCtrl_BITS   6:0
#define csr_CPllCpIntGsCtrl_MSB  6
#define csr_CPllCpIntGsCtrl_LSB  0
#define csr_CPllCpIntGsCtrl_MASK 0x7fu
#define csr_CReservedPllCpIntGsCtrl_RANGE  7:7
#define csr_CReservedPllCpIntGsCtrl_BITS   0:0
#define csr_CReservedPllCpIntGsCtrl_MSB  7
#define csr_CReservedPllCpIntGsCtrl_LSB  7
#define csr_CReservedPllCpIntGsCtrl_MASK 0x80u
#define csr_CPllCpPropGsCtrl_RANGE  14:8
#define csr_CPllCpPropGsCtrl_BITS   6:0
#define csr_CPllCpPropGsCtrl_MSB  14
#define csr_CPllCpPropGsCtrl_LSB  8
#define csr_CPllCpPropGsCtrl_MASK 0x7f00u
#define csr_BlockDfiInterfaceStatus_RANGE  7:0
#define csr_BlockDfiInterfaceStatus_BITS   7:0
#define csr_BlockDfiInterfaceStatus_MSB  7
#define csr_BlockDfiInterfaceStatus_LSB  0
#define csr_BlockDfiInterfaceStatus_MASK 0xffu
#define csr_PubDbyteDisable_RANGE  3:0
#define csr_PubDbyteDisable_BITS   3:0
#define csr_PubDbyteDisable_MSB  3
#define csr_PubDbyteDisable_LSB  0
#define csr_PubDbyteDisable_MASK 0xfu
#define csr_PpgcChkTxManipulationCtrl0_RANGE  8:0
#define csr_PpgcChkTxManipulationCtrl0_BITS   8:0
#define csr_PpgcChkTxManipulationCtrl0_MSB  8
#define csr_PpgcChkTxManipulationCtrl0_LSB  0
#define csr_PpgcChkTxManipulationCtrl0_MASK 0x1ffu
#define csr_PpgcChkTxManipulationEn_RANGE  8:0
#define csr_PpgcChkTxManipulationEn_BITS   8:0
#define csr_PpgcChkTxManipulationEn_MSB  8
#define csr_PpgcChkTxManipulationEn_LSB  0
#define csr_PpgcChkTxManipulationEn_MASK 0x1ffu
#define csr_DMIPinPresent_RANGE  0:0
#define csr_DMIPinPresent_BITS   0:0
#define csr_DMIPinPresent_MSB  0
#define csr_DMIPinPresent_LSB  0
#define csr_DMIPinPresent_MASK 0x1u
#define csr_RdDbiEnabled_RANGE  0:0
#define csr_RdDbiEnabled_BITS   0:0
#define csr_RdDbiEnabled_MSB  0
#define csr_RdDbiEnabled_LSB  0
#define csr_RdDbiEnabled_MASK 0x1u
#define csr_Seq0BGPR8_RANGE  15:0
#define csr_Seq0BGPR8_BITS   15:0
#define csr_Seq0BGPR8_MSB  15
#define csr_Seq0BGPR8_LSB  0
#define csr_Seq0BGPR8_MASK 0xffffu
#define csr_PieCtrlStartVec0_RANGE  11:0
#define csr_PieCtrlStartVec0_BITS   11:0
#define csr_PieCtrlStartVec0_MSB  11
#define csr_PieCtrlStartVec0_LSB  0
#define csr_PieCtrlStartVec0_MASK 0xfffu
#define csr_AcsmMapTable8_RANGE  11:0
#define csr_AcsmMapTable8_BITS   11:0
#define csr_AcsmMapTable8_MSB  11
#define csr_AcsmMapTable8_LSB  0
#define csr_AcsmMapTable8_MASK 0xfffu
#define csr_AcsmMapTableVal16_RANGE  5:0
#define csr_AcsmMapTableVal16_BITS   5:0
#define csr_AcsmMapTableVal16_MSB  5
#define csr_AcsmMapTableVal16_LSB  0
#define csr_AcsmMapTableVal16_MASK 0x3fu
#define csr_AcsmMapTableVal17_RANGE  11:6
#define csr_AcsmMapTableVal17_BITS   5:0
#define csr_AcsmMapTableVal17_MSB  11
#define csr_AcsmMapTableVal17_LSB  6
#define csr_AcsmMapTableVal17_MASK 0xfc0u
#define csr_TxPowerDownZCAL_RANGE  1:0
#define csr_TxPowerDownZCAL_BITS   1:0
#define csr_TxPowerDownZCAL_MSB  1
#define csr_TxPowerDownZCAL_LSB  0
#define csr_TxPowerDownZCAL_MASK 0x3u
#define csr_ZCalPUOffset_RANGE  3:0
#define csr_ZCalPUOffset_BITS   3:0
#define csr_ZCalPUOffset_MSB  3
#define csr_ZCalPUOffset_LSB  0
#define csr_ZCalPUOffset_MASK 0xfu
#define csr_ZCalPUOffsetVal_RANGE  3:0
#define csr_ZCalPUOffsetVal_BITS   3:0
#define csr_ZCalPUOffsetVal_MSB  3
#define csr_ZCalPUOffsetVal_LSB  0
#define csr_ZCalPUOffsetVal_MASK 0xfu
#define csr_PclkDCAFullSearchIVACAC_RANGE  7:0
#define csr_PclkDCAFullSearchIVACAC_BITS   7:0
#define csr_PclkDCAFullSearchIVACAC_MSB  7
#define csr_PclkDCAFullSearchIVACAC_LSB  0
#define csr_PclkDCAFullSearchIVACAC_MASK 0xffu
#define csr_PclkDCAFineIVMaxAC_RANGE  3:0
#define csr_PclkDCAFineIVMaxAC_BITS   3:0
#define csr_PclkDCAFineIVMaxAC_MSB  3
#define csr_PclkDCAFineIVMaxAC_LSB  0
#define csr_PclkDCAFineIVMaxAC_MASK 0xfu
#define csr_PclkDCAFineIVMinAC_RANGE  7:4
#define csr_PclkDCAFineIVMinAC_BITS   3:0
#define csr_PclkDCAFineIVMinAC_MSB  7
#define csr_PclkDCAFineIVMinAC_LSB  4
#define csr_PclkDCAFineIVMinAC_MASK 0xf0u
#define csr_PclkDCAFullSearchIVACDB_RANGE  7:0
#define csr_PclkDCAFullSearchIVACDB_BITS   7:0
#define csr_PclkDCAFullSearchIVACDB_MSB  7
#define csr_PclkDCAFullSearchIVACDB_LSB  0
#define csr_PclkDCAFullSearchIVACDB_MASK 0xffu
#define csr_PclkDCAFineIVMaxDB_RANGE  3:0
#define csr_PclkDCAFineIVMaxDB_BITS   3:0
#define csr_PclkDCAFineIVMaxDB_MSB  3
#define csr_PclkDCAFineIVMaxDB_LSB  0
#define csr_PclkDCAFineIVMaxDB_MASK 0xfu
#define csr_PclkDCAFineIVMinDB_RANGE  7:4
#define csr_PclkDCAFineIVMinDB_BITS   3:0
#define csr_PclkDCAFineIVMinDB_MSB  7
#define csr_PclkDCAFineIVMinDB_LSB  4
#define csr_PclkDCAFineIVMinDB_MASK 0xf0u
#define csr_CCMWriteBypassEnable_RANGE  1:0
#define csr_CCMWriteBypassEnable_BITS   1:0
#define csr_CCMWriteBypassEnable_MSB  1
#define csr_CCMWriteBypassEnable_LSB  0
#define csr_CCMWriteBypassEnable_MASK 0x3u
#define csr_AcLoopBackEnLn8_RANGE  0:0
#define csr_AcLoopBackEnLn8_BITS   0:0
#define csr_AcLoopBackEnLn8_MSB  0
#define csr_AcLoopBackEnLn8_LSB  0
#define csr_AcLoopBackEnLn8_MASK 0x1u
#define csr_LP5DfiDataEnLatency_RANGE  0:0
#define csr_LP5DfiDataEnLatency_BITS   0:0
#define csr_LP5DfiDataEnLatency_MSB  0
#define csr_LP5DfiDataEnLatency_LSB  0
#define csr_LP5DfiDataEnLatency_MASK 0x1u
#define csr_LP5RLm13_RANGE  0:0
#define csr_LP5RLm13_BITS   0:0
#define csr_LP5RLm13_MSB  0
#define csr_LP5RLm13_LSB  0
#define csr_LP5RLm13_MASK 0x1u
#define csr_RdfPtrChkErrInject_RANGE  7:0
#define csr_RdfPtrChkErrInject_BITS   7:0
#define csr_RdfPtrChkErrInject_MSB  7
#define csr_RdfPtrChkErrInject_LSB  0
#define csr_RdfPtrChkErrInject_MASK 0xffu
#define csr_AcPipeEn_RANGE  1:0
#define csr_AcPipeEn_BITS   1:0
#define csr_AcPipeEn_MSB  1
#define csr_AcPipeEn_LSB  0
#define csr_AcPipeEn_MASK 0x3u
#define csr_PclkDCACalSampAC0_RANGE  15:0
#define csr_PclkDCACalSampAC0_BITS   15:0
#define csr_PclkDCACalSampAC0_MSB  15
#define csr_PclkDCACalSampAC0_LSB  0
#define csr_PclkDCACalSampAC0_MASK 0xffffu
#define csr_ACRxClkEn_RANGE  1:0
#define csr_ACRxClkEn_BITS   1:0
#define csr_ACRxClkEn_MSB  1
#define csr_ACRxClkEn_LSB  0
#define csr_ACRxClkEn_MASK 0x3u
#define csr_CPllCtrl5_RANGE  15:0
#define csr_CPllCtrl5_BITS   15:0
#define csr_CPllCtrl5_MSB  15
#define csr_CPllCtrl5_LSB  0
#define csr_CPllCtrl5_MASK 0xffffu
#define csr_CPllDivSel_RANGE  9:0
#define csr_CPllDivSel_BITS   9:0
#define csr_CPllDivSel_MSB  9
#define csr_CPllDivSel_LSB  0
#define csr_CPllDivSel_MASK 0x3ffu
#define csr_CPllV2IMode_RANGE  12:10
#define csr_CPllV2IMode_BITS   2:0
#define csr_CPllV2IMode_MSB  12
#define csr_CPllV2IMode_LSB  10
#define csr_CPllV2IMode_MASK 0x1c00u
#define csr_CPllVcoLowFreq_RANGE  15:13
#define csr_CPllVcoLowFreq_BITS   2:0
#define csr_CPllVcoLowFreq_MSB  15
#define csr_CPllVcoLowFreq_LSB  13
#define csr_CPllVcoLowFreq_MASK 0xe000u
#define csr_RxReplicaRangeVal_RANGE  15:0
#define csr_RxReplicaRangeVal_BITS   15:0
#define csr_RxReplicaRangeVal_MSB  15
#define csr_RxReplicaRangeVal_LSB  0
#define csr_RxReplicaRangeVal_MASK 0xffffu
#define csr_RxReplicaShortCalRangeA_RANGE  7:0
#define csr_RxReplicaShortCalRangeA_BITS   7:0
#define csr_RxReplicaShortCalRangeA_MSB  7
#define csr_RxReplicaShortCalRangeA_LSB  0
#define csr_RxReplicaShortCalRangeA_MASK 0xffu
#define csr_RxReplicaShortCalRangeB_RANGE  15:8
#define csr_RxReplicaShortCalRangeB_BITS   7:0
#define csr_RxReplicaShortCalRangeB_MSB  15
#define csr_RxReplicaShortCalRangeB_LSB  8
#define csr_RxReplicaShortCalRangeB_MASK 0xff00u
#define csr_PpgcChkTxManipulationCtrl1_RANGE  8:0
#define csr_PpgcChkTxManipulationCtrl1_BITS   8:0
#define csr_PpgcChkTxManipulationCtrl1_MSB  8
#define csr_PpgcChkTxManipulationCtrl1_LSB  0
#define csr_PpgcChkTxManipulationCtrl1_MASK 0x1ffu
#define csr_PpgcChkTxManipulationSel0_RANGE  8:0
#define csr_PpgcChkTxManipulationSel0_BITS   8:0
#define csr_PpgcChkTxManipulationSel0_MSB  8
#define csr_PpgcChkTxManipulationSel0_LSB  0
#define csr_PpgcChkTxManipulationSel0_MASK 0x1ffu
#define csr_PIEProgErrStatus_RANGE  4:0
#define csr_PIEProgErrStatus_BITS   4:0
#define csr_PIEProgErrStatus_MSB  4
#define csr_PIEProgErrStatus_LSB  0
#define csr_PIEProgErrStatus_MASK 0x1fu
#define csr_PIEStackOverflow_RANGE  0:0
#define csr_PIEStackOverflow_BITS   0:0
#define csr_PIEStackOverflow_MSB  0
#define csr_PIEStackOverflow_LSB  0
#define csr_PIEStackOverflow_MASK 0x1u
#define csr_PIEStackUnderflow_RANGE  1:1
#define csr_PIEStackUnderflow_BITS   0:0
#define csr_PIEStackUnderflow_MSB  1
#define csr_PIEStackUnderflow_LSB  1
#define csr_PIEStackUnderflow_MASK 0x2u
#define csr_IllegalPIERAMWr_RANGE  2:2
#define csr_IllegalPIERAMWr_BITS   0:0
#define csr_IllegalPIERAMWr_MSB  2
#define csr_IllegalPIERAMWr_LSB  2
#define csr_IllegalPIERAMWr_MASK 0x4u
#define csr_IllegalPIERAMRd_RANGE  3:3
#define csr_IllegalPIERAMRd_BITS   0:0
#define csr_IllegalPIERAMRd_MSB  3
#define csr_IllegalPIERAMRd_LSB  3
#define csr_IllegalPIERAMRd_MASK 0x8u
#define csr_OverlappingReads_RANGE  4:4
#define csr_OverlappingReads_BITS   0:0
#define csr_OverlappingReads_MSB  4
#define csr_OverlappingReads_LSB  4
#define csr_OverlappingReads_MASK 0x10u
#define csr_Seq0BGPR9_RANGE  15:0
#define csr_Seq0BGPR9_BITS   15:0
#define csr_Seq0BGPR9_MSB  15
#define csr_Seq0BGPR9_LSB  0
#define csr_Seq0BGPR9_MASK 0xffffu
#define csr_AcsmMapTable9_RANGE  11:0
#define csr_AcsmMapTable9_BITS   11:0
#define csr_AcsmMapTable9_MSB  11
#define csr_AcsmMapTable9_LSB  0
#define csr_AcsmMapTable9_MASK 0xfffu
#define csr_AcsmMapTableVal18_RANGE  5:0
#define csr_AcsmMapTableVal18_BITS   5:0
#define csr_AcsmMapTableVal18_MSB  5
#define csr_AcsmMapTableVal18_LSB  0
#define csr_AcsmMapTableVal18_MASK 0x3fu
#define csr_AcsmMapTableVal19_RANGE  11:6
#define csr_AcsmMapTableVal19_BITS   5:0
#define csr_AcsmMapTableVal19_MSB  11
#define csr_AcsmMapTableVal19_LSB  6
#define csr_AcsmMapTableVal19_MASK 0xfc0u
#define csr_ZCalCompOvr_RANGE  15:0
#define csr_ZCalCompOvr_BITS   15:0
#define csr_ZCalCompOvr_MSB  15
#define csr_ZCalCompOvr_LSB  0
#define csr_ZCalCompOvr_MASK 0xffffu
#define csr_ZCalCompOvrEn_RANGE  0:0
#define csr_ZCalCompOvrEn_BITS   0:0
#define csr_ZCalCompOvrEn_MSB  0
#define csr_ZCalCompOvrEn_LSB  0
#define csr_ZCalCompOvrEn_MASK 0x1u
#define csr_ReservedZCalCompOvrEn_RANGE  7:1
#define csr_ReservedZCalCompOvrEn_BITS   6:0
#define csr_ReservedZCalCompOvrEn_MSB  7
#define csr_ReservedZCalCompOvrEn_LSB  1
#define csr_ReservedZCalCompOvrEn_MASK 0xfeu
#define csr_ZCalCompOvrVal_RANGE  14:8
#define csr_ZCalCompOvrVal_BITS   6:0
#define csr_ZCalCompOvrVal_MSB  14
#define csr_ZCalCompOvrVal_LSB  8
#define csr_ZCalCompOvrVal_MASK 0x7f00u
#define csr_ReservedZCalCompOvrVal_RANGE  15:15
#define csr_ReservedZCalCompOvrVal_BITS   0:0
#define csr_ReservedZCalCompOvrVal_MSB  15
#define csr_ReservedZCalCompOvrVal_LSB  15
#define csr_ReservedZCalCompOvrVal_MASK 0x8000u
#define csr_AcLoopBackEnLn9_RANGE  0:0
#define csr_AcLoopBackEnLn9_BITS   0:0
#define csr_AcLoopBackEnLn9_MSB  0
#define csr_AcLoopBackEnLn9_LSB  0
#define csr_AcLoopBackEnLn9_MASK 0x1u
#define csr_RxDfeModeCfg_RANGE  2:0
#define csr_RxDfeModeCfg_BITS   2:0
#define csr_RxDfeModeCfg_MSB  2
#define csr_RxDfeModeCfg_LSB  0
#define csr_RxDfeModeCfg_MASK 0x7u
#define csr_RxDfeCtrl_RANGE  2:0
#define csr_RxDfeCtrl_BITS   2:0
#define csr_RxDfeCtrl_MSB  2
#define csr_RxDfeCtrl_LSB  0
#define csr_RxDfeCtrl_MASK 0x7u
#define csr_PclkDCACalSampAC1_RANGE  15:0
#define csr_PclkDCACalSampAC1_BITS   15:0
#define csr_PclkDCACalSampAC1_MSB  15
#define csr_PclkDCACalSampAC1_LSB  0
#define csr_PclkDCACalSampAC1_MASK 0xffffu
#define csr_CPllDacValIn_RANGE  4:0
#define csr_CPllDacValIn_BITS   4:0
#define csr_CPllDacValIn_MSB  4
#define csr_CPllDacValIn_LSB  0
#define csr_CPllDacValIn_MASK 0x1fu
#define csr_PpgcChkTxManipulationCtrl2_RANGE  8:0
#define csr_PpgcChkTxManipulationCtrl2_BITS   8:0
#define csr_PpgcChkTxManipulationCtrl2_MSB  8
#define csr_PpgcChkTxManipulationCtrl2_LSB  0
#define csr_PpgcChkTxManipulationCtrl2_MASK 0x1ffu
#define csr_PpgcChkTxManipulationSel1_RANGE  8:0
#define csr_PpgcChkTxManipulationSel1_BITS   8:0
#define csr_PpgcChkTxManipulationSel1_MSB  8
#define csr_PpgcChkTxManipulationSel1_LSB  0
#define csr_PpgcChkTxManipulationSel1_MASK 0x1ffu
#define csr_PIEParityInvert_RANGE  5:0
#define csr_PIEParityInvert_BITS   5:0
#define csr_PIEParityInvert_MSB  5
#define csr_PIEParityInvert_LSB  0
#define csr_PIEParityInvert_MASK 0x3fu
#define csr_Seq0BGPR10_RANGE  15:0
#define csr_Seq0BGPR10_BITS   15:0
#define csr_Seq0BGPR10_MSB  15
#define csr_Seq0BGPR10_LSB  0
#define csr_Seq0BGPR10_MASK 0xffffu
#define csr_AcsmMapTable10_RANGE  11:0
#define csr_AcsmMapTable10_BITS   11:0
#define csr_AcsmMapTable10_MSB  11
#define csr_AcsmMapTable10_LSB  0
#define csr_AcsmMapTable10_MASK 0xfffu
#define csr_AcsmMapTableVal20_RANGE  5:0
#define csr_AcsmMapTableVal20_BITS   5:0
#define csr_AcsmMapTableVal20_MSB  5
#define csr_AcsmMapTableVal20_LSB  0
#define csr_AcsmMapTableVal20_MASK 0x3fu
#define csr_AcsmMapTableVal21_RANGE  11:6
#define csr_AcsmMapTableVal21_BITS   5:0
#define csr_AcsmMapTableVal21_MSB  11
#define csr_AcsmMapTableVal21_LSB  6
#define csr_AcsmMapTableVal21_MASK 0xfc0u
#define csr_ZCalPUOvr_RANGE  15:0
#define csr_ZCalPUOvr_BITS   15:0
#define csr_ZCalPUOvr_MSB  15
#define csr_ZCalPUOvr_LSB  0
#define csr_ZCalPUOvr_MASK 0xffffu
#define csr_ZCalPUOvrEn_RANGE  0:0
#define csr_ZCalPUOvrEn_BITS   0:0
#define csr_ZCalPUOvrEn_MSB  0
#define csr_ZCalPUOvrEn_LSB  0
#define csr_ZCalPUOvrEn_MASK 0x1u
#define csr_ReservedZCalPUOvrEn_RANGE  6:1
#define csr_ReservedZCalPUOvrEn_BITS   5:0
#define csr_ReservedZCalPUOvrEn_MSB  6
#define csr_ReservedZCalPUOvrEn_LSB  1
#define csr_ReservedZCalPUOvrEn_MASK 0x7eu
#define csr_ZCalPUOvrVal_RANGE  15:7
#define csr_ZCalPUOvrVal_BITS   8:0
#define csr_ZCalPUOvrVal_MSB  15
#define csr_ZCalPUOvrVal_LSB  7
#define csr_ZCalPUOvrVal_MASK 0xff80u
#define csr_PclkDCASampDelayLCDLAC_RANGE  3:0
#define csr_PclkDCASampDelayLCDLAC_BITS   3:0
#define csr_PclkDCASampDelayLCDLAC_MSB  3
#define csr_PclkDCASampDelayLCDLAC_LSB  0
#define csr_PclkDCASampDelayLCDLAC_MASK 0xfu
#define csr_AcLoopBackEnLn10_RANGE  0:0
#define csr_AcLoopBackEnLn10_BITS   0:0
#define csr_AcLoopBackEnLn10_MSB  0
#define csr_AcLoopBackEnLn10_LSB  0
#define csr_AcLoopBackEnLn10_MASK 0x1u
#define csr_PclkDCAResults_RANGE  1:0
#define csr_PclkDCAResults_BITS   1:0
#define csr_PclkDCAResults_MSB  1
#define csr_PclkDCAResults_LSB  0
#define csr_PclkDCAResults_MASK 0x3u
#define csr_PclkDCADone_RANGE  0:0
#define csr_PclkDCADone_BITS   0:0
#define csr_PclkDCADone_MSB  0
#define csr_PclkDCADone_LSB  0
#define csr_PclkDCADone_MASK 0x1u
#define csr_PclkDCASuccessful_RANGE  1:1
#define csr_PclkDCASuccessful_BITS   0:0
#define csr_PclkDCASuccessful_MSB  1
#define csr_PclkDCASuccessful_LSB  1
#define csr_PclkDCASuccessful_MASK 0x2u
#define csr_CKDllStopCal_RANGE  0:0
#define csr_CKDllStopCal_BITS   0:0
#define csr_CKDllStopCal_MSB  0
#define csr_CKDllStopCal_LSB  0
#define csr_CKDllStopCal_MASK 0x1u
#define csr_CMasterReserved_RANGE  2:0
#define csr_CMasterReserved_BITS   2:0
#define csr_CMasterReserved_MSB  2
#define csr_CMasterReserved_LSB  0
#define csr_CMasterReserved_MASK 0x7u
#define csr_InhibitTxRdPtrInit_RANGE  1:0
#define csr_InhibitTxRdPtrInit_BITS   1:0
#define csr_InhibitTxRdPtrInit_MSB  1
#define csr_InhibitTxRdPtrInit_LSB  0
#define csr_InhibitTxRdPtrInit_MASK 0x3u
#define csr_DisableRxEnDlyLoad_RANGE  0:0
#define csr_DisableRxEnDlyLoad_BITS   0:0
#define csr_DisableRxEnDlyLoad_MSB  0
#define csr_DisableRxEnDlyLoad_LSB  0
#define csr_DisableRxEnDlyLoad_MASK 0x1u
#define csr_DisableTxDqDly_RANGE  1:1
#define csr_DisableTxDqDly_BITS   0:0
#define csr_DisableTxDqDly_MSB  1
#define csr_DisableTxDqDly_LSB  1
#define csr_DisableTxDqDly_MASK 0x2u
#define csr_PpgcChkTxManipluationPrbs9_RANGE  8:0
#define csr_PpgcChkTxManipluationPrbs9_BITS   8:0
#define csr_PpgcChkTxManipluationPrbs9_MSB  8
#define csr_PpgcChkTxManipluationPrbs9_LSB  0
#define csr_PpgcChkTxManipluationPrbs9_MASK 0x1ffu
#define csr_PIEParityStatus_RANGE  5:0
#define csr_PIEParityStatus_BITS   5:0
#define csr_PIEParityStatus_MSB  5
#define csr_PIEParityStatus_LSB  0
#define csr_PIEParityStatus_MASK 0x3fu
#define csr_Seq0BGPR11_RANGE  15:0
#define csr_Seq0BGPR11_BITS   15:0
#define csr_Seq0BGPR11_MSB  15
#define csr_Seq0BGPR11_LSB  0
#define csr_Seq0BGPR11_MASK 0xffffu
#define csr_AcsmMapTable11_RANGE  11:0
#define csr_AcsmMapTable11_BITS   11:0
#define csr_AcsmMapTable11_MSB  11
#define csr_AcsmMapTable11_LSB  0
#define csr_AcsmMapTable11_MASK 0xfffu
#define csr_AcsmMapTableVal22_RANGE  5:0
#define csr_AcsmMapTableVal22_BITS   5:0
#define csr_AcsmMapTableVal22_MSB  5
#define csr_AcsmMapTableVal22_LSB  0
#define csr_AcsmMapTableVal22_MASK 0x3fu
#define csr_AcsmMapTableVal23_RANGE  11:6
#define csr_AcsmMapTableVal23_BITS   5:0
#define csr_AcsmMapTableVal23_MSB  11
#define csr_AcsmMapTableVal23_LSB  6
#define csr_AcsmMapTableVal23_MASK 0xfc0u
#define csr_ZCalCompCtrl_RANGE  7:0
#define csr_ZCalCompCtrl_BITS   7:0
#define csr_ZCalCompCtrl_MSB  7
#define csr_ZCalCompCtrl_LSB  0
#define csr_ZCalCompCtrl_MASK 0xffu
#define csr_ZCalCompGainCurrAdj_RANGE  7:0
#define csr_ZCalCompGainCurrAdj_BITS   7:0
#define csr_ZCalCompGainCurrAdj_MSB  7
#define csr_ZCalCompGainCurrAdj_LSB  0
#define csr_ZCalCompGainCurrAdj_MASK 0xffu
#define csr_PclkDCASampDelayLCDLDB_RANGE  3:0
#define csr_PclkDCASampDelayLCDLDB_BITS   3:0
#define csr_PclkDCASampDelayLCDLDB_MSB  3
#define csr_PclkDCASampDelayLCDLDB_LSB  0
#define csr_PclkDCASampDelayLCDLDB_MASK 0xfu
#define csr_CPclkDivRatio_RANGE  13:0
#define csr_CPclkDivRatio_BITS   13:0
#define csr_CPclkDivRatio_MSB  13
#define csr_CPclkDivRatio_LSB  0
#define csr_CPclkDivRatio_MASK 0x3fffu
#define csr_CPclkDivCa0_RANGE  1:0
#define csr_CPclkDivCa0_BITS   1:0
#define csr_CPclkDivCa0_MSB  1
#define csr_CPclkDivCa0_LSB  0
#define csr_CPclkDivCa0_MASK 0x3u
#define csr_ReservedCPclkDivCa0_RANGE  3:2
#define csr_ReservedCPclkDivCa0_BITS   1:0
#define csr_ReservedCPclkDivCa0_MSB  3
#define csr_ReservedCPclkDivCa0_LSB  2
#define csr_ReservedCPclkDivCa0_MASK 0xcu
#define csr_CPclkDivCa1_RANGE  5:4
#define csr_CPclkDivCa1_BITS   1:0
#define csr_CPclkDivCa1_MSB  5
#define csr_CPclkDivCa1_LSB  4
#define csr_CPclkDivCa1_MASK 0x30u
#define csr_ReservedCPclkDivCa1_RANGE  7:6
#define csr_ReservedCPclkDivCa1_BITS   1:0
#define csr_ReservedCPclkDivCa1_MSB  7
#define csr_ReservedCPclkDivCa1_LSB  6
#define csr_ReservedCPclkDivCa1_MASK 0xc0u
#define csr_CPclkDivDq0_RANGE  9:8
#define csr_CPclkDivDq0_BITS   1:0
#define csr_CPclkDivDq0_MSB  9
#define csr_CPclkDivDq0_LSB  8
#define csr_CPclkDivDq0_MASK 0x300u
#define csr_ReservedCPclkDivDq0_RANGE  11:10
#define csr_ReservedCPclkDivDq0_BITS   1:0
#define csr_ReservedCPclkDivDq0_MSB  11
#define csr_ReservedCPclkDivDq0_LSB  10
#define csr_ReservedCPclkDivDq0_MASK 0xc00u
#define csr_CPclkDivDq1_RANGE  13:12
#define csr_CPclkDivDq1_BITS   1:0
#define csr_CPclkDivDq1_MSB  13
#define csr_CPclkDivDq1_LSB  12
#define csr_CPclkDivDq1_MASK 0x3000u
#define csr_DxDigStrobeMode_RANGE  1:0
#define csr_DxDigStrobeMode_BITS   1:0
#define csr_DxDigStrobeMode_MSB  1
#define csr_DxDigStrobeMode_LSB  0
#define csr_DxDigStrobeMode_MASK 0x3u
#define csr_DfiCustMode_RANGE  0:0
#define csr_DfiCustMode_BITS   0:0
#define csr_DfiCustMode_MSB  0
#define csr_DfiCustMode_LSB  0
#define csr_DfiCustMode_MASK 0x1u
#define csr_DfiCtrlRxFifoRst_RANGE  0:0
#define csr_DfiCtrlRxFifoRst_BITS   0:0
#define csr_DfiCtrlRxFifoRst_MSB  0
#define csr_DfiCtrlRxFifoRst_LSB  0
#define csr_DfiCtrlRxFifoRst_MASK 0x1u
#define csr_CKDllControl_RANGE  0:0
#define csr_CKDllControl_BITS   0:0
#define csr_CKDllControl_MSB  0
#define csr_CKDllControl_LSB  0
#define csr_CKDllControl_MASK 0x1u
#define csr_CPllTst_RANGE  12:0
#define csr_CPllTst_BITS   12:0
#define csr_CPllTst_MSB  12
#define csr_CPllTst_LSB  0
#define csr_CPllTst_MASK 0x1fffu
#define csr_CPllAnaTstEn_RANGE  0:0
#define csr_CPllAnaTstEn_BITS   0:0
#define csr_CPllAnaTstEn_MSB  0
#define csr_CPllAnaTstEn_LSB  0
#define csr_CPllAnaTstEn_MASK 0x1u
#define csr_CPllAnaTstSel_RANGE  6:1
#define csr_CPllAnaTstSel_BITS   5:0
#define csr_CPllAnaTstSel_MSB  6
#define csr_CPllAnaTstSel_LSB  1
#define csr_CPllAnaTstSel_MASK 0x7eu
#define csr_CPllDigTstSel_RANGE  12:7
#define csr_CPllDigTstSel_BITS   5:0
#define csr_CPllDigTstSel_MSB  12
#define csr_CPllDigTstSel_LSB  7
#define csr_CPllDigTstSel_MASK 0x1f80u
#define csr_AllowInhibitTxRdPtrInit_RANGE  1:0
#define csr_AllowInhibitTxRdPtrInit_BITS   1:0
#define csr_AllowInhibitTxRdPtrInit_MSB  1
#define csr_AllowInhibitTxRdPtrInit_LSB  0
#define csr_AllowInhibitTxRdPtrInit_MASK 0x3u
#define csr_AllowDisableRxEnDlyLoad_RANGE  0:0
#define csr_AllowDisableRxEnDlyLoad_BITS   0:0
#define csr_AllowDisableRxEnDlyLoad_MSB  0
#define csr_AllowDisableRxEnDlyLoad_LSB  0
#define csr_AllowDisableRxEnDlyLoad_MASK 0x1u
#define csr_AllowDisableTxDqDly_RANGE  1:1
#define csr_AllowDisableTxDqDly_BITS   0:0
#define csr_AllowDisableTxDqDly_MSB  1
#define csr_AllowDisableTxDqDly_LSB  1
#define csr_AllowDisableTxDqDly_MASK 0x2u
#define csr_PpgcChkRxManipulationCtrl0_RANGE  8:0
#define csr_PpgcChkRxManipulationCtrl0_BITS   8:0
#define csr_PpgcChkRxManipulationCtrl0_MSB  8
#define csr_PpgcChkRxManipulationCtrl0_LSB  0
#define csr_PpgcChkRxManipulationCtrl0_MASK 0x1ffu
#define csr_PpgcChkRxManipulationEn_RANGE  8:0
#define csr_PpgcChkRxManipulationEn_BITS   8:0
#define csr_PpgcChkRxManipulationEn_MSB  8
#define csr_PpgcChkRxManipulationEn_LSB  0
#define csr_PpgcChkRxManipulationEn_MASK 0x1ffu
#define csr_Seq0BDisableFlag0_RANGE  15:0
#define csr_Seq0BDisableFlag0_BITS   15:0
#define csr_Seq0BDisableFlag0_MSB  15
#define csr_Seq0BDisableFlag0_LSB  0
#define csr_Seq0BDisableFlag0_MASK 0xffffu
#define csr_Seq0BGPR12_RANGE  15:0
#define csr_Seq0BGPR12_BITS   15:0
#define csr_Seq0BGPR12_MSB  15
#define csr_Seq0BGPR12_LSB  0
#define csr_Seq0BGPR12_MASK 0xffffu
#define csr_AcsmMapTable12_RANGE  11:0
#define csr_AcsmMapTable12_BITS   11:0
#define csr_AcsmMapTable12_MSB  11
#define csr_AcsmMapTable12_LSB  0
#define csr_AcsmMapTable12_MASK 0xfffu
#define csr_AcsmMapTableVal24_RANGE  5:0
#define csr_AcsmMapTableVal24_BITS   5:0
#define csr_AcsmMapTableVal24_MSB  5
#define csr_AcsmMapTableVal24_LSB  0
#define csr_AcsmMapTableVal24_MASK 0x3fu
#define csr_AcsmMapTableVal25_RANGE  11:6
#define csr_AcsmMapTableVal25_BITS   5:0
#define csr_AcsmMapTableVal25_MSB  11
#define csr_AcsmMapTableVal25_LSB  6
#define csr_AcsmMapTableVal25_MASK 0xfc0u
#define csr_ZCalSlewRateCtrl_RANGE  7:0
#define csr_ZCalSlewRateCtrl_BITS   7:0
#define csr_ZCalSlewRateCtrl_MSB  7
#define csr_ZCalSlewRateCtrl_LSB  0
#define csr_ZCalSlewRateCtrl_MASK 0xffu
#define csr_ZCalTxSlewPU_RANGE  3:0
#define csr_ZCalTxSlewPU_BITS   3:0
#define csr_ZCalTxSlewPU_MSB  3
#define csr_ZCalTxSlewPU_LSB  0
#define csr_ZCalTxSlewPU_MASK 0xfu
#define csr_ZCalTxSlewPD_RANGE  7:4
#define csr_ZCalTxSlewPD_BITS   3:0
#define csr_ZCalTxSlewPD_MSB  7
#define csr_ZCalTxSlewPD_LSB  4
#define csr_ZCalTxSlewPD_MASK 0xf0u
#define csr_PptDqsCntInvTrnTg0_RANGE  15:0
#define csr_PptDqsCntInvTrnTg0_BITS   15:0
#define csr_PptDqsCntInvTrnTg0_MSB  15
#define csr_PptDqsCntInvTrnTg0_LSB  0
#define csr_PptDqsCntInvTrnTg0_MASK 0xffffu
#define csr_RxModeCtl_RANGE  3:0
#define csr_RxModeCtl_BITS   3:0
#define csr_RxModeCtl_MSB  3
#define csr_RxModeCtl_LSB  0
#define csr_RxModeCtl_MASK 0xfu
#define csr_CPllLockStatus_RANGE  0:0
#define csr_CPllLockStatus_BITS   0:0
#define csr_CPllLockStatus_MSB  0
#define csr_CPllLockStatus_LSB  0
#define csr_CPllLockStatus_MASK 0x1u
#define csr_PipeNetDis_RANGE  0:0
#define csr_PipeNetDis_BITS   0:0
#define csr_PipeNetDis_MSB  0
#define csr_PipeNetDis_LSB  0
#define csr_PipeNetDis_MASK 0x1u
#define csr_HwtMRL_RANGE  5:0
#define csr_HwtMRL_BITS   5:0
#define csr_HwtMRL_MSB  5
#define csr_HwtMRL_LSB  0
#define csr_HwtMRL_MASK 0x3fu
#define csr_PpgcChkRxManipulationCtrl1_RANGE  8:0
#define csr_PpgcChkRxManipulationCtrl1_BITS   8:0
#define csr_PpgcChkRxManipulationCtrl1_MSB  8
#define csr_PpgcChkRxManipulationCtrl1_LSB  0
#define csr_PpgcChkRxManipulationCtrl1_MASK 0x1ffu
#define csr_PpgcChkRxManipulationSel0_RANGE  8:0
#define csr_PpgcChkRxManipulationSel0_BITS   8:0
#define csr_PpgcChkRxManipulationSel0_MSB  8
#define csr_PpgcChkRxManipulationSel0_LSB  0
#define csr_PpgcChkRxManipulationSel0_MASK 0x1ffu
#define csr_Seq0BDisableFlag1_RANGE  15:0
#define csr_Seq0BDisableFlag1_BITS   15:0
#define csr_Seq0BDisableFlag1_MSB  15
#define csr_Seq0BDisableFlag1_LSB  0
#define csr_Seq0BDisableFlag1_MASK 0xffffu
#define csr_Seq0BGPR13_RANGE  15:0
#define csr_Seq0BGPR13_BITS   15:0
#define csr_Seq0BGPR13_MSB  15
#define csr_Seq0BGPR13_LSB  0
#define csr_Seq0BGPR13_MASK 0xffffu
#define csr_AcsmMapTable13_RANGE  11:0
#define csr_AcsmMapTable13_BITS   11:0
#define csr_AcsmMapTable13_MSB  11
#define csr_AcsmMapTable13_LSB  0
#define csr_AcsmMapTable13_MASK 0xfffu
#define csr_AcsmMapTableVal26_RANGE  5:0
#define csr_AcsmMapTableVal26_BITS   5:0
#define csr_AcsmMapTableVal26_MSB  5
#define csr_AcsmMapTableVal26_LSB  0
#define csr_AcsmMapTableVal26_MASK 0x3fu
#define csr_AcsmMapTableVal27_RANGE  11:6
#define csr_AcsmMapTableVal27_BITS   5:0
#define csr_AcsmMapTableVal27_MSB  11
#define csr_AcsmMapTableVal27_LSB  6
#define csr_AcsmMapTableVal27_MASK 0xfc0u
#define csr_ZCalClrFirstRunDone_RANGE  0:0
#define csr_ZCalClrFirstRunDone_BITS   0:0
#define csr_ZCalClrFirstRunDone_MSB  0
#define csr_ZCalClrFirstRunDone_LSB  0
#define csr_ZCalClrFirstRunDone_MASK 0x1u
#define csr_PptDqsCntInvTrnTg1_RANGE  15:0
#define csr_PptDqsCntInvTrnTg1_BITS   15:0
#define csr_PptDqsCntInvTrnTg1_MSB  15
#define csr_PptDqsCntInvTrnTg1_LSB  0
#define csr_PptDqsCntInvTrnTg1_MASK 0xffffu
#define csr_RxMiscCtl_RANGE  3:0
#define csr_RxMiscCtl_BITS   3:0
#define csr_RxMiscCtl_MSB  3
#define csr_RxMiscCtl_LSB  0
#define csr_RxMiscCtl_MASK 0xfu
#define csr_RxOffsetEn_RANGE  0:0
#define csr_RxOffsetEn_BITS   0:0
#define csr_RxOffsetEn_MSB  0
#define csr_RxOffsetEn_LSB  0
#define csr_RxOffsetEn_MASK 0x1u
#define csr_RxGainCtrl_RANGE  3:1
#define csr_RxGainCtrl_BITS   2:0
#define csr_RxGainCtrl_MSB  3
#define csr_RxGainCtrl_LSB  1
#define csr_RxGainCtrl_MASK 0xeu
#define csr_CPllUPllProg0_RANGE  15:0
#define csr_CPllUPllProg0_BITS   15:0
#define csr_CPllUPllProg0_MSB  15
#define csr_CPllUPllProg0_LSB  0
#define csr_CPllUPllProg0_MASK 0xffffu
#define csr_RegRet_RANGE  0:0
#define csr_RegRet_BITS   0:0
#define csr_RegRet_MSB  0
#define csr_RegRet_LSB  0
#define csr_RegRet_MASK 0x1u
#define csr_PpgcChkRxManipulationCtrl2_RANGE  8:0
#define csr_PpgcChkRxManipulationCtrl2_BITS   8:0
#define csr_PpgcChkRxManipulationCtrl2_MSB  8
#define csr_PpgcChkRxManipulationCtrl2_LSB  0
#define csr_PpgcChkRxManipulationCtrl2_MASK 0x1ffu
#define csr_PpgcChkRxManipulationSel1_RANGE  8:0
#define csr_PpgcChkRxManipulationSel1_BITS   8:0
#define csr_PpgcChkRxManipulationSel1_MSB  8
#define csr_PpgcChkRxManipulationSel1_LSB  0
#define csr_PpgcChkRxManipulationSel1_MASK 0x1ffu
#define csr_CkVal_RANGE  1:0
#define csr_CkVal_BITS   1:0
#define csr_CkVal_MSB  1
#define csr_CkVal_LSB  0
#define csr_CkVal_MASK 0x3u
#define csr_Seq0BDisableFlag2_RANGE  15:0
#define csr_Seq0BDisableFlag2_BITS   15:0
#define csr_Seq0BDisableFlag2_MSB  15
#define csr_Seq0BDisableFlag2_LSB  0
#define csr_Seq0BDisableFlag2_MASK 0xffffu
#define csr_Seq0BGPR14_RANGE  15:0
#define csr_Seq0BGPR14_BITS   15:0
#define csr_Seq0BGPR14_MSB  15
#define csr_Seq0BGPR14_LSB  0
#define csr_Seq0BGPR14_MASK 0xffffu
#define csr_AcsmMapTable14_RANGE  11:0
#define csr_AcsmMapTable14_BITS   11:0
#define csr_AcsmMapTable14_MSB  11
#define csr_AcsmMapTable14_LSB  0
#define csr_AcsmMapTable14_MASK 0xfffu
#define csr_AcsmMapTableVal28_RANGE  5:0
#define csr_AcsmMapTableVal28_BITS   5:0
#define csr_AcsmMapTableVal28_MSB  5
#define csr_AcsmMapTableVal28_LSB  0
#define csr_AcsmMapTableVal28_MASK 0x3fu
#define csr_AcsmMapTableVal29_RANGE  11:6
#define csr_AcsmMapTableVal29_BITS   5:0
#define csr_AcsmMapTableVal29_MSB  11
#define csr_AcsmMapTableVal29_LSB  6
#define csr_AcsmMapTableVal29_MASK 0xfc0u
#define csr_ZCalPDSearchGainTV_RANGE  8:0
#define csr_ZCalPDSearchGainTV_BITS   8:0
#define csr_ZCalPDSearchGainTV_MSB  8
#define csr_ZCalPDSearchGainTV_LSB  0
#define csr_ZCalPDSearchGainTV_MASK 0x1ffu
#define csr_ZCalPDSearchGainTVVal_RANGE  3:0
#define csr_ZCalPDSearchGainTVVal_BITS   3:0
#define csr_ZCalPDSearchGainTVVal_MSB  3
#define csr_ZCalPDSearchGainTVVal_LSB  0
#define csr_ZCalPDSearchGainTVVal_MASK 0xfu
#define csr_ZCalPDSearchGainTVValB_RANGE  7:4
#define csr_ZCalPDSearchGainTVValB_BITS   3:0
#define csr_ZCalPDSearchGainTVValB_MSB  7
#define csr_ZCalPDSearchGainTVValB_LSB  4
#define csr_ZCalPDSearchGainTVValB_MASK 0xf0u
#define csr_ZCalPDSearchGainTVAuto_RANGE  8:8
#define csr_ZCalPDSearchGainTVAuto_BITS   0:0
#define csr_ZCalPDSearchGainTVAuto_MSB  8
#define csr_ZCalPDSearchGainTVAuto_LSB  8
#define csr_ZCalPDSearchGainTVAuto_MASK 0x100u
#define csr_TrackingModeCntrl_RANGE  14:0
#define csr_TrackingModeCntrl_BITS   14:0
#define csr_TrackingModeCntrl_MSB  14
#define csr_TrackingModeCntrl_LSB  0
#define csr_TrackingModeCntrl_MASK 0x7fffu
#define csr_EnWck2DqoSnoopTracking_RANGE  0:0
#define csr_EnWck2DqoSnoopTracking_BITS   0:0
#define csr_EnWck2DqoSnoopTracking_MSB  0
#define csr_EnWck2DqoSnoopTracking_LSB  0
#define csr_EnWck2DqoSnoopTracking_MASK 0x1u
#define csr_Twck2dqoTrackingLimit_RANGE  3:1
#define csr_Twck2dqoTrackingLimit_BITS   2:0
#define csr_Twck2dqoTrackingLimit_MSB  3
#define csr_Twck2dqoTrackingLimit_LSB  1
#define csr_Twck2dqoTrackingLimit_MASK 0xeu
#define csr_ReservedTrackingModeCntrl_RANGE  4:4
#define csr_ReservedTrackingModeCntrl_BITS   0:0
#define csr_ReservedTrackingModeCntrl_MSB  4
#define csr_ReservedTrackingModeCntrl_LSB  4
#define csr_ReservedTrackingModeCntrl_MASK 0x10u
#define csr_Tdqs2dqTrackingLimit_RANGE  7:5
#define csr_Tdqs2dqTrackingLimit_BITS   2:0
#define csr_Tdqs2dqTrackingLimit_MSB  7
#define csr_Tdqs2dqTrackingLimit_LSB  5
#define csr_Tdqs2dqTrackingLimit_MASK 0xe0u
#define csr_DqsOscRunTimeSel_RANGE  11:8
#define csr_DqsOscRunTimeSel_BITS   3:0
#define csr_DqsOscRunTimeSel_MSB  11
#define csr_DqsOscRunTimeSel_LSB  8
#define csr_DqsOscRunTimeSel_MASK 0xf00u
#define csr_RxDqsTrackingThreshold_RANGE  14:12
#define csr_RxDqsTrackingThreshold_BITS   2:0
#define csr_RxDqsTrackingThreshold_MSB  14
#define csr_RxDqsTrackingThreshold_LSB  12
#define csr_RxDqsTrackingThreshold_MASK 0x7000u
#define csr_CPllUPllProg1_RANGE  15:0
#define csr_CPllUPllProg1_BITS   15:0
#define csr_CPllUPllProg1_MSB  15
#define csr_CPllUPllProg1_LSB  0
#define csr_CPllUPllProg1_MASK 0xffffu
#define csr_PpgcChkRxManipluationPrbs9_RANGE  8:0
#define csr_PpgcChkRxManipluationPrbs9_BITS   8:0
#define csr_PpgcChkRxManipluationPrbs9_MSB  8
#define csr_PpgcChkRxManipluationPrbs9_LSB  0
#define csr_PpgcChkRxManipluationPrbs9_MASK 0x1ffu
#define csr_CkDisVal_RANGE  1:1
#define csr_CkDisVal_BITS   0:0
#define csr_CkDisVal_MSB  1
#define csr_CkDisVal_LSB  1
#define csr_CkDisVal_MASK 0x2u
#define csr_Seq0BDisableFlag3_RANGE  15:0
#define csr_Seq0BDisableFlag3_BITS   15:0
#define csr_Seq0BDisableFlag3_MSB  15
#define csr_Seq0BDisableFlag3_LSB  0
#define csr_Seq0BDisableFlag3_MASK 0xffffu
#define csr_Seq0BGPR15_RANGE  15:0
#define csr_Seq0BGPR15_BITS   15:0
#define csr_Seq0BGPR15_MSB  15
#define csr_Seq0BGPR15_LSB  0
#define csr_Seq0BGPR15_MASK 0xffffu
#define csr_AcsmMapTable15_RANGE  11:0
#define csr_AcsmMapTable15_BITS   11:0
#define csr_AcsmMapTable15_MSB  11
#define csr_AcsmMapTable15_LSB  0
#define csr_AcsmMapTable15_MASK 0xfffu
#define csr_AcsmMapTableVal30_RANGE  5:0
#define csr_AcsmMapTableVal30_BITS   5:0
#define csr_AcsmMapTableVal30_MSB  5
#define csr_AcsmMapTableVal30_LSB  0
#define csr_AcsmMapTableVal30_MASK 0x3fu
#define csr_AcsmMapTableVal31_RANGE  11:6
#define csr_AcsmMapTableVal31_BITS   5:0
#define csr_AcsmMapTableVal31_MSB  11
#define csr_AcsmMapTableVal31_LSB  6
#define csr_AcsmMapTableVal31_MASK 0xfc0u
#define csr_ZCalAnaSettlingTime_RANGE  5:0
#define csr_ZCalAnaSettlingTime_BITS   5:0
#define csr_ZCalAnaSettlingTime_MSB  5
#define csr_ZCalAnaSettlingTime_LSB  0
#define csr_ZCalAnaSettlingTime_MASK 0x3fu
#define csr_RxReplicaCtl04_RANGE  15:0
#define csr_RxReplicaCtl04_BITS   15:0
#define csr_RxReplicaCtl04_MSB  15
#define csr_RxReplicaCtl04_LSB  0
#define csr_RxReplicaCtl04_MASK 0xffffu
#define csr_RxReplicaTrackEn_RANGE  0:0
#define csr_RxReplicaTrackEn_BITS   0:0
#define csr_RxReplicaTrackEn_MSB  0
#define csr_RxReplicaTrackEn_LSB  0
#define csr_RxReplicaTrackEn_MASK 0x1u
#define csr_RxReplicaLongCal_RANGE  1:1
#define csr_RxReplicaLongCal_BITS   0:0
#define csr_RxReplicaLongCal_MSB  1
#define csr_RxReplicaLongCal_LSB  1
#define csr_RxReplicaLongCal_MASK 0x2u
#define csr_RxReplicaStride_RANGE  5:2
#define csr_RxReplicaStride_BITS   3:0
#define csr_RxReplicaStride_MSB  5
#define csr_RxReplicaStride_LSB  2
#define csr_RxReplicaStride_MASK 0x3cu
#define csr_RxReplicaStandby_RANGE  6:6
#define csr_RxReplicaStandby_BITS   0:0
#define csr_RxReplicaStandby_MSB  6
#define csr_RxReplicaStandby_LSB  6
#define csr_RxReplicaStandby_MASK 0x40u
#define csr_RxReplicaPDenFSM_RANGE  7:7
#define csr_RxReplicaPDenFSM_BITS   0:0
#define csr_RxReplicaPDenFSM_MSB  7
#define csr_RxReplicaPDenFSM_LSB  7
#define csr_RxReplicaPDenFSM_MASK 0x80u
#define csr_RxReplicaPDRecoverytime_RANGE  15:8
#define csr_RxReplicaPDRecoverytime_BITS   7:0
#define csr_RxReplicaPDRecoverytime_MSB  15
#define csr_RxReplicaPDRecoverytime_LSB  8
#define csr_RxReplicaPDRecoverytime_MASK 0xff00u
#define csr_CPllUPllProg2_RANGE  15:0
#define csr_CPllUPllProg2_BITS   15:0
#define csr_CPllUPllProg2_MSB  15
#define csr_CPllUPllProg2_LSB  0
#define csr_CPllUPllProg2_MASK 0xffffu
#define csr_MiscPipeEn_RANGE  1:0
#define csr_MiscPipeEn_BITS   1:0
#define csr_MiscPipeEn_MSB  1
#define csr_MiscPipeEn_LSB  0
#define csr_MiscPipeEn_MASK 0x3u
#define csr_DisableZQupdateOnSnoop_RANGE  0:0
#define csr_DisableZQupdateOnSnoop_BITS   0:0
#define csr_DisableZQupdateOnSnoop_MSB  0
#define csr_DisableZQupdateOnSnoop_LSB  0
#define csr_DisableZQupdateOnSnoop_MASK 0x1u
#define csr_RxClkT2UIDlyTg0_RANGE  9:0
#define csr_RxClkT2UIDlyTg0_BITS   9:0
#define csr_RxClkT2UIDlyTg0_MSB  9
#define csr_RxClkT2UIDlyTg0_LSB  0
#define csr_RxClkT2UIDlyTg0_MASK 0x3ffu
#define csr_Prbs0GenModeSel_RANGE  1:0
#define csr_Prbs0GenModeSel_BITS   1:0
#define csr_Prbs0GenModeSel_MSB  1
#define csr_Prbs0GenModeSel_LSB  0
#define csr_Prbs0GenModeSel_MASK 0x3u
#define csr_SideBandInterruptControl_RANGE  1:0
#define csr_SideBandInterruptControl_BITS   1:0
#define csr_SideBandInterruptControl_MSB  1
#define csr_SideBandInterruptControl_LSB  0
#define csr_SideBandInterruptControl_MASK 0x3u
#define csr_SideBandInterruptEn_RANGE  0:0
#define csr_SideBandInterruptEn_BITS   0:0
#define csr_SideBandInterruptEn_MSB  0
#define csr_SideBandInterruptEn_LSB  0
#define csr_SideBandInterruptEn_MASK 0x1u
#define csr_SideBandInterruptRst_RANGE  1:1
#define csr_SideBandInterruptRst_BITS   0:0
#define csr_SideBandInterruptRst_MSB  1
#define csr_SideBandInterruptRst_LSB  1
#define csr_SideBandInterruptRst_MASK 0x2u
#define csr_DVFSCEn_RANGE  0:0
#define csr_DVFSCEn_BITS   0:0
#define csr_DVFSCEn_MSB  0
#define csr_DVFSCEn_LSB  0
#define csr_DVFSCEn_MASK 0x1u
#define csr_MtestMuxSelCMOS_RANGE  4:0
#define csr_MtestMuxSelCMOS_BITS   4:0
#define csr_MtestMuxSelCMOS_MSB  4
#define csr_MtestMuxSelCMOS_LSB  0
#define csr_MtestMuxSelCMOS_MASK 0x1fu
#define csr_Seq0BDisableFlag4_RANGE  15:0
#define csr_Seq0BDisableFlag4_BITS   15:0
#define csr_Seq0BDisableFlag4_MSB  15
#define csr_Seq0BDisableFlag4_LSB  0
#define csr_Seq0BDisableFlag4_MASK 0xffffu
#define csr_Seq0BDisableFlag16_RANGE  15:0
#define csr_Seq0BDisableFlag16_BITS   15:0
#define csr_Seq0BDisableFlag16_MSB  15
#define csr_Seq0BDisableFlag16_LSB  0
#define csr_Seq0BDisableFlag16_MASK 0xffffu
#define csr_Seq0BGPR16_RANGE  15:0
#define csr_Seq0BGPR16_BITS   15:0
#define csr_Seq0BGPR16_MSB  15
#define csr_Seq0BGPR16_LSB  0
#define csr_Seq0BGPR16_MASK 0xffffu
#define csr_AcsmMapTable16_RANGE  11:0
#define csr_AcsmMapTable16_BITS   11:0
#define csr_AcsmMapTable16_MSB  11
#define csr_AcsmMapTable16_LSB  0
#define csr_AcsmMapTable16_MASK 0xfffu
#define csr_AcsmMapTableVal32_RANGE  5:0
#define csr_AcsmMapTableVal32_BITS   5:0
#define csr_AcsmMapTableVal32_MSB  5
#define csr_AcsmMapTableVal32_LSB  0
#define csr_AcsmMapTableVal32_MASK 0x3fu
#define csr_AcsmMapTableVal33_RANGE  11:6
#define csr_AcsmMapTableVal33_BITS   5:0
#define csr_AcsmMapTableVal33_MSB  11
#define csr_AcsmMapTableVal33_LSB  6
#define csr_AcsmMapTableVal33_MASK 0xfc0u
#define csr_ZCalReset_RANGE  0:0
#define csr_ZCalReset_BITS   0:0
#define csr_ZCalReset_MSB  0
#define csr_ZCalReset_LSB  0
#define csr_ZCalReset_MASK 0x1u
#define csr_DqVregRsvd_RANGE  4:0
#define csr_DqVregRsvd_BITS   4:0
#define csr_DqVregRsvd_MSB  4
#define csr_DqVregRsvd_LSB  0
#define csr_DqVregRsvd_MASK 0x1fu
#define csr_TxDcaCtrlTg0Ln1_RANGE  9:0
#define csr_TxDcaCtrlTg0Ln1_BITS   9:0
#define csr_TxDcaCtrlTg0Ln1_MSB  9
#define csr_TxDcaCtrlTg0Ln1_LSB  0
#define csr_TxDcaCtrlTg0Ln1_MASK 0x3ffu
#define csr_TxDcaCoarseTg0Ln1_RANGE  1:0
#define csr_TxDcaCoarseTg0Ln1_BITS   1:0
#define csr_TxDcaCoarseTg0Ln1_MSB  1
#define csr_TxDcaCoarseTg0Ln1_LSB  0
#define csr_TxDcaCoarseTg0Ln1_MASK 0x3u
#define csr_TxDcaFinePUTg0Ln1_RANGE  5:2
#define csr_TxDcaFinePUTg0Ln1_BITS   3:0
#define csr_TxDcaFinePUTg0Ln1_MSB  5
#define csr_TxDcaFinePUTg0Ln1_LSB  2
#define csr_TxDcaFinePUTg0Ln1_MASK 0x3cu
#define csr_TxDcaFinePDTg0Ln1_RANGE  9:6
#define csr_TxDcaFinePDTg0Ln1_BITS   3:0
#define csr_TxDcaFinePDTg0Ln1_MSB  9
#define csr_TxDcaFinePDTg0Ln1_LSB  6
#define csr_TxDcaFinePDTg0Ln1_MASK 0x3c0u
#define csr_PclkDCATxLcdlPhase_RANGE  6:0
#define csr_PclkDCATxLcdlPhase_BITS   6:0
#define csr_PclkDCATxLcdlPhase_MSB  6
#define csr_PclkDCATxLcdlPhase_LSB  0
#define csr_PclkDCATxLcdlPhase_MASK 0x7fu
#define csr_CPllUPllProg3_RANGE  15:0
#define csr_CPllUPllProg3_BITS   15:0
#define csr_CPllUPllProg3_MSB  15
#define csr_CPllUPllProg3_LSB  0
#define csr_CPllUPllProg3_MASK 0xffffu
#define csr_DTOBypassEn_RANGE  0:0
#define csr_DTOBypassEn_BITS   0:0
#define csr_DTOBypassEn_MSB  0
#define csr_DTOBypassEn_LSB  0
#define csr_DTOBypassEn_MASK 0x1u
#define csr_RxClkT2UIDlyTg1_RANGE  9:0
#define csr_RxClkT2UIDlyTg1_BITS   9:0
#define csr_RxClkT2UIDlyTg1_MSB  9
#define csr_RxClkT2UIDlyTg1_LSB  0
#define csr_RxClkT2UIDlyTg1_MASK 0x3ffu
#define csr_Prbs0GenUiMuxSel_RANGE  1:0
#define csr_Prbs0GenUiMuxSel_BITS   1:0
#define csr_Prbs0GenUiMuxSel_MSB  1
#define csr_Prbs0GenUiMuxSel_LSB  0
#define csr_Prbs0GenUiMuxSel_MASK 0x3u
#define csr_PhyMstrErrInject_RANGE  5:0
#define csr_PhyMstrErrInject_BITS   5:0
#define csr_PhyMstrErrInject_MSB  5
#define csr_PhyMstrErrInject_LSB  0
#define csr_PhyMstrErrInject_MASK 0x3fu
#define csr_Seq0BDisableFlag5_RANGE  15:0
#define csr_Seq0BDisableFlag5_BITS   15:0
#define csr_Seq0BDisableFlag5_MSB  15
#define csr_Seq0BDisableFlag5_LSB  0
#define csr_Seq0BDisableFlag5_MASK 0xffffu
#define csr_Seq0BDisableFlag17_RANGE  15:0
#define csr_Seq0BDisableFlag17_BITS   15:0
#define csr_Seq0BDisableFlag17_MSB  15
#define csr_Seq0BDisableFlag17_LSB  0
#define csr_Seq0BDisableFlag17_MASK 0xffffu
#define csr_Seq0BGPR17_RANGE  15:0
#define csr_Seq0BGPR17_BITS   15:0
#define csr_Seq0BGPR17_MSB  15
#define csr_Seq0BGPR17_LSB  0
#define csr_Seq0BGPR17_MASK 0xffffu
#define csr_AcsmMapTable17_RANGE  11:0
#define csr_AcsmMapTable17_BITS   11:0
#define csr_AcsmMapTable17_MSB  11
#define csr_AcsmMapTable17_LSB  0
#define csr_AcsmMapTable17_MASK 0xfffu
#define csr_AcsmMapTableVal34_RANGE  5:0
#define csr_AcsmMapTableVal34_BITS   5:0
#define csr_AcsmMapTableVal34_MSB  5
#define csr_AcsmMapTableVal34_LSB  0
#define csr_AcsmMapTableVal34_MASK 0x3fu
#define csr_AcsmMapTableVal35_RANGE  11:6
#define csr_AcsmMapTableVal35_BITS   5:0
#define csr_AcsmMapTableVal35_MSB  11
#define csr_AcsmMapTableVal35_LSB  6
#define csr_AcsmMapTableVal35_MASK 0xfc0u
#define csr_ZCalRun_RANGE  0:0
#define csr_ZCalRun_BITS   0:0
#define csr_ZCalRun_MSB  0
#define csr_ZCalRun_LSB  0
#define csr_ZCalRun_MASK 0x1u
#define csr_TxDcaCtrlTg1Ln1_RANGE  9:0
#define csr_TxDcaCtrlTg1Ln1_BITS   9:0
#define csr_TxDcaCtrlTg1Ln1_MSB  9
#define csr_TxDcaCtrlTg1Ln1_LSB  0
#define csr_TxDcaCtrlTg1Ln1_MASK 0x3ffu
#define csr_TxDcaCoarseTg1Ln1_RANGE  1:0
#define csr_TxDcaCoarseTg1Ln1_BITS   1:0
#define csr_TxDcaCoarseTg1Ln1_MSB  1
#define csr_TxDcaCoarseTg1Ln1_LSB  0
#define csr_TxDcaCoarseTg1Ln1_MASK 0x3u
#define csr_TxDcaFinePUTg1Ln1_RANGE  5:2
#define csr_TxDcaFinePUTg1Ln1_BITS   3:0
#define csr_TxDcaFinePUTg1Ln1_MSB  5
#define csr_TxDcaFinePUTg1Ln1_LSB  2
#define csr_TxDcaFinePUTg1Ln1_MASK 0x3cu
#define csr_TxDcaFinePDTg1Ln1_RANGE  9:6
#define csr_TxDcaFinePDTg1Ln1_BITS   3:0
#define csr_TxDcaFinePDTg1Ln1_MSB  9
#define csr_TxDcaFinePDTg1Ln1_LSB  6
#define csr_TxDcaFinePDTg1Ln1_MASK 0x3c0u
#define csr_PclkDCAStatusSel_RANGE  3:0
#define csr_PclkDCAStatusSel_BITS   3:0
#define csr_PclkDCAStatusSel_MSB  3
#define csr_PclkDCAStatusSel_LSB  0
#define csr_PclkDCAStatusSel_MASK 0xfu
#define csr_PclkDCADebugLaneSel_RANGE  2:0
#define csr_PclkDCADebugLaneSel_BITS   2:0
#define csr_PclkDCADebugLaneSel_MSB  2
#define csr_PclkDCADebugLaneSel_LSB  0
#define csr_PclkDCADebugLaneSel_MASK 0x7u
#define csr_PclkDCADebugInfoSel_RANGE  3:3
#define csr_PclkDCADebugInfoSel_BITS   0:0
#define csr_PclkDCADebugInfoSel_MSB  3
#define csr_PclkDCADebugInfoSel_LSB  3
#define csr_PclkDCADebugInfoSel_MASK 0x8u
#define csr_CPllEndofCal_RANGE  0:0
#define csr_CPllEndofCal_BITS   0:0
#define csr_CPllEndofCal_MSB  0
#define csr_CPllEndofCal_LSB  0
#define csr_CPllEndofCal_MASK 0x1u
#define csr_RxClkC2UIDlyTg0_RANGE  9:0
#define csr_RxClkC2UIDlyTg0_BITS   9:0
#define csr_RxClkC2UIDlyTg0_MSB  9
#define csr_RxClkC2UIDlyTg0_LSB  0
#define csr_RxClkC2UIDlyTg0_MASK 0x3ffu
#define csr_Prbs0GenTapDly0_RANGE  15:0
#define csr_Prbs0GenTapDly0_BITS   15:0
#define csr_Prbs0GenTapDly0_MSB  15
#define csr_Prbs0GenTapDly0_LSB  0
#define csr_Prbs0GenTapDly0_MASK 0xffffu
#define csr_Dfi0SideBandErrInject_RANGE  10:0
#define csr_Dfi0SideBandErrInject_BITS   10:0
#define csr_Dfi0SideBandErrInject_MSB  10
#define csr_Dfi0SideBandErrInject_LSB  0
#define csr_Dfi0SideBandErrInject_MASK 0x7ffu
#define csr_Seq0BDisableFlag6_RANGE  15:0
#define csr_Seq0BDisableFlag6_BITS   15:0
#define csr_Seq0BDisableFlag6_MSB  15
#define csr_Seq0BDisableFlag6_LSB  0
#define csr_Seq0BDisableFlag6_MASK 0xffffu
#define csr_Seq0BDisableFlag18_RANGE  15:0
#define csr_Seq0BDisableFlag18_BITS   15:0
#define csr_Seq0BDisableFlag18_MSB  15
#define csr_Seq0BDisableFlag18_LSB  0
#define csr_Seq0BDisableFlag18_MASK 0xffffu
#define csr_Seq0BGPR18_RANGE  15:0
#define csr_Seq0BGPR18_BITS   15:0
#define csr_Seq0BGPR18_MSB  15
#define csr_Seq0BGPR18_LSB  0
#define csr_Seq0BGPR18_MASK 0xffffu
#define csr_CtrlUpdAck_RANGE  0:0
#define csr_CtrlUpdAck_BITS   0:0
#define csr_CtrlUpdAck_MSB  0
#define csr_CtrlUpdAck_LSB  0
#define csr_CtrlUpdAck_MASK 0x1u
#define csr_AcsmMapTable18_RANGE  11:0
#define csr_AcsmMapTable18_BITS   11:0
#define csr_AcsmMapTable18_MSB  11
#define csr_AcsmMapTable18_LSB  0
#define csr_AcsmMapTable18_MASK 0xfffu
#define csr_AcsmMapTableVal36_RANGE  5:0
#define csr_AcsmMapTableVal36_BITS   5:0
#define csr_AcsmMapTableVal36_MSB  5
#define csr_AcsmMapTableVal36_LSB  0
#define csr_AcsmMapTableVal36_MASK 0x3fu
#define csr_AcsmMapTableVal37_RANGE  11:6
#define csr_AcsmMapTableVal37_BITS   5:0
#define csr_AcsmMapTableVal37_MSB  11
#define csr_AcsmMapTableVal37_LSB  6
#define csr_AcsmMapTableVal37_MASK 0xfc0u
#define csr_AnalogOutCtrlATO_RANGE  8:0
#define csr_AnalogOutCtrlATO_BITS   8:0
#define csr_AnalogOutCtrlATO_MSB  8
#define csr_AnalogOutCtrlATO_LSB  0
#define csr_AnalogOutCtrlATO_MASK 0x1ffu
#define csr_AnalogOutCtrl_RANGE  7:0
#define csr_AnalogOutCtrl_BITS   7:0
#define csr_AnalogOutCtrl_MSB  7
#define csr_AnalogOutCtrl_LSB  0
#define csr_AnalogOutCtrl_MASK 0xffu
#define csr_AnalogOutEn_RANGE  8:8
#define csr_AnalogOutEn_BITS   0:0
#define csr_AnalogOutEn_MSB  8
#define csr_AnalogOutEn_LSB  8
#define csr_AnalogOutEn_MASK 0x100u
#define csr_ZCalBusy_RANGE  0:0
#define csr_ZCalBusy_BITS   0:0
#define csr_ZCalBusy_MSB  0
#define csr_ZCalBusy_LSB  0
#define csr_ZCalBusy_MASK 0x1u
#define csr_DqVregRsvdP_RANGE  4:0
#define csr_DqVregRsvdP_BITS   4:0
#define csr_DqVregRsvdP_MSB  4
#define csr_DqVregRsvdP_LSB  0
#define csr_DqVregRsvdP_MASK 0x1fu
#define csr_PclkDCAStatusInfo_RANGE  11:0
#define csr_PclkDCAStatusInfo_BITS   11:0
#define csr_PclkDCAStatusInfo_MSB  11
#define csr_PclkDCAStatusInfo_LSB  0
#define csr_PclkDCAStatusInfo_MASK 0xfffu
#define csr_CPllStandbyEff_RANGE  0:0
#define csr_CPllStandbyEff_BITS   0:0
#define csr_CPllStandbyEff_MSB  0
#define csr_CPllStandbyEff_LSB  0
#define csr_CPllStandbyEff_MASK 0x1u
#define csr_RxClkC2UIDlyTg1_RANGE  9:0
#define csr_RxClkC2UIDlyTg1_BITS   9:0
#define csr_RxClkC2UIDlyTg1_MSB  9
#define csr_RxClkC2UIDlyTg1_LSB  0
#define csr_RxClkC2UIDlyTg1_MASK 0x3ffu
#define csr_Prbs0GenTapDly1_RANGE  15:0
#define csr_Prbs0GenTapDly1_BITS   15:0
#define csr_Prbs0GenTapDly1_MSB  15
#define csr_Prbs0GenTapDly1_LSB  0
#define csr_Prbs0GenTapDly1_MASK 0xffffu
#define csr_Dfi1SideBandErrInject_RANGE  10:0
#define csr_Dfi1SideBandErrInject_BITS   10:0
#define csr_Dfi1SideBandErrInject_MSB  10
#define csr_Dfi1SideBandErrInject_LSB  0
#define csr_Dfi1SideBandErrInject_MASK 0x7ffu
#define csr_Seq0BDisableFlag7_RANGE  15:0
#define csr_Seq0BDisableFlag7_BITS   15:0
#define csr_Seq0BDisableFlag7_MSB  15
#define csr_Seq0BDisableFlag7_LSB  0
#define csr_Seq0BDisableFlag7_MASK 0xffffu
#define csr_Seq0BDisableFlag19_RANGE  15:0
#define csr_Seq0BDisableFlag19_BITS   15:0
#define csr_Seq0BDisableFlag19_MSB  15
#define csr_Seq0BDisableFlag19_LSB  0
#define csr_Seq0BDisableFlag19_MASK 0xffffu
#define csr_Seq0BGPR19_RANGE  15:0
#define csr_Seq0BGPR19_BITS   15:0
#define csr_Seq0BGPR19_MSB  15
#define csr_Seq0BGPR19_LSB  0
#define csr_Seq0BGPR19_MASK 0xffffu
#define csr_AcsmMapTable19_RANGE  11:0
#define csr_AcsmMapTable19_BITS   11:0
#define csr_AcsmMapTable19_MSB  11
#define csr_AcsmMapTable19_LSB  0
#define csr_AcsmMapTable19_MASK 0xfffu
#define csr_AcsmMapTableVal38_RANGE  5:0
#define csr_AcsmMapTableVal38_BITS   5:0
#define csr_AcsmMapTableVal38_MSB  5
#define csr_AcsmMapTableVal38_LSB  0
#define csr_AcsmMapTableVal38_MASK 0x3fu
#define csr_AcsmMapTableVal39_RANGE  11:6
#define csr_AcsmMapTableVal39_BITS   5:0
#define csr_AcsmMapTableVal39_MSB  11
#define csr_AcsmMapTableVal39_LSB  6
#define csr_AcsmMapTableVal39_MASK 0xfc0u
#define csr_ZCalCompResult_RANGE  6:0
#define csr_ZCalCompResult_BITS   6:0
#define csr_ZCalCompResult_MSB  6
#define csr_ZCalCompResult_LSB  0
#define csr_ZCalCompResult_MASK 0x7fu
#define csr_EnaRxStrobeEnB_RANGE  0:0
#define csr_EnaRxStrobeEnB_BITS   0:0
#define csr_EnaRxStrobeEnB_MSB  0
#define csr_EnaRxStrobeEnB_LSB  0
#define csr_EnaRxStrobeEnB_MASK 0x1u
#define csr_CPllDacValOut_RANGE  4:0
#define csr_CPllDacValOut_BITS   4:0
#define csr_CPllDacValOut_MSB  4
#define csr_CPllDacValOut_LSB  0
#define csr_CPllDacValOut_MASK 0x1fu
#define csr_Prbs0GenTapDly2_RANGE  15:0
#define csr_Prbs0GenTapDly2_BITS   15:0
#define csr_Prbs0GenTapDly2_MSB  15
#define csr_Prbs0GenTapDly2_LSB  0
#define csr_Prbs0GenTapDly2_MASK 0xffffu
#define csr_SideBandInterruptInfo_RANGE  10:0
#define csr_SideBandInterruptInfo_BITS   10:0
#define csr_SideBandInterruptInfo_MSB  10
#define csr_SideBandInterruptInfo_LSB  0
#define csr_SideBandInterruptInfo_MASK 0x7ffu
#define csr_Seq0BDisableFlag8_RANGE  15:0
#define csr_Seq0BDisableFlag8_BITS   15:0
#define csr_Seq0BDisableFlag8_MSB  15
#define csr_Seq0BDisableFlag8_LSB  0
#define csr_Seq0BDisableFlag8_MASK 0xffffu
#define csr_Seq0BDisableFlag20_RANGE  15:0
#define csr_Seq0BDisableFlag20_BITS   15:0
#define csr_Seq0BDisableFlag20_MSB  15
#define csr_Seq0BDisableFlag20_LSB  0
#define csr_Seq0BDisableFlag20_MASK 0xffffu
#define csr_Seq0BGPR20_RANGE  15:0
#define csr_Seq0BGPR20_BITS   15:0
#define csr_Seq0BGPR20_MSB  15
#define csr_Seq0BGPR20_LSB  0
#define csr_Seq0BGPR20_MASK 0xffffu
#define csr_AcsmMapTable20_RANGE  11:0
#define csr_AcsmMapTable20_BITS   11:0
#define csr_AcsmMapTable20_MSB  11
#define csr_AcsmMapTable20_LSB  0
#define csr_AcsmMapTable20_MASK 0xfffu
#define csr_AcsmMapTableVal40_RANGE  5:0
#define csr_AcsmMapTableVal40_BITS   5:0
#define csr_AcsmMapTableVal40_MSB  5
#define csr_AcsmMapTableVal40_LSB  0
#define csr_AcsmMapTableVal40_MASK 0x3fu
#define csr_AcsmMapTableVal41_RANGE  11:6
#define csr_AcsmMapTableVal41_BITS   5:0
#define csr_AcsmMapTableVal41_MSB  11
#define csr_AcsmMapTableVal41_LSB  6
#define csr_AcsmMapTableVal41_MASK 0xfc0u
#define csr_ZCalPUResult_RANGE  8:0
#define csr_ZCalPUResult_BITS   8:0
#define csr_ZCalPUResult_MSB  8
#define csr_ZCalPUResult_LSB  0
#define csr_ZCalPUResult_MASK 0x1ffu
#define csr_PptWck2DqoCntInvTrnTg0_RANGE  15:0
#define csr_PptWck2DqoCntInvTrnTg0_BITS   15:0
#define csr_PptWck2DqoCntInvTrnTg0_MSB  15
#define csr_PptWck2DqoCntInvTrnTg0_LSB  0
#define csr_PptWck2DqoCntInvTrnTg0_MASK 0xffffu
#define csr_CPllLockedStatus_RANGE  1:0
#define csr_CPllLockedStatus_BITS   1:0
#define csr_CPllLockedStatus_MSB  1
#define csr_CPllLockedStatus_LSB  0
#define csr_CPllLockedStatus_MASK 0x3u
#define csr_CPllLocked_RANGE  0:0
#define csr_CPllLocked_BITS   0:0
#define csr_CPllLocked_MSB  0
#define csr_CPllLocked_LSB  0
#define csr_CPllLocked_MASK 0x1u
#define csr_CPllUnlocked_RANGE  1:1
#define csr_CPllUnlocked_BITS   0:0
#define csr_CPllUnlocked_MSB  1
#define csr_CPllUnlocked_LSB  1
#define csr_CPllUnlocked_MASK 0x2u
#define csr_Prbs0GenTapDly3_RANGE  15:0
#define csr_Prbs0GenTapDly3_BITS   15:0
#define csr_Prbs0GenTapDly3_MSB  15
#define csr_Prbs0GenTapDly3_LSB  0
#define csr_Prbs0GenTapDly3_MASK 0xffffu
#define csr_Seq0BDisableFlag9_RANGE  15:0
#define csr_Seq0BDisableFlag9_BITS   15:0
#define csr_Seq0BDisableFlag9_MSB  15
#define csr_Seq0BDisableFlag9_LSB  0
#define csr_Seq0BDisableFlag9_MASK 0xffffu
#define csr_Seq0BDisableFlag21_RANGE  15:0
#define csr_Seq0BDisableFlag21_BITS   15:0
#define csr_Seq0BDisableFlag21_MSB  15
#define csr_Seq0BDisableFlag21_LSB  0
#define csr_Seq0BDisableFlag21_MASK 0xffffu
#define csr_Seq0BGPR21_RANGE  15:0
#define csr_Seq0BGPR21_BITS   15:0
#define csr_Seq0BGPR21_MSB  15
#define csr_Seq0BGPR21_LSB  0
#define csr_Seq0BGPR21_MASK 0xffffu
#define csr_AcsmMapTable21_RANGE  11:0
#define csr_AcsmMapTable21_BITS   11:0
#define csr_AcsmMapTable21_MSB  11
#define csr_AcsmMapTable21_LSB  0
#define csr_AcsmMapTable21_MASK 0xfffu
#define csr_AcsmMapTableVal42_RANGE  5:0
#define csr_AcsmMapTableVal42_BITS   5:0
#define csr_AcsmMapTableVal42_MSB  5
#define csr_AcsmMapTableVal42_LSB  0
#define csr_AcsmMapTableVal42_MASK 0x3fu
#define csr_AcsmMapTableVal43_RANGE  11:6
#define csr_AcsmMapTableVal43_BITS   5:0
#define csr_AcsmMapTableVal43_MSB  11
#define csr_AcsmMapTableVal43_LSB  6
#define csr_AcsmMapTableVal43_MASK 0xfc0u
#define csr_ACSingleEndedMode_RANGE  0:0
#define csr_ACSingleEndedMode_BITS   0:0
#define csr_ACSingleEndedMode_MSB  0
#define csr_ACSingleEndedMode_LSB  0
#define csr_ACSingleEndedMode_MASK 0x1u
#define csr_SingleEndedCK_RANGE  0:0
#define csr_SingleEndedCK_BITS   0:0
#define csr_SingleEndedCK_MSB  0
#define csr_SingleEndedCK_LSB  0
#define csr_SingleEndedCK_MASK 0x1u
#define csr_ZCalPDResult_RANGE  8:0
#define csr_ZCalPDResult_BITS   8:0
#define csr_ZCalPDResult_MSB  8
#define csr_ZCalPDResult_LSB  0
#define csr_ZCalPDResult_MASK 0x1ffu
#define csr_PptWck2DqoCntInvTrnTg1_RANGE  15:0
#define csr_PptWck2DqoCntInvTrnTg1_BITS   15:0
#define csr_PptWck2DqoCntInvTrnTg1_MSB  15
#define csr_PptWck2DqoCntInvTrnTg1_LSB  0
#define csr_PptWck2DqoCntInvTrnTg1_MASK 0xffffu
#define csr_CPllLockedControl_RANGE  4:0
#define csr_CPllLockedControl_BITS   4:0
#define csr_CPllLockedControl_MSB  4
#define csr_CPllLockedControl_LSB  0
#define csr_CPllLockedControl_MASK 0x1fu
#define csr_CPllLockedClear_RANGE  0:0
#define csr_CPllLockedClear_BITS   0:0
#define csr_CPllLockedClear_MSB  0
#define csr_CPllLockedClear_LSB  0
#define csr_CPllLockedClear_MASK 0x1u
#define csr_CPllLockedHiCtrMode_RANGE  1:1
#define csr_CPllLockedHiCtrMode_BITS   0:0
#define csr_CPllLockedHiCtrMode_MSB  1
#define csr_CPllLockedHiCtrMode_LSB  1
#define csr_CPllLockedHiCtrMode_MASK 0x2u
#define csr_CPllLockedTransCtrMode_RANGE  2:2
#define csr_CPllLockedTransCtrMode_BITS   0:0
#define csr_CPllLockedTransCtrMode_MSB  2
#define csr_CPllLockedTransCtrMode_LSB  2
#define csr_CPllLockedTransCtrMode_MASK 0x4u
#define csr_CPllLockedCtrsEnable_RANGE  3:3
#define csr_CPllLockedCtrsEnable_BITS   0:0
#define csr_CPllLockedCtrsEnable_MSB  3
#define csr_CPllLockedCtrsEnable_LSB  3
#define csr_CPllLockedCtrsEnable_MASK 0x8u
#define csr_CPllLockedCtrsClear_RANGE  4:4
#define csr_CPllLockedCtrsClear_BITS   0:0
#define csr_CPllLockedCtrsClear_MSB  4
#define csr_CPllLockedCtrsClear_LSB  4
#define csr_CPllLockedCtrsClear_MASK 0x10u
#define csr_Prbs0GenTapDly4_RANGE  15:0
#define csr_Prbs0GenTapDly4_BITS   15:0
#define csr_Prbs0GenTapDly4_MSB  15
#define csr_Prbs0GenTapDly4_LSB  0
#define csr_Prbs0GenTapDly4_MASK 0xffffu
#define csr_Seq0BDisableFlag10_RANGE  15:0
#define csr_Seq0BDisableFlag10_BITS   15:0
#define csr_Seq0BDisableFlag10_MSB  15
#define csr_Seq0BDisableFlag10_LSB  0
#define csr_Seq0BDisableFlag10_MASK 0xffffu
#define csr_Seq0BDisableFlag22_RANGE  15:0
#define csr_Seq0BDisableFlag22_BITS   15:0
#define csr_Seq0BDisableFlag22_MSB  15
#define csr_Seq0BDisableFlag22_LSB  0
#define csr_Seq0BDisableFlag22_MASK 0xffffu
#define csr_Seq0BGPR22_RANGE  15:0
#define csr_Seq0BGPR22_BITS   15:0
#define csr_Seq0BGPR22_MSB  15
#define csr_Seq0BGPR22_LSB  0
#define csr_Seq0BGPR22_MASK 0xffffu
#define csr_AcsmMapTable22_RANGE  11:0
#define csr_AcsmMapTable22_BITS   11:0
#define csr_AcsmMapTable22_MSB  11
#define csr_AcsmMapTable22_LSB  0
#define csr_AcsmMapTable22_MASK 0xfffu
#define csr_AcsmMapTableVal44_RANGE  5:0
#define csr_AcsmMapTableVal44_BITS   5:0
#define csr_AcsmMapTableVal44_MSB  5
#define csr_AcsmMapTableVal44_LSB  0
#define csr_AcsmMapTableVal44_MASK 0x3fu
#define csr_AcsmMapTableVal45_RANGE  11:6
#define csr_AcsmMapTableVal45_BITS   5:0
#define csr_AcsmMapTableVal45_MSB  11
#define csr_AcsmMapTableVal45_LSB  6
#define csr_AcsmMapTableVal45_MASK 0xfc0u
#define csr_InitSeqControl_RANGE  15:0
#define csr_InitSeqControl_BITS   15:0
#define csr_InitSeqControl_MSB  15
#define csr_InitSeqControl_LSB  0
#define csr_InitSeqControl_MASK 0xffffu
#define csr_InhibitTxRdPtrBypassForce_RANGE  0:0
#define csr_InhibitTxRdPtrBypassForce_BITS   0:0
#define csr_InhibitTxRdPtrBypassForce_MSB  0
#define csr_InhibitTxRdPtrBypassForce_LSB  0
#define csr_InhibitTxRdPtrBypassForce_MASK 0x1u
#define csr_InhibitTxRdPtrRstLclCal_RANGE  1:1
#define csr_InhibitTxRdPtrRstLclCal_BITS   0:0
#define csr_InhibitTxRdPtrRstLclCal_MSB  1
#define csr_InhibitTxRdPtrRstLclCal_LSB  1
#define csr_InhibitTxRdPtrRstLclCal_MASK 0x2u
#define csr_InitControlRstLclCal_RANGE  2:2
#define csr_InitControlRstLclCal_BITS   0:0
#define csr_InitControlRstLclCal_MSB  2
#define csr_InitControlRstLclCal_LSB  2
#define csr_InitControlRstLclCal_MASK 0x4u
#define csr_InhibitTxRdPtrRxReplLcdlInit_RANGE  3:3
#define csr_InhibitTxRdPtrRxReplLcdlInit_BITS   0:0
#define csr_InhibitTxRdPtrRxReplLcdlInit_MSB  3
#define csr_InhibitTxRdPtrRxReplLcdlInit_LSB  3
#define csr_InhibitTxRdPtrRxReplLcdlInit_MASK 0x8u
#define csr_InitControlRxReplLcdlInit_RANGE  4:4
#define csr_InitControlRxReplLcdlInit_BITS   0:0
#define csr_InitControlRxReplLcdlInit_MSB  4
#define csr_InitControlRxReplLcdlInit_LSB  4
#define csr_InitControlRxReplLcdlInit_MASK 0x10u
#define csr_InhibitTxRdPtrTXFIFOInit_RANGE  5:5
#define csr_InhibitTxRdPtrTXFIFOInit_BITS   0:0
#define csr_InhibitTxRdPtrTXFIFOInit_MSB  5
#define csr_InhibitTxRdPtrTXFIFOInit_LSB  5
#define csr_InhibitTxRdPtrTXFIFOInit_MASK 0x20u
#define csr_InitControlTXFIFOInit_RANGE  6:6
#define csr_InitControlTXFIFOInit_BITS   0:0
#define csr_InitControlTXFIFOInit_MSB  6
#define csr_InitControlTXFIFOInit_LSB  6
#define csr_InitControlTXFIFOInit_MASK 0x40u
#define csr_InhibitTxRdPtrDbDataPipeInit_RANGE  7:7
#define csr_InhibitTxRdPtrDbDataPipeInit_BITS   0:0
#define csr_InhibitTxRdPtrDbDataPipeInit_MSB  7
#define csr_InhibitTxRdPtrDbDataPipeInit_LSB  7
#define csr_InhibitTxRdPtrDbDataPipeInit_MASK 0x80u
#define csr_InhibitTxRdPtrDbRxEnPhUpdInit_RANGE  8:8
#define csr_InhibitTxRdPtrDbRxEnPhUpdInit_BITS   0:0
#define csr_InhibitTxRdPtrDbRxEnPhUpdInit_MSB  8
#define csr_InhibitTxRdPtrDbRxEnPhUpdInit_LSB  8
#define csr_InhibitTxRdPtrDbRxEnPhUpdInit_MASK 0x100u
#define csr_InitControlDbDataPipeInit_RANGE  9:9
#define csr_InitControlDbDataPipeInit_BITS   0:0
#define csr_InitControlDbDataPipeInit_MSB  9
#define csr_InitControlDbDataPipeInit_LSB  9
#define csr_InitControlDbDataPipeInit_MASK 0x200u
#define csr_InhibitTxRdPtrDbPptInit_RANGE  10:10
#define csr_InhibitTxRdPtrDbPptInit_BITS   0:0
#define csr_InhibitTxRdPtrDbPptInit_MSB  10
#define csr_InhibitTxRdPtrDbPptInit_LSB  10
#define csr_InhibitTxRdPtrDbPptInit_MASK 0x400u
#define csr_InitControlDbPptInit_RANGE  11:11
#define csr_InitControlDbPptInit_BITS   0:0
#define csr_InitControlDbPptInit_MSB  11
#define csr_InitControlDbPptInit_LSB  11
#define csr_InitControlDbPptInit_MASK 0x800u
#define csr_InitControlDbRxEnPhUpdInit_RANGE  12:12
#define csr_InitControlDbRxEnPhUpdInit_BITS   0:0
#define csr_InitControlDbRxEnPhUpdInit_MSB  12
#define csr_InitControlDbRxEnPhUpdInit_LSB  12
#define csr_InitControlDbRxEnPhUpdInit_MASK 0x1000u
#define csr_InhibitTxRdPtrRxReplSeqInit_RANGE  13:13
#define csr_InhibitTxRdPtrRxReplSeqInit_BITS   0:0
#define csr_InhibitTxRdPtrRxReplSeqInit_MSB  13
#define csr_InhibitTxRdPtrRxReplSeqInit_LSB  13
#define csr_InhibitTxRdPtrRxReplSeqInit_MASK 0x2000u
#define csr_InitControlRxReplSeqInit_RANGE  14:14
#define csr_InitControlRxReplSeqInit_BITS   0:0
#define csr_InitControlRxReplSeqInit_MSB  14
#define csr_InitControlRxReplSeqInit_LSB  14
#define csr_InitControlRxReplSeqInit_MASK 0x4000u
#define csr_ReservedInitSeqControl_RANGE  15:15
#define csr_ReservedInitSeqControl_BITS   0:0
#define csr_ReservedInitSeqControl_MSB  15
#define csr_ReservedInitSeqControl_LSB  15
#define csr_ReservedInitSeqControl_MASK 0x8000u
#define csr_ZCalCodePU_RANGE  8:0
#define csr_ZCalCodePU_BITS   8:0
#define csr_ZCalCodePU_MSB  8
#define csr_ZCalCodePU_LSB  0
#define csr_ZCalCodePU_MASK 0x1ffu
#define csr_CPllLockedHiCtr_RANGE  15:0
#define csr_CPllLockedHiCtr_BITS   15:0
#define csr_CPllLockedHiCtr_MSB  15
#define csr_CPllLockedHiCtr_LSB  0
#define csr_CPllLockedHiCtr_MASK 0xffffu
#define csr_Prbs0GenTapDly5_RANGE  15:0
#define csr_Prbs0GenTapDly5_BITS   15:0
#define csr_Prbs0GenTapDly5_MSB  15
#define csr_Prbs0GenTapDly5_LSB  0
#define csr_Prbs0GenTapDly5_MASK 0xffffu
#define csr_Seq0BDisableFlag11_RANGE  15:0
#define csr_Seq0BDisableFlag11_BITS   15:0
#define csr_Seq0BDisableFlag11_MSB  15
#define csr_Seq0BDisableFlag11_LSB  0
#define csr_Seq0BDisableFlag11_MASK 0xffffu
#define csr_Seq0BDisableFlag23_RANGE  15:0
#define csr_Seq0BDisableFlag23_BITS   15:0
#define csr_Seq0BDisableFlag23_MSB  15
#define csr_Seq0BDisableFlag23_LSB  0
#define csr_Seq0BDisableFlag23_MASK 0xffffu
#define csr_Seq0BGPR23_RANGE  15:0
#define csr_Seq0BGPR23_BITS   15:0
#define csr_Seq0BGPR23_MSB  15
#define csr_Seq0BGPR23_LSB  0
#define csr_Seq0BGPR23_MASK 0xffffu
#define csr_AcsmMapTable23_RANGE  11:0
#define csr_AcsmMapTable23_BITS   11:0
#define csr_AcsmMapTable23_MSB  11
#define csr_AcsmMapTable23_LSB  0
#define csr_AcsmMapTable23_MASK 0xfffu
#define csr_AcsmMapTableVal46_RANGE  5:0
#define csr_AcsmMapTableVal46_BITS   5:0
#define csr_AcsmMapTableVal46_MSB  5
#define csr_AcsmMapTableVal46_LSB  0
#define csr_AcsmMapTableVal46_MASK 0x3fu
#define csr_AcsmMapTableVal47_RANGE  11:6
#define csr_AcsmMapTableVal47_BITS   5:0
#define csr_AcsmMapTableVal47_MSB  11
#define csr_AcsmMapTableVal47_LSB  6
#define csr_AcsmMapTableVal47_MASK 0xfc0u
#define csr_ZCalCodePD_RANGE  8:0
#define csr_ZCalCodePD_BITS   8:0
#define csr_ZCalCodePD_MSB  8
#define csr_ZCalCodePD_LSB  0
#define csr_ZCalCodePD_MASK 0x1ffu
#define csr_CPllLockedTransCtr_RANGE  15:0
#define csr_CPllLockedTransCtr_BITS   15:0
#define csr_CPllLockedTransCtr_MSB  15
#define csr_CPllLockedTransCtr_LSB  0
#define csr_CPllLockedTransCtr_MASK 0xffffu
#define csr_Prbs0GenTapDly6_RANGE  15:0
#define csr_Prbs0GenTapDly6_BITS   15:0
#define csr_Prbs0GenTapDly6_MSB  15
#define csr_Prbs0GenTapDly6_LSB  0
#define csr_Prbs0GenTapDly6_MASK 0xffffu
#define csr_Seq0BDisableFlag12_RANGE  15:0
#define csr_Seq0BDisableFlag12_BITS   15:0
#define csr_Seq0BDisableFlag12_MSB  15
#define csr_Seq0BDisableFlag12_LSB  0
#define csr_Seq0BDisableFlag12_MASK 0xffffu
#define csr_Seq0BDisableFlag24_RANGE  15:0
#define csr_Seq0BDisableFlag24_BITS   15:0
#define csr_Seq0BDisableFlag24_MSB  15
#define csr_Seq0BDisableFlag24_LSB  0
#define csr_Seq0BDisableFlag24_MASK 0xffffu
#define csr_Seq0BGPR24_RANGE  15:0
#define csr_Seq0BGPR24_BITS   15:0
#define csr_Seq0BGPR24_MSB  15
#define csr_Seq0BGPR24_LSB  0
#define csr_Seq0BGPR24_MASK 0xffffu
#define csr_AcsmMapTable24_RANGE  11:0
#define csr_AcsmMapTable24_BITS   11:0
#define csr_AcsmMapTable24_MSB  11
#define csr_AcsmMapTable24_LSB  0
#define csr_AcsmMapTable24_MASK 0xfffu
#define csr_AcsmMapTableVal48_RANGE  5:0
#define csr_AcsmMapTableVal48_BITS   5:0
#define csr_AcsmMapTableVal48_MSB  5
#define csr_AcsmMapTableVal48_LSB  0
#define csr_AcsmMapTableVal48_MASK 0x3fu
#define csr_AcsmMapTableVal49_RANGE  11:6
#define csr_AcsmMapTableVal49_BITS   5:0
#define csr_AcsmMapTableVal49_MSB  11
#define csr_AcsmMapTableVal49_LSB  6
#define csr_AcsmMapTableVal49_MASK 0xfc0u
#define csr_ZCalCompSearchSeed_RANGE  8:0
#define csr_ZCalCompSearchSeed_BITS   8:0
#define csr_ZCalCompSearchSeed_MSB  8
#define csr_ZCalCompSearchSeed_LSB  0
#define csr_ZCalCompSearchSeed_MASK 0x1ffu
#define csr_ZCalCompSearchSeedVal_RANGE  6:0
#define csr_ZCalCompSearchSeedVal_BITS   6:0
#define csr_ZCalCompSearchSeedVal_MSB  6
#define csr_ZCalCompSearchSeedVal_LSB  0
#define csr_ZCalCompSearchSeedVal_MASK 0x7fu
#define csr_ReservedZCalCompSearchSeedVal_RANGE  7:7
#define csr_ReservedZCalCompSearchSeedVal_BITS   0:0
#define csr_ReservedZCalCompSearchSeedVal_MSB  7
#define csr_ReservedZCalCompSearchSeedVal_LSB  7
#define csr_ReservedZCalCompSearchSeedVal_MASK 0x80u
#define csr_ZCalCompSearchSeedAuto_RANGE  8:8
#define csr_ZCalCompSearchSeedAuto_BITS   0:0
#define csr_ZCalCompSearchSeedAuto_MSB  8
#define csr_ZCalCompSearchSeedAuto_LSB  8
#define csr_ZCalCompSearchSeedAuto_MASK 0x100u
#define csr_TxDqsLeftEyeOffsetTg0_RANGE  5:0
#define csr_TxDqsLeftEyeOffsetTg0_BITS   5:0
#define csr_TxDqsLeftEyeOffsetTg0_MSB  5
#define csr_TxDqsLeftEyeOffsetTg0_LSB  0
#define csr_TxDqsLeftEyeOffsetTg0_MASK 0x3fu
#define csr_Prbs0GenTapDly7_RANGE  15:0
#define csr_Prbs0GenTapDly7_BITS   15:0
#define csr_Prbs0GenTapDly7_MSB  15
#define csr_Prbs0GenTapDly7_LSB  0
#define csr_Prbs0GenTapDly7_MASK 0xffffu
#define csr_Seq0BDisableFlag13_RANGE  15:0
#define csr_Seq0BDisableFlag13_BITS   15:0
#define csr_Seq0BDisableFlag13_MSB  15
#define csr_Seq0BDisableFlag13_LSB  0
#define csr_Seq0BDisableFlag13_MASK 0xffffu
#define csr_Seq0BDisableFlag25_RANGE  15:0
#define csr_Seq0BDisableFlag25_BITS   15:0
#define csr_Seq0BDisableFlag25_MSB  15
#define csr_Seq0BDisableFlag25_LSB  0
#define csr_Seq0BDisableFlag25_MASK 0xffffu
#define csr_Seq0BGPR25_RANGE  15:0
#define csr_Seq0BGPR25_BITS   15:0
#define csr_Seq0BGPR25_MSB  15
#define csr_Seq0BGPR25_LSB  0
#define csr_Seq0BGPR25_MASK 0xffffu
#define csr_AcsmMapTable25_RANGE  11:0
#define csr_AcsmMapTable25_BITS   11:0
#define csr_AcsmMapTable25_MSB  11
#define csr_AcsmMapTable25_LSB  0
#define csr_AcsmMapTable25_MASK 0xfffu
#define csr_AcsmMapTableVal50_RANGE  5:0
#define csr_AcsmMapTableVal50_BITS   5:0
#define csr_AcsmMapTableVal50_MSB  5
#define csr_AcsmMapTableVal50_LSB  0
#define csr_AcsmMapTableVal50_MASK 0x3fu
#define csr_AcsmMapTableVal51_RANGE  11:6
#define csr_AcsmMapTableVal51_BITS   5:0
#define csr_AcsmMapTableVal51_MSB  11
#define csr_AcsmMapTableVal51_LSB  6
#define csr_AcsmMapTableVal51_MASK 0xfc0u
#define csr_ZCalPUSearchSeed_RANGE  9:0
#define csr_ZCalPUSearchSeed_BITS   9:0
#define csr_ZCalPUSearchSeed_MSB  9
#define csr_ZCalPUSearchSeed_LSB  0
#define csr_ZCalPUSearchSeed_MASK 0x3ffu
#define csr_ZCalPUSearchSeedVal_RANGE  8:0
#define csr_ZCalPUSearchSeedVal_BITS   8:0
#define csr_ZCalPUSearchSeedVal_MSB  8
#define csr_ZCalPUSearchSeedVal_LSB  0
#define csr_ZCalPUSearchSeedVal_MASK 0x1ffu
#define csr_ZCalPUSearchSeedAuto_RANGE  9:9
#define csr_ZCalPUSearchSeedAuto_BITS   0:0
#define csr_ZCalPUSearchSeedAuto_MSB  9
#define csr_ZCalPUSearchSeedAuto_LSB  9
#define csr_ZCalPUSearchSeedAuto_MASK 0x200u
#define csr_EnRxDqsTracking_RANGE  3:0
#define csr_EnRxDqsTracking_BITS   3:0
#define csr_EnRxDqsTracking_MSB  3
#define csr_EnRxDqsTracking_LSB  0
#define csr_EnRxDqsTracking_MASK 0xfu
#define csr_EnRxDqsTrackingPipe_RANGE  0:0
#define csr_EnRxDqsTrackingPipe_BITS   0:0
#define csr_EnRxDqsTrackingPipe_MSB  0
#define csr_EnRxDqsTrackingPipe_LSB  0
#define csr_EnRxDqsTrackingPipe_MASK 0x1u
#define csr_EnDqsSampNegRxEnPPT_RANGE  1:1
#define csr_EnDqsSampNegRxEnPPT_BITS   0:0
#define csr_EnDqsSampNegRxEnPPT_MSB  1
#define csr_EnDqsSampNegRxEnPPT_LSB  1
#define csr_EnDqsSampNegRxEnPPT_MASK 0x2u
#define csr_DqsSampNegRxEnSense_RANGE  2:2
#define csr_DqsSampNegRxEnSense_BITS   0:0
#define csr_DqsSampNegRxEnSense_MSB  2
#define csr_DqsSampNegRxEnSense_LSB  2
#define csr_DqsSampNegRxEnSense_MASK 0x4u
#define csr_EnDqsSampNegRxEn_RANGE  3:3
#define csr_EnDqsSampNegRxEn_BITS   0:0
#define csr_EnDqsSampNegRxEn_MSB  3
#define csr_EnDqsSampNegRxEn_LSB  3
#define csr_EnDqsSampNegRxEn_MASK 0x8u
#define csr_MtestMuxSel_RANGE  9:0
#define csr_MtestMuxSel_BITS   9:0
#define csr_MtestMuxSel_MSB  9
#define csr_MtestMuxSel_LSB  0
#define csr_MtestMuxSel_MASK 0x3ffu
#define csr_MtestMuxSelMAS_RANGE  4:0
#define csr_MtestMuxSelMAS_BITS   4:0
#define csr_MtestMuxSelMAS_MSB  4
#define csr_MtestMuxSelMAS_LSB  0
#define csr_MtestMuxSelMAS_MASK 0x1fu
#define csr_Seq0BDisableFlag14_RANGE  15:0
#define csr_Seq0BDisableFlag14_BITS   15:0
#define csr_Seq0BDisableFlag14_MSB  15
#define csr_Seq0BDisableFlag14_LSB  0
#define csr_Seq0BDisableFlag14_MASK 0xffffu
#define csr_Seq0BDisableFlag26_RANGE  15:0
#define csr_Seq0BDisableFlag26_BITS   15:0
#define csr_Seq0BDisableFlag26_MSB  15
#define csr_Seq0BDisableFlag26_LSB  0
#define csr_Seq0BDisableFlag26_MASK 0xffffu
#define csr_Seq0BGPR26_RANGE  15:0
#define csr_Seq0BGPR26_BITS   15:0
#define csr_Seq0BGPR26_MSB  15
#define csr_Seq0BGPR26_LSB  0
#define csr_Seq0BGPR26_MASK 0xffffu
#define csr_AcsmMapTable26_RANGE  11:0
#define csr_AcsmMapTable26_BITS   11:0
#define csr_AcsmMapTable26_MSB  11
#define csr_AcsmMapTable26_LSB  0
#define csr_AcsmMapTable26_MASK 0xfffu
#define csr_AcsmMapTableVal52_RANGE  5:0
#define csr_AcsmMapTableVal52_BITS   5:0
#define csr_AcsmMapTableVal52_MSB  5
#define csr_AcsmMapTableVal52_LSB  0
#define csr_AcsmMapTableVal52_MASK 0x3fu
#define csr_AcsmMapTableVal53_RANGE  11:6
#define csr_AcsmMapTableVal53_BITS   5:0
#define csr_AcsmMapTableVal53_MSB  11
#define csr_AcsmMapTableVal53_LSB  6
#define csr_AcsmMapTableVal53_MASK 0xfc0u
#define csr_ZCalPDSearchSeed_RANGE  9:0
#define csr_ZCalPDSearchSeed_BITS   9:0
#define csr_ZCalPDSearchSeed_MSB  9
#define csr_ZCalPDSearchSeed_LSB  0
#define csr_ZCalPDSearchSeed_MASK 0x3ffu
#define csr_ZCalPDSearchSeedVal_RANGE  8:0
#define csr_ZCalPDSearchSeedVal_BITS   8:0
#define csr_ZCalPDSearchSeedVal_MSB  8
#define csr_ZCalPDSearchSeedVal_LSB  0
#define csr_ZCalPDSearchSeedVal_MASK 0x1ffu
#define csr_ZCalPDSearchSeedAuto_RANGE  9:9
#define csr_ZCalPDSearchSeedAuto_BITS   0:0
#define csr_ZCalPDSearchSeedAuto_MSB  9
#define csr_ZCalPDSearchSeedAuto_LSB  9
#define csr_ZCalPDSearchSeedAuto_MASK 0x200u
#define csr_PhyInterruptOverride_RANGE  15:0
#define csr_PhyInterruptOverride_BITS   15:0
#define csr_PhyInterruptOverride_MSB  15
#define csr_PhyInterruptOverride_LSB  0
#define csr_PhyInterruptOverride_MASK 0xffffu
#define csr_TxDqsLeftEyeOffsetTg1_RANGE  5:0
#define csr_TxDqsLeftEyeOffsetTg1_BITS   5:0
#define csr_TxDqsLeftEyeOffsetTg1_MSB  5
#define csr_TxDqsLeftEyeOffsetTg1_LSB  0
#define csr_TxDqsLeftEyeOffsetTg1_MASK 0x3fu
#define csr_Prbs0GenStateLo_RANGE  15:0
#define csr_Prbs0GenStateLo_BITS   15:0
#define csr_Prbs0GenStateLo_MSB  15
#define csr_Prbs0GenStateLo_LSB  0
#define csr_Prbs0GenStateLo_MASK 0xffffu
#define csr_Seq0BDisableFlag15_RANGE  15:0
#define csr_Seq0BDisableFlag15_BITS   15:0
#define csr_Seq0BDisableFlag15_MSB  15
#define csr_Seq0BDisableFlag15_LSB  0
#define csr_Seq0BDisableFlag15_MASK 0xffffu
#define csr_Seq0BDisableFlag27_RANGE  15:0
#define csr_Seq0BDisableFlag27_BITS   15:0
#define csr_Seq0BDisableFlag27_MSB  15
#define csr_Seq0BDisableFlag27_LSB  0
#define csr_Seq0BDisableFlag27_MASK 0xffffu
#define csr_Seq0BGPR27_RANGE  15:0
#define csr_Seq0BGPR27_BITS   15:0
#define csr_Seq0BGPR27_MSB  15
#define csr_Seq0BGPR27_LSB  0
#define csr_Seq0BGPR27_MASK 0xffffu
#define csr_AcsmMapTable27_RANGE  11:0
#define csr_AcsmMapTable27_BITS   11:0
#define csr_AcsmMapTable27_MSB  11
#define csr_AcsmMapTable27_LSB  0
#define csr_AcsmMapTable27_MASK 0xfffu
#define csr_AcsmMapTableVal54_RANGE  5:0
#define csr_AcsmMapTableVal54_BITS   5:0
#define csr_AcsmMapTableVal54_MSB  5
#define csr_AcsmMapTableVal54_LSB  0
#define csr_AcsmMapTableVal54_MASK 0x3fu
#define csr_AcsmMapTableVal55_RANGE  11:6
#define csr_AcsmMapTableVal55_BITS   5:0
#define csr_AcsmMapTableVal55_MSB  11
#define csr_AcsmMapTableVal55_LSB  6
#define csr_AcsmMapTableVal55_MASK 0xfc0u
#define csr_ZCalCompSearchGainIV_RANGE  8:0
#define csr_ZCalCompSearchGainIV_BITS   8:0
#define csr_ZCalCompSearchGainIV_MSB  8
#define csr_ZCalCompSearchGainIV_LSB  0
#define csr_ZCalCompSearchGainIV_MASK 0x1ffu
#define csr_ZCalCompSearchGainIVVal_RANGE  3:0
#define csr_ZCalCompSearchGainIVVal_BITS   3:0
#define csr_ZCalCompSearchGainIVVal_MSB  3
#define csr_ZCalCompSearchGainIVVal_LSB  0
#define csr_ZCalCompSearchGainIVVal_MASK 0xfu
#define csr_ZCalCompSearchGainIVValB_RANGE  7:4
#define csr_ZCalCompSearchGainIVValB_BITS   3:0
#define csr_ZCalCompSearchGainIVValB_MSB  7
#define csr_ZCalCompSearchGainIVValB_LSB  4
#define csr_ZCalCompSearchGainIVValB_MASK 0xf0u
#define csr_ZCalCompSearchGainIVAuto_RANGE  8:8
#define csr_ZCalCompSearchGainIVAuto_BITS   0:0
#define csr_ZCalCompSearchGainIVAuto_MSB  8
#define csr_ZCalCompSearchGainIVAuto_LSB  8
#define csr_ZCalCompSearchGainIVAuto_MASK 0x100u
#define csr_PhyInterruptEnable_RANGE  15:0
#define csr_PhyInterruptEnable_BITS   15:0
#define csr_PhyInterruptEnable_MSB  15
#define csr_PhyInterruptEnable_LSB  0
#define csr_PhyInterruptEnable_MASK 0xffffu
#define csr_PhyTrngCmpltEn_RANGE  0:0
#define csr_PhyTrngCmpltEn_BITS   0:0
#define csr_PhyTrngCmpltEn_MSB  0
#define csr_PhyTrngCmpltEn_LSB  0
#define csr_PhyTrngCmpltEn_MASK 0x1u
#define csr_PhyInitCmpltEn_RANGE  1:1
#define csr_PhyInitCmpltEn_BITS   0:0
#define csr_PhyInitCmpltEn_MSB  1
#define csr_PhyInitCmpltEn_LSB  1
#define csr_PhyInitCmpltEn_MASK 0x2u
#define csr_PhyTrngFailEn_RANGE  2:2
#define csr_PhyTrngFailEn_BITS   0:0
#define csr_PhyTrngFailEn_MSB  2
#define csr_PhyTrngFailEn_LSB  2
#define csr_PhyTrngFailEn_MASK 0x4u
#define csr_PhyFWReservedEn_RANGE  7:3
#define csr_PhyFWReservedEn_BITS   4:0
#define csr_PhyFWReservedEn_MSB  7
#define csr_PhyFWReservedEn_LSB  3
#define csr_PhyFWReservedEn_MASK 0xf8u
#define csr_PhyAcsmParityErrEn_RANGE  8:8
#define csr_PhyAcsmParityErrEn_BITS   0:0
#define csr_PhyAcsmParityErrEn_MSB  8
#define csr_PhyAcsmParityErrEn_LSB  8
#define csr_PhyAcsmParityErrEn_MASK 0x100u
#define csr_PhyPIEParityErrEn_RANGE  9:9
#define csr_PhyPIEParityErrEn_BITS   0:0
#define csr_PhyPIEParityErrEn_MSB  9
#define csr_PhyPIEParityErrEn_LSB  9
#define csr_PhyPIEParityErrEn_MASK 0x200u
#define csr_PhyRdfPtrChkErrEn_RANGE  10:10
#define csr_PhyRdfPtrChkErrEn_BITS   0:0
#define csr_PhyRdfPtrChkErrEn_MSB  10
#define csr_PhyRdfPtrChkErrEn_LSB  10
#define csr_PhyRdfPtrChkErrEn_MASK 0x400u
#define csr_PhyEccEn_RANGE  11:11
#define csr_PhyEccEn_BITS   0:0
#define csr_PhyEccEn_MSB  11
#define csr_PhyEccEn_LSB  11
#define csr_PhyEccEn_MASK 0x800u
#define csr_PhyPIEProgErrEn_RANGE  12:12
#define csr_PhyPIEProgErrEn_BITS   0:0
#define csr_PhyPIEProgErrEn_MSB  12
#define csr_PhyPIEProgErrEn_LSB  12
#define csr_PhyPIEProgErrEn_MASK 0x1000u
#define csr_SideBandInterruptChkErrEn_RANGE  13:13
#define csr_SideBandInterruptChkErrEn_BITS   0:0
#define csr_SideBandInterruptChkErrEn_MSB  13
#define csr_SideBandInterruptChkErrEn_LSB  13
#define csr_SideBandInterruptChkErrEn_MASK 0x2000u
#define csr_PhyHWReservedEn_RANGE  15:14
#define csr_PhyHWReservedEn_BITS   1:0
#define csr_PhyHWReservedEn_MSB  15
#define csr_PhyHWReservedEn_LSB  14
#define csr_PhyHWReservedEn_MASK 0xc000u
#define csr_Prbs0GenStateHi_RANGE  15:0
#define csr_Prbs0GenStateHi_BITS   15:0
#define csr_Prbs0GenStateHi_MSB  15
#define csr_Prbs0GenStateHi_LSB  0
#define csr_Prbs0GenStateHi_MASK 0xffffu
#define csr_Seq0BDisableFlag28_RANGE  15:0
#define csr_Seq0BDisableFlag28_BITS   15:0
#define csr_Seq0BDisableFlag28_MSB  15
#define csr_Seq0BDisableFlag28_LSB  0
#define csr_Seq0BDisableFlag28_MASK 0xffffu
#define csr_Seq0BGPR28_RANGE  15:0
#define csr_Seq0BGPR28_BITS   15:0
#define csr_Seq0BGPR28_MSB  15
#define csr_Seq0BGPR28_LSB  0
#define csr_Seq0BGPR28_MASK 0xffffu
#define csr_Seq0BCSRUpperWrData_RANGE  15:0
#define csr_Seq0BCSRUpperWrData_BITS   15:0
#define csr_Seq0BCSRUpperWrData_MSB  15
#define csr_Seq0BCSRUpperWrData_LSB  0
#define csr_Seq0BCSRUpperWrData_MASK 0xffffu
#define csr_StartVector0b0_RANGE  11:0
#define csr_StartVector0b0_BITS   11:0
#define csr_StartVector0b0_MSB  11
#define csr_StartVector0b0_LSB  0
#define csr_StartVector0b0_MASK 0xfffu
#define csr_Seq0BStartVec0_RANGE  11:0
#define csr_Seq0BStartVec0_BITS   11:0
#define csr_Seq0BStartVec0_MSB  11
#define csr_Seq0BStartVec0_LSB  0
#define csr_Seq0BStartVec0_MASK 0xfffu
#define csr_AcsmMapTable28_RANGE  11:0
#define csr_AcsmMapTable28_BITS   11:0
#define csr_AcsmMapTable28_MSB  11
#define csr_AcsmMapTable28_LSB  0
#define csr_AcsmMapTable28_MASK 0xfffu
#define csr_AcsmMapTableVal56_RANGE  5:0
#define csr_AcsmMapTableVal56_BITS   5:0
#define csr_AcsmMapTableVal56_MSB  5
#define csr_AcsmMapTableVal56_LSB  0
#define csr_AcsmMapTableVal56_MASK 0x3fu
#define csr_AcsmMapTableVal57_RANGE  11:6
#define csr_AcsmMapTableVal57_BITS   5:0
#define csr_AcsmMapTableVal57_MSB  11
#define csr_AcsmMapTableVal57_LSB  6
#define csr_AcsmMapTableVal57_MASK 0xfc0u
#define csr_ZCalCompSearchGainTV_RANGE  8:0
#define csr_ZCalCompSearchGainTV_BITS   8:0
#define csr_ZCalCompSearchGainTV_MSB  8
#define csr_ZCalCompSearchGainTV_LSB  0
#define csr_ZCalCompSearchGainTV_MASK 0x1ffu
#define csr_ZCalCompSearchGainTVVal_RANGE  3:0
#define csr_ZCalCompSearchGainTVVal_BITS   3:0
#define csr_ZCalCompSearchGainTVVal_MSB  3
#define csr_ZCalCompSearchGainTVVal_LSB  0
#define csr_ZCalCompSearchGainTVVal_MASK 0xfu
#define csr_ZCalCompSearchGainTVValB_RANGE  7:4
#define csr_ZCalCompSearchGainTVValB_BITS   3:0
#define csr_ZCalCompSearchGainTVValB_MSB  7
#define csr_ZCalCompSearchGainTVValB_LSB  4
#define csr_ZCalCompSearchGainTVValB_MASK 0xf0u
#define csr_ZCalCompSearchGainTVAuto_RANGE  8:8
#define csr_ZCalCompSearchGainTVAuto_BITS   0:0
#define csr_ZCalCompSearchGainTVAuto_MSB  8
#define csr_ZCalCompSearchGainTVAuto_LSB  8
#define csr_ZCalCompSearchGainTVAuto_MASK 0x100u
#define csr_PclkDCACoarseBoundAC_RANGE  9:0
#define csr_PclkDCACoarseBoundAC_BITS   9:0
#define csr_PclkDCACoarseBoundAC_MSB  9
#define csr_PclkDCACoarseBoundAC_LSB  0
#define csr_PclkDCACoarseBoundAC_MASK 0x3ffu
#define csr_PclkDCAMaxCoarseAC_RANGE  4:0
#define csr_PclkDCAMaxCoarseAC_BITS   4:0
#define csr_PclkDCAMaxCoarseAC_MSB  4
#define csr_PclkDCAMaxCoarseAC_LSB  0
#define csr_PclkDCAMaxCoarseAC_MASK 0x1fu
#define csr_PclkDCAMinCoarseAC_RANGE  9:5
#define csr_PclkDCAMinCoarseAC_BITS   4:0
#define csr_PclkDCAMinCoarseAC_MSB  9
#define csr_PclkDCAMinCoarseAC_LSB  5
#define csr_PclkDCAMinCoarseAC_MASK 0x3e0u
#define csr_PhyInterruptFWControl_RANGE  7:0
#define csr_PhyInterruptFWControl_BITS   7:0
#define csr_PhyInterruptFWControl_MSB  7
#define csr_PhyInterruptFWControl_LSB  0
#define csr_PhyInterruptFWControl_MASK 0xffu
#define csr_PhyTrngCmpltFW_RANGE  0:0
#define csr_PhyTrngCmpltFW_BITS   0:0
#define csr_PhyTrngCmpltFW_MSB  0
#define csr_PhyTrngCmpltFW_LSB  0
#define csr_PhyTrngCmpltFW_MASK 0x1u
#define csr_PhyInitCmpltFW_RANGE  1:1
#define csr_PhyInitCmpltFW_BITS   0:0
#define csr_PhyInitCmpltFW_MSB  1
#define csr_PhyInitCmpltFW_LSB  1
#define csr_PhyInitCmpltFW_MASK 0x2u
#define csr_PhyTrngFailFW_RANGE  2:2
#define csr_PhyTrngFailFW_BITS   0:0
#define csr_PhyTrngFailFW_MSB  2
#define csr_PhyTrngFailFW_LSB  2
#define csr_PhyTrngFailFW_MASK 0x4u
#define csr_PhyFWReservedFW_RANGE  7:3
#define csr_PhyFWReservedFW_BITS   4:0
#define csr_PhyFWReservedFW_MSB  7
#define csr_PhyFWReservedFW_LSB  3
#define csr_PhyFWReservedFW_MASK 0xf8u
#define csr_TxDQSlew_RANGE  7:0
#define csr_TxDQSlew_BITS   7:0
#define csr_TxDQSlew_MSB  7
#define csr_TxDQSlew_LSB  0
#define csr_TxDQSlew_MASK 0xffu
#define csr_TxDQSlewPU_RANGE  3:0
#define csr_TxDQSlewPU_BITS   3:0
#define csr_TxDQSlewPU_MSB  3
#define csr_TxDQSlewPU_LSB  0
#define csr_TxDQSlewPU_MASK 0xfu
#define csr_TxDQSlewPD_RANGE  7:4
#define csr_TxDQSlewPD_BITS   3:0
#define csr_TxDQSlewPD_MSB  7
#define csr_TxDQSlewPD_LSB  4
#define csr_TxDQSlewPD_MASK 0xf0u
#define csr_Seq0BDisableFlag29_RANGE  15:0
#define csr_Seq0BDisableFlag29_BITS   15:0
#define csr_Seq0BDisableFlag29_MSB  15
#define csr_Seq0BDisableFlag29_LSB  0
#define csr_Seq0BDisableFlag29_MASK 0xffffu
#define csr_Seq0BGPR29_RANGE  15:0
#define csr_Seq0BGPR29_BITS   15:0
#define csr_Seq0BGPR29_MSB  15
#define csr_Seq0BGPR29_LSB  0
#define csr_Seq0BGPR29_MASK 0xffffu
#define csr_Seq0BCSRUpperRdData_RANGE  15:0
#define csr_Seq0BCSRUpperRdData_BITS   15:0
#define csr_Seq0BCSRUpperRdData_MSB  15
#define csr_Seq0BCSRUpperRdData_LSB  0
#define csr_Seq0BCSRUpperRdData_MASK 0xffffu
#define csr_StartVector0b1_RANGE  11:0
#define csr_StartVector0b1_BITS   11:0
#define csr_StartVector0b1_MSB  11
#define csr_StartVector0b1_LSB  0
#define csr_StartVector0b1_MASK 0xfffu
#define csr_Seq0BStartVec1_RANGE  11:0
#define csr_Seq0BStartVec1_BITS   11:0
#define csr_Seq0BStartVec1_MSB  11
#define csr_Seq0BStartVec1_LSB  0
#define csr_Seq0BStartVec1_MASK 0xfffu
#define csr_AcsmMapTable29_RANGE  11:0
#define csr_AcsmMapTable29_BITS   11:0
#define csr_AcsmMapTable29_MSB  11
#define csr_AcsmMapTable29_LSB  0
#define csr_AcsmMapTable29_MASK 0xfffu
#define csr_AcsmMapTableVal58_RANGE  5:0
#define csr_AcsmMapTableVal58_BITS   5:0
#define csr_AcsmMapTableVal58_MSB  5
#define csr_AcsmMapTableVal58_LSB  0
#define csr_AcsmMapTableVal58_MASK 0x3fu
#define csr_AcsmMapTableVal59_RANGE  11:6
#define csr_AcsmMapTableVal59_BITS   5:0
#define csr_AcsmMapTableVal59_MSB  11
#define csr_AcsmMapTableVal59_LSB  6
#define csr_AcsmMapTableVal59_MASK 0xfc0u
#define csr_ZCalPUSearchGainIV_RANGE  8:0
#define csr_ZCalPUSearchGainIV_BITS   8:0
#define csr_ZCalPUSearchGainIV_MSB  8
#define csr_ZCalPUSearchGainIV_LSB  0
#define csr_ZCalPUSearchGainIV_MASK 0x1ffu
#define csr_ZCalPUSearchGainIVVal_RANGE  3:0
#define csr_ZCalPUSearchGainIVVal_BITS   3:0
#define csr_ZCalPUSearchGainIVVal_MSB  3
#define csr_ZCalPUSearchGainIVVal_LSB  0
#define csr_ZCalPUSearchGainIVVal_MASK 0xfu
#define csr_ZCalPUSearchGainIVValB_RANGE  7:4
#define csr_ZCalPUSearchGainIVValB_BITS   3:0
#define csr_ZCalPUSearchGainIVValB_MSB  7
#define csr_ZCalPUSearchGainIVValB_LSB  4
#define csr_ZCalPUSearchGainIVValB_MASK 0xf0u
#define csr_ZCalPUSearchGainIVAuto_RANGE  8:8
#define csr_ZCalPUSearchGainIVAuto_BITS   0:0
#define csr_ZCalPUSearchGainIVAuto_MSB  8
#define csr_ZCalPUSearchGainIVAuto_LSB  8
#define csr_ZCalPUSearchGainIVAuto_MASK 0x100u
#define csr_PclkDCACoarseBoundDB_RANGE  9:0
#define csr_PclkDCACoarseBoundDB_BITS   9:0
#define csr_PclkDCACoarseBoundDB_MSB  9
#define csr_PclkDCACoarseBoundDB_LSB  0
#define csr_PclkDCACoarseBoundDB_MASK 0x3ffu
#define csr_PclkDCAMaxCoarseDB_RANGE  4:0
#define csr_PclkDCAMaxCoarseDB_BITS   4:0
#define csr_PclkDCAMaxCoarseDB_MSB  4
#define csr_PclkDCAMaxCoarseDB_LSB  0
#define csr_PclkDCAMaxCoarseDB_MASK 0x1fu
#define csr_PclkDCAMinCoarseDB_RANGE  9:5
#define csr_PclkDCAMinCoarseDB_BITS   4:0
#define csr_PclkDCAMinCoarseDB_MSB  9
#define csr_PclkDCAMinCoarseDB_LSB  5
#define csr_PclkDCAMinCoarseDB_MASK 0x3e0u
#define csr_PhyInterruptMask_RANGE  15:0
#define csr_PhyInterruptMask_BITS   15:0
#define csr_PhyInterruptMask_MSB  15
#define csr_PhyInterruptMask_LSB  0
#define csr_PhyInterruptMask_MASK 0xffffu
#define csr_PhyTrngCmpltMsk_RANGE  0:0
#define csr_PhyTrngCmpltMsk_BITS   0:0
#define csr_PhyTrngCmpltMsk_MSB  0
#define csr_PhyTrngCmpltMsk_LSB  0
#define csr_PhyTrngCmpltMsk_MASK 0x1u
#define csr_PhyInitCmpltMsk_RANGE  1:1
#define csr_PhyInitCmpltMsk_BITS   0:0
#define csr_PhyInitCmpltMsk_MSB  1
#define csr_PhyInitCmpltMsk_LSB  1
#define csr_PhyInitCmpltMsk_MASK 0x2u
#define csr_PhyTrngFailMsk_RANGE  2:2
#define csr_PhyTrngFailMsk_BITS   0:0
#define csr_PhyTrngFailMsk_MSB  2
#define csr_PhyTrngFailMsk_LSB  2
#define csr_PhyTrngFailMsk_MASK 0x4u
#define csr_PhyFWReservedMsk_RANGE  7:3
#define csr_PhyFWReservedMsk_BITS   4:0
#define csr_PhyFWReservedMsk_MSB  7
#define csr_PhyFWReservedMsk_LSB  3
#define csr_PhyFWReservedMsk_MASK 0xf8u
#define csr_PhyAcsmParityErrMsk_RANGE  8:8
#define csr_PhyAcsmParityErrMsk_BITS   0:0
#define csr_PhyAcsmParityErrMsk_MSB  8
#define csr_PhyAcsmParityErrMsk_LSB  8
#define csr_PhyAcsmParityErrMsk_MASK 0x100u
#define csr_PhyPIEParityErrMsk_RANGE  9:9
#define csr_PhyPIEParityErrMsk_BITS   0:0
#define csr_PhyPIEParityErrMsk_MSB  9
#define csr_PhyPIEParityErrMsk_LSB  9
#define csr_PhyPIEParityErrMsk_MASK 0x200u
#define csr_PhyRdfPtrChkErrMsk_RANGE  10:10
#define csr_PhyRdfPtrChkErrMsk_BITS   0:0
#define csr_PhyRdfPtrChkErrMsk_MSB  10
#define csr_PhyRdfPtrChkErrMsk_LSB  10
#define csr_PhyRdfPtrChkErrMsk_MASK 0x400u
#define csr_PhyEccMsk_RANGE  11:11
#define csr_PhyEccMsk_BITS   0:0
#define csr_PhyEccMsk_MSB  11
#define csr_PhyEccMsk_LSB  11
#define csr_PhyEccMsk_MASK 0x800u
#define csr_PhyPIEProgErrMsk_RANGE  12:12
#define csr_PhyPIEProgErrMsk_BITS   0:0
#define csr_PhyPIEProgErrMsk_MSB  12
#define csr_PhyPIEProgErrMsk_LSB  12
#define csr_PhyPIEProgErrMsk_MASK 0x1000u
#define csr_SideBandInterruptChkErrMsk_RANGE  13:13
#define csr_SideBandInterruptChkErrMsk_BITS   0:0
#define csr_SideBandInterruptChkErrMsk_MSB  13
#define csr_SideBandInterruptChkErrMsk_LSB  13
#define csr_SideBandInterruptChkErrMsk_MASK 0x2000u
#define csr_PhyHWReservedMsk_RANGE  15:14
#define csr_PhyHWReservedMsk_BITS   1:0
#define csr_PhyHWReservedMsk_MSB  15
#define csr_PhyHWReservedMsk_LSB  14
#define csr_PhyHWReservedMsk_MASK 0xc000u
#define csr_Seq0BDisableFlag30_RANGE  15:0
#define csr_Seq0BDisableFlag30_BITS   15:0
#define csr_Seq0BDisableFlag30_MSB  15
#define csr_Seq0BDisableFlag30_LSB  0
#define csr_Seq0BDisableFlag30_MASK 0xffffu
#define csr_Seq0BGPR30_RANGE  15:0
#define csr_Seq0BGPR30_BITS   15:0
#define csr_Seq0BGPR30_MSB  15
#define csr_Seq0BGPR30_LSB  0
#define csr_Seq0BGPR30_MASK 0xffffu
#define csr_WaitCondUC_RANGE  0:0
#define csr_WaitCondUC_BITS   0:0
#define csr_WaitCondUC_MSB  0
#define csr_WaitCondUC_LSB  0
#define csr_WaitCondUC_MASK 0x1u
#define csr_StartVector0b2_RANGE  11:0
#define csr_StartVector0b2_BITS   11:0
#define csr_StartVector0b2_MSB  11
#define csr_StartVector0b2_LSB  0
#define csr_StartVector0b2_MASK 0xfffu
#define csr_Seq0BStartVec2_RANGE  11:0
#define csr_Seq0BStartVec2_BITS   11:0
#define csr_Seq0BStartVec2_MSB  11
#define csr_Seq0BStartVec2_LSB  0
#define csr_Seq0BStartVec2_MASK 0xfffu
#define csr_AcsmMapTable30_RANGE  11:0
#define csr_AcsmMapTable30_BITS   11:0
#define csr_AcsmMapTable30_MSB  11
#define csr_AcsmMapTable30_LSB  0
#define csr_AcsmMapTable30_MASK 0xfffu
#define csr_AcsmMapTableVal60_RANGE  5:0
#define csr_AcsmMapTableVal60_BITS   5:0
#define csr_AcsmMapTableVal60_MSB  5
#define csr_AcsmMapTableVal60_LSB  0
#define csr_AcsmMapTableVal60_MASK 0x3fu
#define csr_AcsmMapTableVal61_RANGE  11:6
#define csr_AcsmMapTableVal61_BITS   5:0
#define csr_AcsmMapTableVal61_MSB  11
#define csr_AcsmMapTableVal61_LSB  6
#define csr_AcsmMapTableVal61_MASK 0xfc0u
#define csr_ZCalPUSearchGainTV_RANGE  8:0
#define csr_ZCalPUSearchGainTV_BITS   8:0
#define csr_ZCalPUSearchGainTV_MSB  8
#define csr_ZCalPUSearchGainTV_LSB  0
#define csr_ZCalPUSearchGainTV_MASK 0x1ffu
#define csr_ZCalPUSearchGainTVVal_RANGE  3:0
#define csr_ZCalPUSearchGainTVVal_BITS   3:0
#define csr_ZCalPUSearchGainTVVal_MSB  3
#define csr_ZCalPUSearchGainTVVal_LSB  0
#define csr_ZCalPUSearchGainTVVal_MASK 0xfu
#define csr_ZCalPUSearchGainTVValB_RANGE  7:4
#define csr_ZCalPUSearchGainTVValB_BITS   3:0
#define csr_ZCalPUSearchGainTVValB_MSB  7
#define csr_ZCalPUSearchGainTVValB_LSB  4
#define csr_ZCalPUSearchGainTVValB_MASK 0xf0u
#define csr_ZCalPUSearchGainTVAuto_RANGE  8:8
#define csr_ZCalPUSearchGainTVAuto_BITS   0:0
#define csr_ZCalPUSearchGainTVAuto_MSB  8
#define csr_ZCalPUSearchGainTVAuto_LSB  8
#define csr_ZCalPUSearchGainTVAuto_MASK 0x100u
#define csr_PclkDCAMiscCtrlAC_RANGE  8:0
#define csr_PclkDCAMiscCtrlAC_BITS   8:0
#define csr_PclkDCAMiscCtrlAC_MSB  8
#define csr_PclkDCAMiscCtrlAC_LSB  0
#define csr_PclkDCAMiscCtrlAC_MASK 0x1ffu
#define csr_PclkDCADitherModeAC_RANGE  0:0
#define csr_PclkDCADitherModeAC_BITS   0:0
#define csr_PclkDCADitherModeAC_MSB  0
#define csr_PclkDCADitherModeAC_LSB  0
#define csr_PclkDCADitherModeAC_MASK 0x1u
#define csr_PclkDCDForceCkEnAC_RANGE  1:1
#define csr_PclkDCDForceCkEnAC_BITS   0:0
#define csr_PclkDCDForceCkEnAC_MSB  1
#define csr_PclkDCDForceCkEnAC_LSB  1
#define csr_PclkDCDForceCkEnAC_MASK 0x2u
#define csr_PclkDCAReservedAC_RANGE  8:2
#define csr_PclkDCAReservedAC_BITS   6:0
#define csr_PclkDCAReservedAC_MSB  8
#define csr_PclkDCAReservedAC_LSB  2
#define csr_PclkDCAReservedAC_MASK 0x1fcu
#define csr_PclkDCAClkGaterEnAC_RANGE  0:0
#define csr_PclkDCAClkGaterEnAC_BITS   0:0
#define csr_PclkDCAClkGaterEnAC_MSB  0
#define csr_PclkDCAClkGaterEnAC_LSB  0
#define csr_PclkDCAClkGaterEnAC_MASK 0x1u
#define csr_PhyInterruptClear_RANGE  15:0
#define csr_PhyInterruptClear_BITS   15:0
#define csr_PhyInterruptClear_MSB  15
#define csr_PhyInterruptClear_LSB  0
#define csr_PhyInterruptClear_MASK 0xffffu
#define csr_PhyTrngCmpltClr_RANGE  0:0
#define csr_PhyTrngCmpltClr_BITS   0:0
#define csr_PhyTrngCmpltClr_MSB  0
#define csr_PhyTrngCmpltClr_LSB  0
#define csr_PhyTrngCmpltClr_MASK 0x1u
#define csr_PhyInitCmpltClr_RANGE  1:1
#define csr_PhyInitCmpltClr_BITS   0:0
#define csr_PhyInitCmpltClr_MSB  1
#define csr_PhyInitCmpltClr_LSB  1
#define csr_PhyInitCmpltClr_MASK 0x2u
#define csr_PhyTrngFailClr_RANGE  2:2
#define csr_PhyTrngFailClr_BITS   0:0
#define csr_PhyTrngFailClr_MSB  2
#define csr_PhyTrngFailClr_LSB  2
#define csr_PhyTrngFailClr_MASK 0x4u
#define csr_PhyFWReservedClr_RANGE  7:3
#define csr_PhyFWReservedClr_BITS   4:0
#define csr_PhyFWReservedClr_MSB  7
#define csr_PhyFWReservedClr_LSB  3
#define csr_PhyFWReservedClr_MASK 0xf8u
#define csr_PhyAcsmParityErrClr_RANGE  8:8
#define csr_PhyAcsmParityErrClr_BITS   0:0
#define csr_PhyAcsmParityErrClr_MSB  8
#define csr_PhyAcsmParityErrClr_LSB  8
#define csr_PhyAcsmParityErrClr_MASK 0x100u
#define csr_PhyPIEParityErrClr_RANGE  9:9
#define csr_PhyPIEParityErrClr_BITS   0:0
#define csr_PhyPIEParityErrClr_MSB  9
#define csr_PhyPIEParityErrClr_LSB  9
#define csr_PhyPIEParityErrClr_MASK 0x200u
#define csr_PhyRdfPtrChkErrClr_RANGE  10:10
#define csr_PhyRdfPtrChkErrClr_BITS   0:0
#define csr_PhyRdfPtrChkErrClr_MSB  10
#define csr_PhyRdfPtrChkErrClr_LSB  10
#define csr_PhyRdfPtrChkErrClr_MASK 0x400u
#define csr_PhyEccClr_RANGE  11:11
#define csr_PhyEccClr_BITS   0:0
#define csr_PhyEccClr_MSB  11
#define csr_PhyEccClr_LSB  11
#define csr_PhyEccClr_MASK 0x800u
#define csr_PhyPIEProgErrClr_RANGE  12:12
#define csr_PhyPIEProgErrClr_BITS   0:0
#define csr_PhyPIEProgErrClr_MSB  12
#define csr_PhyPIEProgErrClr_LSB  12
#define csr_PhyPIEProgErrClr_MASK 0x1000u
#define csr_SideBandInterruptChkErrClr_RANGE  13:13
#define csr_SideBandInterruptChkErrClr_BITS   0:0
#define csr_SideBandInterruptChkErrClr_MSB  13
#define csr_SideBandInterruptChkErrClr_LSB  13
#define csr_SideBandInterruptChkErrClr_MASK 0x2000u
#define csr_PhyHWReservedClr_RANGE  15:14
#define csr_PhyHWReservedClr_BITS   1:0
#define csr_PhyHWReservedClr_MSB  15
#define csr_PhyHWReservedClr_LSB  14
#define csr_PhyHWReservedClr_MASK 0xc000u
#define csr_Seq0BDisableFlag31_RANGE  15:0
#define csr_Seq0BDisableFlag31_BITS   15:0
#define csr_Seq0BDisableFlag31_MSB  15
#define csr_Seq0BDisableFlag31_LSB  0
#define csr_Seq0BDisableFlag31_MASK 0xffffu
#define csr_Seq0BGPR31_RANGE  15:0
#define csr_Seq0BGPR31_BITS   15:0
#define csr_Seq0BGPR31_MSB  15
#define csr_Seq0BGPR31_LSB  0
#define csr_Seq0BGPR31_MASK 0xffffu
#define csr_PhyMstrPMValOverride_RANGE  3:0
#define csr_PhyMstrPMValOverride_BITS   3:0
#define csr_PhyMstrPMValOverride_MSB  3
#define csr_PhyMstrPMValOverride_LSB  0
#define csr_PhyMstrPMValOverride_MASK 0xfu
#define csr_StartVector0b3_RANGE  11:0
#define csr_StartVector0b3_BITS   11:0
#define csr_StartVector0b3_MSB  11
#define csr_StartVector0b3_LSB  0
#define csr_StartVector0b3_MASK 0xfffu
#define csr_Seq0BStartVec3_RANGE  11:0
#define csr_Seq0BStartVec3_BITS   11:0
#define csr_Seq0BStartVec3_MSB  11
#define csr_Seq0BStartVec3_LSB  0
#define csr_Seq0BStartVec3_MASK 0xfffu
#define csr_AcsmMapTable31_RANGE  11:0
#define csr_AcsmMapTable31_BITS   11:0
#define csr_AcsmMapTable31_MSB  11
#define csr_AcsmMapTable31_LSB  0
#define csr_AcsmMapTable31_MASK 0xfffu
#define csr_AcsmMapTableVal62_RANGE  5:0
#define csr_AcsmMapTableVal62_BITS   5:0
#define csr_AcsmMapTableVal62_MSB  5
#define csr_AcsmMapTableVal62_LSB  0
#define csr_AcsmMapTableVal62_MASK 0x3fu
#define csr_AcsmMapTableVal63_RANGE  11:6
#define csr_AcsmMapTableVal63_BITS   5:0
#define csr_AcsmMapTableVal63_MSB  11
#define csr_AcsmMapTableVal63_LSB  6
#define csr_AcsmMapTableVal63_MASK 0xfc0u
#define csr_ZCalPDSearchGainIV_RANGE  8:0
#define csr_ZCalPDSearchGainIV_BITS   8:0
#define csr_ZCalPDSearchGainIV_MSB  8
#define csr_ZCalPDSearchGainIV_LSB  0
#define csr_ZCalPDSearchGainIV_MASK 0x1ffu
#define csr_ZCalPDSearchGainIVVal_RANGE  3:0
#define csr_ZCalPDSearchGainIVVal_BITS   3:0
#define csr_ZCalPDSearchGainIVVal_MSB  3
#define csr_ZCalPDSearchGainIVVal_LSB  0
#define csr_ZCalPDSearchGainIVVal_MASK 0xfu
#define csr_ZCalPDSearchGainIVValB_RANGE  7:4
#define csr_ZCalPDSearchGainIVValB_BITS   3:0
#define csr_ZCalPDSearchGainIVValB_MSB  7
#define csr_ZCalPDSearchGainIVValB_LSB  4
#define csr_ZCalPDSearchGainIVValB_MASK 0xf0u
#define csr_ZCalPDSearchGainIVAuto_RANGE  8:8
#define csr_ZCalPDSearchGainIVAuto_BITS   0:0
#define csr_ZCalPDSearchGainIVAuto_MSB  8
#define csr_ZCalPDSearchGainIVAuto_LSB  8
#define csr_ZCalPDSearchGainIVAuto_MASK 0x100u
#define csr_PclkDCAMiscCtrlDB_RANGE  8:0
#define csr_PclkDCAMiscCtrlDB_BITS   8:0
#define csr_PclkDCAMiscCtrlDB_MSB  8
#define csr_PclkDCAMiscCtrlDB_LSB  0
#define csr_PclkDCAMiscCtrlDB_MASK 0x1ffu
#define csr_PclkDCADitherModeDB_RANGE  0:0
#define csr_PclkDCADitherModeDB_BITS   0:0
#define csr_PclkDCADitherModeDB_MSB  0
#define csr_PclkDCADitherModeDB_LSB  0
#define csr_PclkDCADitherModeDB_MASK 0x1u
#define csr_PclkDCDForceCkEnDB_RANGE  1:1
#define csr_PclkDCDForceCkEnDB_BITS   0:0
#define csr_PclkDCDForceCkEnDB_MSB  1
#define csr_PclkDCDForceCkEnDB_LSB  1
#define csr_PclkDCDForceCkEnDB_MASK 0x2u
#define csr_PclkDCAReservedDB_RANGE  8:2
#define csr_PclkDCAReservedDB_BITS   6:0
#define csr_PclkDCAReservedDB_MSB  8
#define csr_PclkDCAReservedDB_LSB  2
#define csr_PclkDCAReservedDB_MASK 0x1fcu
#define csr_PclkDCAClkGaterEnDB_RANGE  0:0
#define csr_PclkDCAClkGaterEnDB_BITS   0:0
#define csr_PclkDCAClkGaterEnDB_MSB  0
#define csr_PclkDCAClkGaterEnDB_LSB  0
#define csr_PclkDCAClkGaterEnDB_MASK 0x1u
#define csr_PhyInterruptStatus_RANGE  15:0
#define csr_PhyInterruptStatus_BITS   15:0
#define csr_PhyInterruptStatus_MSB  15
#define csr_PhyInterruptStatus_LSB  0
#define csr_PhyInterruptStatus_MASK 0xffffu
#define csr_PhyTrngCmplt_RANGE  0:0
#define csr_PhyTrngCmplt_BITS   0:0
#define csr_PhyTrngCmplt_MSB  0
#define csr_PhyTrngCmplt_LSB  0
#define csr_PhyTrngCmplt_MASK 0x1u
#define csr_PhyInitCmplt_RANGE  1:1
#define csr_PhyInitCmplt_BITS   0:0
#define csr_PhyInitCmplt_MSB  1
#define csr_PhyInitCmplt_LSB  1
#define csr_PhyInitCmplt_MASK 0x2u
#define csr_PhyTrngFail_RANGE  2:2
#define csr_PhyTrngFail_BITS   0:0
#define csr_PhyTrngFail_MSB  2
#define csr_PhyTrngFail_LSB  2
#define csr_PhyTrngFail_MASK 0x4u
#define csr_PhyFWReserved_RANGE  7:3
#define csr_PhyFWReserved_BITS   4:0
#define csr_PhyFWReserved_MSB  7
#define csr_PhyFWReserved_LSB  3
#define csr_PhyFWReserved_MASK 0xf8u
#define csr_PhyAcsmParityErr_RANGE  8:8
#define csr_PhyAcsmParityErr_BITS   0:0
#define csr_PhyAcsmParityErr_MSB  8
#define csr_PhyAcsmParityErr_LSB  8
#define csr_PhyAcsmParityErr_MASK 0x100u
#define csr_PhyPIEParityErr_RANGE  9:9
#define csr_PhyPIEParityErr_BITS   0:0
#define csr_PhyPIEParityErr_MSB  9
#define csr_PhyPIEParityErr_LSB  9
#define csr_PhyPIEParityErr_MASK 0x200u
#define csr_PhyRdfPtrChkErr_RANGE  10:10
#define csr_PhyRdfPtrChkErr_BITS   0:0
#define csr_PhyRdfPtrChkErr_MSB  10
#define csr_PhyRdfPtrChkErr_LSB  10
#define csr_PhyRdfPtrChkErr_MASK 0x400u
#define csr_PhyEccErr_RANGE  11:11
#define csr_PhyEccErr_BITS   0:0
#define csr_PhyEccErr_MSB  11
#define csr_PhyEccErr_LSB  11
#define csr_PhyEccErr_MASK 0x800u
#define csr_PhyPIEProgErr_RANGE  12:12
#define csr_PhyPIEProgErr_BITS   0:0
#define csr_PhyPIEProgErr_MSB  12
#define csr_PhyPIEProgErr_LSB  12
#define csr_PhyPIEProgErr_MASK 0x1000u
#define csr_SideBandInterruptChkErr_RANGE  13:13
#define csr_SideBandInterruptChkErr_BITS   0:0
#define csr_SideBandInterruptChkErr_MSB  13
#define csr_SideBandInterruptChkErr_LSB  13
#define csr_SideBandInterruptChkErr_MASK 0x2000u
#define csr_PhyHWReserved_RANGE  15:14
#define csr_PhyHWReserved_BITS   1:0
#define csr_PhyHWReserved_MSB  15
#define csr_PhyHWReserved_LSB  14
#define csr_PhyHWReserved_MASK 0xc000u
#define csr_RxEnDlyTg0_RANGE  11:0
#define csr_RxEnDlyTg0_BITS   11:0
#define csr_RxEnDlyTg0_MSB  11
#define csr_RxEnDlyTg0_LSB  0
#define csr_RxEnDlyTg0_MASK 0xfffu
#define csr_Prbs1GenModeSel_RANGE  1:0
#define csr_Prbs1GenModeSel_BITS   1:0
#define csr_Prbs1GenModeSel_MSB  1
#define csr_Prbs1GenModeSel_LSB  0
#define csr_Prbs1GenModeSel_MASK 0x3u
#define csr_Prbs0ChkModeSel_RANGE  1:0
#define csr_Prbs0ChkModeSel_BITS   1:0
#define csr_Prbs0ChkModeSel_MSB  1
#define csr_Prbs0ChkModeSel_LSB  0
#define csr_Prbs0ChkModeSel_MASK 0x3u
#define csr_Seq0BGPR32_RANGE  15:0
#define csr_Seq0BGPR32_BITS   15:0
#define csr_Seq0BGPR32_MSB  15
#define csr_Seq0BGPR32_LSB  0
#define csr_Seq0BGPR32_MASK 0xffffu
#define csr_PIEDebugStatus_RANGE  3:0
#define csr_PIEDebugStatus_BITS   3:0
#define csr_PIEDebugStatus_MSB  3
#define csr_PIEDebugStatus_LSB  0
#define csr_PIEDebugStatus_MASK 0xfu
#define csr_StartVector0b4_RANGE  11:0
#define csr_StartVector0b4_BITS   11:0
#define csr_StartVector0b4_MSB  11
#define csr_StartVector0b4_LSB  0
#define csr_StartVector0b4_MASK 0xfffu
#define csr_Seq0BStartVec4_RANGE  11:0
#define csr_Seq0BStartVec4_BITS   11:0
#define csr_Seq0BStartVec4_MSB  11
#define csr_Seq0BStartVec4_LSB  0
#define csr_Seq0BStartVec4_MASK 0xfffu
#define csr_AcsmMapTable32_RANGE  11:0
#define csr_AcsmMapTable32_BITS   11:0
#define csr_AcsmMapTable32_MSB  11
#define csr_AcsmMapTable32_LSB  0
#define csr_AcsmMapTable32_MASK 0xfffu
#define csr_AcsmMapTableVal64_RANGE  5:0
#define csr_AcsmMapTableVal64_BITS   5:0
#define csr_AcsmMapTableVal64_MSB  5
#define csr_AcsmMapTableVal64_LSB  0
#define csr_AcsmMapTableVal64_MASK 0x3fu
#define csr_AcsmMapTableVal65_RANGE  11:6
#define csr_AcsmMapTableVal65_BITS   5:0
#define csr_AcsmMapTableVal65_MSB  11
#define csr_AcsmMapTableVal65_LSB  6
#define csr_AcsmMapTableVal65_MASK 0xfc0u
#define csr_ZQUpdate_RANGE  0:0
#define csr_ZQUpdate_BITS   0:0
#define csr_ZQUpdate_MSB  0
#define csr_ZQUpdate_LSB  0
#define csr_ZQUpdate_MASK 0x1u
#define csr_PorControl_RANGE  0:0
#define csr_PorControl_BITS   0:0
#define csr_PorControl_MSB  0
#define csr_PorControl_LSB  0
#define csr_PorControl_MASK 0x1u
#define csr_PwrOkDlyCtrl_RANGE  0:0
#define csr_PwrOkDlyCtrl_BITS   0:0
#define csr_PwrOkDlyCtrl_MSB  0
#define csr_PwrOkDlyCtrl_LSB  0
#define csr_PwrOkDlyCtrl_MASK 0x1u
#define csr_ACSMRunCtrl_RANGE  8:0
#define csr_ACSMRunCtrl_BITS   8:0
#define csr_ACSMRunCtrl_MSB  8
#define csr_ACSMRunCtrl_LSB  0
#define csr_ACSMRunCtrl_MASK 0x1ffu
#define csr_ACSMRun_RANGE  0:0
#define csr_ACSMRun_BITS   0:0
#define csr_ACSMRun_MSB  0
#define csr_ACSMRun_LSB  0
#define csr_ACSMRun_MASK 0x1u
#define csr_AcsmProgPtr_RANGE  5:1
#define csr_AcsmProgPtr_BITS   4:0
#define csr_AcsmProgPtr_MSB  5
#define csr_AcsmProgPtr_LSB  1
#define csr_AcsmProgPtr_MASK 0x3eu
#define csr_ACSMXlatEn_RANGE  6:6
#define csr_ACSMXlatEn_BITS   0:0
#define csr_ACSMXlatEn_MSB  6
#define csr_ACSMXlatEn_LSB  6
#define csr_ACSMXlatEn_MASK 0x40u
#define csr_ACSMNopFlag_RANGE  7:7
#define csr_ACSMNopFlag_BITS   0:0
#define csr_ACSMNopFlag_MSB  7
#define csr_ACSMNopFlag_LSB  7
#define csr_ACSMNopFlag_MASK 0x80u
#define csr_ACSMRptCntOverrideEn_RANGE  8:8
#define csr_ACSMRptCntOverrideEn_BITS   0:0
#define csr_ACSMRptCntOverrideEn_MSB  8
#define csr_ACSMRptCntOverrideEn_LSB  8
#define csr_ACSMRptCntOverrideEn_MASK 0x100u
#define csr_RxFifoWrInfoLn0_RANGE  11:0
#define csr_RxFifoWrInfoLn0_BITS   11:0
#define csr_RxFifoWrInfoLn0_MSB  11
#define csr_RxFifoWrInfoLn0_LSB  0
#define csr_RxFifoWrInfoLn0_MASK 0xfffu
#define csr_RxFifoWrLocEvnLn0_RANGE  5:0
#define csr_RxFifoWrLocEvnLn0_BITS   5:0
#define csr_RxFifoWrLocEvnLn0_MSB  5
#define csr_RxFifoWrLocEvnLn0_LSB  0
#define csr_RxFifoWrLocEvnLn0_MASK 0x3fu
#define csr_RxFifoWrLocOddLn0_RANGE  11:6
#define csr_RxFifoWrLocOddLn0_BITS   5:0
#define csr_RxFifoWrLocOddLn0_MSB  11
#define csr_RxFifoWrLocOddLn0_LSB  6
#define csr_RxFifoWrLocOddLn0_MASK 0xfc0u
#define csr_TxDcaCtrlTg0Ln2_RANGE  9:0
#define csr_TxDcaCtrlTg0Ln2_BITS   9:0
#define csr_TxDcaCtrlTg0Ln2_MSB  9
#define csr_TxDcaCtrlTg0Ln2_LSB  0
#define csr_TxDcaCtrlTg0Ln2_MASK 0x3ffu
#define csr_TxDcaCoarseTg0Ln2_RANGE  1:0
#define csr_TxDcaCoarseTg0Ln2_BITS   1:0
#define csr_TxDcaCoarseTg0Ln2_MSB  1
#define csr_TxDcaCoarseTg0Ln2_LSB  0
#define csr_TxDcaCoarseTg0Ln2_MASK 0x3u
#define csr_TxDcaFinePUTg0Ln2_RANGE  5:2
#define csr_TxDcaFinePUTg0Ln2_BITS   3:0
#define csr_TxDcaFinePUTg0Ln2_MSB  5
#define csr_TxDcaFinePUTg0Ln2_LSB  2
#define csr_TxDcaFinePUTg0Ln2_MASK 0x3cu
#define csr_TxDcaFinePDTg0Ln2_RANGE  9:6
#define csr_TxDcaFinePDTg0Ln2_BITS   3:0
#define csr_TxDcaFinePDTg0Ln2_MSB  9
#define csr_TxDcaFinePDTg0Ln2_LSB  6
#define csr_TxDcaFinePDTg0Ln2_MASK 0x3c0u
#define csr_RxEnDlyTg1_RANGE  11:0
#define csr_RxEnDlyTg1_BITS   11:0
#define csr_RxEnDlyTg1_MSB  11
#define csr_RxEnDlyTg1_LSB  0
#define csr_RxEnDlyTg1_MASK 0xfffu
#define csr_Prbs1GenUiMuxSel_RANGE  1:0
#define csr_Prbs1GenUiMuxSel_BITS   1:0
#define csr_Prbs1GenUiMuxSel_MSB  1
#define csr_Prbs1GenUiMuxSel_LSB  0
#define csr_Prbs1GenUiMuxSel_MASK 0x3u
#define csr_Prbs0ChkUiMuxSel_RANGE  1:0
#define csr_Prbs0ChkUiMuxSel_BITS   1:0
#define csr_Prbs0ChkUiMuxSel_MSB  1
#define csr_Prbs0ChkUiMuxSel_LSB  0
#define csr_Prbs0ChkUiMuxSel_MASK 0x3u
#define csr_Seq0BGPR33_RANGE  15:0
#define csr_Seq0BGPR33_BITS   15:0
#define csr_Seq0BGPR33_MSB  15
#define csr_Seq0BGPR33_LSB  0
#define csr_Seq0BGPR33_MASK 0xffffu
#define csr_DestPstate_RANGE  2:0
#define csr_DestPstate_BITS   2:0
#define csr_DestPstate_MSB  2
#define csr_DestPstate_LSB  0
#define csr_DestPstate_MASK 0x7u
#define csr_StartVector0b5_RANGE  11:0
#define csr_StartVector0b5_BITS   11:0
#define csr_StartVector0b5_MSB  11
#define csr_StartVector0b5_LSB  0
#define csr_StartVector0b5_MASK 0xfffu
#define csr_Seq0BStartVec5_RANGE  11:0
#define csr_Seq0BStartVec5_BITS   11:0
#define csr_Seq0BStartVec5_MSB  11
#define csr_Seq0BStartVec5_LSB  0
#define csr_Seq0BStartVec5_MASK 0xfffu
#define csr_AcsmMapTable33_RANGE  11:0
#define csr_AcsmMapTable33_BITS   11:0
#define csr_AcsmMapTable33_MSB  11
#define csr_AcsmMapTable33_LSB  0
#define csr_AcsmMapTable33_MASK 0xfffu
#define csr_AcsmMapTableVal66_RANGE  5:0
#define csr_AcsmMapTableVal66_BITS   5:0
#define csr_AcsmMapTableVal66_MSB  5
#define csr_AcsmMapTableVal66_LSB  0
#define csr_AcsmMapTableVal66_MASK 0x3fu
#define csr_AcsmMapTableVal67_RANGE  11:6
#define csr_AcsmMapTableVal67_BITS   5:0
#define csr_AcsmMapTableVal67_MSB  11
#define csr_AcsmMapTableVal67_LSB  6
#define csr_AcsmMapTableVal67_MASK 0xfc0u
#define csr_ZQCalCodePUch0_RANGE  8:0
#define csr_ZQCalCodePUch0_BITS   8:0
#define csr_ZQCalCodePUch0_MSB  8
#define csr_ZQCalCodePUch0_LSB  0
#define csr_ZQCalCodePUch0_MASK 0x1ffu
#define csr_ClrPORMemReset_RANGE  0:0
#define csr_ClrPORMemReset_BITS   0:0
#define csr_ClrPORMemReset_MSB  0
#define csr_ClrPORMemReset_LSB  0
#define csr_ClrPORMemReset_MASK 0x1u
#define csr_ACSMDone_RANGE  0:0
#define csr_ACSMDone_BITS   0:0
#define csr_ACSMDone_MSB  0
#define csr_ACSMDone_LSB  0
#define csr_ACSMDone_MASK 0x1u
#define csr_RxFifoWrInfoLn1_RANGE  11:0
#define csr_RxFifoWrInfoLn1_BITS   11:0
#define csr_RxFifoWrInfoLn1_MSB  11
#define csr_RxFifoWrInfoLn1_LSB  0
#define csr_RxFifoWrInfoLn1_MASK 0xfffu
#define csr_RxFifoWrLocEvnLn1_RANGE  5:0
#define csr_RxFifoWrLocEvnLn1_BITS   5:0
#define csr_RxFifoWrLocEvnLn1_MSB  5
#define csr_RxFifoWrLocEvnLn1_LSB  0
#define csr_RxFifoWrLocEvnLn1_MASK 0x3fu
#define csr_RxFifoWrLocOddLn1_RANGE  11:6
#define csr_RxFifoWrLocOddLn1_BITS   5:0
#define csr_RxFifoWrLocOddLn1_MSB  11
#define csr_RxFifoWrLocOddLn1_LSB  6
#define csr_RxFifoWrLocOddLn1_MASK 0xfc0u
#define csr_TxDcaCtrlTg1Ln2_RANGE  9:0
#define csr_TxDcaCtrlTg1Ln2_BITS   9:0
#define csr_TxDcaCtrlTg1Ln2_MSB  9
#define csr_TxDcaCtrlTg1Ln2_LSB  0
#define csr_TxDcaCtrlTg1Ln2_MASK 0x3ffu
#define csr_TxDcaCoarseTg1Ln2_RANGE  1:0
#define csr_TxDcaCoarseTg1Ln2_BITS   1:0
#define csr_TxDcaCoarseTg1Ln2_MSB  1
#define csr_TxDcaCoarseTg1Ln2_LSB  0
#define csr_TxDcaCoarseTg1Ln2_MASK 0x3u
#define csr_TxDcaFinePUTg1Ln2_RANGE  5:2
#define csr_TxDcaFinePUTg1Ln2_BITS   3:0
#define csr_TxDcaFinePUTg1Ln2_MSB  5
#define csr_TxDcaFinePUTg1Ln2_LSB  2
#define csr_TxDcaFinePUTg1Ln2_MASK 0x3cu
#define csr_TxDcaFinePDTg1Ln2_RANGE  9:6
#define csr_TxDcaFinePDTg1Ln2_BITS   3:0
#define csr_TxDcaFinePDTg1Ln2_MSB  9
#define csr_TxDcaFinePDTg1Ln2_LSB  6
#define csr_TxDcaFinePDTg1Ln2_MASK 0x3c0u
#define csr_TxDqsRightEyeOffsetTg0_RANGE  5:0
#define csr_TxDqsRightEyeOffsetTg0_BITS   5:0
#define csr_TxDqsRightEyeOffsetTg0_MSB  5
#define csr_TxDqsRightEyeOffsetTg0_LSB  0
#define csr_TxDqsRightEyeOffsetTg0_MASK 0x3fu
#define csr_Prbs1GenTapDly0_RANGE  15:0
#define csr_Prbs1GenTapDly0_BITS   15:0
#define csr_Prbs1GenTapDly0_MSB  15
#define csr_Prbs1GenTapDly0_LSB  0
#define csr_Prbs1GenTapDly0_MASK 0xffffu
#define csr_Prbs0ChkTapDly0_RANGE  15:0
#define csr_Prbs0ChkTapDly0_BITS   15:0
#define csr_Prbs0ChkTapDly0_MSB  15
#define csr_Prbs0ChkTapDly0_LSB  0
#define csr_Prbs0ChkTapDly0_MASK 0xffffu
#define csr_Seq0BGPR34_RANGE  15:0
#define csr_Seq0BGPR34_BITS   15:0
#define csr_Seq0BGPR34_MSB  15
#define csr_Seq0BGPR34_LSB  0
#define csr_Seq0BGPR34_MASK 0xffffu
#define csr_StartVector0b6_RANGE  11:0
#define csr_StartVector0b6_BITS   11:0
#define csr_StartVector0b6_MSB  11
#define csr_StartVector0b6_LSB  0
#define csr_StartVector0b6_MASK 0xfffu
#define csr_Seq0BStartVec6_RANGE  11:0
#define csr_Seq0BStartVec6_BITS   11:0
#define csr_Seq0BStartVec6_MSB  11
#define csr_Seq0BStartVec6_LSB  0
#define csr_Seq0BStartVec6_MASK 0xfffu
#define csr_AcsmMapTable34_RANGE  11:0
#define csr_AcsmMapTable34_BITS   11:0
#define csr_AcsmMapTable34_MSB  11
#define csr_AcsmMapTable34_LSB  0
#define csr_AcsmMapTable34_MASK 0xfffu
#define csr_AcsmMapTableVal68_RANGE  5:0
#define csr_AcsmMapTableVal68_BITS   5:0
#define csr_AcsmMapTableVal68_MSB  5
#define csr_AcsmMapTableVal68_LSB  0
#define csr_AcsmMapTableVal68_MASK 0x3fu
#define csr_AcsmMapTableVal69_RANGE  11:6
#define csr_AcsmMapTableVal69_BITS   5:0
#define csr_AcsmMapTableVal69_MSB  11
#define csr_AcsmMapTableVal69_LSB  6
#define csr_AcsmMapTableVal69_MASK 0xfc0u
#define csr_ZQCalCodePDch0_RANGE  8:0
#define csr_ZQCalCodePDch0_BITS   8:0
#define csr_ZQCalCodePDch0_MSB  8
#define csr_ZQCalCodePDch0_LSB  0
#define csr_ZQCalCodePDch0_MASK 0x1ffu
#define csr_MemResetL_RANGE  2:0
#define csr_MemResetL_BITS   2:0
#define csr_MemResetL_MSB  2
#define csr_MemResetL_LSB  0
#define csr_MemResetL_MASK 0x7u
#define csr_MemResetLValue_RANGE  0:0
#define csr_MemResetLValue_BITS   0:0
#define csr_MemResetLValue_MSB  0
#define csr_MemResetLValue_LSB  0
#define csr_MemResetLValue_MASK 0x1u
#define csr_ProtectMemReset_RANGE  1:1
#define csr_ProtectMemReset_BITS   0:0
#define csr_ProtectMemReset_MSB  1
#define csr_ProtectMemReset_LSB  1
#define csr_ProtectMemReset_MASK 0x2u
#define csr_AsyncMemResetLRxMode_RANGE  2:2
#define csr_AsyncMemResetLRxMode_BITS   0:0
#define csr_AsyncMemResetLRxMode_MSB  2
#define csr_AsyncMemResetLRxMode_LSB  2
#define csr_AsyncMemResetLRxMode_MASK 0x4u
#define csr_ACSMStartAddr_RANGE  10:0
#define csr_ACSMStartAddr_BITS   10:0
#define csr_ACSMStartAddr_MSB  10
#define csr_ACSMStartAddr_LSB  0
#define csr_ACSMStartAddr_MASK 0x7ffu
#define csr_RxFifoWrInfoLn2_RANGE  11:0
#define csr_RxFifoWrInfoLn2_BITS   11:0
#define csr_RxFifoWrInfoLn2_MSB  11
#define csr_RxFifoWrInfoLn2_LSB  0
#define csr_RxFifoWrInfoLn2_MASK 0xfffu
#define csr_RxFifoWrLocEvnLn2_RANGE  5:0
#define csr_RxFifoWrLocEvnLn2_BITS   5:0
#define csr_RxFifoWrLocEvnLn2_MSB  5
#define csr_RxFifoWrLocEvnLn2_LSB  0
#define csr_RxFifoWrLocEvnLn2_MASK 0x3fu
#define csr_RxFifoWrLocOddLn2_RANGE  11:6
#define csr_RxFifoWrLocOddLn2_BITS   5:0
#define csr_RxFifoWrLocOddLn2_MSB  11
#define csr_RxFifoWrLocOddLn2_LSB  6
#define csr_RxFifoWrLocOddLn2_MASK 0xfc0u
#define csr_TxDqsRightEyeOffsetTg1_RANGE  5:0
#define csr_TxDqsRightEyeOffsetTg1_BITS   5:0
#define csr_TxDqsRightEyeOffsetTg1_MSB  5
#define csr_TxDqsRightEyeOffsetTg1_LSB  0
#define csr_TxDqsRightEyeOffsetTg1_MASK 0x3fu
#define csr_Prbs1GenTapDly1_RANGE  15:0
#define csr_Prbs1GenTapDly1_BITS   15:0
#define csr_Prbs1GenTapDly1_MSB  15
#define csr_Prbs1GenTapDly1_LSB  0
#define csr_Prbs1GenTapDly1_MASK 0xffffu
#define csr_Prbs0ChkTapDly1_RANGE  15:0
#define csr_Prbs0ChkTapDly1_BITS   15:0
#define csr_Prbs0ChkTapDly1_MSB  15
#define csr_Prbs0ChkTapDly1_LSB  0
#define csr_Prbs0ChkTapDly1_MASK 0xffffu
#define csr_Seq0BGPR35_RANGE  15:0
#define csr_Seq0BGPR35_BITS   15:0
#define csr_Seq0BGPR35_MSB  15
#define csr_Seq0BGPR35_LSB  0
#define csr_Seq0BGPR35_MASK 0xffffu
#define csr_StartVector0b7_RANGE  11:0
#define csr_StartVector0b7_BITS   11:0
#define csr_StartVector0b7_MSB  11
#define csr_StartVector0b7_LSB  0
#define csr_StartVector0b7_MASK 0xfffu
#define csr_Seq0BStartVec7_RANGE  11:0
#define csr_Seq0BStartVec7_BITS   11:0
#define csr_Seq0BStartVec7_MSB  11
#define csr_Seq0BStartVec7_LSB  0
#define csr_Seq0BStartVec7_MASK 0xfffu
#define csr_AcsmMapTable35_RANGE  11:0
#define csr_AcsmMapTable35_BITS   11:0
#define csr_AcsmMapTable35_MSB  11
#define csr_AcsmMapTable35_LSB  0
#define csr_AcsmMapTable35_MASK 0xfffu
#define csr_AcsmMapTableVal70_RANGE  5:0
#define csr_AcsmMapTableVal70_BITS   5:0
#define csr_AcsmMapTableVal70_MSB  5
#define csr_AcsmMapTableVal70_LSB  0
#define csr_AcsmMapTableVal70_MASK 0x3fu
#define csr_AcsmMapTableVal71_RANGE  11:6
#define csr_AcsmMapTableVal71_BITS   5:0
#define csr_AcsmMapTableVal71_MSB  11
#define csr_AcsmMapTableVal71_LSB  6
#define csr_AcsmMapTableVal71_MASK 0xfc0u
#define csr_ZQCalBaseCtrl_RANGE  1:0
#define csr_ZQCalBaseCtrl_BITS   1:0
#define csr_ZQCalBaseCtrl_MSB  1
#define csr_ZQCalBaseCtrl_LSB  0
#define csr_ZQCalBaseCtrl_MASK 0x3u
#define csr_ZQCalBasePU_RANGE  0:0
#define csr_ZQCalBasePU_BITS   0:0
#define csr_ZQCalBasePU_MSB  0
#define csr_ZQCalBasePU_LSB  0
#define csr_ZQCalBasePU_MASK 0x1u
#define csr_ZQCalBasePD_RANGE  1:1
#define csr_ZQCalBasePD_BITS   0:0
#define csr_ZQCalBasePD_MSB  1
#define csr_ZQCalBasePD_LSB  1
#define csr_ZQCalBasePD_MASK 0x2u
#define csr_ACSMStopAddr_RANGE  10:0
#define csr_ACSMStopAddr_BITS   10:0
#define csr_ACSMStopAddr_MSB  10
#define csr_ACSMStopAddr_LSB  0
#define csr_ACSMStopAddr_MASK 0x7ffu
#define csr_RxFifoWrInfoLn3_RANGE  11:0
#define csr_RxFifoWrInfoLn3_BITS   11:0
#define csr_RxFifoWrInfoLn3_MSB  11
#define csr_RxFifoWrInfoLn3_LSB  0
#define csr_RxFifoWrInfoLn3_MASK 0xfffu
#define csr_RxFifoWrLocEvnLn3_RANGE  5:0
#define csr_RxFifoWrLocEvnLn3_BITS   5:0
#define csr_RxFifoWrLocEvnLn3_MSB  5
#define csr_RxFifoWrLocEvnLn3_LSB  0
#define csr_RxFifoWrLocEvnLn3_MASK 0x3fu
#define csr_RxFifoWrLocOddLn3_RANGE  11:6
#define csr_RxFifoWrLocOddLn3_BITS   5:0
#define csr_RxFifoWrLocOddLn3_MSB  11
#define csr_RxFifoWrLocOddLn3_LSB  6
#define csr_RxFifoWrLocOddLn3_MASK 0xfc0u
#define csr_Prbs1GenTapDly2_RANGE  15:0
#define csr_Prbs1GenTapDly2_BITS   15:0
#define csr_Prbs1GenTapDly2_MSB  15
#define csr_Prbs1GenTapDly2_LSB  0
#define csr_Prbs1GenTapDly2_MASK 0xffffu
#define csr_Prbs0ChkTapDly2_RANGE  15:0
#define csr_Prbs0ChkTapDly2_BITS   15:0
#define csr_Prbs0ChkTapDly2_MSB  15
#define csr_Prbs0ChkTapDly2_LSB  0
#define csr_Prbs0ChkTapDly2_MASK 0xffffu
#define csr_DqsPreambleControl_RANGE  10:6
#define csr_DqsPreambleControl_BITS   4:0
#define csr_DqsPreambleControl_MSB  10
#define csr_DqsPreambleControl_LSB  6
#define csr_DqsPreambleControl_MASK 0x7c0u
#define csr_LP4PostambleExt_RANGE  6:6
#define csr_LP4PostambleExt_BITS   0:0
#define csr_LP4PostambleExt_MSB  6
#define csr_LP4PostambleExt_LSB  6
#define csr_LP4PostambleExt_MASK 0x40u
#define csr_WDQSEXTENSION_RANGE  7:7
#define csr_WDQSEXTENSION_BITS   0:0
#define csr_WDQSEXTENSION_MSB  7
#define csr_WDQSEXTENSION_LSB  7
#define csr_WDQSEXTENSION_MASK 0x80u
#define csr_WCKEXTENSION_RANGE  8:8
#define csr_WCKEXTENSION_BITS   0:0
#define csr_WCKEXTENSION_MSB  8
#define csr_WCKEXTENSION_LSB  8
#define csr_WCKEXTENSION_MASK 0x100u
#define csr_DqPreOeExt_RANGE  9:9
#define csr_DqPreOeExt_BITS   0:0
#define csr_DqPreOeExt_MSB  9
#define csr_DqPreOeExt_LSB  9
#define csr_DqPreOeExt_MASK 0x200u
#define csr_DqPstOeExt_RANGE  10:10
#define csr_DqPstOeExt_BITS   0:0
#define csr_DqPstOeExt_MSB  10
#define csr_DqPstOeExt_LSB  10
#define csr_DqPstOeExt_MASK 0x400u
#define csr_Seq0BGPR36_RANGE  15:0
#define csr_Seq0BGPR36_BITS   15:0
#define csr_Seq0BGPR36_MSB  15
#define csr_Seq0BGPR36_LSB  0
#define csr_Seq0BGPR36_MASK 0xffffu
#define csr_StartVector0b8_RANGE  11:0
#define csr_StartVector0b8_BITS   11:0
#define csr_StartVector0b8_MSB  11
#define csr_StartVector0b8_LSB  0
#define csr_StartVector0b8_MASK 0xfffu
#define csr_Seq0BStartVec8_RANGE  11:0
#define csr_Seq0BStartVec8_BITS   11:0
#define csr_Seq0BStartVec8_MSB  11
#define csr_Seq0BStartVec8_LSB  0
#define csr_Seq0BStartVec8_MASK 0xfffu
#define csr_AcsmMapTable36_RANGE  11:0
#define csr_AcsmMapTable36_BITS   11:0
#define csr_AcsmMapTable36_MSB  11
#define csr_AcsmMapTable36_LSB  0
#define csr_AcsmMapTable36_MASK 0xfffu
#define csr_AcsmMapTableVal72_RANGE  5:0
#define csr_AcsmMapTableVal72_BITS   5:0
#define csr_AcsmMapTableVal72_MSB  5
#define csr_AcsmMapTableVal72_LSB  0
#define csr_AcsmMapTableVal72_MASK 0x3fu
#define csr_AcsmMapTableVal73_RANGE  11:6
#define csr_AcsmMapTableVal73_BITS   5:0
#define csr_AcsmMapTableVal73_MSB  11
#define csr_AcsmMapTableVal73_LSB  6
#define csr_AcsmMapTableVal73_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal0_RANGE  9:0
#define csr_AcsmStartAddrXlatVal0_BITS   9:0
#define csr_AcsmStartAddrXlatVal0_MSB  9
#define csr_AcsmStartAddrXlatVal0_LSB  0
#define csr_AcsmStartAddrXlatVal0_MASK 0x3ffu
#define csr_ZQCalCodeOffsetPU_RANGE  3:0
#define csr_ZQCalCodeOffsetPU_BITS   3:0
#define csr_ZQCalCodeOffsetPU_MSB  3
#define csr_ZQCalCodeOffsetPU_LSB  0
#define csr_ZQCalCodeOffsetPU_MASK 0xfu
#define csr_ZQCalCodeOffsetValPU_RANGE  3:0
#define csr_ZQCalCodeOffsetValPU_BITS   3:0
#define csr_ZQCalCodeOffsetValPU_MSB  3
#define csr_ZQCalCodeOffsetValPU_LSB  0
#define csr_ZQCalCodeOffsetValPU_MASK 0xfu
#define csr_CMOSxHardMacroModeSel_RANGE  0:0
#define csr_CMOSxHardMacroModeSel_BITS   0:0
#define csr_CMOSxHardMacroModeSel_MSB  0
#define csr_CMOSxHardMacroModeSel_LSB  0
#define csr_CMOSxHardMacroModeSel_MASK 0x1u
#define csr_ACSMLastAddr_RANGE  10:0
#define csr_ACSMLastAddr_BITS   10:0
#define csr_ACSMLastAddr_MSB  10
#define csr_ACSMLastAddr_LSB  0
#define csr_ACSMLastAddr_MASK 0x7ffu
#define csr_RxFifoWrInfoLn4_RANGE  11:0
#define csr_RxFifoWrInfoLn4_BITS   11:0
#define csr_RxFifoWrInfoLn4_MSB  11
#define csr_RxFifoWrInfoLn4_LSB  0
#define csr_RxFifoWrInfoLn4_MASK 0xfffu
#define csr_RxFifoWrLocEvnLn4_RANGE  5:0
#define csr_RxFifoWrLocEvnLn4_BITS   5:0
#define csr_RxFifoWrLocEvnLn4_MSB  5
#define csr_RxFifoWrLocEvnLn4_LSB  0
#define csr_RxFifoWrLocEvnLn4_MASK 0x3fu
#define csr_RxFifoWrLocOddLn4_RANGE  11:6
#define csr_RxFifoWrLocOddLn4_BITS   5:0
#define csr_RxFifoWrLocOddLn4_MSB  11
#define csr_RxFifoWrLocOddLn4_LSB  6
#define csr_RxFifoWrLocOddLn4_MASK 0xfc0u
#define csr_Prbs1GenTapDly3_RANGE  15:0
#define csr_Prbs1GenTapDly3_BITS   15:0
#define csr_Prbs1GenTapDly3_MSB  15
#define csr_Prbs1GenTapDly3_LSB  0
#define csr_Prbs1GenTapDly3_MASK 0xffffu
#define csr_Prbs0ChkTapDly3_RANGE  15:0
#define csr_Prbs0ChkTapDly3_BITS   15:0
#define csr_Prbs0ChkTapDly3_MSB  15
#define csr_Prbs0ChkTapDly3_LSB  0
#define csr_Prbs0ChkTapDly3_MASK 0xffffu
#define csr_Seq0BGPR37_RANGE  15:0
#define csr_Seq0BGPR37_BITS   15:0
#define csr_Seq0BGPR37_MSB  15
#define csr_Seq0BGPR37_LSB  0
#define csr_Seq0BGPR37_MASK 0xffffu
#define csr_StartVector0b9_RANGE  11:0
#define csr_StartVector0b9_BITS   11:0
#define csr_StartVector0b9_MSB  11
#define csr_StartVector0b9_LSB  0
#define csr_StartVector0b9_MASK 0xfffu
#define csr_Seq0BStartVec9_RANGE  11:0
#define csr_Seq0BStartVec9_BITS   11:0
#define csr_Seq0BStartVec9_MSB  11
#define csr_Seq0BStartVec9_LSB  0
#define csr_Seq0BStartVec9_MASK 0xfffu
#define csr_AcsmMapTable37_RANGE  11:0
#define csr_AcsmMapTable37_BITS   11:0
#define csr_AcsmMapTable37_MSB  11
#define csr_AcsmMapTable37_LSB  0
#define csr_AcsmMapTable37_MASK 0xfffu
#define csr_AcsmMapTableVal74_RANGE  5:0
#define csr_AcsmMapTableVal74_BITS   5:0
#define csr_AcsmMapTableVal74_MSB  5
#define csr_AcsmMapTableVal74_LSB  0
#define csr_AcsmMapTableVal74_MASK 0x3fu
#define csr_AcsmMapTableVal75_RANGE  11:6
#define csr_AcsmMapTableVal75_BITS   5:0
#define csr_AcsmMapTableVal75_MSB  11
#define csr_AcsmMapTableVal75_LSB  6
#define csr_AcsmMapTableVal75_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal1_RANGE  9:0
#define csr_AcsmStartAddrXlatVal1_BITS   9:0
#define csr_AcsmStartAddrXlatVal1_MSB  9
#define csr_AcsmStartAddrXlatVal1_LSB  0
#define csr_AcsmStartAddrXlatVal1_MASK 0x3ffu
#define csr_DbyteRxDqsModeCntrl_RANGE  8:0
#define csr_DbyteRxDqsModeCntrl_BITS   8:0
#define csr_DbyteRxDqsModeCntrl_MSB  8
#define csr_DbyteRxDqsModeCntrl_LSB  0
#define csr_DbyteRxDqsModeCntrl_MASK 0x1ffu
#define csr_RxPostambleMode_RANGE  0:0
#define csr_RxPostambleMode_BITS   0:0
#define csr_RxPostambleMode_MSB  0
#define csr_RxPostambleMode_LSB  0
#define csr_RxPostambleMode_MASK 0x1u
#define csr_RxPreambleMode_RANGE  1:1
#define csr_RxPreambleMode_BITS   0:0
#define csr_RxPreambleMode_MSB  1
#define csr_RxPreambleMode_LSB  1
#define csr_RxPreambleMode_MASK 0x2u
#define csr_LPDDR5RdqsEn_RANGE  2:2
#define csr_LPDDR5RdqsEn_BITS   0:0
#define csr_LPDDR5RdqsEn_MSB  2
#define csr_LPDDR5RdqsEn_LSB  2
#define csr_LPDDR5RdqsEn_MASK 0x4u
#define csr_LPDDR5RdqsPre_RANGE  4:3
#define csr_LPDDR5RdqsPre_BITS   1:0
#define csr_LPDDR5RdqsPre_MSB  4
#define csr_LPDDR5RdqsPre_LSB  3
#define csr_LPDDR5RdqsPre_MASK 0x18u
#define csr_LPDDR5RdqsPst_RANGE  6:5
#define csr_LPDDR5RdqsPst_BITS   1:0
#define csr_LPDDR5RdqsPst_MSB  6
#define csr_LPDDR5RdqsPst_LSB  5
#define csr_LPDDR5RdqsPst_MASK 0x60u
#define csr_PositionDfeInit_RANGE  7:7
#define csr_PositionDfeInit_BITS   0:0
#define csr_PositionDfeInit_MSB  7
#define csr_PositionDfeInit_LSB  7
#define csr_PositionDfeInit_MASK 0x80u
#define csr_PositionRxPhaseUpdate_RANGE  8:8
#define csr_PositionRxPhaseUpdate_BITS   0:0
#define csr_PositionRxPhaseUpdate_MSB  8
#define csr_PositionRxPhaseUpdate_LSB  8
#define csr_PositionRxPhaseUpdate_MASK 0x100u
#define csr_ZQCalCodeOffsetPD_RANGE  3:0
#define csr_ZQCalCodeOffsetPD_BITS   3:0
#define csr_ZQCalCodeOffsetPD_MSB  3
#define csr_ZQCalCodeOffsetPD_LSB  0
#define csr_ZQCalCodeOffsetPD_MASK 0xfu
#define csr_ZQCalCodeOffsetValPD_RANGE  3:0
#define csr_ZQCalCodeOffsetValPD_BITS   3:0
#define csr_ZQCalCodeOffsetValPD_MSB  3
#define csr_ZQCalCodeOffsetValPD_LSB  0
#define csr_ZQCalCodeOffsetValPD_MASK 0xfu
#define csr_RxAcVrefControl_RANGE  8:0
#define csr_RxAcVrefControl_BITS   8:0
#define csr_RxAcVrefControl_MSB  8
#define csr_RxAcVrefControl_LSB  0
#define csr_RxAcVrefControl_MASK 0x1ffu
#define csr_RxAcVrefDac_RANGE  7:0
#define csr_RxAcVrefDac_BITS   7:0
#define csr_RxAcVrefDac_MSB  7
#define csr_RxAcVrefDac_LSB  0
#define csr_RxAcVrefDac_MASK 0xffu
#define csr_RxAcVrefDacEn_RANGE  8:8
#define csr_RxAcVrefDacEn_BITS   0:0
#define csr_RxAcVrefDacEn_MSB  8
#define csr_RxAcVrefDacEn_LSB  8
#define csr_RxAcVrefDacEn_MASK 0x100u
#define csr_ACSMAlgaIncVal_RANGE  13:0
#define csr_ACSMAlgaIncVal_BITS   13:0
#define csr_ACSMAlgaIncVal_MSB  13
#define csr_ACSMAlgaIncVal_LSB  0
#define csr_ACSMAlgaIncVal_MASK 0x3fffu
#define csr_RxPowerDownLightEn_RANGE  0:0
#define csr_RxPowerDownLightEn_BITS   0:0
#define csr_RxPowerDownLightEn_MSB  0
#define csr_RxPowerDownLightEn_LSB  0
#define csr_RxPowerDownLightEn_MASK 0x1u
#define csr_Prbs1GenTapDly4_RANGE  15:0
#define csr_Prbs1GenTapDly4_BITS   15:0
#define csr_Prbs1GenTapDly4_MSB  15
#define csr_Prbs1GenTapDly4_LSB  0
#define csr_Prbs1GenTapDly4_MASK 0xffffu
#define csr_Prbs0ChkTapDly4_RANGE  15:0
#define csr_Prbs0ChkTapDly4_BITS   15:0
#define csr_Prbs0ChkTapDly4_MSB  15
#define csr_Prbs0ChkTapDly4_LSB  0
#define csr_Prbs0ChkTapDly4_MASK 0xffffu
#define csr_Seq0BGPR38_RANGE  15:0
#define csr_Seq0BGPR38_BITS   15:0
#define csr_Seq0BGPR38_MSB  15
#define csr_Seq0BGPR38_LSB  0
#define csr_Seq0BGPR38_MASK 0xffffu
#define csr_StartVector0b10_RANGE  11:0
#define csr_StartVector0b10_BITS   11:0
#define csr_StartVector0b10_MSB  11
#define csr_StartVector0b10_LSB  0
#define csr_StartVector0b10_MASK 0xfffu
#define csr_Seq0BStartVec10_RANGE  11:0
#define csr_Seq0BStartVec10_BITS   11:0
#define csr_Seq0BStartVec10_MSB  11
#define csr_Seq0BStartVec10_LSB  0
#define csr_Seq0BStartVec10_MASK 0xfffu
#define csr_AcsmMapTable38_RANGE  11:0
#define csr_AcsmMapTable38_BITS   11:0
#define csr_AcsmMapTable38_MSB  11
#define csr_AcsmMapTable38_LSB  0
#define csr_AcsmMapTable38_MASK 0xfffu
#define csr_AcsmMapTableVal76_RANGE  5:0
#define csr_AcsmMapTableVal76_BITS   5:0
#define csr_AcsmMapTableVal76_MSB  5
#define csr_AcsmMapTableVal76_LSB  0
#define csr_AcsmMapTableVal76_MASK 0x3fu
#define csr_AcsmMapTableVal77_RANGE  11:6
#define csr_AcsmMapTableVal77_BITS   5:0
#define csr_AcsmMapTableVal77_MSB  11
#define csr_AcsmMapTableVal77_LSB  6
#define csr_AcsmMapTableVal77_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal2_RANGE  9:0
#define csr_AcsmStartAddrXlatVal2_BITS   9:0
#define csr_AcsmStartAddrXlatVal2_MSB  9
#define csr_AcsmStartAddrXlatVal2_LSB  0
#define csr_AcsmStartAddrXlatVal2_MASK 0x3ffu
#define csr_ZQCalCodeOvrPU_RANGE  15:0
#define csr_ZQCalCodeOvrPU_BITS   15:0
#define csr_ZQCalCodeOvrPU_MSB  15
#define csr_ZQCalCodeOvrPU_LSB  0
#define csr_ZQCalCodeOvrPU_MASK 0xffffu
#define csr_ZQCalCodeOvrEnPU_RANGE  0:0
#define csr_ZQCalCodeOvrEnPU_BITS   0:0
#define csr_ZQCalCodeOvrEnPU_MSB  0
#define csr_ZQCalCodeOvrEnPU_LSB  0
#define csr_ZQCalCodeOvrEnPU_MASK 0x1u
#define csr_ReservedZQCalCodeOvrEnPU_RANGE  6:1
#define csr_ReservedZQCalCodeOvrEnPU_BITS   5:0
#define csr_ReservedZQCalCodeOvrEnPU_MSB  6
#define csr_ReservedZQCalCodeOvrEnPU_LSB  1
#define csr_ReservedZQCalCodeOvrEnPU_MASK 0x7eu
#define csr_ZQCalCodeOvrValPU_RANGE  15:7
#define csr_ZQCalCodeOvrValPU_BITS   8:0
#define csr_ZQCalCodeOvrValPU_MSB  15
#define csr_ZQCalCodeOvrValPU_LSB  7
#define csr_ZQCalCodeOvrValPU_MASK 0xff80u
#define csr_MemResetLStatus_RANGE  1:0
#define csr_MemResetLStatus_BITS   1:0
#define csr_MemResetLStatus_MSB  1
#define csr_MemResetLStatus_LSB  0
#define csr_MemResetLStatus_MASK 0x3u
#define csr_PORMemReset_RANGE  0:0
#define csr_PORMemReset_BITS   0:0
#define csr_PORMemReset_MSB  0
#define csr_PORMemReset_LSB  0
#define csr_PORMemReset_MASK 0x1u
#define csr_AsyncMemResetLRxData_RANGE  1:1
#define csr_AsyncMemResetLRxData_BITS   0:0
#define csr_AsyncMemResetLRxData_MSB  1
#define csr_AsyncMemResetLRxData_LSB  1
#define csr_AsyncMemResetLRxData_MASK 0x2u
#define csr_ACSMAddressMask_RANGE  13:0
#define csr_ACSMAddressMask_BITS   13:0
#define csr_ACSMAddressMask_MSB  13
#define csr_ACSMAddressMask_LSB  0
#define csr_ACSMAddressMask_MASK 0x3fffu
#define csr_RxDFEBiasSelLn0_RANGE  1:0
#define csr_RxDFEBiasSelLn0_BITS   1:0
#define csr_RxDFEBiasSelLn0_MSB  1
#define csr_RxDFEBiasSelLn0_LSB  0
#define csr_RxDFEBiasSelLn0_MASK 0x3u
#define csr_RxClkCntl1_RANGE  0:0
#define csr_RxClkCntl1_BITS   0:0
#define csr_RxClkCntl1_MSB  0
#define csr_RxClkCntl1_LSB  0
#define csr_RxClkCntl1_MASK 0x1u
#define csr_EnRxClkCor_RANGE  0:0
#define csr_EnRxClkCor_BITS   0:0
#define csr_EnRxClkCor_MSB  0
#define csr_EnRxClkCor_LSB  0
#define csr_EnRxClkCor_MASK 0x1u
#define csr_Prbs1GenTapDly5_RANGE  15:0
#define csr_Prbs1GenTapDly5_BITS   15:0
#define csr_Prbs1GenTapDly5_MSB  15
#define csr_Prbs1GenTapDly5_LSB  0
#define csr_Prbs1GenTapDly5_MASK 0xffffu
#define csr_Prbs0ChkTapDly5_RANGE  15:0
#define csr_Prbs0ChkTapDly5_BITS   15:0
#define csr_Prbs0ChkTapDly5_MSB  15
#define csr_Prbs0ChkTapDly5_LSB  0
#define csr_Prbs0ChkTapDly5_MASK 0xffffu
#define csr_Seq0BGPR39_RANGE  15:0
#define csr_Seq0BGPR39_BITS   15:0
#define csr_Seq0BGPR39_MSB  15
#define csr_Seq0BGPR39_LSB  0
#define csr_Seq0BGPR39_MASK 0xffffu
#define csr_StartVector0b11_RANGE  11:0
#define csr_StartVector0b11_BITS   11:0
#define csr_StartVector0b11_MSB  11
#define csr_StartVector0b11_LSB  0
#define csr_StartVector0b11_MASK 0xfffu
#define csr_Seq0BStartVec11_RANGE  11:0
#define csr_Seq0BStartVec11_BITS   11:0
#define csr_Seq0BStartVec11_MSB  11
#define csr_Seq0BStartVec11_LSB  0
#define csr_Seq0BStartVec11_MASK 0xfffu
#define csr_AcsmMapTable39_RANGE  11:0
#define csr_AcsmMapTable39_BITS   11:0
#define csr_AcsmMapTable39_MSB  11
#define csr_AcsmMapTable39_LSB  0
#define csr_AcsmMapTable39_MASK 0xfffu
#define csr_AcsmMapTableVal78_RANGE  5:0
#define csr_AcsmMapTableVal78_BITS   5:0
#define csr_AcsmMapTableVal78_MSB  5
#define csr_AcsmMapTableVal78_LSB  0
#define csr_AcsmMapTableVal78_MASK 0x3fu
#define csr_AcsmMapTableVal79_RANGE  11:6
#define csr_AcsmMapTableVal79_BITS   5:0
#define csr_AcsmMapTableVal79_MSB  11
#define csr_AcsmMapTableVal79_LSB  6
#define csr_AcsmMapTableVal79_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal3_RANGE  9:0
#define csr_AcsmStartAddrXlatVal3_BITS   9:0
#define csr_AcsmStartAddrXlatVal3_MSB  9
#define csr_AcsmStartAddrXlatVal3_LSB  0
#define csr_AcsmStartAddrXlatVal3_MASK 0x3ffu
#define csr_ZQCalCodeOvrPD_RANGE  15:0
#define csr_ZQCalCodeOvrPD_BITS   15:0
#define csr_ZQCalCodeOvrPD_MSB  15
#define csr_ZQCalCodeOvrPD_LSB  0
#define csr_ZQCalCodeOvrPD_MASK 0xffffu
#define csr_ZQCalCodeOvrEnPD_RANGE  0:0
#define csr_ZQCalCodeOvrEnPD_BITS   0:0
#define csr_ZQCalCodeOvrEnPD_MSB  0
#define csr_ZQCalCodeOvrEnPD_LSB  0
#define csr_ZQCalCodeOvrEnPD_MASK 0x1u
#define csr_ReservedZQCalCodeOvrEnPD_RANGE  6:1
#define csr_ReservedZQCalCodeOvrEnPD_BITS   5:0
#define csr_ReservedZQCalCodeOvrEnPD_MSB  6
#define csr_ReservedZQCalCodeOvrEnPD_LSB  1
#define csr_ReservedZQCalCodeOvrEnPD_MASK 0x7eu
#define csr_ZQCalCodeOvrValPD_RANGE  15:7
#define csr_ZQCalCodeOvrValPD_BITS   8:0
#define csr_ZQCalCodeOvrValPD_MSB  15
#define csr_ZQCalCodeOvrValPD_LSB  7
#define csr_ZQCalCodeOvrValPD_MASK 0xff80u
#define csr_ACSMOuterLoopRepeatCnt_RANGE  15:0
#define csr_ACSMOuterLoopRepeatCnt_BITS   15:0
#define csr_ACSMOuterLoopRepeatCnt_MSB  15
#define csr_ACSMOuterLoopRepeatCnt_LSB  0
#define csr_ACSMOuterLoopRepeatCnt_MASK 0xffffu
#define csr_RxDFEBiasSelLn1_RANGE  1:0
#define csr_RxDFEBiasSelLn1_BITS   1:0
#define csr_RxDFEBiasSelLn1_MSB  1
#define csr_RxDFEBiasSelLn1_LSB  0
#define csr_RxDFEBiasSelLn1_MASK 0x3u
#define csr_ACDlyScaleGatingDisable_RANGE  0:0
#define csr_ACDlyScaleGatingDisable_BITS   0:0
#define csr_ACDlyScaleGatingDisable_MSB  0
#define csr_ACDlyScaleGatingDisable_LSB  0
#define csr_ACDlyScaleGatingDisable_MASK 0x1u
#define csr_TrainingResultsSnap_RANGE  0:0
#define csr_TrainingResultsSnap_BITS   0:0
#define csr_TrainingResultsSnap_MSB  0
#define csr_TrainingResultsSnap_LSB  0
#define csr_TrainingResultsSnap_MASK 0x1u
#define csr_TxDqsDlyTg0_RANGE  9:0
#define csr_TxDqsDlyTg0_BITS   9:0
#define csr_TxDqsDlyTg0_MSB  9
#define csr_TxDqsDlyTg0_LSB  0
#define csr_TxDqsDlyTg0_MASK 0x3ffu
#define csr_Prbs1GenTapDly6_RANGE  15:0
#define csr_Prbs1GenTapDly6_BITS   15:0
#define csr_Prbs1GenTapDly6_MSB  15
#define csr_Prbs1GenTapDly6_LSB  0
#define csr_Prbs1GenTapDly6_MASK 0xffffu
#define csr_Prbs0ChkTapDly6_RANGE  15:0
#define csr_Prbs0ChkTapDly6_BITS   15:0
#define csr_Prbs0ChkTapDly6_MSB  15
#define csr_Prbs0ChkTapDly6_LSB  0
#define csr_Prbs0ChkTapDly6_MASK 0xffffu
#define csr_Seq0BGPR40_RANGE  15:0
#define csr_Seq0BGPR40_BITS   15:0
#define csr_Seq0BGPR40_MSB  15
#define csr_Seq0BGPR40_LSB  0
#define csr_Seq0BGPR40_MASK 0xffffu
#define csr_Seq0BGPRPage_RANGE  1:0
#define csr_Seq0BGPRPage_BITS   1:0
#define csr_Seq0BGPRPage_MSB  1
#define csr_Seq0BGPRPage_LSB  0
#define csr_Seq0BGPRPage_MASK 0x3u
#define csr_StartVector0b12_RANGE  11:0
#define csr_StartVector0b12_BITS   11:0
#define csr_StartVector0b12_MSB  11
#define csr_StartVector0b12_LSB  0
#define csr_StartVector0b12_MASK 0xfffu
#define csr_Seq0BStartVec12_RANGE  11:0
#define csr_Seq0BStartVec12_BITS   11:0
#define csr_Seq0BStartVec12_MSB  11
#define csr_Seq0BStartVec12_LSB  0
#define csr_Seq0BStartVec12_MASK 0xfffu
#define csr_AcsmMapTable40_RANGE  11:0
#define csr_AcsmMapTable40_BITS   11:0
#define csr_AcsmMapTable40_MSB  11
#define csr_AcsmMapTable40_LSB  0
#define csr_AcsmMapTable40_MASK 0xfffu
#define csr_AcsmMapTableVal80_RANGE  5:0
#define csr_AcsmMapTableVal80_BITS   5:0
#define csr_AcsmMapTableVal80_MSB  5
#define csr_AcsmMapTableVal80_LSB  0
#define csr_AcsmMapTableVal80_MASK 0x3fu
#define csr_AcsmMapTableVal81_RANGE  11:6
#define csr_AcsmMapTableVal81_BITS   5:0
#define csr_AcsmMapTableVal81_MSB  11
#define csr_AcsmMapTableVal81_LSB  6
#define csr_AcsmMapTableVal81_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal4_RANGE  9:0
#define csr_AcsmStartAddrXlatVal4_BITS   9:0
#define csr_AcsmStartAddrXlatVal4_MSB  9
#define csr_AcsmStartAddrXlatVal4_LSB  0
#define csr_AcsmStartAddrXlatVal4_MASK 0x3ffu
#define csr_ZQCalCodePUMax_RANGE  9:0
#define csr_ZQCalCodePUMax_BITS   9:0
#define csr_ZQCalCodePUMax_MSB  9
#define csr_ZQCalCodePUMax_LSB  0
#define csr_ZQCalCodePUMax_MASK 0x3ffu
#define csr_ACSMCkeControl_RANGE  1:0
#define csr_ACSMCkeControl_BITS   1:0
#define csr_ACSMCkeControl_MSB  1
#define csr_ACSMCkeControl_LSB  0
#define csr_ACSMCkeControl_MASK 0x3u
#define csr_RxFifoRdInfoLn0_RANGE  6:0
#define csr_RxFifoRdInfoLn0_BITS   6:0
#define csr_RxFifoRdInfoLn0_MSB  6
#define csr_RxFifoRdInfoLn0_LSB  0
#define csr_RxFifoRdInfoLn0_MASK 0x7fu
#define csr_RxFifoRdLocLn0_RANGE  6:0
#define csr_RxFifoRdLocLn0_BITS   6:0
#define csr_RxFifoRdLocLn0_MSB  6
#define csr_RxFifoRdLocLn0_LSB  0
#define csr_RxFifoRdLocLn0_MASK 0x7fu
#define csr_RxDFEBiasSelLn2_RANGE  1:0
#define csr_RxDFEBiasSelLn2_BITS   1:0
#define csr_RxDFEBiasSelLn2_MSB  1
#define csr_RxDFEBiasSelLn2_LSB  0
#define csr_RxDFEBiasSelLn2_MASK 0x3u
#define csr_TxDqsDlyTg1_RANGE  9:0
#define csr_TxDqsDlyTg1_BITS   9:0
#define csr_TxDqsDlyTg1_MSB  9
#define csr_TxDqsDlyTg1_LSB  0
#define csr_TxDqsDlyTg1_MASK 0x3ffu
#define csr_Prbs1GenTapDly7_RANGE  15:0
#define csr_Prbs1GenTapDly7_BITS   15:0
#define csr_Prbs1GenTapDly7_MSB  15
#define csr_Prbs1GenTapDly7_LSB  0
#define csr_Prbs1GenTapDly7_MASK 0xffffu
#define csr_Prbs0ChkTapDly7_RANGE  15:0
#define csr_Prbs0ChkTapDly7_BITS   15:0
#define csr_Prbs0ChkTapDly7_MSB  15
#define csr_Prbs0ChkTapDly7_LSB  0
#define csr_Prbs0ChkTapDly7_MASK 0xffffu
#define csr_Seq0BGPR41_RANGE  15:0
#define csr_Seq0BGPR41_BITS   15:0
#define csr_Seq0BGPR41_MSB  15
#define csr_Seq0BGPR41_LSB  0
#define csr_Seq0BGPR41_MASK 0xffffu
#define csr_Seq0BFixedAddrBits_RANGE  8:0
#define csr_Seq0BFixedAddrBits_BITS   8:0
#define csr_Seq0BFixedAddrBits_MSB  8
#define csr_Seq0BFixedAddrBits_LSB  0
#define csr_Seq0BFixedAddrBits_MASK 0x1ffu
#define csr_Seq0BChipletBits_RANGE  3:0
#define csr_Seq0BChipletBits_BITS   3:0
#define csr_Seq0BChipletBits_MSB  3
#define csr_Seq0BChipletBits_LSB  0
#define csr_Seq0BChipletBits_MASK 0xfu
#define csr_Seq0BPstateBits_RANGE  6:4
#define csr_Seq0BPstateBits_BITS   2:0
#define csr_Seq0BPstateBits_MSB  6
#define csr_Seq0BPstateBits_LSB  4
#define csr_Seq0BPstateBits_MASK 0x70u
#define csr_Seq0BUsePstateCsr_RANGE  7:7
#define csr_Seq0BUsePstateCsr_BITS   0:0
#define csr_Seq0BUsePstateCsr_MSB  7
#define csr_Seq0BUsePstateCsr_LSB  7
#define csr_Seq0BUsePstateCsr_MASK 0x80u
#define csr_Seq0BUseDestPstate_RANGE  8:8
#define csr_Seq0BUseDestPstate_BITS   0:0
#define csr_Seq0BUseDestPstate_MSB  8
#define csr_Seq0BUseDestPstate_LSB  8
#define csr_Seq0BUseDestPstate_MASK 0x100u
#define csr_StartVector0b13_RANGE  11:0
#define csr_StartVector0b13_BITS   11:0
#define csr_StartVector0b13_MSB  11
#define csr_StartVector0b13_LSB  0
#define csr_StartVector0b13_MASK 0xfffu
#define csr_Seq0BStartVec13_RANGE  11:0
#define csr_Seq0BStartVec13_BITS   11:0
#define csr_Seq0BStartVec13_MSB  11
#define csr_Seq0BStartVec13_LSB  0
#define csr_Seq0BStartVec13_MASK 0xfffu
#define csr_AcsmMapTable41_RANGE  11:0
#define csr_AcsmMapTable41_BITS   11:0
#define csr_AcsmMapTable41_MSB  11
#define csr_AcsmMapTable41_LSB  0
#define csr_AcsmMapTable41_MASK 0xfffu
#define csr_AcsmMapTableVal82_RANGE  5:0
#define csr_AcsmMapTableVal82_BITS   5:0
#define csr_AcsmMapTableVal82_MSB  5
#define csr_AcsmMapTableVal82_LSB  0
#define csr_AcsmMapTableVal82_MASK 0x3fu
#define csr_AcsmMapTableVal83_RANGE  11:6
#define csr_AcsmMapTableVal83_BITS   5:0
#define csr_AcsmMapTableVal83_MSB  11
#define csr_AcsmMapTableVal83_LSB  6
#define csr_AcsmMapTableVal83_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal5_RANGE  9:0
#define csr_AcsmStartAddrXlatVal5_BITS   9:0
#define csr_AcsmStartAddrXlatVal5_MSB  9
#define csr_AcsmStartAddrXlatVal5_LSB  0
#define csr_AcsmStartAddrXlatVal5_MASK 0x3ffu
#define csr_ZQCalCodePUMin_RANGE  9:0
#define csr_ZQCalCodePUMin_BITS   9:0
#define csr_ZQCalCodePUMin_MSB  9
#define csr_ZQCalCodePUMin_LSB  0
#define csr_ZQCalCodePUMin_MASK 0x3ffu
#define csr_ACSMCkeStatus_RANGE  0:0
#define csr_ACSMCkeStatus_BITS   0:0
#define csr_ACSMCkeStatus_MSB  0
#define csr_ACSMCkeStatus_LSB  0
#define csr_ACSMCkeStatus_MASK 0x1u
#define csr_RxFifoRdInfoLn1_RANGE  6:0
#define csr_RxFifoRdInfoLn1_BITS   6:0
#define csr_RxFifoRdInfoLn1_MSB  6
#define csr_RxFifoRdInfoLn1_LSB  0
#define csr_RxFifoRdInfoLn1_MASK 0x7fu
#define csr_RxFifoRdLocLn1_RANGE  6:0
#define csr_RxFifoRdLocLn1_BITS   6:0
#define csr_RxFifoRdLocLn1_MSB  6
#define csr_RxFifoRdLocLn1_LSB  0
#define csr_RxFifoRdLocLn1_MASK 0x7fu
#define csr_RxDFEBiasSelLn3_RANGE  1:0
#define csr_RxDFEBiasSelLn3_BITS   1:0
#define csr_RxDFEBiasSelLn3_MSB  1
#define csr_RxDFEBiasSelLn3_LSB  0
#define csr_RxDFEBiasSelLn3_MASK 0x3u
#define csr_TxWckDlyTg0_RANGE  11:0
#define csr_TxWckDlyTg0_BITS   11:0
#define csr_TxWckDlyTg0_MSB  11
#define csr_TxWckDlyTg0_LSB  0
#define csr_TxWckDlyTg0_MASK 0xfffu
#define csr_Prbs0ChkStateLo_RANGE  15:0
#define csr_Prbs0ChkStateLo_BITS   15:0
#define csr_Prbs0ChkStateLo_MSB  15
#define csr_Prbs0ChkStateLo_LSB  0
#define csr_Prbs0ChkStateLo_MASK 0xffffu
#define csr_Seq0BGPR42_RANGE  15:0
#define csr_Seq0BGPR42_BITS   15:0
#define csr_Seq0BGPR42_MSB  15
#define csr_Seq0BGPR42_LSB  0
#define csr_Seq0BGPR42_MASK 0xffffu
#define csr_PieDynFlagMask0_RANGE  15:0
#define csr_PieDynFlagMask0_BITS   15:0
#define csr_PieDynFlagMask0_MSB  15
#define csr_PieDynFlagMask0_LSB  0
#define csr_PieDynFlagMask0_MASK 0xffffu
#define csr_StartVector0b14_RANGE  11:0
#define csr_StartVector0b14_BITS   11:0
#define csr_StartVector0b14_MSB  11
#define csr_StartVector0b14_LSB  0
#define csr_StartVector0b14_MASK 0xfffu
#define csr_Seq0BStartVec14_RANGE  11:0
#define csr_Seq0BStartVec14_BITS   11:0
#define csr_Seq0BStartVec14_MSB  11
#define csr_Seq0BStartVec14_LSB  0
#define csr_Seq0BStartVec14_MASK 0xfffu
#define csr_AcsmMapTable42_RANGE  11:0
#define csr_AcsmMapTable42_BITS   11:0
#define csr_AcsmMapTable42_MSB  11
#define csr_AcsmMapTable42_LSB  0
#define csr_AcsmMapTable42_MASK 0xfffu
#define csr_AcsmMapTableVal84_RANGE  5:0
#define csr_AcsmMapTableVal84_BITS   5:0
#define csr_AcsmMapTableVal84_MSB  5
#define csr_AcsmMapTableVal84_LSB  0
#define csr_AcsmMapTableVal84_MASK 0x3fu
#define csr_AcsmMapTableVal85_RANGE  11:6
#define csr_AcsmMapTableVal85_BITS   5:0
#define csr_AcsmMapTableVal85_MSB  11
#define csr_AcsmMapTableVal85_LSB  6
#define csr_AcsmMapTableVal85_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal6_RANGE  9:0
#define csr_AcsmStartAddrXlatVal6_BITS   9:0
#define csr_AcsmStartAddrXlatVal6_MSB  9
#define csr_AcsmStartAddrXlatVal6_LSB  0
#define csr_AcsmStartAddrXlatVal6_MASK 0x3ffu
#define csr_ZQCalCodePDMax_RANGE  9:0
#define csr_ZQCalCodePDMax_BITS   9:0
#define csr_ZQCalCodePDMax_MSB  9
#define csr_ZQCalCodePDMax_LSB  0
#define csr_ZQCalCodePDMax_MASK 0x3ffu
#define csr_ACSMWckEnControl_RANGE  1:0
#define csr_ACSMWckEnControl_BITS   1:0
#define csr_ACSMWckEnControl_MSB  1
#define csr_ACSMWckEnControl_LSB  0
#define csr_ACSMWckEnControl_MASK 0x3u
#define csr_RxFifoRdInfoLn2_RANGE  6:0
#define csr_RxFifoRdInfoLn2_BITS   6:0
#define csr_RxFifoRdInfoLn2_MSB  6
#define csr_RxFifoRdInfoLn2_LSB  0
#define csr_RxFifoRdInfoLn2_MASK 0x7fu
#define csr_RxFifoRdLocLn2_RANGE  6:0
#define csr_RxFifoRdLocLn2_BITS   6:0
#define csr_RxFifoRdLocLn2_MSB  6
#define csr_RxFifoRdLocLn2_LSB  0
#define csr_RxFifoRdLocLn2_MASK 0x7fu
#define csr_RxDFEBiasSelLn4_RANGE  1:0
#define csr_RxDFEBiasSelLn4_BITS   1:0
#define csr_RxDFEBiasSelLn4_MSB  1
#define csr_RxDFEBiasSelLn4_LSB  0
#define csr_RxDFEBiasSelLn4_MASK 0x3u
#define csr_TxWckDlyTg1_RANGE  11:0
#define csr_TxWckDlyTg1_BITS   11:0
#define csr_TxWckDlyTg1_MSB  11
#define csr_TxWckDlyTg1_LSB  0
#define csr_TxWckDlyTg1_MASK 0xfffu
#define csr_Prbs1GenStateLo_RANGE  15:0
#define csr_Prbs1GenStateLo_BITS   15:0
#define csr_Prbs1GenStateLo_MSB  15
#define csr_Prbs1GenStateLo_LSB  0
#define csr_Prbs1GenStateLo_MASK 0xffffu
#define csr_Prbs0ChkStateHi_RANGE  15:0
#define csr_Prbs0ChkStateHi_BITS   15:0
#define csr_Prbs0ChkStateHi_MSB  15
#define csr_Prbs0ChkStateHi_LSB  0
#define csr_Prbs0ChkStateHi_MASK 0xffffu
#define csr_Seq0BGPR43_RANGE  15:0
#define csr_Seq0BGPR43_BITS   15:0
#define csr_Seq0BGPR43_MSB  15
#define csr_Seq0BGPR43_LSB  0
#define csr_Seq0BGPR43_MASK 0xffffu
#define csr_PieDynFlagMask1_RANGE  15:0
#define csr_PieDynFlagMask1_BITS   15:0
#define csr_PieDynFlagMask1_MSB  15
#define csr_PieDynFlagMask1_LSB  0
#define csr_PieDynFlagMask1_MASK 0xffffu
#define csr_StartVector0b15_RANGE  11:0
#define csr_StartVector0b15_BITS   11:0
#define csr_StartVector0b15_MSB  11
#define csr_StartVector0b15_LSB  0
#define csr_StartVector0b15_MASK 0xfffu
#define csr_Seq0BStartVec15_RANGE  11:0
#define csr_Seq0BStartVec15_BITS   11:0
#define csr_Seq0BStartVec15_MSB  11
#define csr_Seq0BStartVec15_LSB  0
#define csr_Seq0BStartVec15_MASK 0xfffu
#define csr_AcsmMapTable43_RANGE  11:0
#define csr_AcsmMapTable43_BITS   11:0
#define csr_AcsmMapTable43_MSB  11
#define csr_AcsmMapTable43_LSB  0
#define csr_AcsmMapTable43_MASK 0xfffu
#define csr_AcsmMapTableVal86_RANGE  5:0
#define csr_AcsmMapTableVal86_BITS   5:0
#define csr_AcsmMapTableVal86_MSB  5
#define csr_AcsmMapTableVal86_LSB  0
#define csr_AcsmMapTableVal86_MASK 0x3fu
#define csr_AcsmMapTableVal87_RANGE  11:6
#define csr_AcsmMapTableVal87_BITS   5:0
#define csr_AcsmMapTableVal87_MSB  11
#define csr_AcsmMapTableVal87_LSB  6
#define csr_AcsmMapTableVal87_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal7_RANGE  9:0
#define csr_AcsmStartAddrXlatVal7_BITS   9:0
#define csr_AcsmStartAddrXlatVal7_MSB  9
#define csr_AcsmStartAddrXlatVal7_LSB  0
#define csr_AcsmStartAddrXlatVal7_MASK 0x3ffu
#define csr_ZQCalCodePDMin_RANGE  9:0
#define csr_ZQCalCodePDMin_BITS   9:0
#define csr_ZQCalCodePDMin_MSB  9
#define csr_ZQCalCodePDMin_LSB  0
#define csr_ZQCalCodePDMin_MASK 0x3ffu
#define csr_ACSMWckEnStatus_RANGE  0:0
#define csr_ACSMWckEnStatus_BITS   0:0
#define csr_ACSMWckEnStatus_MSB  0
#define csr_ACSMWckEnStatus_LSB  0
#define csr_ACSMWckEnStatus_MASK 0x1u
#define csr_RxFifoRdInfoLn3_RANGE  6:0
#define csr_RxFifoRdInfoLn3_BITS   6:0
#define csr_RxFifoRdInfoLn3_MSB  6
#define csr_RxFifoRdInfoLn3_LSB  0
#define csr_RxFifoRdInfoLn3_MASK 0x7fu
#define csr_RxFifoRdLocLn3_RANGE  6:0
#define csr_RxFifoRdLocLn3_BITS   6:0
#define csr_RxFifoRdLocLn3_MSB  6
#define csr_RxFifoRdLocLn3_LSB  0
#define csr_RxFifoRdLocLn3_MASK 0x7fu
#define csr_Prbs1GenStateHi_RANGE  15:0
#define csr_Prbs1GenStateHi_BITS   15:0
#define csr_Prbs1GenStateHi_MSB  15
#define csr_Prbs1GenStateHi_LSB  0
#define csr_Prbs1GenStateHi_MASK 0xffffu
#define csr_Seq0BGPR44_RANGE  15:0
#define csr_Seq0BGPR44_BITS   15:0
#define csr_Seq0BGPR44_MSB  15
#define csr_Seq0BGPR44_LSB  0
#define csr_Seq0BGPR44_MASK 0xffffu
#define csr_PieDynFlagMask2_RANGE  15:0
#define csr_PieDynFlagMask2_BITS   15:0
#define csr_PieDynFlagMask2_MSB  15
#define csr_PieDynFlagMask2_LSB  0
#define csr_PieDynFlagMask2_MASK 0xffffu
#define csr_AcsmMapTable44_RANGE  11:0
#define csr_AcsmMapTable44_BITS   11:0
#define csr_AcsmMapTable44_MSB  11
#define csr_AcsmMapTable44_LSB  0
#define csr_AcsmMapTable44_MASK 0xfffu
#define csr_AcsmMapTableVal88_RANGE  5:0
#define csr_AcsmMapTableVal88_BITS   5:0
#define csr_AcsmMapTableVal88_MSB  5
#define csr_AcsmMapTableVal88_LSB  0
#define csr_AcsmMapTableVal88_MASK 0x3fu
#define csr_AcsmMapTableVal89_RANGE  11:6
#define csr_AcsmMapTableVal89_BITS   5:0
#define csr_AcsmMapTableVal89_MSB  11
#define csr_AcsmMapTableVal89_LSB  6
#define csr_AcsmMapTableVal89_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal8_RANGE  9:0
#define csr_AcsmStartAddrXlatVal8_BITS   9:0
#define csr_AcsmStartAddrXlatVal8_MSB  9
#define csr_AcsmStartAddrXlatVal8_LSB  0
#define csr_AcsmStartAddrXlatVal8_MASK 0x3ffu
#define csr_ACSMRxEnPulse_RANGE  13:0
#define csr_ACSMRxEnPulse_BITS   13:0
#define csr_ACSMRxEnPulse_MSB  13
#define csr_ACSMRxEnPulse_LSB  0
#define csr_ACSMRxEnPulse_MASK 0x3fffu
#define csr_ACSMRxEnDelay_RANGE  6:0
#define csr_ACSMRxEnDelay_BITS   6:0
#define csr_ACSMRxEnDelay_MSB  6
#define csr_ACSMRxEnDelay_LSB  0
#define csr_ACSMRxEnDelay_MASK 0x7fu
#define csr_ACSMRxEnDelayReserved_RANGE  7:7
#define csr_ACSMRxEnDelayReserved_BITS   0:0
#define csr_ACSMRxEnDelayReserved_MSB  7
#define csr_ACSMRxEnDelayReserved_LSB  7
#define csr_ACSMRxEnDelayReserved_MASK 0x80u
#define csr_ACSMRxEnWidth_RANGE  13:8
#define csr_ACSMRxEnWidth_BITS   5:0
#define csr_ACSMRxEnWidth_MSB  13
#define csr_ACSMRxEnWidth_LSB  8
#define csr_ACSMRxEnWidth_MASK 0x3f00u
#define csr_RxFifoRdInfoLn4_RANGE  6:0
#define csr_RxFifoRdInfoLn4_BITS   6:0
#define csr_RxFifoRdInfoLn4_MSB  6
#define csr_RxFifoRdInfoLn4_LSB  0
#define csr_RxFifoRdInfoLn4_MASK 0x7fu
#define csr_RxFifoRdLocLn4_RANGE  6:0
#define csr_RxFifoRdLocLn4_BITS   6:0
#define csr_RxFifoRdLocLn4_MSB  6
#define csr_RxFifoRdLocLn4_LSB  0
#define csr_RxFifoRdLocLn4_MASK 0x7fu
#define csr_TxImpedanceDq_RANGE  7:0
#define csr_TxImpedanceDq_BITS   7:0
#define csr_TxImpedanceDq_MSB  7
#define csr_TxImpedanceDq_LSB  0
#define csr_TxImpedanceDq_MASK 0xffu
#define csr_TxStrenCodeDqPU_RANGE  3:0
#define csr_TxStrenCodeDqPU_BITS   3:0
#define csr_TxStrenCodeDqPU_MSB  3
#define csr_TxStrenCodeDqPU_LSB  0
#define csr_TxStrenCodeDqPU_MASK 0xfu
#define csr_TxStrenCodeDqPD_RANGE  7:4
#define csr_TxStrenCodeDqPD_BITS   3:0
#define csr_TxStrenCodeDqPD_MSB  7
#define csr_TxStrenCodeDqPD_LSB  4
#define csr_TxStrenCodeDqPD_MASK 0xf0u
#define csr_Seq0BGPR45_RANGE  15:0
#define csr_Seq0BGPR45_BITS   15:0
#define csr_Seq0BGPR45_MSB  15
#define csr_Seq0BGPR45_LSB  0
#define csr_Seq0BGPR45_MASK 0xffffu
#define csr_PieDynFlagMask3_RANGE  15:0
#define csr_PieDynFlagMask3_BITS   15:0
#define csr_PieDynFlagMask3_MSB  15
#define csr_PieDynFlagMask3_LSB  0
#define csr_PieDynFlagMask3_MASK 0xffffu
#define csr_PhyInLP3_RANGE  0:0
#define csr_PhyInLP3_BITS   0:0
#define csr_PhyInLP3_MSB  0
#define csr_PhyInLP3_LSB  0
#define csr_PhyInLP3_MASK 0x1u
#define csr_AcsmMapTable45_RANGE  11:0
#define csr_AcsmMapTable45_BITS   11:0
#define csr_AcsmMapTable45_MSB  11
#define csr_AcsmMapTable45_LSB  0
#define csr_AcsmMapTable45_MASK 0xfffu
#define csr_AcsmMapTableVal90_RANGE  5:0
#define csr_AcsmMapTableVal90_BITS   5:0
#define csr_AcsmMapTableVal90_MSB  5
#define csr_AcsmMapTableVal90_LSB  0
#define csr_AcsmMapTableVal90_MASK 0x3fu
#define csr_AcsmMapTableVal91_RANGE  11:6
#define csr_AcsmMapTableVal91_BITS   5:0
#define csr_AcsmMapTableVal91_MSB  11
#define csr_AcsmMapTableVal91_LSB  6
#define csr_AcsmMapTableVal91_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal9_RANGE  9:0
#define csr_AcsmStartAddrXlatVal9_BITS   9:0
#define csr_AcsmStartAddrXlatVal9_MSB  9
#define csr_AcsmStartAddrXlatVal9_LSB  0
#define csr_AcsmStartAddrXlatVal9_MASK 0x3ffu
#define csr_ZQCalCodePUch1_RANGE  8:0
#define csr_ZQCalCodePUch1_BITS   8:0
#define csr_ZQCalCodePUch1_MSB  8
#define csr_ZQCalCodePUch1_LSB  0
#define csr_ZQCalCodePUch1_MASK 0x1ffu
#define csr_ACSMRxValPulse_RANGE  13:0
#define csr_ACSMRxValPulse_BITS   13:0
#define csr_ACSMRxValPulse_MSB  13
#define csr_ACSMRxValPulse_LSB  0
#define csr_ACSMRxValPulse_MASK 0x3fffu
#define csr_ACSMRxValDelay_RANGE  6:0
#define csr_ACSMRxValDelay_BITS   6:0
#define csr_ACSMRxValDelay_MSB  6
#define csr_ACSMRxValDelay_LSB  0
#define csr_ACSMRxValDelay_MASK 0x7fu
#define csr_ACSMRxValDelayReserved_RANGE  7:7
#define csr_ACSMRxValDelayReserved_BITS   0:0
#define csr_ACSMRxValDelayReserved_MSB  7
#define csr_ACSMRxValDelayReserved_LSB  7
#define csr_ACSMRxValDelayReserved_MASK 0x80u
#define csr_ACSMRxValWidth_RANGE  13:8
#define csr_ACSMRxValWidth_BITS   5:0
#define csr_ACSMRxValWidth_MSB  13
#define csr_ACSMRxValWidth_LSB  8
#define csr_ACSMRxValWidth_MASK 0x3f00u
#define csr_TxImpedanceDqs_RANGE  15:0
#define csr_TxImpedanceDqs_BITS   15:0
#define csr_TxImpedanceDqs_MSB  15
#define csr_TxImpedanceDqs_LSB  0
#define csr_TxImpedanceDqs_MASK 0xffffu
#define csr_TxStrenCodeDqsPUT_RANGE  3:0
#define csr_TxStrenCodeDqsPUT_BITS   3:0
#define csr_TxStrenCodeDqsPUT_MSB  3
#define csr_TxStrenCodeDqsPUT_LSB  0
#define csr_TxStrenCodeDqsPUT_MASK 0xfu
#define csr_TxStrenCodeDqsPUC_RANGE  7:4
#define csr_TxStrenCodeDqsPUC_BITS   3:0
#define csr_TxStrenCodeDqsPUC_MSB  7
#define csr_TxStrenCodeDqsPUC_LSB  4
#define csr_TxStrenCodeDqsPUC_MASK 0xf0u
#define csr_TxStrenCodeDqsPDT_RANGE  11:8
#define csr_TxStrenCodeDqsPDT_BITS   3:0
#define csr_TxStrenCodeDqsPDT_MSB  11
#define csr_TxStrenCodeDqsPDT_LSB  8
#define csr_TxStrenCodeDqsPDT_MASK 0xf00u
#define csr_TxStrenCodeDqsPDC_RANGE  15:12
#define csr_TxStrenCodeDqsPDC_BITS   3:0
#define csr_TxStrenCodeDqsPDC_MSB  15
#define csr_TxStrenCodeDqsPDC_LSB  12
#define csr_TxStrenCodeDqsPDC_MASK 0xf000u
#define csr_WrLevBits_RANGE  7:0
#define csr_WrLevBits_BITS   7:0
#define csr_WrLevBits_MSB  7
#define csr_WrLevBits_LSB  0
#define csr_WrLevBits_MASK 0xffu
#define csr_WrLevForDQSL_RANGE  3:0
#define csr_WrLevForDQSL_BITS   3:0
#define csr_WrLevForDQSL_MSB  3
#define csr_WrLevForDQSL_LSB  0
#define csr_WrLevForDQSL_MASK 0xfu
#define csr_WrLevForDQSU_RANGE  7:4
#define csr_WrLevForDQSU_BITS   3:0
#define csr_WrLevForDQSU_MSB  7
#define csr_WrLevForDQSU_LSB  4
#define csr_WrLevForDQSU_MASK 0xf0u
#define csr_Seq0BGPR46_RANGE  15:0
#define csr_Seq0BGPR46_BITS   15:0
#define csr_Seq0BGPR46_MSB  15
#define csr_Seq0BGPR46_LSB  0
#define csr_Seq0BGPR46_MASK 0xffffu
#define csr_PieDynFlagSel_RANGE  1:0
#define csr_PieDynFlagSel_BITS   1:0
#define csr_PieDynFlagSel_MSB  1
#define csr_PieDynFlagSel_LSB  0
#define csr_PieDynFlagSel_MASK 0x3u
#define csr_AcsmMapTable46_RANGE  11:0
#define csr_AcsmMapTable46_BITS   11:0
#define csr_AcsmMapTable46_MSB  11
#define csr_AcsmMapTable46_LSB  0
#define csr_AcsmMapTable46_MASK 0xfffu
#define csr_AcsmMapTableVal92_RANGE  5:0
#define csr_AcsmMapTableVal92_BITS   5:0
#define csr_AcsmMapTableVal92_MSB  5
#define csr_AcsmMapTableVal92_LSB  0
#define csr_AcsmMapTableVal92_MASK 0x3fu
#define csr_AcsmMapTableVal93_RANGE  11:6
#define csr_AcsmMapTableVal93_BITS   5:0
#define csr_AcsmMapTableVal93_MSB  11
#define csr_AcsmMapTableVal93_LSB  6
#define csr_AcsmMapTableVal93_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal10_RANGE  9:0
#define csr_AcsmStartAddrXlatVal10_BITS   9:0
#define csr_AcsmStartAddrXlatVal10_MSB  9
#define csr_AcsmStartAddrXlatVal10_LSB  0
#define csr_AcsmStartAddrXlatVal10_MASK 0x3ffu
#define csr_ZQCalCodePDch1_RANGE  8:0
#define csr_ZQCalCodePDch1_BITS   8:0
#define csr_ZQCalCodePDch1_MSB  8
#define csr_ZQCalCodePDch1_LSB  0
#define csr_ZQCalCodePDch1_MASK 0x1ffu
#define csr_ACSMTxEnPulse_RANGE  13:0
#define csr_ACSMTxEnPulse_BITS   13:0
#define csr_ACSMTxEnPulse_MSB  13
#define csr_ACSMTxEnPulse_LSB  0
#define csr_ACSMTxEnPulse_MASK 0x3fffu
#define csr_ACSMTxEnDelay_RANGE  6:0
#define csr_ACSMTxEnDelay_BITS   6:0
#define csr_ACSMTxEnDelay_MSB  6
#define csr_ACSMTxEnDelay_LSB  0
#define csr_ACSMTxEnDelay_MASK 0x7fu
#define csr_ACSMTxEnDelayReserved_RANGE  7:7
#define csr_ACSMTxEnDelayReserved_BITS   0:0
#define csr_ACSMTxEnDelayReserved_MSB  7
#define csr_ACSMTxEnDelayReserved_LSB  7
#define csr_ACSMTxEnDelayReserved_MASK 0x80u
#define csr_ACSMTxEnWidth_RANGE  13:8
#define csr_ACSMTxEnWidth_BITS   5:0
#define csr_ACSMTxEnWidth_MSB  13
#define csr_ACSMTxEnWidth_LSB  8
#define csr_ACSMTxEnWidth_MASK 0x3f00u
#define csr_OdtImpedanceDq_RANGE  7:0
#define csr_OdtImpedanceDq_BITS   7:0
#define csr_OdtImpedanceDq_MSB  7
#define csr_OdtImpedanceDq_LSB  0
#define csr_OdtImpedanceDq_MASK 0xffu
#define csr_OdtStrenCodeDqPU_RANGE  3:0
#define csr_OdtStrenCodeDqPU_BITS   3:0
#define csr_OdtStrenCodeDqPU_MSB  3
#define csr_OdtStrenCodeDqPU_LSB  0
#define csr_OdtStrenCodeDqPU_MASK 0xfu
#define csr_OdtStrenCodeDqPD_RANGE  7:4
#define csr_OdtStrenCodeDqPD_BITS   3:0
#define csr_OdtStrenCodeDqPD_MSB  7
#define csr_OdtStrenCodeDqPD_LSB  4
#define csr_OdtStrenCodeDqPD_MASK 0xf0u
#define csr_Seq0BGPR47_RANGE  15:0
#define csr_Seq0BGPR47_BITS   15:0
#define csr_Seq0BGPR47_MSB  15
#define csr_Seq0BGPR47_LSB  0
#define csr_Seq0BGPR47_MASK 0xffffu
#define csr_Seq0BPieGPRSel_RANGE  0:0
#define csr_Seq0BPieGPRSel_BITS   0:0
#define csr_Seq0BPieGPRSel_MSB  0
#define csr_Seq0BPieGPRSel_LSB  0
#define csr_Seq0BPieGPRSel_MASK 0x1u
#define csr_AcsmMapTable47_RANGE  11:0
#define csr_AcsmMapTable47_BITS   11:0
#define csr_AcsmMapTable47_MSB  11
#define csr_AcsmMapTable47_LSB  0
#define csr_AcsmMapTable47_MASK 0xfffu
#define csr_AcsmMapTableVal94_RANGE  5:0
#define csr_AcsmMapTableVal94_BITS   5:0
#define csr_AcsmMapTableVal94_MSB  5
#define csr_AcsmMapTableVal94_LSB  0
#define csr_AcsmMapTableVal94_MASK 0x3fu
#define csr_AcsmMapTableVal95_RANGE  11:6
#define csr_AcsmMapTableVal95_BITS   5:0
#define csr_AcsmMapTableVal95_MSB  11
#define csr_AcsmMapTableVal95_LSB  6
#define csr_AcsmMapTableVal95_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal11_RANGE  9:0
#define csr_AcsmStartAddrXlatVal11_BITS   9:0
#define csr_AcsmStartAddrXlatVal11_MSB  9
#define csr_AcsmStartAddrXlatVal11_LSB  0
#define csr_AcsmStartAddrXlatVal11_MASK 0x3ffu
#define csr_ZCalStopClk_RANGE  0:0
#define csr_ZCalStopClk_BITS   0:0
#define csr_ZCalStopClk_MSB  0
#define csr_ZCalStopClk_LSB  0
#define csr_ZCalStopClk_MASK 0x1u
#define csr_ACSMWrcsPulse_RANGE  13:0
#define csr_ACSMWrcsPulse_BITS   13:0
#define csr_ACSMWrcsPulse_MSB  13
#define csr_ACSMWrcsPulse_LSB  0
#define csr_ACSMWrcsPulse_MASK 0x3fffu
#define csr_ACSMWrcsDelay_RANGE  6:0
#define csr_ACSMWrcsDelay_BITS   6:0
#define csr_ACSMWrcsDelay_MSB  6
#define csr_ACSMWrcsDelay_LSB  0
#define csr_ACSMWrcsDelay_MASK 0x7fu
#define csr_ACSMWrcsDelayReserved_RANGE  7:7
#define csr_ACSMWrcsDelayReserved_BITS   0:0
#define csr_ACSMWrcsDelayReserved_MSB  7
#define csr_ACSMWrcsDelayReserved_LSB  7
#define csr_ACSMWrcsDelayReserved_MASK 0x80u
#define csr_ACSMWrcsWidth_RANGE  13:8
#define csr_ACSMWrcsWidth_BITS   5:0
#define csr_ACSMWrcsWidth_MSB  13
#define csr_ACSMWrcsWidth_LSB  8
#define csr_ACSMWrcsWidth_MASK 0x3f00u
#define csr_NeverGateDBDlyCalValClk_RANGE  0:0
#define csr_NeverGateDBDlyCalValClk_BITS   0:0
#define csr_NeverGateDBDlyCalValClk_MSB  0
#define csr_NeverGateDBDlyCalValClk_LSB  0
#define csr_NeverGateDBDlyCalValClk_MASK 0x1u
#define csr_OdtImpedanceDqs_RANGE  15:0
#define csr_OdtImpedanceDqs_BITS   15:0
#define csr_OdtImpedanceDqs_MSB  15
#define csr_OdtImpedanceDqs_LSB  0
#define csr_OdtImpedanceDqs_MASK 0xffffu
#define csr_OdtStrenCodeDqsPUT_RANGE  3:0
#define csr_OdtStrenCodeDqsPUT_BITS   3:0
#define csr_OdtStrenCodeDqsPUT_MSB  3
#define csr_OdtStrenCodeDqsPUT_LSB  0
#define csr_OdtStrenCodeDqsPUT_MASK 0xfu
#define csr_OdtStrenCodeDqsPUC_RANGE  7:4
#define csr_OdtStrenCodeDqsPUC_BITS   3:0
#define csr_OdtStrenCodeDqsPUC_MSB  7
#define csr_OdtStrenCodeDqsPUC_LSB  4
#define csr_OdtStrenCodeDqsPUC_MASK 0xf0u
#define csr_OdtStrenCodeDqsPDT_RANGE  11:8
#define csr_OdtStrenCodeDqsPDT_BITS   3:0
#define csr_OdtStrenCodeDqsPDT_MSB  11
#define csr_OdtStrenCodeDqsPDT_LSB  8
#define csr_OdtStrenCodeDqsPDT_MASK 0xf00u
#define csr_OdtStrenCodeDqsPDC_RANGE  15:12
#define csr_OdtStrenCodeDqsPDC_BITS   3:0
#define csr_OdtStrenCodeDqsPDC_MSB  15
#define csr_OdtStrenCodeDqsPDC_LSB  12
#define csr_OdtStrenCodeDqsPDC_MASK 0xf000u
#define csr_NeverGateACDlyCalValClk_RANGE  0:0
#define csr_NeverGateACDlyCalValClk_BITS   0:0
#define csr_NeverGateACDlyCalValClk_MSB  0
#define csr_NeverGateACDlyCalValClk_LSB  0
#define csr_NeverGateACDlyCalValClk_MASK 0x1u
#define csr_Prbs2GenModeSel_RANGE  1:0
#define csr_Prbs2GenModeSel_BITS   1:0
#define csr_Prbs2GenModeSel_MSB  1
#define csr_Prbs2GenModeSel_LSB  0
#define csr_Prbs2GenModeSel_MASK 0x3u
#define csr_Prbs1ChkModeSel_RANGE  1:0
#define csr_Prbs1ChkModeSel_BITS   1:0
#define csr_Prbs1ChkModeSel_MSB  1
#define csr_Prbs1ChkModeSel_LSB  0
#define csr_Prbs1ChkModeSel_MASK 0x3u
#define csr_DfiFreqXlatDestPState0_RANGE  11:0
#define csr_DfiFreqXlatDestPState0_BITS   11:0
#define csr_DfiFreqXlatDestPState0_MSB  11
#define csr_DfiFreqXlatDestPState0_LSB  0
#define csr_DfiFreqXlatDestPState0_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal0_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal0_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal0_MSB  2
#define csr_DfiFreqXlatDestPStateVal0_LSB  0
#define csr_DfiFreqXlatDestPStateVal0_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal1_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal1_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal1_MSB  5
#define csr_DfiFreqXlatDestPStateVal1_LSB  3
#define csr_DfiFreqXlatDestPStateVal1_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal2_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal2_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal2_MSB  8
#define csr_DfiFreqXlatDestPStateVal2_LSB  6
#define csr_DfiFreqXlatDestPStateVal2_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal3_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal3_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal3_MSB  11
#define csr_DfiFreqXlatDestPStateVal3_LSB  9
#define csr_DfiFreqXlatDestPStateVal3_MASK 0xe00u
#define csr_AcsmMapTable48_RANGE  11:0
#define csr_AcsmMapTable48_BITS   11:0
#define csr_AcsmMapTable48_MSB  11
#define csr_AcsmMapTable48_LSB  0
#define csr_AcsmMapTable48_MASK 0xfffu
#define csr_AcsmMapTableVal96_RANGE  5:0
#define csr_AcsmMapTableVal96_BITS   5:0
#define csr_AcsmMapTableVal96_MSB  5
#define csr_AcsmMapTableVal96_LSB  0
#define csr_AcsmMapTableVal96_MASK 0x3fu
#define csr_AcsmMapTableVal97_RANGE  11:6
#define csr_AcsmMapTableVal97_BITS   5:0
#define csr_AcsmMapTableVal97_MSB  11
#define csr_AcsmMapTableVal97_LSB  6
#define csr_AcsmMapTableVal97_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal12_RANGE  9:0
#define csr_AcsmStartAddrXlatVal12_BITS   9:0
#define csr_AcsmStartAddrXlatVal12_MSB  9
#define csr_AcsmStartAddrXlatVal12_LSB  0
#define csr_AcsmStartAddrXlatVal12_MASK 0x3ffu
#define csr_DctWriteOnly_RANGE  15:0
#define csr_DctWriteOnly_BITS   15:0
#define csr_DctWriteOnly_MSB  15
#define csr_DctWriteOnly_LSB  0
#define csr_DctWriteOnly_MASK 0xffffu
#define csr_DctWriteOnlyShadow_RANGE  15:0
#define csr_DctWriteOnlyShadow_BITS   15:0
#define csr_DctWriteOnlyShadow_MSB  15
#define csr_DctWriteOnlyShadow_LSB  0
#define csr_DctWriteOnlyShadow_MASK 0xffffu
#define csr_ACSMRdcsPulse_RANGE  13:0
#define csr_ACSMRdcsPulse_BITS   13:0
#define csr_ACSMRdcsPulse_MSB  13
#define csr_ACSMRdcsPulse_LSB  0
#define csr_ACSMRdcsPulse_MASK 0x3fffu
#define csr_ACSMRdcsDelay_RANGE  6:0
#define csr_ACSMRdcsDelay_BITS   6:0
#define csr_ACSMRdcsDelay_MSB  6
#define csr_ACSMRdcsDelay_LSB  0
#define csr_ACSMRdcsDelay_MASK 0x7fu
#define csr_ACSMRdcsDelayReserved_RANGE  7:7
#define csr_ACSMRdcsDelayReserved_BITS   0:0
#define csr_ACSMRdcsDelayReserved_MSB  7
#define csr_ACSMRdcsDelayReserved_LSB  7
#define csr_ACSMRdcsDelayReserved_MASK 0x80u
#define csr_ACSMRdcsWidth_RANGE  13:8
#define csr_ACSMRdcsWidth_BITS   5:0
#define csr_ACSMRdcsWidth_MSB  13
#define csr_ACSMRdcsWidth_LSB  8
#define csr_ACSMRdcsWidth_MASK 0x3f00u
#define csr_TxDcaCtrlTg0Ln3_RANGE  9:0
#define csr_TxDcaCtrlTg0Ln3_BITS   9:0
#define csr_TxDcaCtrlTg0Ln3_MSB  9
#define csr_TxDcaCtrlTg0Ln3_LSB  0
#define csr_TxDcaCtrlTg0Ln3_MASK 0x3ffu
#define csr_TxDcaCoarseTg0Ln3_RANGE  1:0
#define csr_TxDcaCoarseTg0Ln3_BITS   1:0
#define csr_TxDcaCoarseTg0Ln3_MSB  1
#define csr_TxDcaCoarseTg0Ln3_LSB  0
#define csr_TxDcaCoarseTg0Ln3_MASK 0x3u
#define csr_TxDcaFinePUTg0Ln3_RANGE  5:2
#define csr_TxDcaFinePUTg0Ln3_BITS   3:0
#define csr_TxDcaFinePUTg0Ln3_MSB  5
#define csr_TxDcaFinePUTg0Ln3_LSB  2
#define csr_TxDcaFinePUTg0Ln3_MASK 0x3cu
#define csr_TxDcaFinePDTg0Ln3_RANGE  9:6
#define csr_TxDcaFinePDTg0Ln3_BITS   3:0
#define csr_TxDcaFinePDTg0Ln3_MSB  9
#define csr_TxDcaFinePDTg0Ln3_LSB  6
#define csr_TxDcaFinePDTg0Ln3_MASK 0x3c0u
#define csr_RxClkCntl_RANGE  2:0
#define csr_RxClkCntl_BITS   2:0
#define csr_RxClkCntl_MSB  2
#define csr_RxClkCntl_LSB  0
#define csr_RxClkCntl_MASK 0x7u
#define csr_EnRxClkCorAnytime_RANGE  0:0
#define csr_EnRxClkCorAnytime_BITS   0:0
#define csr_EnRxClkCorAnytime_MSB  0
#define csr_EnRxClkCorAnytime_LSB  0
#define csr_EnRxClkCorAnytime_MASK 0x1u
#define csr_DisRxClkCor_RANGE  1:1
#define csr_DisRxClkCor_BITS   0:0
#define csr_DisRxClkCor_MSB  1
#define csr_DisRxClkCor_LSB  1
#define csr_DisRxClkCor_MASK 0x2u
#define csr_ShortCalRangeSel_RANGE  2:2
#define csr_ShortCalRangeSel_BITS   0:0
#define csr_ShortCalRangeSel_MSB  2
#define csr_ShortCalRangeSel_LSB  2
#define csr_ShortCalRangeSel_MASK 0x4u
#define csr_Prbs2GenUiMuxSel_RANGE  1:0
#define csr_Prbs2GenUiMuxSel_BITS   1:0
#define csr_Prbs2GenUiMuxSel_MSB  1
#define csr_Prbs2GenUiMuxSel_LSB  0
#define csr_Prbs2GenUiMuxSel_MASK 0x3u
#define csr_Prbs1ChkUiMuxSel_RANGE  1:0
#define csr_Prbs1ChkUiMuxSel_BITS   1:0
#define csr_Prbs1ChkUiMuxSel_MSB  1
#define csr_Prbs1ChkUiMuxSel_LSB  0
#define csr_Prbs1ChkUiMuxSel_MASK 0x3u
#define csr_DfiFreqXlatDestPState1_RANGE  11:0
#define csr_DfiFreqXlatDestPState1_BITS   11:0
#define csr_DfiFreqXlatDestPState1_MSB  11
#define csr_DfiFreqXlatDestPState1_LSB  0
#define csr_DfiFreqXlatDestPState1_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal4_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal4_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal4_MSB  2
#define csr_DfiFreqXlatDestPStateVal4_LSB  0
#define csr_DfiFreqXlatDestPStateVal4_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal5_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal5_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal5_MSB  5
#define csr_DfiFreqXlatDestPStateVal5_LSB  3
#define csr_DfiFreqXlatDestPStateVal5_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal6_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal6_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal6_MSB  8
#define csr_DfiFreqXlatDestPStateVal6_LSB  6
#define csr_DfiFreqXlatDestPStateVal6_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal7_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal7_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal7_MSB  11
#define csr_DfiFreqXlatDestPStateVal7_LSB  9
#define csr_DfiFreqXlatDestPStateVal7_MASK 0xe00u
#define csr_AcsmMapTable49_RANGE  11:0
#define csr_AcsmMapTable49_BITS   11:0
#define csr_AcsmMapTable49_MSB  11
#define csr_AcsmMapTable49_LSB  0
#define csr_AcsmMapTable49_MASK 0xfffu
#define csr_AcsmMapTableVal98_RANGE  5:0
#define csr_AcsmMapTableVal98_BITS   5:0
#define csr_AcsmMapTableVal98_MSB  5
#define csr_AcsmMapTableVal98_LSB  0
#define csr_AcsmMapTableVal98_MASK 0x3fu
#define csr_AcsmMapTableVal99_RANGE  11:6
#define csr_AcsmMapTableVal99_BITS   5:0
#define csr_AcsmMapTableVal99_MSB  11
#define csr_AcsmMapTableVal99_LSB  6
#define csr_AcsmMapTableVal99_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal13_RANGE  9:0
#define csr_AcsmStartAddrXlatVal13_BITS   9:0
#define csr_AcsmStartAddrXlatVal13_MSB  9
#define csr_AcsmStartAddrXlatVal13_LSB  0
#define csr_AcsmStartAddrXlatVal13_MASK 0x3ffu
#define csr_DctWriteProt_RANGE  0:0
#define csr_DctWriteProt_BITS   0:0
#define csr_DctWriteProt_MSB  0
#define csr_DctWriteProt_LSB  0
#define csr_DctWriteProt_MASK 0x1u
#define csr_ACSMInfiniteOLRC_RANGE  0:0
#define csr_ACSMInfiniteOLRC_BITS   0:0
#define csr_ACSMInfiniteOLRC_MSB  0
#define csr_ACSMInfiniteOLRC_LSB  0
#define csr_ACSMInfiniteOLRC_MASK 0x1u
#define csr_TxDcaCtrlTg1Ln3_RANGE  9:0
#define csr_TxDcaCtrlTg1Ln3_BITS   9:0
#define csr_TxDcaCtrlTg1Ln3_MSB  9
#define csr_TxDcaCtrlTg1Ln3_LSB  0
#define csr_TxDcaCtrlTg1Ln3_MASK 0x3ffu
#define csr_TxDcaCoarseTg1Ln3_RANGE  1:0
#define csr_TxDcaCoarseTg1Ln3_BITS   1:0
#define csr_TxDcaCoarseTg1Ln3_MSB  1
#define csr_TxDcaCoarseTg1Ln3_LSB  0
#define csr_TxDcaCoarseTg1Ln3_MASK 0x3u
#define csr_TxDcaFinePUTg1Ln3_RANGE  5:2
#define csr_TxDcaFinePUTg1Ln3_BITS   3:0
#define csr_TxDcaFinePUTg1Ln3_MSB  5
#define csr_TxDcaFinePUTg1Ln3_LSB  2
#define csr_TxDcaFinePUTg1Ln3_MASK 0x3cu
#define csr_TxDcaFinePDTg1Ln3_RANGE  9:6
#define csr_TxDcaFinePDTg1Ln3_BITS   3:0
#define csr_TxDcaFinePDTg1Ln3_MSB  9
#define csr_TxDcaFinePDTg1Ln3_LSB  6
#define csr_TxDcaFinePDTg1Ln3_MASK 0x3c0u
#define csr_Prbs2GenTapDly0_RANGE  15:0
#define csr_Prbs2GenTapDly0_BITS   15:0
#define csr_Prbs2GenTapDly0_MSB  15
#define csr_Prbs2GenTapDly0_LSB  0
#define csr_Prbs2GenTapDly0_MASK 0xffffu
#define csr_Prbs1ChkTapDly0_RANGE  15:0
#define csr_Prbs1ChkTapDly0_BITS   15:0
#define csr_Prbs1ChkTapDly0_MSB  15
#define csr_Prbs1ChkTapDly0_LSB  0
#define csr_Prbs1ChkTapDly0_MASK 0xffffu
#define csr_DfiFreqXlatDestPState2_RANGE  11:0
#define csr_DfiFreqXlatDestPState2_BITS   11:0
#define csr_DfiFreqXlatDestPState2_MSB  11
#define csr_DfiFreqXlatDestPState2_LSB  0
#define csr_DfiFreqXlatDestPState2_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal8_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal8_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal8_MSB  2
#define csr_DfiFreqXlatDestPStateVal8_LSB  0
#define csr_DfiFreqXlatDestPStateVal8_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal9_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal9_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal9_MSB  5
#define csr_DfiFreqXlatDestPStateVal9_LSB  3
#define csr_DfiFreqXlatDestPStateVal9_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal10_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal10_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal10_MSB  8
#define csr_DfiFreqXlatDestPStateVal10_LSB  6
#define csr_DfiFreqXlatDestPStateVal10_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal11_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal11_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal11_MSB  11
#define csr_DfiFreqXlatDestPStateVal11_LSB  9
#define csr_DfiFreqXlatDestPStateVal11_MASK 0xe00u
#define csr_AcsmMapTable50_RANGE  11:0
#define csr_AcsmMapTable50_BITS   11:0
#define csr_AcsmMapTable50_MSB  11
#define csr_AcsmMapTable50_LSB  0
#define csr_AcsmMapTable50_MASK 0xfffu
#define csr_AcsmMapTableVal100_RANGE  5:0
#define csr_AcsmMapTableVal100_BITS   5:0
#define csr_AcsmMapTableVal100_MSB  5
#define csr_AcsmMapTableVal100_LSB  0
#define csr_AcsmMapTableVal100_MASK 0x3fu
#define csr_AcsmMapTableVal101_RANGE  11:6
#define csr_AcsmMapTableVal101_BITS   5:0
#define csr_AcsmMapTableVal101_MSB  11
#define csr_AcsmMapTableVal101_LSB  6
#define csr_AcsmMapTableVal101_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal14_RANGE  9:0
#define csr_AcsmStartAddrXlatVal14_BITS   9:0
#define csr_AcsmStartAddrXlatVal14_MSB  9
#define csr_AcsmStartAddrXlatVal14_LSB  0
#define csr_AcsmStartAddrXlatVal14_MASK 0x3ffu
#define csr_UctWriteOnly_RANGE  15:0
#define csr_UctWriteOnly_BITS   15:0
#define csr_UctWriteOnly_MSB  15
#define csr_UctWriteOnly_LSB  0
#define csr_UctWriteOnly_MASK 0xffffu
#define csr_UctWriteOnlyShadow_RANGE  15:0
#define csr_UctWriteOnlyShadow_BITS   15:0
#define csr_UctWriteOnlyShadow_MSB  15
#define csr_UctWriteOnlyShadow_LSB  0
#define csr_UctWriteOnlyShadow_MASK 0xffffu
#define csr_ACSMDefaultAddr_RANGE  13:0
#define csr_ACSMDefaultAddr_BITS   13:0
#define csr_ACSMDefaultAddr_MSB  13
#define csr_ACSMDefaultAddr_LSB  0
#define csr_ACSMDefaultAddr_MASK 0x3fffu
#define csr_Prbs2GenTapDly1_RANGE  15:0
#define csr_Prbs2GenTapDly1_BITS   15:0
#define csr_Prbs2GenTapDly1_MSB  15
#define csr_Prbs2GenTapDly1_LSB  0
#define csr_Prbs2GenTapDly1_MASK 0xffffu
#define csr_Prbs1ChkTapDly1_RANGE  15:0
#define csr_Prbs1ChkTapDly1_BITS   15:0
#define csr_Prbs1ChkTapDly1_MSB  15
#define csr_Prbs1ChkTapDly1_LSB  0
#define csr_Prbs1ChkTapDly1_MASK 0xffffu
#define csr_DfiFreqXlatDestPState3_RANGE  11:0
#define csr_DfiFreqXlatDestPState3_BITS   11:0
#define csr_DfiFreqXlatDestPState3_MSB  11
#define csr_DfiFreqXlatDestPState3_LSB  0
#define csr_DfiFreqXlatDestPState3_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal12_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal12_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal12_MSB  2
#define csr_DfiFreqXlatDestPStateVal12_LSB  0
#define csr_DfiFreqXlatDestPStateVal12_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal13_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal13_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal13_MSB  5
#define csr_DfiFreqXlatDestPStateVal13_LSB  3
#define csr_DfiFreqXlatDestPStateVal13_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal14_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal14_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal14_MSB  8
#define csr_DfiFreqXlatDestPStateVal14_LSB  6
#define csr_DfiFreqXlatDestPStateVal14_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal15_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal15_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal15_MSB  11
#define csr_DfiFreqXlatDestPStateVal15_LSB  9
#define csr_DfiFreqXlatDestPStateVal15_MASK 0xe00u
#define csr_AcsmMapTable51_RANGE  11:0
#define csr_AcsmMapTable51_BITS   11:0
#define csr_AcsmMapTable51_MSB  11
#define csr_AcsmMapTable51_LSB  0
#define csr_AcsmMapTable51_MASK 0xfffu
#define csr_AcsmMapTableVal102_RANGE  5:0
#define csr_AcsmMapTableVal102_BITS   5:0
#define csr_AcsmMapTableVal102_MSB  5
#define csr_AcsmMapTableVal102_LSB  0
#define csr_AcsmMapTableVal102_MASK 0x3fu
#define csr_AcsmMapTableVal103_RANGE  11:6
#define csr_AcsmMapTableVal103_BITS   5:0
#define csr_AcsmMapTableVal103_MSB  11
#define csr_AcsmMapTableVal103_LSB  6
#define csr_AcsmMapTableVal103_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal15_RANGE  9:0
#define csr_AcsmStartAddrXlatVal15_BITS   9:0
#define csr_AcsmStartAddrXlatVal15_MSB  9
#define csr_AcsmStartAddrXlatVal15_LSB  0
#define csr_AcsmStartAddrXlatVal15_MASK 0x3ffu
#define csr_UctWriteProt_RANGE  0:0
#define csr_UctWriteProt_BITS   0:0
#define csr_UctWriteProt_MSB  0
#define csr_UctWriteProt_LSB  0
#define csr_UctWriteProt_MASK 0x1u
#define csr_ACSMDefaultCs_RANGE  1:0
#define csr_ACSMDefaultCs_BITS   1:0
#define csr_ACSMDefaultCs_MSB  1
#define csr_ACSMDefaultCs_LSB  0
#define csr_ACSMDefaultCs_MASK 0x3u
#define csr_Prbs2GenTapDly2_RANGE  15:0
#define csr_Prbs2GenTapDly2_BITS   15:0
#define csr_Prbs2GenTapDly2_MSB  15
#define csr_Prbs2GenTapDly2_LSB  0
#define csr_Prbs2GenTapDly2_MASK 0xffffu
#define csr_Prbs1ChkTapDly2_RANGE  15:0
#define csr_Prbs1ChkTapDly2_BITS   15:0
#define csr_Prbs1ChkTapDly2_MSB  15
#define csr_Prbs1ChkTapDly2_LSB  0
#define csr_Prbs1ChkTapDly2_MASK 0xffffu
#define csr_DfiFreqXlatDestPState4_RANGE  11:0
#define csr_DfiFreqXlatDestPState4_BITS   11:0
#define csr_DfiFreqXlatDestPState4_MSB  11
#define csr_DfiFreqXlatDestPState4_LSB  0
#define csr_DfiFreqXlatDestPState4_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal16_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal16_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal16_MSB  2
#define csr_DfiFreqXlatDestPStateVal16_LSB  0
#define csr_DfiFreqXlatDestPStateVal16_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal17_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal17_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal17_MSB  5
#define csr_DfiFreqXlatDestPStateVal17_LSB  3
#define csr_DfiFreqXlatDestPStateVal17_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal18_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal18_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal18_MSB  8
#define csr_DfiFreqXlatDestPStateVal18_LSB  6
#define csr_DfiFreqXlatDestPStateVal18_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal19_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal19_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal19_MSB  11
#define csr_DfiFreqXlatDestPStateVal19_LSB  9
#define csr_DfiFreqXlatDestPStateVal19_MASK 0xe00u
#define csr_AcsmMapTable52_RANGE  11:0
#define csr_AcsmMapTable52_BITS   11:0
#define csr_AcsmMapTable52_MSB  11
#define csr_AcsmMapTable52_LSB  0
#define csr_AcsmMapTable52_MASK 0xfffu
#define csr_AcsmMapTableVal104_RANGE  5:0
#define csr_AcsmMapTableVal104_BITS   5:0
#define csr_AcsmMapTableVal104_MSB  5
#define csr_AcsmMapTableVal104_LSB  0
#define csr_AcsmMapTableVal104_MASK 0x3fu
#define csr_AcsmMapTableVal105_RANGE  11:6
#define csr_AcsmMapTableVal105_BITS   5:0
#define csr_AcsmMapTableVal105_MSB  11
#define csr_AcsmMapTableVal105_LSB  6
#define csr_AcsmMapTableVal105_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal16_RANGE  9:0
#define csr_AcsmStartAddrXlatVal16_BITS   9:0
#define csr_AcsmStartAddrXlatVal16_MSB  9
#define csr_AcsmStartAddrXlatVal16_LSB  0
#define csr_AcsmStartAddrXlatVal16_MASK 0x3ffu
#define csr_UctDatWriteOnly_RANGE  15:0
#define csr_UctDatWriteOnly_BITS   15:0
#define csr_UctDatWriteOnly_MSB  15
#define csr_UctDatWriteOnly_LSB  0
#define csr_UctDatWriteOnly_MASK 0xffffu
#define csr_UctDatWriteOnlyShadow_RANGE  15:0
#define csr_UctDatWriteOnlyShadow_BITS   15:0
#define csr_UctDatWriteOnlyShadow_MSB  15
#define csr_UctDatWriteOnlyShadow_LSB  0
#define csr_UctDatWriteOnlyShadow_MASK 0xffffu
#define csr_ACSMStaticCtrl_RANGE  0:0
#define csr_ACSMStaticCtrl_BITS   0:0
#define csr_ACSMStaticCtrl_MSB  0
#define csr_ACSMStaticCtrl_LSB  0
#define csr_ACSMStaticCtrl_MASK 0x1u
#define csr_ACSMPhaseControl_RANGE  0:0
#define csr_ACSMPhaseControl_BITS   0:0
#define csr_ACSMPhaseControl_MSB  0
#define csr_ACSMPhaseControl_LSB  0
#define csr_ACSMPhaseControl_MASK 0x1u
#define csr_Prbs2GenTapDly3_RANGE  15:0
#define csr_Prbs2GenTapDly3_BITS   15:0
#define csr_Prbs2GenTapDly3_MSB  15
#define csr_Prbs2GenTapDly3_LSB  0
#define csr_Prbs2GenTapDly3_MASK 0xffffu
#define csr_Prbs1ChkTapDly3_RANGE  15:0
#define csr_Prbs1ChkTapDly3_BITS   15:0
#define csr_Prbs1ChkTapDly3_MSB  15
#define csr_Prbs1ChkTapDly3_LSB  0
#define csr_Prbs1ChkTapDly3_MASK 0xffffu
#define csr_DfiFreqXlatDestPState5_RANGE  11:0
#define csr_DfiFreqXlatDestPState5_BITS   11:0
#define csr_DfiFreqXlatDestPState5_MSB  11
#define csr_DfiFreqXlatDestPState5_LSB  0
#define csr_DfiFreqXlatDestPState5_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal20_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal20_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal20_MSB  2
#define csr_DfiFreqXlatDestPStateVal20_LSB  0
#define csr_DfiFreqXlatDestPStateVal20_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal21_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal21_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal21_MSB  5
#define csr_DfiFreqXlatDestPStateVal21_LSB  3
#define csr_DfiFreqXlatDestPStateVal21_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal22_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal22_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal22_MSB  8
#define csr_DfiFreqXlatDestPStateVal22_LSB  6
#define csr_DfiFreqXlatDestPStateVal22_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal23_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal23_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal23_MSB  11
#define csr_DfiFreqXlatDestPStateVal23_LSB  9
#define csr_DfiFreqXlatDestPStateVal23_MASK 0xe00u
#define csr_AcsmMapTable53_RANGE  11:0
#define csr_AcsmMapTable53_BITS   11:0
#define csr_AcsmMapTable53_MSB  11
#define csr_AcsmMapTable53_LSB  0
#define csr_AcsmMapTable53_MASK 0xfffu
#define csr_AcsmMapTableVal106_RANGE  5:0
#define csr_AcsmMapTableVal106_BITS   5:0
#define csr_AcsmMapTableVal106_MSB  5
#define csr_AcsmMapTableVal106_LSB  0
#define csr_AcsmMapTableVal106_MASK 0x3fu
#define csr_AcsmMapTableVal107_RANGE  11:6
#define csr_AcsmMapTableVal107_BITS   5:0
#define csr_AcsmMapTableVal107_MSB  11
#define csr_AcsmMapTableVal107_LSB  6
#define csr_AcsmMapTableVal107_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal17_RANGE  9:0
#define csr_AcsmStartAddrXlatVal17_BITS   9:0
#define csr_AcsmStartAddrXlatVal17_MSB  9
#define csr_AcsmStartAddrXlatVal17_LSB  0
#define csr_AcsmStartAddrXlatVal17_MASK 0x3ffu
#define csr_NeverGateCsrClock_RANGE  0:0
#define csr_NeverGateCsrClock_BITS   0:0
#define csr_NeverGateCsrClock_MSB  0
#define csr_NeverGateCsrClock_LSB  0
#define csr_NeverGateCsrClock_MASK 0x1u
#define csr_UctDatWriteProt_RANGE  0:0
#define csr_UctDatWriteProt_BITS   0:0
#define csr_UctDatWriteProt_MSB  0
#define csr_UctDatWriteProt_LSB  0
#define csr_UctDatWriteProt_MASK 0x1u
#define csr_ACSMWckWriteStaticLoPulse_RANGE  13:0
#define csr_ACSMWckWriteStaticLoPulse_BITS   13:0
#define csr_ACSMWckWriteStaticLoPulse_MSB  13
#define csr_ACSMWckWriteStaticLoPulse_LSB  0
#define csr_ACSMWckWriteStaticLoPulse_MASK 0x3fffu
#define csr_ACSMWckWriteStaticLoDelay_RANGE  6:0
#define csr_ACSMWckWriteStaticLoDelay_BITS   6:0
#define csr_ACSMWckWriteStaticLoDelay_MSB  6
#define csr_ACSMWckWriteStaticLoDelay_LSB  0
#define csr_ACSMWckWriteStaticLoDelay_MASK 0x7fu
#define csr_ACSMWckWriteStaticLoDelayReserved_RANGE  7:7
#define csr_ACSMWckWriteStaticLoDelayReserved_BITS   0:0
#define csr_ACSMWckWriteStaticLoDelayReserved_MSB  7
#define csr_ACSMWckWriteStaticLoDelayReserved_LSB  7
#define csr_ACSMWckWriteStaticLoDelayReserved_MASK 0x80u
#define csr_ACSMWckWriteStaticLoWidth_RANGE  13:8
#define csr_ACSMWckWriteStaticLoWidth_BITS   5:0
#define csr_ACSMWckWriteStaticLoWidth_MSB  13
#define csr_ACSMWckWriteStaticLoWidth_LSB  8
#define csr_ACSMWckWriteStaticLoWidth_MASK 0x3f00u
#define csr_Prbs2GenTapDly4_RANGE  15:0
#define csr_Prbs2GenTapDly4_BITS   15:0
#define csr_Prbs2GenTapDly4_MSB  15
#define csr_Prbs2GenTapDly4_LSB  0
#define csr_Prbs2GenTapDly4_MASK 0xffffu
#define csr_Prbs1ChkTapDly4_RANGE  15:0
#define csr_Prbs1ChkTapDly4_BITS   15:0
#define csr_Prbs1ChkTapDly4_MSB  15
#define csr_Prbs1ChkTapDly4_LSB  0
#define csr_Prbs1ChkTapDly4_MASK 0xffffu
#define csr_DfiFreqXlatDestPState6_RANGE  11:0
#define csr_DfiFreqXlatDestPState6_BITS   11:0
#define csr_DfiFreqXlatDestPState6_MSB  11
#define csr_DfiFreqXlatDestPState6_LSB  0
#define csr_DfiFreqXlatDestPState6_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal24_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal24_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal24_MSB  2
#define csr_DfiFreqXlatDestPStateVal24_LSB  0
#define csr_DfiFreqXlatDestPStateVal24_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal25_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal25_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal25_MSB  5
#define csr_DfiFreqXlatDestPStateVal25_LSB  3
#define csr_DfiFreqXlatDestPStateVal25_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal26_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal26_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal26_MSB  8
#define csr_DfiFreqXlatDestPStateVal26_LSB  6
#define csr_DfiFreqXlatDestPStateVal26_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal27_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal27_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal27_MSB  11
#define csr_DfiFreqXlatDestPStateVal27_LSB  9
#define csr_DfiFreqXlatDestPStateVal27_MASK 0xe00u
#define csr_AcsmMapTable54_RANGE  11:0
#define csr_AcsmMapTable54_BITS   11:0
#define csr_AcsmMapTable54_MSB  11
#define csr_AcsmMapTable54_LSB  0
#define csr_AcsmMapTable54_MASK 0xfffu
#define csr_AcsmMapTableVal108_RANGE  5:0
#define csr_AcsmMapTableVal108_BITS   5:0
#define csr_AcsmMapTableVal108_MSB  5
#define csr_AcsmMapTableVal108_LSB  0
#define csr_AcsmMapTableVal108_MASK 0x3fu
#define csr_AcsmMapTableVal109_RANGE  11:6
#define csr_AcsmMapTableVal109_BITS   5:0
#define csr_AcsmMapTableVal109_MSB  11
#define csr_AcsmMapTableVal109_LSB  6
#define csr_AcsmMapTableVal109_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal18_RANGE  9:0
#define csr_AcsmStartAddrXlatVal18_BITS   9:0
#define csr_AcsmStartAddrXlatVal18_MSB  9
#define csr_AcsmStartAddrXlatVal18_LSB  0
#define csr_AcsmStartAddrXlatVal18_MASK 0x3ffu
#define csr_NeverGateAcCsrClock_RANGE  0:0
#define csr_NeverGateAcCsrClock_BITS   0:0
#define csr_NeverGateAcCsrClock_MSB  0
#define csr_NeverGateAcCsrClock_LSB  0
#define csr_NeverGateAcCsrClock_MASK 0x1u
#define csr_UctlErr_RANGE  0:0
#define csr_UctlErr_BITS   0:0
#define csr_UctlErr_MSB  0
#define csr_UctlErr_LSB  0
#define csr_UctlErr_MASK 0x1u
#define csr_ACSMWckWriteStaticHiPulse_RANGE  13:0
#define csr_ACSMWckWriteStaticHiPulse_BITS   13:0
#define csr_ACSMWckWriteStaticHiPulse_MSB  13
#define csr_ACSMWckWriteStaticHiPulse_LSB  0
#define csr_ACSMWckWriteStaticHiPulse_MASK 0x3fffu
#define csr_ACSMWckWriteStaticHiDelay_RANGE  6:0
#define csr_ACSMWckWriteStaticHiDelay_BITS   6:0
#define csr_ACSMWckWriteStaticHiDelay_MSB  6
#define csr_ACSMWckWriteStaticHiDelay_LSB  0
#define csr_ACSMWckWriteStaticHiDelay_MASK 0x7fu
#define csr_ACSMWckWriteStaticHiDelayReserved_RANGE  7:7
#define csr_ACSMWckWriteStaticHiDelayReserved_BITS   0:0
#define csr_ACSMWckWriteStaticHiDelayReserved_MSB  7
#define csr_ACSMWckWriteStaticHiDelayReserved_LSB  7
#define csr_ACSMWckWriteStaticHiDelayReserved_MASK 0x80u
#define csr_ACSMWckWriteStaticHiWidth_RANGE  13:8
#define csr_ACSMWckWriteStaticHiWidth_BITS   5:0
#define csr_ACSMWckWriteStaticHiWidth_MSB  13
#define csr_ACSMWckWriteStaticHiWidth_LSB  8
#define csr_ACSMWckWriteStaticHiWidth_MASK 0x3f00u
#define csr_Prbs2GenTapDly5_RANGE  15:0
#define csr_Prbs2GenTapDly5_BITS   15:0
#define csr_Prbs2GenTapDly5_MSB  15
#define csr_Prbs2GenTapDly5_LSB  0
#define csr_Prbs2GenTapDly5_MASK 0xffffu
#define csr_Prbs1ChkTapDly5_RANGE  15:0
#define csr_Prbs1ChkTapDly5_BITS   15:0
#define csr_Prbs1ChkTapDly5_MSB  15
#define csr_Prbs1ChkTapDly5_LSB  0
#define csr_Prbs1ChkTapDly5_MASK 0xffffu
#define csr_DfiFreqXlatDestPState7_RANGE  11:0
#define csr_DfiFreqXlatDestPState7_BITS   11:0
#define csr_DfiFreqXlatDestPState7_MSB  11
#define csr_DfiFreqXlatDestPState7_LSB  0
#define csr_DfiFreqXlatDestPState7_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal28_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal28_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal28_MSB  2
#define csr_DfiFreqXlatDestPStateVal28_LSB  0
#define csr_DfiFreqXlatDestPStateVal28_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal29_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal29_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal29_MSB  5
#define csr_DfiFreqXlatDestPStateVal29_LSB  3
#define csr_DfiFreqXlatDestPStateVal29_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal30_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal30_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal30_MSB  8
#define csr_DfiFreqXlatDestPStateVal30_LSB  6
#define csr_DfiFreqXlatDestPStateVal30_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal31_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal31_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal31_MSB  11
#define csr_DfiFreqXlatDestPStateVal31_LSB  9
#define csr_DfiFreqXlatDestPStateVal31_MASK 0xe00u
#define csr_AcsmMapTable55_RANGE  11:0
#define csr_AcsmMapTable55_BITS   11:0
#define csr_AcsmMapTable55_MSB  11
#define csr_AcsmMapTable55_LSB  0
#define csr_AcsmMapTable55_MASK 0xfffu
#define csr_AcsmMapTableVal110_RANGE  5:0
#define csr_AcsmMapTableVal110_BITS   5:0
#define csr_AcsmMapTableVal110_MSB  5
#define csr_AcsmMapTableVal110_LSB  0
#define csr_AcsmMapTableVal110_MASK 0x3fu
#define csr_AcsmMapTableVal111_RANGE  11:6
#define csr_AcsmMapTableVal111_BITS   5:0
#define csr_AcsmMapTableVal111_MSB  11
#define csr_AcsmMapTableVal111_LSB  6
#define csr_AcsmMapTableVal111_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal19_RANGE  9:0
#define csr_AcsmStartAddrXlatVal19_BITS   9:0
#define csr_AcsmStartAddrXlatVal19_MSB  9
#define csr_AcsmStartAddrXlatVal19_LSB  0
#define csr_AcsmStartAddrXlatVal19_MASK 0x3ffu
#define csr_DfiCfgRdDataValidTicks_RANGE  11:0
#define csr_DfiCfgRdDataValidTicks_BITS   11:0
#define csr_DfiCfgRdDataValidTicks_MSB  11
#define csr_DfiCfgRdDataValidTicks_LSB  0
#define csr_DfiCfgRdDataValidTicks_MASK 0xfffu
#define csr_DfiCfgRdDataValidTicksARC_RANGE  5:0
#define csr_DfiCfgRdDataValidTicksARC_BITS   5:0
#define csr_DfiCfgRdDataValidTicksARC_MSB  5
#define csr_DfiCfgRdDataValidTicksARC_LSB  0
#define csr_DfiCfgRdDataValidTicksARC_MASK 0x3fu
#define csr_DfiCfgRdDataValidTicksReg_RANGE  11:6
#define csr_DfiCfgRdDataValidTicksReg_BITS   5:0
#define csr_DfiCfgRdDataValidTicksReg_MSB  11
#define csr_DfiCfgRdDataValidTicksReg_LSB  6
#define csr_DfiCfgRdDataValidTicksReg_MASK 0xfc0u
#define csr_ACSMWckWriteTogglePulse_RANGE  13:0
#define csr_ACSMWckWriteTogglePulse_BITS   13:0
#define csr_ACSMWckWriteTogglePulse_MSB  13
#define csr_ACSMWckWriteTogglePulse_LSB  0
#define csr_ACSMWckWriteTogglePulse_MASK 0x3fffu
#define csr_ACSMWckWriteToggleDelay_RANGE  6:0
#define csr_ACSMWckWriteToggleDelay_BITS   6:0
#define csr_ACSMWckWriteToggleDelay_MSB  6
#define csr_ACSMWckWriteToggleDelay_LSB  0
#define csr_ACSMWckWriteToggleDelay_MASK 0x7fu
#define csr_ACSMWckWriteToggleDelayReserved_RANGE  7:7
#define csr_ACSMWckWriteToggleDelayReserved_BITS   0:0
#define csr_ACSMWckWriteToggleDelayReserved_MSB  7
#define csr_ACSMWckWriteToggleDelayReserved_LSB  7
#define csr_ACSMWckWriteToggleDelayReserved_MASK 0x80u
#define csr_ACSMWckWriteToggleWidth_RANGE  13:8
#define csr_ACSMWckWriteToggleWidth_BITS   5:0
#define csr_ACSMWckWriteToggleWidth_MSB  13
#define csr_ACSMWckWriteToggleWidth_LSB  8
#define csr_ACSMWckWriteToggleWidth_MASK 0x3f00u
#define csr_Prbs2GenTapDly6_RANGE  15:0
#define csr_Prbs2GenTapDly6_BITS   15:0
#define csr_Prbs2GenTapDly6_MSB  15
#define csr_Prbs2GenTapDly6_LSB  0
#define csr_Prbs2GenTapDly6_MASK 0xffffu
#define csr_Prbs1ChkTapDly6_RANGE  15:0
#define csr_Prbs1ChkTapDly6_BITS   15:0
#define csr_Prbs1ChkTapDly6_MSB  15
#define csr_Prbs1ChkTapDly6_LSB  0
#define csr_Prbs1ChkTapDly6_MASK 0xffffu
#define csr_DfiFreqXlatDestPState8_RANGE  11:0
#define csr_DfiFreqXlatDestPState8_BITS   11:0
#define csr_DfiFreqXlatDestPState8_MSB  11
#define csr_DfiFreqXlatDestPState8_LSB  0
#define csr_DfiFreqXlatDestPState8_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal32_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal32_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal32_MSB  2
#define csr_DfiFreqXlatDestPStateVal32_LSB  0
#define csr_DfiFreqXlatDestPStateVal32_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal33_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal33_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal33_MSB  5
#define csr_DfiFreqXlatDestPStateVal33_LSB  3
#define csr_DfiFreqXlatDestPStateVal33_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal34_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal34_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal34_MSB  8
#define csr_DfiFreqXlatDestPStateVal34_LSB  6
#define csr_DfiFreqXlatDestPStateVal34_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal35_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal35_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal35_MSB  11
#define csr_DfiFreqXlatDestPStateVal35_LSB  9
#define csr_DfiFreqXlatDestPStateVal35_MASK 0xe00u
#define csr_Seq0BResetFixedAddrBits_RANGE  0:0
#define csr_Seq0BResetFixedAddrBits_BITS   0:0
#define csr_Seq0BResetFixedAddrBits_MSB  0
#define csr_Seq0BResetFixedAddrBits_LSB  0
#define csr_Seq0BResetFixedAddrBits_MASK 0x1u
#define csr_AcsmMapTable56_RANGE  11:0
#define csr_AcsmMapTable56_BITS   11:0
#define csr_AcsmMapTable56_MSB  11
#define csr_AcsmMapTable56_LSB  0
#define csr_AcsmMapTable56_MASK 0xfffu
#define csr_AcsmMapTableVal112_RANGE  5:0
#define csr_AcsmMapTableVal112_BITS   5:0
#define csr_AcsmMapTableVal112_MSB  5
#define csr_AcsmMapTableVal112_LSB  0
#define csr_AcsmMapTableVal112_MASK 0x3fu
#define csr_AcsmMapTableVal113_RANGE  11:6
#define csr_AcsmMapTableVal113_BITS   5:0
#define csr_AcsmMapTableVal113_MSB  11
#define csr_AcsmMapTableVal113_LSB  6
#define csr_AcsmMapTableVal113_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal20_RANGE  9:0
#define csr_AcsmStartAddrXlatVal20_BITS   9:0
#define csr_AcsmStartAddrXlatVal20_MSB  9
#define csr_AcsmStartAddrXlatVal20_LSB  0
#define csr_AcsmStartAddrXlatVal20_MASK 0x3ffu
#define csr_ACSMWckWriteFastTogglePulse_RANGE  13:0
#define csr_ACSMWckWriteFastTogglePulse_BITS   13:0
#define csr_ACSMWckWriteFastTogglePulse_MSB  13
#define csr_ACSMWckWriteFastTogglePulse_LSB  0
#define csr_ACSMWckWriteFastTogglePulse_MASK 0x3fffu
#define csr_ACSMWckWriteFastToggleDelay_RANGE  6:0
#define csr_ACSMWckWriteFastToggleDelay_BITS   6:0
#define csr_ACSMWckWriteFastToggleDelay_MSB  6
#define csr_ACSMWckWriteFastToggleDelay_LSB  0
#define csr_ACSMWckWriteFastToggleDelay_MASK 0x7fu
#define csr_ACSMWckWriteFastToggleDelayReserved_RANGE  7:7
#define csr_ACSMWckWriteFastToggleDelayReserved_BITS   0:0
#define csr_ACSMWckWriteFastToggleDelayReserved_MSB  7
#define csr_ACSMWckWriteFastToggleDelayReserved_LSB  7
#define csr_ACSMWckWriteFastToggleDelayReserved_MASK 0x80u
#define csr_ACSMWckWriteFastToggleWidth_RANGE  13:8
#define csr_ACSMWckWriteFastToggleWidth_BITS   5:0
#define csr_ACSMWckWriteFastToggleWidth_MSB  13
#define csr_ACSMWckWriteFastToggleWidth_LSB  8
#define csr_ACSMWckWriteFastToggleWidth_MASK 0x3f00u
#define csr_Prbs2GenTapDly7_RANGE  15:0
#define csr_Prbs2GenTapDly7_BITS   15:0
#define csr_Prbs2GenTapDly7_MSB  15
#define csr_Prbs2GenTapDly7_LSB  0
#define csr_Prbs2GenTapDly7_MASK 0xffffu
#define csr_Prbs1ChkTapDly7_RANGE  15:0
#define csr_Prbs1ChkTapDly7_BITS   15:0
#define csr_Prbs1ChkTapDly7_MSB  15
#define csr_Prbs1ChkTapDly7_LSB  0
#define csr_Prbs1ChkTapDly7_MASK 0xffffu
#define csr_DfiFreqXlatDestPState9_RANGE  11:0
#define csr_DfiFreqXlatDestPState9_BITS   11:0
#define csr_DfiFreqXlatDestPState9_MSB  11
#define csr_DfiFreqXlatDestPState9_LSB  0
#define csr_DfiFreqXlatDestPState9_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal36_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal36_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal36_MSB  2
#define csr_DfiFreqXlatDestPStateVal36_LSB  0
#define csr_DfiFreqXlatDestPStateVal36_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal37_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal37_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal37_MSB  5
#define csr_DfiFreqXlatDestPStateVal37_LSB  3
#define csr_DfiFreqXlatDestPStateVal37_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal38_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal38_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal38_MSB  8
#define csr_DfiFreqXlatDestPStateVal38_LSB  6
#define csr_DfiFreqXlatDestPStateVal38_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal39_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal39_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal39_MSB  11
#define csr_DfiFreqXlatDestPStateVal39_LSB  9
#define csr_DfiFreqXlatDestPStateVal39_MASK 0xe00u
#define csr_AcsmMapTable57_RANGE  11:0
#define csr_AcsmMapTable57_BITS   11:0
#define csr_AcsmMapTable57_MSB  11
#define csr_AcsmMapTable57_LSB  0
#define csr_AcsmMapTable57_MASK 0xfffu
#define csr_AcsmMapTableVal114_RANGE  5:0
#define csr_AcsmMapTableVal114_BITS   5:0
#define csr_AcsmMapTableVal114_MSB  5
#define csr_AcsmMapTableVal114_LSB  0
#define csr_AcsmMapTableVal114_MASK 0x3fu
#define csr_AcsmMapTableVal115_RANGE  11:6
#define csr_AcsmMapTableVal115_BITS   5:0
#define csr_AcsmMapTableVal115_MSB  11
#define csr_AcsmMapTableVal115_LSB  6
#define csr_AcsmMapTableVal115_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal21_RANGE  9:0
#define csr_AcsmStartAddrXlatVal21_BITS   9:0
#define csr_AcsmStartAddrXlatVal21_MSB  9
#define csr_AcsmStartAddrXlatVal21_LSB  0
#define csr_AcsmStartAddrXlatVal21_MASK 0x3ffu
#define csr_RxModeCtlRxReplica_RANGE  3:0
#define csr_RxModeCtlRxReplica_BITS   3:0
#define csr_RxModeCtlRxReplica_MSB  3
#define csr_RxModeCtlRxReplica_LSB  0
#define csr_RxModeCtlRxReplica_MASK 0xfu
#define csr_DisableHMRdSpeedUp_RANGE  0:0
#define csr_DisableHMRdSpeedUp_BITS   0:0
#define csr_DisableHMRdSpeedUp_MSB  0
#define csr_DisableHMRdSpeedUp_LSB  0
#define csr_DisableHMRdSpeedUp_MASK 0x1u
#define csr_ACSMWckReadStaticLoPulse_RANGE  13:0
#define csr_ACSMWckReadStaticLoPulse_BITS   13:0
#define csr_ACSMWckReadStaticLoPulse_MSB  13
#define csr_ACSMWckReadStaticLoPulse_LSB  0
#define csr_ACSMWckReadStaticLoPulse_MASK 0x3fffu
#define csr_ACSMWckReadStaticLoDelay_RANGE  6:0
#define csr_ACSMWckReadStaticLoDelay_BITS   6:0
#define csr_ACSMWckReadStaticLoDelay_MSB  6
#define csr_ACSMWckReadStaticLoDelay_LSB  0
#define csr_ACSMWckReadStaticLoDelay_MASK 0x7fu
#define csr_ACSMWckReadStaticLoDelayReserved_RANGE  7:7
#define csr_ACSMWckReadStaticLoDelayReserved_BITS   0:0
#define csr_ACSMWckReadStaticLoDelayReserved_MSB  7
#define csr_ACSMWckReadStaticLoDelayReserved_LSB  7
#define csr_ACSMWckReadStaticLoDelayReserved_MASK 0x80u
#define csr_ACSMWckReadStaticLoWidth_RANGE  13:8
#define csr_ACSMWckReadStaticLoWidth_BITS   5:0
#define csr_ACSMWckReadStaticLoWidth_MSB  13
#define csr_ACSMWckReadStaticLoWidth_LSB  8
#define csr_ACSMWckReadStaticLoWidth_MASK 0x3f00u
#define csr_Prbs1ChkStateLo_RANGE  15:0
#define csr_Prbs1ChkStateLo_BITS   15:0
#define csr_Prbs1ChkStateLo_MSB  15
#define csr_Prbs1ChkStateLo_LSB  0
#define csr_Prbs1ChkStateLo_MASK 0xffffu
#define csr_DfiFreqXlatDestPState10_RANGE  11:0
#define csr_DfiFreqXlatDestPState10_BITS   11:0
#define csr_DfiFreqXlatDestPState10_MSB  11
#define csr_DfiFreqXlatDestPState10_LSB  0
#define csr_DfiFreqXlatDestPState10_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal40_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal40_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal40_MSB  2
#define csr_DfiFreqXlatDestPStateVal40_LSB  0
#define csr_DfiFreqXlatDestPStateVal40_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal41_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal41_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal41_MSB  5
#define csr_DfiFreqXlatDestPStateVal41_LSB  3
#define csr_DfiFreqXlatDestPStateVal41_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal42_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal42_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal42_MSB  8
#define csr_DfiFreqXlatDestPStateVal42_LSB  6
#define csr_DfiFreqXlatDestPStateVal42_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal43_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal43_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal43_MSB  11
#define csr_DfiFreqXlatDestPStateVal43_LSB  9
#define csr_DfiFreqXlatDestPStateVal43_MASK 0xe00u
#define csr_AcsmMapTable58_RANGE  11:0
#define csr_AcsmMapTable58_BITS   11:0
#define csr_AcsmMapTable58_MSB  11
#define csr_AcsmMapTable58_LSB  0
#define csr_AcsmMapTable58_MASK 0xfffu
#define csr_AcsmMapTableVal116_RANGE  5:0
#define csr_AcsmMapTableVal116_BITS   5:0
#define csr_AcsmMapTableVal116_MSB  5
#define csr_AcsmMapTableVal116_LSB  0
#define csr_AcsmMapTableVal116_MASK 0x3fu
#define csr_AcsmMapTableVal117_RANGE  11:6
#define csr_AcsmMapTableVal117_BITS   5:0
#define csr_AcsmMapTableVal117_MSB  11
#define csr_AcsmMapTableVal117_LSB  6
#define csr_AcsmMapTableVal117_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal22_RANGE  9:0
#define csr_AcsmStartAddrXlatVal22_BITS   9:0
#define csr_AcsmStartAddrXlatVal22_MSB  9
#define csr_AcsmStartAddrXlatVal22_LSB  0
#define csr_AcsmStartAddrXlatVal22_MASK 0x3ffu
#define csr_OverrideHMRdSpeedUp_RANGE  1:0
#define csr_OverrideHMRdSpeedUp_BITS   1:0
#define csr_OverrideHMRdSpeedUp_MSB  1
#define csr_OverrideHMRdSpeedUp_LSB  0
#define csr_OverrideHMRdSpeedUp_MASK 0x3u
#define csr_ACSMWckReadStaticHiPulse_RANGE  13:0
#define csr_ACSMWckReadStaticHiPulse_BITS   13:0
#define csr_ACSMWckReadStaticHiPulse_MSB  13
#define csr_ACSMWckReadStaticHiPulse_LSB  0
#define csr_ACSMWckReadStaticHiPulse_MASK 0x3fffu
#define csr_ACSMWckReadStaticHiDelay_RANGE  6:0
#define csr_ACSMWckReadStaticHiDelay_BITS   6:0
#define csr_ACSMWckReadStaticHiDelay_MSB  6
#define csr_ACSMWckReadStaticHiDelay_LSB  0
#define csr_ACSMWckReadStaticHiDelay_MASK 0x7fu
#define csr_ACSMWckReadStaticHiDelayReserved_RANGE  7:7
#define csr_ACSMWckReadStaticHiDelayReserved_BITS   0:0
#define csr_ACSMWckReadStaticHiDelayReserved_MSB  7
#define csr_ACSMWckReadStaticHiDelayReserved_LSB  7
#define csr_ACSMWckReadStaticHiDelayReserved_MASK 0x80u
#define csr_ACSMWckReadStaticHiWidth_RANGE  13:8
#define csr_ACSMWckReadStaticHiWidth_BITS   5:0
#define csr_ACSMWckReadStaticHiWidth_MSB  13
#define csr_ACSMWckReadStaticHiWidth_LSB  8
#define csr_ACSMWckReadStaticHiWidth_MASK 0x3f00u
#define csr_Prbs2GenStateLo_RANGE  15:0
#define csr_Prbs2GenStateLo_BITS   15:0
#define csr_Prbs2GenStateLo_MSB  15
#define csr_Prbs2GenStateLo_LSB  0
#define csr_Prbs2GenStateLo_MASK 0xffffu
#define csr_Prbs1ChkStateHi_RANGE  15:0
#define csr_Prbs1ChkStateHi_BITS   15:0
#define csr_Prbs1ChkStateHi_MSB  15
#define csr_Prbs1ChkStateHi_LSB  0
#define csr_Prbs1ChkStateHi_MASK 0xffffu
#define csr_DfiFreqXlatDestPState11_RANGE  11:0
#define csr_DfiFreqXlatDestPState11_BITS   11:0
#define csr_DfiFreqXlatDestPState11_MSB  11
#define csr_DfiFreqXlatDestPState11_LSB  0
#define csr_DfiFreqXlatDestPState11_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal44_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal44_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal44_MSB  2
#define csr_DfiFreqXlatDestPStateVal44_LSB  0
#define csr_DfiFreqXlatDestPStateVal44_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal45_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal45_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal45_MSB  5
#define csr_DfiFreqXlatDestPStateVal45_LSB  3
#define csr_DfiFreqXlatDestPStateVal45_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal46_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal46_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal46_MSB  8
#define csr_DfiFreqXlatDestPStateVal46_LSB  6
#define csr_DfiFreqXlatDestPStateVal46_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal47_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal47_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal47_MSB  11
#define csr_DfiFreqXlatDestPStateVal47_LSB  9
#define csr_DfiFreqXlatDestPStateVal47_MASK 0xe00u
#define csr_AcsmMapTable59_RANGE  11:0
#define csr_AcsmMapTable59_BITS   11:0
#define csr_AcsmMapTable59_MSB  11
#define csr_AcsmMapTable59_LSB  0
#define csr_AcsmMapTable59_MASK 0xfffu
#define csr_AcsmMapTableVal118_RANGE  5:0
#define csr_AcsmMapTableVal118_BITS   5:0
#define csr_AcsmMapTableVal118_MSB  5
#define csr_AcsmMapTableVal118_LSB  0
#define csr_AcsmMapTableVal118_MASK 0x3fu
#define csr_AcsmMapTableVal119_RANGE  11:6
#define csr_AcsmMapTableVal119_BITS   5:0
#define csr_AcsmMapTableVal119_MSB  11
#define csr_AcsmMapTableVal119_LSB  6
#define csr_AcsmMapTableVal119_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal23_RANGE  9:0
#define csr_AcsmStartAddrXlatVal23_BITS   9:0
#define csr_AcsmStartAddrXlatVal23_MSB  9
#define csr_AcsmStartAddrXlatVal23_LSB  0
#define csr_AcsmStartAddrXlatVal23_MASK 0x3ffu
#define csr_ACSMWckReadTogglePulse_RANGE  13:0
#define csr_ACSMWckReadTogglePulse_BITS   13:0
#define csr_ACSMWckReadTogglePulse_MSB  13
#define csr_ACSMWckReadTogglePulse_LSB  0
#define csr_ACSMWckReadTogglePulse_MASK 0x3fffu
#define csr_ACSMWckReadToggleDelay_RANGE  6:0
#define csr_ACSMWckReadToggleDelay_BITS   6:0
#define csr_ACSMWckReadToggleDelay_MSB  6
#define csr_ACSMWckReadToggleDelay_LSB  0
#define csr_ACSMWckReadToggleDelay_MASK 0x7fu
#define csr_ACSMWckReadToggleDelayReserved_RANGE  7:7
#define csr_ACSMWckReadToggleDelayReserved_BITS   0:0
#define csr_ACSMWckReadToggleDelayReserved_MSB  7
#define csr_ACSMWckReadToggleDelayReserved_LSB  7
#define csr_ACSMWckReadToggleDelayReserved_MASK 0x80u
#define csr_ACSMWckReadToggleWidth_RANGE  13:8
#define csr_ACSMWckReadToggleWidth_BITS   5:0
#define csr_ACSMWckReadToggleWidth_MSB  13
#define csr_ACSMWckReadToggleWidth_LSB  8
#define csr_ACSMWckReadToggleWidth_MASK 0x3f00u
#define csr_Prbs2GenStateHi_RANGE  15:0
#define csr_Prbs2GenStateHi_BITS   15:0
#define csr_Prbs2GenStateHi_MSB  15
#define csr_Prbs2GenStateHi_LSB  0
#define csr_Prbs2GenStateHi_MASK 0xffffu
#define csr_DfiFreqXlatDestPState12_RANGE  11:0
#define csr_DfiFreqXlatDestPState12_BITS   11:0
#define csr_DfiFreqXlatDestPState12_MSB  11
#define csr_DfiFreqXlatDestPState12_LSB  0
#define csr_DfiFreqXlatDestPState12_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal48_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal48_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal48_MSB  2
#define csr_DfiFreqXlatDestPStateVal48_LSB  0
#define csr_DfiFreqXlatDestPStateVal48_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal49_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal49_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal49_MSB  5
#define csr_DfiFreqXlatDestPStateVal49_LSB  3
#define csr_DfiFreqXlatDestPStateVal49_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal50_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal50_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal50_MSB  8
#define csr_DfiFreqXlatDestPStateVal50_LSB  6
#define csr_DfiFreqXlatDestPStateVal50_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal51_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal51_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal51_MSB  11
#define csr_DfiFreqXlatDestPStateVal51_LSB  9
#define csr_DfiFreqXlatDestPStateVal51_MASK 0xe00u
#define csr_AcsmMapTable60_RANGE  11:0
#define csr_AcsmMapTable60_BITS   11:0
#define csr_AcsmMapTable60_MSB  11
#define csr_AcsmMapTable60_LSB  0
#define csr_AcsmMapTable60_MASK 0xfffu
#define csr_AcsmMapTableVal120_RANGE  5:0
#define csr_AcsmMapTableVal120_BITS   5:0
#define csr_AcsmMapTableVal120_MSB  5
#define csr_AcsmMapTableVal120_LSB  0
#define csr_AcsmMapTableVal120_MASK 0x3fu
#define csr_AcsmMapTableVal121_RANGE  11:6
#define csr_AcsmMapTableVal121_BITS   5:0
#define csr_AcsmMapTableVal121_MSB  11
#define csr_AcsmMapTableVal121_LSB  6
#define csr_AcsmMapTableVal121_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal24_RANGE  9:0
#define csr_AcsmStartAddrXlatVal24_BITS   9:0
#define csr_AcsmStartAddrXlatVal24_MSB  9
#define csr_AcsmStartAddrXlatVal24_LSB  0
#define csr_AcsmStartAddrXlatVal24_MASK 0x3ffu
#define csr_ACSMWckReadFastTogglePulse_RANGE  13:0
#define csr_ACSMWckReadFastTogglePulse_BITS   13:0
#define csr_ACSMWckReadFastTogglePulse_MSB  13
#define csr_ACSMWckReadFastTogglePulse_LSB  0
#define csr_ACSMWckReadFastTogglePulse_MASK 0x3fffu
#define csr_ACSMWckReadFastToggleDelay_RANGE  6:0
#define csr_ACSMWckReadFastToggleDelay_BITS   6:0
#define csr_ACSMWckReadFastToggleDelay_MSB  6
#define csr_ACSMWckReadFastToggleDelay_LSB  0
#define csr_ACSMWckReadFastToggleDelay_MASK 0x7fu
#define csr_ACSMWckReadFastToggleDelayReserved_RANGE  7:7
#define csr_ACSMWckReadFastToggleDelayReserved_BITS   0:0
#define csr_ACSMWckReadFastToggleDelayReserved_MSB  7
#define csr_ACSMWckReadFastToggleDelayReserved_LSB  7
#define csr_ACSMWckReadFastToggleDelayReserved_MASK 0x80u
#define csr_ACSMWckReadFastToggleWidth_RANGE  13:8
#define csr_ACSMWckReadFastToggleWidth_BITS   5:0
#define csr_ACSMWckReadFastToggleWidth_MSB  13
#define csr_ACSMWckReadFastToggleWidth_LSB  8
#define csr_ACSMWckReadFastToggleWidth_MASK 0x3f00u
#define csr_RxDQSSeVrefDAC0_RANGE  8:0
#define csr_RxDQSSeVrefDAC0_BITS   8:0
#define csr_RxDQSSeVrefDAC0_MSB  8
#define csr_RxDQSSeVrefDAC0_LSB  0
#define csr_RxDQSSeVrefDAC0_MASK 0x1ffu
#define csr_DfiFreqXlatDestPState13_RANGE  11:0
#define csr_DfiFreqXlatDestPState13_BITS   11:0
#define csr_DfiFreqXlatDestPState13_MSB  11
#define csr_DfiFreqXlatDestPState13_LSB  0
#define csr_DfiFreqXlatDestPState13_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal52_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal52_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal52_MSB  2
#define csr_DfiFreqXlatDestPStateVal52_LSB  0
#define csr_DfiFreqXlatDestPStateVal52_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal53_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal53_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal53_MSB  5
#define csr_DfiFreqXlatDestPStateVal53_LSB  3
#define csr_DfiFreqXlatDestPStateVal53_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal54_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal54_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal54_MSB  8
#define csr_DfiFreqXlatDestPStateVal54_LSB  6
#define csr_DfiFreqXlatDestPStateVal54_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal55_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal55_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal55_MSB  11
#define csr_DfiFreqXlatDestPStateVal55_LSB  9
#define csr_DfiFreqXlatDestPStateVal55_MASK 0xe00u
#define csr_AcsmMapTable61_RANGE  11:0
#define csr_AcsmMapTable61_BITS   11:0
#define csr_AcsmMapTable61_MSB  11
#define csr_AcsmMapTable61_LSB  0
#define csr_AcsmMapTable61_MASK 0xfffu
#define csr_AcsmMapTableVal122_RANGE  5:0
#define csr_AcsmMapTableVal122_BITS   5:0
#define csr_AcsmMapTableVal122_MSB  5
#define csr_AcsmMapTableVal122_LSB  0
#define csr_AcsmMapTableVal122_MASK 0x3fu
#define csr_AcsmMapTableVal123_RANGE  11:6
#define csr_AcsmMapTableVal123_BITS   5:0
#define csr_AcsmMapTableVal123_MSB  11
#define csr_AcsmMapTableVal123_LSB  6
#define csr_AcsmMapTableVal123_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal25_RANGE  9:0
#define csr_AcsmStartAddrXlatVal25_BITS   9:0
#define csr_AcsmStartAddrXlatVal25_MSB  9
#define csr_AcsmStartAddrXlatVal25_LSB  0
#define csr_AcsmStartAddrXlatVal25_MASK 0x3ffu
#define csr_ACSMWckFreqSwStaticLoPulse_RANGE  13:0
#define csr_ACSMWckFreqSwStaticLoPulse_BITS   13:0
#define csr_ACSMWckFreqSwStaticLoPulse_MSB  13
#define csr_ACSMWckFreqSwStaticLoPulse_LSB  0
#define csr_ACSMWckFreqSwStaticLoPulse_MASK 0x3fffu
#define csr_ACSMWckFreqSwStaticLoDelay_RANGE  6:0
#define csr_ACSMWckFreqSwStaticLoDelay_BITS   6:0
#define csr_ACSMWckFreqSwStaticLoDelay_MSB  6
#define csr_ACSMWckFreqSwStaticLoDelay_LSB  0
#define csr_ACSMWckFreqSwStaticLoDelay_MASK 0x7fu
#define csr_ACSMWckFreqSwStaticLoDelayReserved_RANGE  7:7
#define csr_ACSMWckFreqSwStaticLoDelayReserved_BITS   0:0
#define csr_ACSMWckFreqSwStaticLoDelayReserved_MSB  7
#define csr_ACSMWckFreqSwStaticLoDelayReserved_LSB  7
#define csr_ACSMWckFreqSwStaticLoDelayReserved_MASK 0x80u
#define csr_ACSMWckFreqSwStaticLoWidth_RANGE  13:8
#define csr_ACSMWckFreqSwStaticLoWidth_BITS   5:0
#define csr_ACSMWckFreqSwStaticLoWidth_MSB  13
#define csr_ACSMWckFreqSwStaticLoWidth_LSB  8
#define csr_ACSMWckFreqSwStaticLoWidth_MASK 0x3f00u
#define csr_DfiFreqXlatDestPState14_RANGE  11:0
#define csr_DfiFreqXlatDestPState14_BITS   11:0
#define csr_DfiFreqXlatDestPState14_MSB  11
#define csr_DfiFreqXlatDestPState14_LSB  0
#define csr_DfiFreqXlatDestPState14_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal56_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal56_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal56_MSB  2
#define csr_DfiFreqXlatDestPStateVal56_LSB  0
#define csr_DfiFreqXlatDestPStateVal56_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal57_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal57_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal57_MSB  5
#define csr_DfiFreqXlatDestPStateVal57_LSB  3
#define csr_DfiFreqXlatDestPStateVal57_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal58_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal58_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal58_MSB  8
#define csr_DfiFreqXlatDestPStateVal58_LSB  6
#define csr_DfiFreqXlatDestPStateVal58_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal59_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal59_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal59_MSB  11
#define csr_DfiFreqXlatDestPStateVal59_LSB  9
#define csr_DfiFreqXlatDestPStateVal59_MASK 0xe00u
#define csr_AcsmMapTable62_RANGE  11:0
#define csr_AcsmMapTable62_BITS   11:0
#define csr_AcsmMapTable62_MSB  11
#define csr_AcsmMapTable62_LSB  0
#define csr_AcsmMapTable62_MASK 0xfffu
#define csr_AcsmMapTableVal124_RANGE  5:0
#define csr_AcsmMapTableVal124_BITS   5:0
#define csr_AcsmMapTableVal124_MSB  5
#define csr_AcsmMapTableVal124_LSB  0
#define csr_AcsmMapTableVal124_MASK 0x3fu
#define csr_AcsmMapTableVal125_RANGE  11:6
#define csr_AcsmMapTableVal125_BITS   5:0
#define csr_AcsmMapTableVal125_MSB  11
#define csr_AcsmMapTableVal125_LSB  6
#define csr_AcsmMapTableVal125_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal26_RANGE  9:0
#define csr_AcsmStartAddrXlatVal26_BITS   9:0
#define csr_AcsmStartAddrXlatVal26_MSB  9
#define csr_AcsmStartAddrXlatVal26_LSB  0
#define csr_AcsmStartAddrXlatVal26_MASK 0x3ffu
#define csr_RxGainCurrAdjRxReplica_RANGE  3:0
#define csr_RxGainCurrAdjRxReplica_BITS   3:0
#define csr_RxGainCurrAdjRxReplica_MSB  3
#define csr_RxGainCurrAdjRxReplica_LSB  0
#define csr_RxGainCurrAdjRxReplica_MASK 0xfu
#define csr_ACSMWckFreqSwStaticHiPulse_RANGE  13:0
#define csr_ACSMWckFreqSwStaticHiPulse_BITS   13:0
#define csr_ACSMWckFreqSwStaticHiPulse_MSB  13
#define csr_ACSMWckFreqSwStaticHiPulse_LSB  0
#define csr_ACSMWckFreqSwStaticHiPulse_MASK 0x3fffu
#define csr_ACSMWckFreqSwStaticHiDelay_RANGE  6:0
#define csr_ACSMWckFreqSwStaticHiDelay_BITS   6:0
#define csr_ACSMWckFreqSwStaticHiDelay_MSB  6
#define csr_ACSMWckFreqSwStaticHiDelay_LSB  0
#define csr_ACSMWckFreqSwStaticHiDelay_MASK 0x7fu
#define csr_ACSMWckFreqSwStaticHiDelayReserved_RANGE  7:7
#define csr_ACSMWckFreqSwStaticHiDelayReserved_BITS   0:0
#define csr_ACSMWckFreqSwStaticHiDelayReserved_MSB  7
#define csr_ACSMWckFreqSwStaticHiDelayReserved_LSB  7
#define csr_ACSMWckFreqSwStaticHiDelayReserved_MASK 0x80u
#define csr_ACSMWckFreqSwStaticHiWidth_RANGE  13:8
#define csr_ACSMWckFreqSwStaticHiWidth_BITS   5:0
#define csr_ACSMWckFreqSwStaticHiWidth_MSB  13
#define csr_ACSMWckFreqSwStaticHiWidth_LSB  8
#define csr_ACSMWckFreqSwStaticHiWidth_MASK 0x3f00u
#define csr_RxDQSCtrl_RANGE  2:0
#define csr_RxDQSCtrl_BITS   2:0
#define csr_RxDQSCtrl_MSB  2
#define csr_RxDQSCtrl_LSB  0
#define csr_RxDQSCtrl_MASK 0x7u
#define csr_RxDQSDiffSeVrefDACEn_RANGE  0:0
#define csr_RxDQSDiffSeVrefDACEn_BITS   0:0
#define csr_RxDQSDiffSeVrefDACEn_MSB  0
#define csr_RxDQSDiffSeVrefDACEn_LSB  0
#define csr_RxDQSDiffSeVrefDACEn_MASK 0x1u
#define csr_RxDiffSeCtrl_RANGE  2:1
#define csr_RxDiffSeCtrl_BITS   1:0
#define csr_RxDiffSeCtrl_MSB  2
#define csr_RxDiffSeCtrl_LSB  1
#define csr_RxDiffSeCtrl_MASK 0x6u
#define csr_TtcfControl_RANGE  1:0
#define csr_TtcfControl_BITS   1:0
#define csr_TtcfControl_MSB  1
#define csr_TtcfControl_LSB  0
#define csr_TtcfControl_MASK 0x3u
#define csr_TtcfForceSendAll_RANGE  0:0
#define csr_TtcfForceSendAll_BITS   0:0
#define csr_TtcfForceSendAll_MSB  0
#define csr_TtcfForceSendAll_LSB  0
#define csr_TtcfForceSendAll_MASK 0x1u
#define csr_TtcfForceHaltTransfers_RANGE  1:1
#define csr_TtcfForceHaltTransfers_BITS   0:0
#define csr_TtcfForceHaltTransfers_MSB  1
#define csr_TtcfForceHaltTransfers_LSB  1
#define csr_TtcfForceHaltTransfers_MASK 0x2u
#define csr_DfiFreqXlatDestPState15_RANGE  11:0
#define csr_DfiFreqXlatDestPState15_BITS   11:0
#define csr_DfiFreqXlatDestPState15_MSB  11
#define csr_DfiFreqXlatDestPState15_LSB  0
#define csr_DfiFreqXlatDestPState15_MASK 0xfffu
#define csr_DfiFreqXlatDestPStateVal60_RANGE  2:0
#define csr_DfiFreqXlatDestPStateVal60_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal60_MSB  2
#define csr_DfiFreqXlatDestPStateVal60_LSB  0
#define csr_DfiFreqXlatDestPStateVal60_MASK 0x7u
#define csr_DfiFreqXlatDestPStateVal61_RANGE  5:3
#define csr_DfiFreqXlatDestPStateVal61_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal61_MSB  5
#define csr_DfiFreqXlatDestPStateVal61_LSB  3
#define csr_DfiFreqXlatDestPStateVal61_MASK 0x38u
#define csr_DfiFreqXlatDestPStateVal62_RANGE  8:6
#define csr_DfiFreqXlatDestPStateVal62_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal62_MSB  8
#define csr_DfiFreqXlatDestPStateVal62_LSB  6
#define csr_DfiFreqXlatDestPStateVal62_MASK 0x1c0u
#define csr_DfiFreqXlatDestPStateVal63_RANGE  11:9
#define csr_DfiFreqXlatDestPStateVal63_BITS   2:0
#define csr_DfiFreqXlatDestPStateVal63_MSB  11
#define csr_DfiFreqXlatDestPStateVal63_LSB  9
#define csr_DfiFreqXlatDestPStateVal63_MASK 0xe00u
#define csr_AcsmMapTable63_RANGE  11:0
#define csr_AcsmMapTable63_BITS   11:0
#define csr_AcsmMapTable63_MSB  11
#define csr_AcsmMapTable63_LSB  0
#define csr_AcsmMapTable63_MASK 0xfffu
#define csr_AcsmMapTableVal126_RANGE  5:0
#define csr_AcsmMapTableVal126_BITS   5:0
#define csr_AcsmMapTableVal126_MSB  5
#define csr_AcsmMapTableVal126_LSB  0
#define csr_AcsmMapTableVal126_MASK 0x3fu
#define csr_AcsmMapTableVal127_RANGE  11:6
#define csr_AcsmMapTableVal127_BITS   5:0
#define csr_AcsmMapTableVal127_MSB  11
#define csr_AcsmMapTableVal127_LSB  6
#define csr_AcsmMapTableVal127_MASK 0xfc0u
#define csr_AcsmStartAddrXlatVal27_RANGE  9:0
#define csr_AcsmStartAddrXlatVal27_BITS   9:0
#define csr_AcsmStartAddrXlatVal27_MSB  9
#define csr_AcsmStartAddrXlatVal27_LSB  0
#define csr_AcsmStartAddrXlatVal27_MASK 0x3ffu
#define csr_ACSMWckFreqSwTogglePulse_RANGE  13:0
#define csr_ACSMWckFreqSwTogglePulse_BITS   13:0
#define csr_ACSMWckFreqSwTogglePulse_MSB  13
#define csr_ACSMWckFreqSwTogglePulse_LSB  0
#define csr_ACSMWckFreqSwTogglePulse_MASK 0x3fffu
#define csr_ACSMWckFreqSwToggleDelay_RANGE  6:0
#define csr_ACSMWckFreqSwToggleDelay_BITS   6:0
#define csr_ACSMWckFreqSwToggleDelay_MSB  6
#define csr_ACSMWckFreqSwToggleDelay_LSB  0
#define csr_ACSMWckFreqSwToggleDelay_MASK 0x7fu
#define csr_ACSMWckFreqSwToggleDelayReserved_RANGE  7:7
#define csr_ACSMWckFreqSwToggleDelayReserved_BITS   0:0
#define csr_ACSMWckFreqSwToggleDelayReserved_MSB  7
#define csr_ACSMWckFreqSwToggleDelayReserved_LSB  7
#define csr_ACSMWckFreqSwToggleDelayReserved_MASK 0x80u
#define csr_ACSMWckFreqSwToggleWidth_RANGE  13:8
#define csr_ACSMWckFreqSwToggleWidth_BITS   5:0
#define csr_ACSMWckFreqSwToggleWidth_MSB  13
#define csr_ACSMWckFreqSwToggleWidth_LSB  8
#define csr_ACSMWckFreqSwToggleWidth_MASK 0x3f00u
#define csr_TxDQDcaMode_RANGE  0:0
#define csr_TxDQDcaMode_BITS   0:0
#define csr_TxDQDcaMode_MSB  0
#define csr_TxDQDcaMode_LSB  0
#define csr_TxDQDcaMode_MASK 0x1u
#define csr_NeverGateACDlyScaleValClk_RANGE  0:0
#define csr_NeverGateACDlyScaleValClk_BITS   0:0
#define csr_NeverGateACDlyScaleValClk_MSB  0
#define csr_NeverGateACDlyScaleValClk_LSB  0
#define csr_NeverGateACDlyScaleValClk_MASK 0x1u
#define csr_Prbs2ChkModeSel_RANGE  1:0
#define csr_Prbs2ChkModeSel_BITS   1:0
#define csr_Prbs2ChkModeSel_MSB  1
#define csr_Prbs2ChkModeSel_LSB  0
#define csr_Prbs2ChkModeSel_MASK 0x3u
#define csr_AcsmStartAddrXlatVal28_RANGE  9:0
#define csr_AcsmStartAddrXlatVal28_BITS   9:0
#define csr_AcsmStartAddrXlatVal28_MSB  9
#define csr_AcsmStartAddrXlatVal28_LSB  0
#define csr_AcsmStartAddrXlatVal28_MASK 0x3ffu
#define csr_PPTTrainSetup_RANGE  6:0
#define csr_PPTTrainSetup_BITS   6:0
#define csr_PPTTrainSetup_MSB  6
#define csr_PPTTrainSetup_LSB  0
#define csr_PPTTrainSetup_MASK 0x7fu
#define csr_PhyMstrTrainInterval_RANGE  3:0
#define csr_PhyMstrTrainInterval_BITS   3:0
#define csr_PhyMstrTrainInterval_MSB  3
#define csr_PhyMstrTrainInterval_LSB  0
#define csr_PhyMstrTrainInterval_MASK 0xfu
#define csr_PhyMstrMaxReqToAck_RANGE  6:4
#define csr_PhyMstrMaxReqToAck_BITS   2:0
#define csr_PhyMstrMaxReqToAck_MSB  6
#define csr_PhyMstrMaxReqToAck_LSB  4
#define csr_PhyMstrMaxReqToAck_MASK 0x70u
#define csr_ACSMWckFreqSwFastTogglePulse_RANGE  13:0
#define csr_ACSMWckFreqSwFastTogglePulse_BITS   13:0
#define csr_ACSMWckFreqSwFastTogglePulse_MSB  13
#define csr_ACSMWckFreqSwFastTogglePulse_LSB  0
#define csr_ACSMWckFreqSwFastTogglePulse_MASK 0x3fffu
#define csr_ACSMWckFreqSwFastToggleDelay_RANGE  6:0
#define csr_ACSMWckFreqSwFastToggleDelay_BITS   6:0
#define csr_ACSMWckFreqSwFastToggleDelay_MSB  6
#define csr_ACSMWckFreqSwFastToggleDelay_LSB  0
#define csr_ACSMWckFreqSwFastToggleDelay_MASK 0x7fu
#define csr_ACSMWckFreqSwFastToggleDelayReserved_RANGE  7:7
#define csr_ACSMWckFreqSwFastToggleDelayReserved_BITS   0:0
#define csr_ACSMWckFreqSwFastToggleDelayReserved_MSB  7
#define csr_ACSMWckFreqSwFastToggleDelayReserved_LSB  7
#define csr_ACSMWckFreqSwFastToggleDelayReserved_MASK 0x80u
#define csr_ACSMWckFreqSwFastToggleWidth_RANGE  13:8
#define csr_ACSMWckFreqSwFastToggleWidth_BITS   5:0
#define csr_ACSMWckFreqSwFastToggleWidth_MSB  13
#define csr_ACSMWckFreqSwFastToggleWidth_LSB  8
#define csr_ACSMWckFreqSwFastToggleWidth_MASK 0x3f00u
#define csr_Dfi0DebugControl_RANGE  15:0
#define csr_Dfi0DebugControl_BITS   15:0
#define csr_Dfi0DebugControl_MSB  15
#define csr_Dfi0DebugControl_LSB  0
#define csr_Dfi0DebugControl_MASK 0xffffu
#define csr_Dfi0DebugTriggerSelect_RANGE  5:0
#define csr_Dfi0DebugTriggerSelect_BITS   5:0
#define csr_Dfi0DebugTriggerSelect_MSB  5
#define csr_Dfi0DebugTriggerSelect_LSB  0
#define csr_Dfi0DebugTriggerSelect_MASK 0x3fu
#define csr_Dfi0DebugEventSelect_RANGE  9:6
#define csr_Dfi0DebugEventSelect_BITS   3:0
#define csr_Dfi0DebugEventSelect_MSB  9
#define csr_Dfi0DebugEventSelect_LSB  6
#define csr_Dfi0DebugEventSelect_MASK 0x3c0u
#define csr_Dfi0DebugTriggerFreqSel_RANGE  14:10
#define csr_Dfi0DebugTriggerFreqSel_BITS   4:0
#define csr_Dfi0DebugTriggerFreqSel_MSB  14
#define csr_Dfi0DebugTriggerFreqSel_LSB  10
#define csr_Dfi0DebugTriggerFreqSel_MASK 0x7c00u
#define csr_Dfi0DebugCaptureDly_RANGE  15:15
#define csr_Dfi0DebugCaptureDly_BITS   0:0
#define csr_Dfi0DebugCaptureDly_MSB  15
#define csr_Dfi0DebugCaptureDly_LSB  15
#define csr_Dfi0DebugCaptureDly_MASK 0x8000u
#define csr_TxModeCtlDQLn0_RANGE  2:0
#define csr_TxModeCtlDQLn0_BITS   2:0
#define csr_TxModeCtlDQLn0_MSB  2
#define csr_TxModeCtlDQLn0_LSB  0
#define csr_TxModeCtlDQLn0_MASK 0x7u
#define csr_TxDcaCtrlTg0Ln4_RANGE  9:0
#define csr_TxDcaCtrlTg0Ln4_BITS   9:0
#define csr_TxDcaCtrlTg0Ln4_MSB  9
#define csr_TxDcaCtrlTg0Ln4_LSB  0
#define csr_TxDcaCtrlTg0Ln4_MASK 0x3ffu
#define csr_TxDcaCoarseTg0Ln4_RANGE  1:0
#define csr_TxDcaCoarseTg0Ln4_BITS   1:0
#define csr_TxDcaCoarseTg0Ln4_MSB  1
#define csr_TxDcaCoarseTg0Ln4_LSB  0
#define csr_TxDcaCoarseTg0Ln4_MASK 0x3u
#define csr_TxDcaFinePUTg0Ln4_RANGE  5:2
#define csr_TxDcaFinePUTg0Ln4_BITS   3:0
#define csr_TxDcaFinePUTg0Ln4_MSB  5
#define csr_TxDcaFinePUTg0Ln4_LSB  2
#define csr_TxDcaFinePUTg0Ln4_MASK 0x3cu
#define csr_TxDcaFinePDTg0Ln4_RANGE  9:6
#define csr_TxDcaFinePDTg0Ln4_BITS   3:0
#define csr_TxDcaFinePDTg0Ln4_MSB  9
#define csr_TxDcaFinePDTg0Ln4_LSB  6
#define csr_TxDcaFinePDTg0Ln4_MASK 0x3c0u
#define csr_HMPclkPtrInitVal_RANGE  4:0
#define csr_HMPclkPtrInitVal_BITS   4:0
#define csr_HMPclkPtrInitVal_MSB  4
#define csr_HMPclkPtrInitVal_LSB  0
#define csr_HMPclkPtrInitVal_MASK 0x1fu
#define csr_Prbs2ChkUiMuxSel_RANGE  1:0
#define csr_Prbs2ChkUiMuxSel_BITS   1:0
#define csr_Prbs2ChkUiMuxSel_MSB  1
#define csr_Prbs2ChkUiMuxSel_LSB  0
#define csr_Prbs2ChkUiMuxSel_MASK 0x3u
#define csr_AcsmStartAddrXlatVal29_RANGE  9:0
#define csr_AcsmStartAddrXlatVal29_BITS   9:0
#define csr_AcsmStartAddrXlatVal29_MSB  9
#define csr_AcsmStartAddrXlatVal29_LSB  0
#define csr_AcsmStartAddrXlatVal29_MASK 0x3ffu
#define csr_PhyMstrFreqOverride_RANGE  4:0
#define csr_PhyMstrFreqOverride_BITS   4:0
#define csr_PhyMstrFreqOverride_MSB  4
#define csr_PhyMstrFreqOverride_LSB  0
#define csr_PhyMstrFreqOverride_MASK 0x1fu
#define csr_ACSMWckFreeRunMode_RANGE  0:0
#define csr_ACSMWckFreeRunMode_BITS   0:0
#define csr_ACSMWckFreeRunMode_MSB  0
#define csr_ACSMWckFreeRunMode_LSB  0
#define csr_ACSMWckFreeRunMode_MASK 0x1u
#define csr_Dfi0DebugCapture0_RANGE  12:0
#define csr_Dfi0DebugCapture0_BITS   12:0
#define csr_Dfi0DebugCapture0_MSB  12
#define csr_Dfi0DebugCapture0_LSB  0
#define csr_Dfi0DebugCapture0_MASK 0x1fffu
#define csr_TxModeCtlDQLn1_RANGE  2:0
#define csr_TxModeCtlDQLn1_BITS   2:0
#define csr_TxModeCtlDQLn1_MSB  2
#define csr_TxModeCtlDQLn1_LSB  0
#define csr_TxModeCtlDQLn1_MASK 0x7u
#define csr_TxDcaCtrlTg1Ln4_RANGE  9:0
#define csr_TxDcaCtrlTg1Ln4_BITS   9:0
#define csr_TxDcaCtrlTg1Ln4_MSB  9
#define csr_TxDcaCtrlTg1Ln4_LSB  0
#define csr_TxDcaCtrlTg1Ln4_MASK 0x3ffu
#define csr_TxDcaCoarseTg1Ln4_RANGE  1:0
#define csr_TxDcaCoarseTg1Ln4_BITS   1:0
#define csr_TxDcaCoarseTg1Ln4_MSB  1
#define csr_TxDcaCoarseTg1Ln4_LSB  0
#define csr_TxDcaCoarseTg1Ln4_MASK 0x3u
#define csr_TxDcaFinePUTg1Ln4_RANGE  5:2
#define csr_TxDcaFinePUTg1Ln4_BITS   3:0
#define csr_TxDcaFinePUTg1Ln4_MSB  5
#define csr_TxDcaFinePUTg1Ln4_LSB  2
#define csr_TxDcaFinePUTg1Ln4_MASK 0x3cu
#define csr_TxDcaFinePDTg1Ln4_RANGE  9:6
#define csr_TxDcaFinePDTg1Ln4_BITS   3:0
#define csr_TxDcaFinePDTg1Ln4_MSB  9
#define csr_TxDcaFinePDTg1Ln4_LSB  6
#define csr_TxDcaFinePDTg1Ln4_MASK 0x3c0u
#define csr_Prbs2ChkTapDly0_RANGE  15:0
#define csr_Prbs2ChkTapDly0_BITS   15:0
#define csr_Prbs2ChkTapDly0_MSB  15
#define csr_Prbs2ChkTapDly0_LSB  0
#define csr_Prbs2ChkTapDly0_MASK 0xffffu
#define csr_AcsmStartAddrXlatVal30_RANGE  9:0
#define csr_AcsmStartAddrXlatVal30_BITS   9:0
#define csr_AcsmStartAddrXlatVal30_MSB  9
#define csr_AcsmStartAddrXlatVal30_LSB  0
#define csr_AcsmStartAddrXlatVal30_MASK 0x3ffu
#define csr_ACSMLowSpeedClockEnable_RANGE  9:0
#define csr_ACSMLowSpeedClockEnable_BITS   9:0
#define csr_ACSMLowSpeedClockEnable_MSB  9
#define csr_ACSMLowSpeedClockEnable_LSB  0
#define csr_ACSMLowSpeedClockEnable_MASK 0x3ffu
#define csr_Dfi0DebugCapture1_RANGE  9:0
#define csr_Dfi0DebugCapture1_BITS   9:0
#define csr_Dfi0DebugCapture1_MSB  9
#define csr_Dfi0DebugCapture1_LSB  0
#define csr_Dfi0DebugCapture1_MASK 0x3ffu
#define csr_TxModeCtlDQLn2_RANGE  2:0
#define csr_TxModeCtlDQLn2_BITS   2:0
#define csr_TxModeCtlDQLn2_MSB  2
#define csr_TxModeCtlDQLn2_LSB  0
#define csr_TxModeCtlDQLn2_MASK 0x7u
#define csr_Prbs2ChkTapDly1_RANGE  15:0
#define csr_Prbs2ChkTapDly1_BITS   15:0
#define csr_Prbs2ChkTapDly1_MSB  15
#define csr_Prbs2ChkTapDly1_LSB  0
#define csr_Prbs2ChkTapDly1_MASK 0xffffu
#define csr_AcsmStartAddrXlatVal31_RANGE  9:0
#define csr_AcsmStartAddrXlatVal31_BITS   9:0
#define csr_AcsmStartAddrXlatVal31_MSB  9
#define csr_AcsmStartAddrXlatVal31_LSB  0
#define csr_AcsmStartAddrXlatVal31_MASK 0x3ffu
#define csr_Dfi0DebugPerfCtrEn_RANGE  0:0
#define csr_Dfi0DebugPerfCtrEn_BITS   0:0
#define csr_Dfi0DebugPerfCtrEn_MSB  0
#define csr_Dfi0DebugPerfCtrEn_LSB  0
#define csr_Dfi0DebugPerfCtrEn_MASK 0x1u
#define csr_TxModeCtlDQLn3_RANGE  2:0
#define csr_TxModeCtlDQLn3_BITS   2:0
#define csr_TxModeCtlDQLn3_MSB  2
#define csr_TxModeCtlDQLn3_LSB  0
#define csr_TxModeCtlDQLn3_MASK 0x7u
#define csr_Prbs2ChkTapDly2_RANGE  15:0
#define csr_Prbs2ChkTapDly2_BITS   15:0
#define csr_Prbs2ChkTapDly2_MSB  15
#define csr_Prbs2ChkTapDly2_LSB  0
#define csr_Prbs2ChkTapDly2_MASK 0xffffu
#define csr_AcsmStartAddrXlatVal32_RANGE  9:0
#define csr_AcsmStartAddrXlatVal32_BITS   9:0
#define csr_AcsmStartAddrXlatVal32_MSB  9
#define csr_AcsmStartAddrXlatVal32_LSB  0
#define csr_AcsmStartAddrXlatVal32_MASK 0x3ffu
#define csr_ACSMLowSpeedClockDelay_RANGE  8:0
#define csr_ACSMLowSpeedClockDelay_BITS   8:0
#define csr_ACSMLowSpeedClockDelay_MSB  8
#define csr_ACSMLowSpeedClockDelay_LSB  0
#define csr_ACSMLowSpeedClockDelay_MASK 0x1ffu
#define csr_Dfi0DebugPerfCtr_RANGE  15:0
#define csr_Dfi0DebugPerfCtr_BITS   15:0
#define csr_Dfi0DebugPerfCtr_MSB  15
#define csr_Dfi0DebugPerfCtr_LSB  0
#define csr_Dfi0DebugPerfCtr_MASK 0xffffu
#define csr_TxModeCtlDQLn4_RANGE  2:0
#define csr_TxModeCtlDQLn4_BITS   2:0
#define csr_TxModeCtlDQLn4_MSB  2
#define csr_TxModeCtlDQLn4_LSB  0
#define csr_TxModeCtlDQLn4_MASK 0x7u
#define csr_Prbs2ChkTapDly3_RANGE  15:0
#define csr_Prbs2ChkTapDly3_BITS   15:0
#define csr_Prbs2ChkTapDly3_MSB  15
#define csr_Prbs2ChkTapDly3_LSB  0
#define csr_Prbs2ChkTapDly3_MASK 0xffffu
#define csr_AcsmStartAddrXlatVal33_RANGE  9:0
#define csr_AcsmStartAddrXlatVal33_BITS   9:0
#define csr_AcsmStartAddrXlatVal33_MSB  9
#define csr_AcsmStartAddrXlatVal33_LSB  0
#define csr_AcsmStartAddrXlatVal33_MASK 0x3ffu
#define csr_ACSMRptCntOverride_RANGE  7:0
#define csr_ACSMRptCntOverride_BITS   7:0
#define csr_ACSMRptCntOverride_MSB  7
#define csr_ACSMRptCntOverride_LSB  0
#define csr_ACSMRptCntOverride_MASK 0xffu
#define csr_TxModeCtlDQS_RANGE  2:0
#define csr_TxModeCtlDQS_BITS   2:0
#define csr_TxModeCtlDQS_MSB  2
#define csr_TxModeCtlDQS_LSB  0
#define csr_TxModeCtlDQS_MASK 0x7u
#define csr_Prbs2ChkTapDly4_RANGE  15:0
#define csr_Prbs2ChkTapDly4_BITS   15:0
#define csr_Prbs2ChkTapDly4_MSB  15
#define csr_Prbs2ChkTapDly4_LSB  0
#define csr_Prbs2ChkTapDly4_MASK 0xffffu
#define csr_AcsmStartAddrXlatVal34_RANGE  9:0
#define csr_AcsmStartAddrXlatVal34_BITS   9:0
#define csr_AcsmStartAddrXlatVal34_MSB  9
#define csr_AcsmStartAddrXlatVal34_LSB  0
#define csr_AcsmStartAddrXlatVal34_MASK 0x3ffu
#define csr_ACSMRptCntDbl_RANGE  0:0
#define csr_ACSMRptCntDbl_BITS   0:0
#define csr_ACSMRptCntDbl_MSB  0
#define csr_ACSMRptCntDbl_LSB  0
#define csr_ACSMRptCntDbl_MASK 0x1u
#define csr_DxRxPowerDownLn0_RANGE  2:0
#define csr_DxRxPowerDownLn0_BITS   2:0
#define csr_DxRxPowerDownLn0_MSB  2
#define csr_DxRxPowerDownLn0_LSB  0
#define csr_DxRxPowerDownLn0_MASK 0x7u
#define csr_TxPowerDownLn0_RANGE  1:0
#define csr_TxPowerDownLn0_BITS   1:0
#define csr_TxPowerDownLn0_MSB  1
#define csr_TxPowerDownLn0_LSB  0
#define csr_TxPowerDownLn0_MASK 0x3u
#define csr_RxPowerDownLn0_RANGE  2:2
#define csr_RxPowerDownLn0_BITS   0:0
#define csr_RxPowerDownLn0_MSB  2
#define csr_RxPowerDownLn0_LSB  2
#define csr_RxPowerDownLn0_MASK 0x4u
#define csr_ACReserved_RANGE  3:0
#define csr_ACReserved_BITS   3:0
#define csr_ACReserved_MSB  3
#define csr_ACReserved_LSB  0
#define csr_ACReserved_MASK 0xfu
#define csr_ReservedACS_RANGE  3:0
#define csr_ReservedACS_BITS   3:0
#define csr_ReservedACS_MSB  3
#define csr_ReservedACS_LSB  0
#define csr_ReservedACS_MASK 0xfu
#define csr_Prbs2ChkTapDly5_RANGE  15:0
#define csr_Prbs2ChkTapDly5_BITS   15:0
#define csr_Prbs2ChkTapDly5_MSB  15
#define csr_Prbs2ChkTapDly5_LSB  0
#define csr_Prbs2ChkTapDly5_MASK 0xffffu
#define csr_AcsmStartAddrXlatVal35_RANGE  9:0
#define csr_AcsmStartAddrXlatVal35_BITS   9:0
#define csr_AcsmStartAddrXlatVal35_MSB  9
#define csr_AcsmStartAddrXlatVal35_LSB  0
#define csr_AcsmStartAddrXlatVal35_MASK 0x3ffu
#define csr_LcdlCalControl_RANGE  2:0
#define csr_LcdlCalControl_BITS   2:0
#define csr_LcdlCalControl_MSB  2
#define csr_LcdlCalControl_LSB  0
#define csr_LcdlCalControl_MASK 0x7u
#define csr_LcdlCalResetRelock_RANGE  0:0
#define csr_LcdlCalResetRelock_BITS   0:0
#define csr_LcdlCalResetRelock_MSB  0
#define csr_LcdlCalResetRelock_LSB  0
#define csr_LcdlCalResetRelock_MASK 0x1u
#define csr_LcdlCalStop_RANGE  1:1
#define csr_LcdlCalStop_BITS   0:0
#define csr_LcdlCalStop_MSB  1
#define csr_LcdlCalStop_LSB  1
#define csr_LcdlCalStop_MASK 0x2u
#define csr_LcdlUpdTrackDis_RANGE  2:2
#define csr_LcdlUpdTrackDis_BITS   0:0
#define csr_LcdlUpdTrackDis_MSB  2
#define csr_LcdlUpdTrackDis_LSB  2
#define csr_LcdlUpdTrackDis_MASK 0x4u
#define csr_ACSMParityStatus_RANGE  7:0
#define csr_ACSMParityStatus_BITS   7:0
#define csr_ACSMParityStatus_MSB  7
#define csr_ACSMParityStatus_LSB  0
#define csr_ACSMParityStatus_MASK 0xffu
#define csr_DxRxPowerDownLn1_RANGE  2:0
#define csr_DxRxPowerDownLn1_BITS   2:0
#define csr_DxRxPowerDownLn1_MSB  2
#define csr_DxRxPowerDownLn1_LSB  0
#define csr_DxRxPowerDownLn1_MASK 0x7u
#define csr_TxPowerDownLn1_RANGE  1:0
#define csr_TxPowerDownLn1_BITS   1:0
#define csr_TxPowerDownLn1_MSB  1
#define csr_TxPowerDownLn1_LSB  0
#define csr_TxPowerDownLn1_MASK 0x3u
#define csr_RxPowerDownLn1_RANGE  2:2
#define csr_RxPowerDownLn1_BITS   0:0
#define csr_RxPowerDownLn1_MSB  2
#define csr_RxPowerDownLn1_LSB  2
#define csr_RxPowerDownLn1_MASK 0x4u
#define csr_ACReservedP_RANGE  3:0
#define csr_ACReservedP_BITS   3:0
#define csr_ACReservedP_MSB  3
#define csr_ACReservedP_LSB  0
#define csr_ACReservedP_MASK 0xfu
#define csr_ReservedACPS_RANGE  3:0
#define csr_ReservedACPS_BITS   3:0
#define csr_ReservedACPS_MSB  3
#define csr_ReservedACPS_LSB  0
#define csr_ReservedACPS_MASK 0xfu
#define csr_Prbs2ChkTapDly6_RANGE  15:0
#define csr_Prbs2ChkTapDly6_BITS   15:0
#define csr_Prbs2ChkTapDly6_MSB  15
#define csr_Prbs2ChkTapDly6_LSB  0
#define csr_Prbs2ChkTapDly6_MASK 0xffffu
#define csr_AcsmStartAddrXlatVal36_RANGE  9:0
#define csr_AcsmStartAddrXlatVal36_BITS   9:0
#define csr_AcsmStartAddrXlatVal36_MSB  9
#define csr_AcsmStartAddrXlatVal36_LSB  0
#define csr_AcsmStartAddrXlatVal36_MASK 0x3ffu
#define csr_Dfi1DebugControl_RANGE  15:0
#define csr_Dfi1DebugControl_BITS   15:0
#define csr_Dfi1DebugControl_MSB  15
#define csr_Dfi1DebugControl_LSB  0
#define csr_Dfi1DebugControl_MASK 0xffffu
#define csr_Dfi1DebugTriggerSelect_RANGE  5:0
#define csr_Dfi1DebugTriggerSelect_BITS   5:0
#define csr_Dfi1DebugTriggerSelect_MSB  5
#define csr_Dfi1DebugTriggerSelect_LSB  0
#define csr_Dfi1DebugTriggerSelect_MASK 0x3fu
#define csr_Dfi1DebugEventSelect_RANGE  9:6
#define csr_Dfi1DebugEventSelect_BITS   3:0
#define csr_Dfi1DebugEventSelect_MSB  9
#define csr_Dfi1DebugEventSelect_LSB  6
#define csr_Dfi1DebugEventSelect_MASK 0x3c0u
#define csr_Dfi1DebugTriggerFreqSel_RANGE  14:10
#define csr_Dfi1DebugTriggerFreqSel_BITS   4:0
#define csr_Dfi1DebugTriggerFreqSel_MSB  14
#define csr_Dfi1DebugTriggerFreqSel_LSB  10
#define csr_Dfi1DebugTriggerFreqSel_MASK 0x7c00u
#define csr_Dfi1DebugCaptureDly_RANGE  15:15
#define csr_Dfi1DebugCaptureDly_BITS   0:0
#define csr_Dfi1DebugCaptureDly_MSB  15
#define csr_Dfi1DebugCaptureDly_LSB  15
#define csr_Dfi1DebugCaptureDly_MASK 0x8000u
#define csr_DxRxPowerDownLn2_RANGE  2:0
#define csr_DxRxPowerDownLn2_BITS   2:0
#define csr_DxRxPowerDownLn2_MSB  2
#define csr_DxRxPowerDownLn2_LSB  0
#define csr_DxRxPowerDownLn2_MASK 0x7u
#define csr_TxPowerDownLn2_RANGE  1:0
#define csr_TxPowerDownLn2_BITS   1:0
#define csr_TxPowerDownLn2_MSB  1
#define csr_TxPowerDownLn2_LSB  0
#define csr_TxPowerDownLn2_MASK 0x3u
#define csr_RxPowerDownLn2_RANGE  2:2
#define csr_RxPowerDownLn2_BITS   0:0
#define csr_RxPowerDownLn2_MSB  2
#define csr_RxPowerDownLn2_LSB  2
#define csr_RxPowerDownLn2_MASK 0x4u
#define csr_Prbs2ChkTapDly7_RANGE  15:0
#define csr_Prbs2ChkTapDly7_BITS   15:0
#define csr_Prbs2ChkTapDly7_MSB  15
#define csr_Prbs2ChkTapDly7_LSB  0
#define csr_Prbs2ChkTapDly7_MASK 0xffffu
#define csr_AcsmStartAddrXlatVal37_RANGE  9:0
#define csr_AcsmStartAddrXlatVal37_BITS   9:0
#define csr_AcsmStartAddrXlatVal37_MSB  9
#define csr_AcsmStartAddrXlatVal37_LSB  0
#define csr_AcsmStartAddrXlatVal37_MASK 0x3ffu
#define csr_DfiInitComplete_RANGE  0:0
#define csr_DfiInitComplete_BITS   0:0
#define csr_DfiInitComplete_MSB  0
#define csr_DfiInitComplete_LSB  0
#define csr_DfiInitComplete_MASK 0x1u
#define csr_Dfi1DebugCapture0_RANGE  12:0
#define csr_Dfi1DebugCapture0_BITS   12:0
#define csr_Dfi1DebugCapture0_MSB  12
#define csr_Dfi1DebugCapture0_LSB  0
#define csr_Dfi1DebugCapture0_MASK 0x1fffu
#define csr_NeverGateTrainCntrClk_RANGE  0:0
#define csr_NeverGateTrainCntrClk_BITS   0:0
#define csr_NeverGateTrainCntrClk_MSB  0
#define csr_NeverGateTrainCntrClk_LSB  0
#define csr_NeverGateTrainCntrClk_MASK 0x1u
#define csr_DxRxPowerDownLn3_RANGE  2:0
#define csr_DxRxPowerDownLn3_BITS   2:0
#define csr_DxRxPowerDownLn3_MSB  2
#define csr_DxRxPowerDownLn3_LSB  0
#define csr_DxRxPowerDownLn3_MASK 0x7u
#define csr_TxPowerDownLn3_RANGE  1:0
#define csr_TxPowerDownLn3_BITS   1:0
#define csr_TxPowerDownLn3_MSB  1
#define csr_TxPowerDownLn3_LSB  0
#define csr_TxPowerDownLn3_MASK 0x3u
#define csr_RxPowerDownLn3_RANGE  2:2
#define csr_RxPowerDownLn3_BITS   0:0
#define csr_RxPowerDownLn3_MSB  2
#define csr_RxPowerDownLn3_LSB  2
#define csr_RxPowerDownLn3_MASK 0x4u
#define csr_Prbs2ChkStateLo_RANGE  15:0
#define csr_Prbs2ChkStateLo_BITS   15:0
#define csr_Prbs2ChkStateLo_MSB  15
#define csr_Prbs2ChkStateLo_LSB  0
#define csr_Prbs2ChkStateLo_MASK 0xffffu
#define csr_AcsmStartAddrXlatVal38_RANGE  9:0
#define csr_AcsmStartAddrXlatVal38_BITS   9:0
#define csr_AcsmStartAddrXlatVal38_MSB  9
#define csr_AcsmStartAddrXlatVal38_LSB  0
#define csr_AcsmStartAddrXlatVal38_MASK 0x3ffu
#define csr_Dfi1DebugCapture1_RANGE  9:0
#define csr_Dfi1DebugCapture1_BITS   9:0
#define csr_Dfi1DebugCapture1_MSB  9
#define csr_Dfi1DebugCapture1_LSB  0
#define csr_Dfi1DebugCapture1_MASK 0x3ffu
#define csr_DxRxPowerDownLn4_RANGE  2:0
#define csr_DxRxPowerDownLn4_BITS   2:0
#define csr_DxRxPowerDownLn4_MSB  2
#define csr_DxRxPowerDownLn4_LSB  0
#define csr_DxRxPowerDownLn4_MASK 0x7u
#define csr_TxPowerDownLn4_RANGE  1:0
#define csr_TxPowerDownLn4_BITS   1:0
#define csr_TxPowerDownLn4_MSB  1
#define csr_TxPowerDownLn4_LSB  0
#define csr_TxPowerDownLn4_MASK 0x3u
#define csr_RxPowerDownLn4_RANGE  2:2
#define csr_RxPowerDownLn4_BITS   0:0
#define csr_RxPowerDownLn4_MSB  2
#define csr_RxPowerDownLn4_LSB  2
#define csr_RxPowerDownLn4_MASK 0x4u
#define csr_Prbs2ChkStateHi_RANGE  15:0
#define csr_Prbs2ChkStateHi_BITS   15:0
#define csr_Prbs2ChkStateHi_MSB  15
#define csr_Prbs2ChkStateHi_LSB  0
#define csr_Prbs2ChkStateHi_MASK 0xffffu
#define csr_AcsmStartAddrXlatVal39_RANGE  9:0
#define csr_AcsmStartAddrXlatVal39_BITS   9:0
#define csr_AcsmStartAddrXlatVal39_MSB  9
#define csr_AcsmStartAddrXlatVal39_LSB  0
#define csr_AcsmStartAddrXlatVal39_MASK 0x3ffu
#define csr_Dfi1DebugPerfCtrEn_RANGE  0:0
#define csr_Dfi1DebugPerfCtrEn_BITS   0:0
#define csr_Dfi1DebugPerfCtrEn_MSB  0
#define csr_Dfi1DebugPerfCtrEn_LSB  0
#define csr_Dfi1DebugPerfCtrEn_MASK 0x1u
#define csr_DxRxPowerDownDQS_RANGE  2:0
#define csr_DxRxPowerDownDQS_BITS   2:0
#define csr_DxRxPowerDownDQS_MSB  2
#define csr_DxRxPowerDownDQS_LSB  0
#define csr_DxRxPowerDownDQS_MASK 0x7u
#define csr_TxPowerDownDQS_RANGE  1:0
#define csr_TxPowerDownDQS_BITS   1:0
#define csr_TxPowerDownDQS_MSB  1
#define csr_TxPowerDownDQS_LSB  0
#define csr_TxPowerDownDQS_MASK 0x3u
#define csr_RxPowerDownDQS_RANGE  2:2
#define csr_RxPowerDownDQS_BITS   0:0
#define csr_RxPowerDownDQS_MSB  2
#define csr_RxPowerDownDQS_LSB  2
#define csr_RxPowerDownDQS_MASK 0x4u
#define csr_AcsmStartAddrXlatVal40_RANGE  9:0
#define csr_AcsmStartAddrXlatVal40_BITS   9:0
#define csr_AcsmStartAddrXlatVal40_MSB  9
#define csr_AcsmStartAddrXlatVal40_LSB  0
#define csr_AcsmStartAddrXlatVal40_MASK 0x3ffu
#define csr_Dfi1DebugPerfCtr_RANGE  15:0
#define csr_Dfi1DebugPerfCtr_BITS   15:0
#define csr_Dfi1DebugPerfCtr_MSB  15
#define csr_Dfi1DebugPerfCtr_LSB  0
#define csr_Dfi1DebugPerfCtr_MASK 0xffffu
#define csr_AcsmStartAddrXlatVal41_RANGE  9:0
#define csr_AcsmStartAddrXlatVal41_BITS   9:0
#define csr_AcsmStartAddrXlatVal41_MSB  9
#define csr_AcsmStartAddrXlatVal41_LSB  0
#define csr_AcsmStartAddrXlatVal41_MASK 0x3ffu
#define csr_ACParityInvert_RANGE  1:0
#define csr_ACParityInvert_BITS   1:0
#define csr_ACParityInvert_MSB  1
#define csr_ACParityInvert_LSB  0
#define csr_ACParityInvert_MASK 0x3u
#define csr_DBYTEParityInvert_RANGE  1:0
#define csr_DBYTEParityInvert_BITS   1:0
#define csr_DBYTEParityInvert_MSB  1
#define csr_DBYTEParityInvert_LSB  0
#define csr_DBYTEParityInvert_MASK 0x3u
#define csr_DRTUBParityInvert_RANGE  1:0
#define csr_DRTUBParityInvert_BITS   1:0
#define csr_DRTUBParityInvert_MSB  1
#define csr_DRTUBParityInvert_LSB  0
#define csr_DRTUBParityInvert_MASK 0x3u
#define csr_INITENGParityInvert_RANGE  1:0
#define csr_INITENGParityInvert_BITS   1:0
#define csr_INITENGParityInvert_MSB  1
#define csr_INITENGParityInvert_LSB  0
#define csr_INITENGParityInvert_MASK 0x3u
#define csr_APBONLYParityInvert_RANGE  1:0
#define csr_APBONLYParityInvert_BITS   1:0
#define csr_APBONLYParityInvert_MSB  1
#define csr_APBONLYParityInvert_LSB  0
#define csr_APBONLYParityInvert_MASK 0x3u
#define csr_MASTERParityInvert_RANGE  1:0
#define csr_MASTERParityInvert_BITS   1:0
#define csr_MASTERParityInvert_MSB  1
#define csr_MASTERParityInvert_LSB  0
#define csr_MASTERParityInvert_MASK 0x3u
#define csr_PPGCParityInvert_RANGE  1:0
#define csr_PPGCParityInvert_BITS   1:0
#define csr_PPGCParityInvert_MSB  1
#define csr_PPGCParityInvert_LSB  0
#define csr_PPGCParityInvert_MASK 0x3u
#define csr_HMACParityInvert_RANGE  1:0
#define csr_HMACParityInvert_BITS   1:0
#define csr_HMACParityInvert_MSB  1
#define csr_HMACParityInvert_LSB  0
#define csr_HMACParityInvert_MASK 0x3u
#define csr_HMZCALParityInvert_RANGE  1:0
#define csr_HMZCALParityInvert_BITS   1:0
#define csr_HMZCALParityInvert_MSB  1
#define csr_HMZCALParityInvert_LSB  0
#define csr_HMZCALParityInvert_MASK 0x3u
#define csr_ZCALParityInvert_RANGE  1:0
#define csr_ZCALParityInvert_BITS   1:0
#define csr_ZCALParityInvert_MSB  1
#define csr_ZCALParityInvert_LSB  0
#define csr_ZCALParityInvert_MASK 0x3u
#define csr_HMMASParityInvert_RANGE  1:0
#define csr_HMMASParityInvert_BITS   1:0
#define csr_HMMASParityInvert_MSB  1
#define csr_HMMASParityInvert_LSB  0
#define csr_HMMASParityInvert_MASK 0x3u
#define csr_HMDBYTEParityInvert_RANGE  1:0
#define csr_HMDBYTEParityInvert_BITS   1:0
#define csr_HMDBYTEParityInvert_MSB  1
#define csr_HMDBYTEParityInvert_LSB  0
#define csr_HMDBYTEParityInvert_MASK 0x3u
#define csr_AcsmStartAddrXlatVal42_RANGE  9:0
#define csr_AcsmStartAddrXlatVal42_BITS   9:0
#define csr_AcsmStartAddrXlatVal42_MSB  9
#define csr_AcsmStartAddrXlatVal42_LSB  0
#define csr_AcsmStartAddrXlatVal42_MASK 0x3ffu
#define csr_UCParityInvert_RANGE  3:0
#define csr_UCParityInvert_BITS   3:0
#define csr_UCParityInvert_MSB  3
#define csr_UCParityInvert_LSB  0
#define csr_UCParityInvert_MASK 0xfu
#define csr_AcsmStartAddrXlatVal43_RANGE  9:0
#define csr_AcsmStartAddrXlatVal43_BITS   9:0
#define csr_AcsmStartAddrXlatVal43_MSB  9
#define csr_AcsmStartAddrXlatVal43_LSB  0
#define csr_AcsmStartAddrXlatVal43_MASK 0x3ffu
#define csr_Seq0BCntr0_RANGE  4:0
#define csr_Seq0BCntr0_BITS   4:0
#define csr_Seq0BCntr0_MSB  4
#define csr_Seq0BCntr0_LSB  0
#define csr_Seq0BCntr0_MASK 0x1fu
#define csr_AcsmStartAddrXlatVal44_RANGE  9:0
#define csr_AcsmStartAddrXlatVal44_BITS   9:0
#define csr_AcsmStartAddrXlatVal44_MSB  9
#define csr_AcsmStartAddrXlatVal44_LSB  0
#define csr_AcsmStartAddrXlatVal44_MASK 0x3ffu
#define csr_WaitCondAPB_RANGE  0:0
#define csr_WaitCondAPB_BITS   0:0
#define csr_WaitCondAPB_MSB  0
#define csr_WaitCondAPB_LSB  0
#define csr_WaitCondAPB_MASK 0x1u
#define csr_TxDcaCtrlTTg0_RANGE  9:0
#define csr_TxDcaCtrlTTg0_BITS   9:0
#define csr_TxDcaCtrlTTg0_MSB  9
#define csr_TxDcaCtrlTTg0_LSB  0
#define csr_TxDcaCtrlTTg0_MASK 0x3ffu
#define csr_TxDcaFinePDTTg0_RANGE  3:0
#define csr_TxDcaFinePDTTg0_BITS   3:0
#define csr_TxDcaFinePDTTg0_MSB  3
#define csr_TxDcaFinePDTTg0_LSB  0
#define csr_TxDcaFinePDTTg0_MASK 0xfu
#define csr_TxDcaFinePUTTg0_RANGE  7:4
#define csr_TxDcaFinePUTTg0_BITS   3:0
#define csr_TxDcaFinePUTTg0_MSB  7
#define csr_TxDcaFinePUTTg0_LSB  4
#define csr_TxDcaFinePUTTg0_MASK 0xf0u
#define csr_TxDcaCoarseTTg0_RANGE  9:8
#define csr_TxDcaCoarseTTg0_BITS   1:0
#define csr_TxDcaCoarseTTg0_MSB  9
#define csr_TxDcaCoarseTTg0_LSB  8
#define csr_TxDcaCoarseTTg0_MASK 0x300u
#define csr_Seq0BCntr1_RANGE  4:0
#define csr_Seq0BCntr1_BITS   4:0
#define csr_Seq0BCntr1_MSB  4
#define csr_Seq0BCntr1_LSB  0
#define csr_Seq0BCntr1_MASK 0x1fu
#define csr_AcsmStartAddrXlatVal45_RANGE  9:0
#define csr_AcsmStartAddrXlatVal45_BITS   9:0
#define csr_AcsmStartAddrXlatVal45_MSB  9
#define csr_AcsmStartAddrXlatVal45_LSB  0
#define csr_AcsmStartAddrXlatVal45_MASK 0x3ffu
#define csr_PIERdDataValidTicks_RANGE  11:0
#define csr_PIERdDataValidTicks_BITS   11:0
#define csr_PIERdDataValidTicks_MSB  11
#define csr_PIERdDataValidTicks_LSB  0
#define csr_PIERdDataValidTicks_MASK 0xfffu
#define csr_PIERdDataValidTicksARC_RANGE  5:0
#define csr_PIERdDataValidTicksARC_BITS   5:0
#define csr_PIERdDataValidTicksARC_MSB  5
#define csr_PIERdDataValidTicksARC_LSB  0
#define csr_PIERdDataValidTicksARC_MASK 0x3fu
#define csr_PIERdDataValidTicksReg_RANGE  11:6
#define csr_PIERdDataValidTicksReg_BITS   5:0
#define csr_PIERdDataValidTicksReg_MSB  11
#define csr_PIERdDataValidTicksReg_LSB  6
#define csr_PIERdDataValidTicksReg_MASK 0xfc0u
#define csr_DfiMode_RANGE  1:0
#define csr_DfiMode_BITS   1:0
#define csr_DfiMode_MSB  1
#define csr_DfiMode_LSB  0
#define csr_DfiMode_MASK 0x3u
#define csr_Dfi0Enable_RANGE  0:0
#define csr_Dfi0Enable_BITS   0:0
#define csr_Dfi0Enable_MSB  0
#define csr_Dfi0Enable_LSB  0
#define csr_Dfi0Enable_MASK 0x1u
#define csr_Dfi1Enable_RANGE  1:1
#define csr_Dfi1Enable_BITS   0:0
#define csr_Dfi1Enable_MSB  1
#define csr_Dfi1Enable_LSB  1
#define csr_Dfi1Enable_MASK 0x2u
#define csr_TxDcaCtrlTTg1_RANGE  9:0
#define csr_TxDcaCtrlTTg1_BITS   9:0
#define csr_TxDcaCtrlTTg1_MSB  9
#define csr_TxDcaCtrlTTg1_LSB  0
#define csr_TxDcaCtrlTTg1_MASK 0x3ffu
#define csr_TxDcaFinePDTTg1_RANGE  3:0
#define csr_TxDcaFinePDTTg1_BITS   3:0
#define csr_TxDcaFinePDTTg1_MSB  3
#define csr_TxDcaFinePDTTg1_LSB  0
#define csr_TxDcaFinePDTTg1_MASK 0xfu
#define csr_TxDcaFinePUTTg1_RANGE  7:4
#define csr_TxDcaFinePUTTg1_BITS   3:0
#define csr_TxDcaFinePUTTg1_MSB  7
#define csr_TxDcaFinePUTTg1_LSB  4
#define csr_TxDcaFinePUTTg1_MASK 0xf0u
#define csr_TxDcaCoarseTTg1_RANGE  9:8
#define csr_TxDcaCoarseTTg1_BITS   1:0
#define csr_TxDcaCoarseTTg1_MSB  9
#define csr_TxDcaCoarseTTg1_LSB  8
#define csr_TxDcaCoarseTTg1_MASK 0x300u
#define csr_MtestPgmInfo_RANGE  0:0
#define csr_MtestPgmInfo_BITS   0:0
#define csr_MtestPgmInfo_MSB  0
#define csr_MtestPgmInfo_LSB  0
#define csr_MtestPgmInfo_MASK 0x1u
#define csr_Seq0BCntr2_RANGE  4:0
#define csr_Seq0BCntr2_BITS   4:0
#define csr_Seq0BCntr2_MSB  4
#define csr_Seq0BCntr2_LSB  0
#define csr_Seq0BCntr2_MASK 0x1fu
#define csr_AcsmStartAddrXlatVal46_RANGE  9:0
#define csr_AcsmStartAddrXlatVal46_BITS   9:0
#define csr_AcsmStartAddrXlatVal46_MSB  9
#define csr_AcsmStartAddrXlatVal46_LSB  0
#define csr_AcsmStartAddrXlatVal46_MASK 0x3ffu
#define csr_UCRdDataValidTicks_RANGE  11:0
#define csr_UCRdDataValidTicks_BITS   11:0
#define csr_UCRdDataValidTicks_MSB  11
#define csr_UCRdDataValidTicks_LSB  0
#define csr_UCRdDataValidTicks_MASK 0xfffu
#define csr_UCRdDataValidTicksARC_RANGE  5:0
#define csr_UCRdDataValidTicksARC_BITS   5:0
#define csr_UCRdDataValidTicksARC_MSB  5
#define csr_UCRdDataValidTicksARC_LSB  0
#define csr_UCRdDataValidTicksARC_MASK 0x3fu
#define csr_UCRdDataValidTicksReg_RANGE  11:6
#define csr_UCRdDataValidTicksReg_BITS   5:0
#define csr_UCRdDataValidTicksReg_MSB  11
#define csr_UCRdDataValidTicksReg_LSB  6
#define csr_UCRdDataValidTicksReg_MASK 0xfc0u
#define csr_Seq0BCntr3_RANGE  4:0
#define csr_Seq0BCntr3_BITS   4:0
#define csr_Seq0BCntr3_MSB  4
#define csr_Seq0BCntr3_LSB  0
#define csr_Seq0BCntr3_MASK 0x1fu
#define csr_AcsmStartAddrXlatVal47_RANGE  9:0
#define csr_AcsmStartAddrXlatVal47_BITS   9:0
#define csr_AcsmStartAddrXlatVal47_MSB  9
#define csr_AcsmStartAddrXlatVal47_LSB  0
#define csr_AcsmStartAddrXlatVal47_MASK 0x3ffu
#define csr_Seq0BCntr0Threshold_RANGE  4:0
#define csr_Seq0BCntr0Threshold_BITS   4:0
#define csr_Seq0BCntr0Threshold_MSB  4
#define csr_Seq0BCntr0Threshold_LSB  0
#define csr_Seq0BCntr0Threshold_MASK 0x1fu
#define csr_AcsmStartAddrXlatVal48_RANGE  9:0
#define csr_AcsmStartAddrXlatVal48_BITS   9:0
#define csr_AcsmStartAddrXlatVal48_MSB  9
#define csr_AcsmStartAddrXlatVal48_LSB  0
#define csr_AcsmStartAddrXlatVal48_MASK 0x3ffu
#define csr_PMIEnable_RANGE  0:0
#define csr_PMIEnable_BITS   0:0
#define csr_PMIEnable_MSB  0
#define csr_PMIEnable_LSB  0
#define csr_PMIEnable_MASK 0x1u
#define csr_Seq0BCntr1Threshold_RANGE  4:0
#define csr_Seq0BCntr1Threshold_BITS   4:0
#define csr_Seq0BCntr1Threshold_MSB  4
#define csr_Seq0BCntr1Threshold_LSB  0
#define csr_Seq0BCntr1Threshold_MASK 0x1fu
#define csr_AcsmStartAddrXlatVal49_RANGE  9:0
#define csr_AcsmStartAddrXlatVal49_BITS   9:0
#define csr_AcsmStartAddrXlatVal49_MSB  9
#define csr_AcsmStartAddrXlatVal49_LSB  0
#define csr_AcsmStartAddrXlatVal49_MASK 0x3ffu
#define csr_PhyTID_RANGE  15:0
#define csr_PhyTID_BITS   15:0
#define csr_PhyTID_MSB  15
#define csr_PhyTID_LSB  0
#define csr_PhyTID_MASK 0xffffu
#define csr_Seq0BCntr2Threshold_RANGE  4:0
#define csr_Seq0BCntr2Threshold_BITS   4:0
#define csr_Seq0BCntr2Threshold_MSB  4
#define csr_Seq0BCntr2Threshold_LSB  0
#define csr_Seq0BCntr2Threshold_MASK 0x1fu
#define csr_AcsmStartAddrXlatVal50_RANGE  9:0
#define csr_AcsmStartAddrXlatVal50_BITS   9:0
#define csr_AcsmStartAddrXlatVal50_MSB  9
#define csr_AcsmStartAddrXlatVal50_LSB  0
#define csr_AcsmStartAddrXlatVal50_MASK 0x3ffu
#define csr_Seq0BCntr3Threshold_RANGE  4:0
#define csr_Seq0BCntr3Threshold_BITS   4:0
#define csr_Seq0BCntr3Threshold_MSB  4
#define csr_Seq0BCntr3Threshold_LSB  0
#define csr_Seq0BCntr3Threshold_MASK 0x1fu
#define csr_AcsmStartAddrXlatVal51_RANGE  9:0
#define csr_AcsmStartAddrXlatVal51_BITS   9:0
#define csr_AcsmStartAddrXlatVal51_MSB  9
#define csr_AcsmStartAddrXlatVal51_LSB  0
#define csr_AcsmStartAddrXlatVal51_MASK 0x3ffu
#define csr_Seq0BCntrCtrl_RANGE  7:0
#define csr_Seq0BCntrCtrl_BITS   7:0
#define csr_Seq0BCntrCtrl_MSB  7
#define csr_Seq0BCntrCtrl_LSB  0
#define csr_Seq0BCntrCtrl_MASK 0xffu
#define csr_IncSeq0BCntr0_RANGE  0:0
#define csr_IncSeq0BCntr0_BITS   0:0
#define csr_IncSeq0BCntr0_MSB  0
#define csr_IncSeq0BCntr0_LSB  0
#define csr_IncSeq0BCntr0_MASK 0x1u
#define csr_IncSeq0BCntr1_RANGE  1:1
#define csr_IncSeq0BCntr1_BITS   0:0
#define csr_IncSeq0BCntr1_MSB  1
#define csr_IncSeq0BCntr1_LSB  1
#define csr_IncSeq0BCntr1_MASK 0x2u
#define csr_IncSeq0BCntr2_RANGE  2:2
#define csr_IncSeq0BCntr2_BITS   0:0
#define csr_IncSeq0BCntr2_MSB  2
#define csr_IncSeq0BCntr2_LSB  2
#define csr_IncSeq0BCntr2_MASK 0x4u
#define csr_IncSeq0BCntr3_RANGE  3:3
#define csr_IncSeq0BCntr3_BITS   0:0
#define csr_IncSeq0BCntr3_MSB  3
#define csr_IncSeq0BCntr3_LSB  3
#define csr_IncSeq0BCntr3_MASK 0x8u
#define csr_ClrSeq0BCntr0_RANGE  4:4
#define csr_ClrSeq0BCntr0_BITS   0:0
#define csr_ClrSeq0BCntr0_MSB  4
#define csr_ClrSeq0BCntr0_LSB  4
#define csr_ClrSeq0BCntr0_MASK 0x10u
#define csr_ClrSeq0BCntr1_RANGE  5:5
#define csr_ClrSeq0BCntr1_BITS   0:0
#define csr_ClrSeq0BCntr1_MSB  5
#define csr_ClrSeq0BCntr1_LSB  5
#define csr_ClrSeq0BCntr1_MASK 0x20u
#define csr_ClrSeq0BCntr2_RANGE  6:6
#define csr_ClrSeq0BCntr2_BITS   0:0
#define csr_ClrSeq0BCntr2_MSB  6
#define csr_ClrSeq0BCntr2_LSB  6
#define csr_ClrSeq0BCntr2_MASK 0x40u
#define csr_ClrSeq0BCntr3_RANGE  7:7
#define csr_ClrSeq0BCntr3_BITS   0:0
#define csr_ClrSeq0BCntr3_MSB  7
#define csr_ClrSeq0BCntr3_LSB  7
#define csr_ClrSeq0BCntr3_MASK 0x80u
#define csr_AcsmStartAddrXlatVal52_RANGE  9:0
#define csr_AcsmStartAddrXlatVal52_BITS   9:0
#define csr_AcsmStartAddrXlatVal52_MSB  9
#define csr_AcsmStartAddrXlatVal52_LSB  0
#define csr_AcsmStartAddrXlatVal52_MASK 0x3ffu
#define csr_AcsmStartAddrXlatVal53_RANGE  9:0
#define csr_AcsmStartAddrXlatVal53_BITS   9:0
#define csr_AcsmStartAddrXlatVal53_MSB  9
#define csr_AcsmStartAddrXlatVal53_LSB  0
#define csr_AcsmStartAddrXlatVal53_MASK 0x3ffu
#define csr_DbyteRxEnTrain_RANGE  1:0
#define csr_DbyteRxEnTrain_BITS   1:0
#define csr_DbyteRxEnTrain_MSB  1
#define csr_DbyteRxEnTrain_LSB  0
#define csr_DbyteRxEnTrain_MASK 0x3u
#define csr_RxEnTrain_RANGE  0:0
#define csr_RxEnTrain_BITS   0:0
#define csr_RxEnTrain_MSB  0
#define csr_RxEnTrain_LSB  0
#define csr_RxEnTrain_MASK 0x1u
#define csr_ForceWdsExtOff_RANGE  1:1
#define csr_ForceWdsExtOff_BITS   0:0
#define csr_ForceWdsExtOff_MSB  1
#define csr_ForceWdsExtOff_LSB  1
#define csr_ForceWdsExtOff_MASK 0x2u
#define csr_AcsmStartAddrXlatVal54_RANGE  9:0
#define csr_AcsmStartAddrXlatVal54_BITS   9:0
#define csr_AcsmStartAddrXlatVal54_MSB  9
#define csr_AcsmStartAddrXlatVal54_LSB  0
#define csr_AcsmStartAddrXlatVal54_MASK 0x3ffu
#define csr_Dfi0Status_RANGE  12:0
#define csr_Dfi0Status_BITS   12:0
#define csr_Dfi0Status_MSB  12
#define csr_Dfi0Status_LSB  0
#define csr_Dfi0Status_MASK 0x1fffu
#define csr_AcsmStartAddrXlatVal55_RANGE  9:0
#define csr_AcsmStartAddrXlatVal55_BITS   9:0
#define csr_AcsmStartAddrXlatVal55_MSB  9
#define csr_AcsmStartAddrXlatVal55_LSB  0
#define csr_AcsmStartAddrXlatVal55_MASK 0x3ffu
#define csr_Dfi1Status_RANGE  12:0
#define csr_Dfi1Status_BITS   12:0
#define csr_Dfi1Status_MSB  12
#define csr_Dfi1Status_LSB  0
#define csr_Dfi1Status_MASK 0x1fffu
#define csr_AcsmStartAddrXlatVal56_RANGE  9:0
#define csr_AcsmStartAddrXlatVal56_BITS   9:0
#define csr_AcsmStartAddrXlatVal56_MSB  9
#define csr_AcsmStartAddrXlatVal56_LSB  0
#define csr_AcsmStartAddrXlatVal56_MASK 0x3ffu
#define csr_AcsmStartAddrXlatVal57_RANGE  9:0
#define csr_AcsmStartAddrXlatVal57_BITS   9:0
#define csr_AcsmStartAddrXlatVal57_MSB  9
#define csr_AcsmStartAddrXlatVal57_LSB  0
#define csr_AcsmStartAddrXlatVal57_MASK 0x3ffu
#define csr_RdfPtrChkControl_RANGE  12:0
#define csr_RdfPtrChkControl_BITS   12:0
#define csr_RdfPtrChkControl_MSB  12
#define csr_RdfPtrChkControl_LSB  0
#define csr_RdfPtrChkControl_MASK 0x1fffu
#define csr_RdfPtrChkEnLn_RANGE  8:0
#define csr_RdfPtrChkEnLn_BITS   8:0
#define csr_RdfPtrChkEnLn_MSB  8
#define csr_RdfPtrChkEnLn_LSB  0
#define csr_RdfPtrChkEnLn_MASK 0x1ffu
#define csr_RdfPtrChkEnWptrT_RANGE  9:9
#define csr_RdfPtrChkEnWptrT_BITS   0:0
#define csr_RdfPtrChkEnWptrT_MSB  9
#define csr_RdfPtrChkEnWptrT_LSB  9
#define csr_RdfPtrChkEnWptrT_MASK 0x200u
#define csr_RdfPtrChkEnWptrC_RANGE  10:10
#define csr_RdfPtrChkEnWptrC_BITS   0:0
#define csr_RdfPtrChkEnWptrC_MSB  10
#define csr_RdfPtrChkEnWptrC_LSB  10
#define csr_RdfPtrChkEnWptrC_MASK 0x400u
#define csr_RdfPtrChkEnRptr_RANGE  11:11
#define csr_RdfPtrChkEnRptr_BITS   0:0
#define csr_RdfPtrChkEnRptr_MSB  11
#define csr_RdfPtrChkEnRptr_LSB  11
#define csr_RdfPtrChkEnRptr_MASK 0x800u
#define csr_RdfPtrChkAtUpdEvent_RANGE  12:12
#define csr_RdfPtrChkAtUpdEvent_BITS   0:0
#define csr_RdfPtrChkAtUpdEvent_MSB  12
#define csr_RdfPtrChkAtUpdEvent_LSB  12
#define csr_RdfPtrChkAtUpdEvent_MASK 0x1000u
#define csr_RdfPtrChkStatusWptrT_RANGE  8:0
#define csr_RdfPtrChkStatusWptrT_BITS   8:0
#define csr_RdfPtrChkStatusWptrT_MSB  8
#define csr_RdfPtrChkStatusWptrT_LSB  0
#define csr_RdfPtrChkStatusWptrT_MASK 0x1ffu
#define csr_RdfPtrChkStatusWptrC_RANGE  8:0
#define csr_RdfPtrChkStatusWptrC_BITS   8:0
#define csr_RdfPtrChkStatusWptrC_MSB  8
#define csr_RdfPtrChkStatusWptrC_LSB  0
#define csr_RdfPtrChkStatusWptrC_MASK 0x1ffu
#define csr_RdfPtrChkStatusRptr_RANGE  8:0
#define csr_RdfPtrChkStatusRptr_BITS   8:0
#define csr_RdfPtrChkStatusRptr_MSB  8
#define csr_RdfPtrChkStatusRptr_LSB  0
#define csr_RdfPtrChkStatusRptr_MASK 0x1ffu
#define csr_AcsmStartAddrXlatVal58_RANGE  9:0
#define csr_AcsmStartAddrXlatVal58_BITS   9:0
#define csr_AcsmStartAddrXlatVal58_MSB  9
#define csr_AcsmStartAddrXlatVal58_LSB  0
#define csr_AcsmStartAddrXlatVal58_MASK 0x3ffu
#define csr_AcsmStartAddrXlatVal59_RANGE  9:0
#define csr_AcsmStartAddrXlatVal59_BITS   9:0
#define csr_AcsmStartAddrXlatVal59_MSB  9
#define csr_AcsmStartAddrXlatVal59_LSB  0
#define csr_AcsmStartAddrXlatVal59_MASK 0x3ffu
#define csr_DxRxStandbyEn_RANGE  0:0
#define csr_DxRxStandbyEn_BITS   0:0
#define csr_DxRxStandbyEn_MSB  0
#define csr_DxRxStandbyEn_LSB  0
#define csr_DxRxStandbyEn_MASK 0x1u
#define csr_RDqRDqsCntrl_RANGE  12:0
#define csr_RDqRDqsCntrl_BITS   12:0
#define csr_RDqRDqsCntrl_MSB  12
#define csr_RDqRDqsCntrl_LSB  0
#define csr_RDqRDqsCntrl_MASK 0x1fffu
#define csr_RxPubLcdlSeed_RANGE  8:0
#define csr_RxPubLcdlSeed_BITS   8:0
#define csr_RxPubLcdlSeed_MSB  8
#define csr_RxPubLcdlSeed_LSB  0
#define csr_RxPubLcdlSeed_MASK 0x1ffu
#define csr_RDqRDqsCntrl9_RANGE  9:9
#define csr_RDqRDqsCntrl9_BITS   0:0
#define csr_RDqRDqsCntrl9_MSB  9
#define csr_RDqRDqsCntrl9_LSB  9
#define csr_RDqRDqsCntrl9_MASK 0x200u
#define csr_RxPubCalModeIs1UI_RANGE  10:10
#define csr_RxPubCalModeIs1UI_BITS   0:0
#define csr_RxPubCalModeIs1UI_MSB  10
#define csr_RxPubCalModeIs1UI_LSB  10
#define csr_RxPubCalModeIs1UI_MASK 0x400u
#define csr_RxPubCntlByPState_RANGE  11:11
#define csr_RxPubCntlByPState_BITS   0:0
#define csr_RxPubCntlByPState_MSB  11
#define csr_RxPubCntlByPState_LSB  11
#define csr_RxPubCntlByPState_MASK 0x800u
#define csr_RxPubRxReplicaCalModeIs1UI_RANGE  12:12
#define csr_RxPubRxReplicaCalModeIs1UI_BITS   0:0
#define csr_RxPubRxReplicaCalModeIs1UI_MSB  12
#define csr_RxPubRxReplicaCalModeIs1UI_LSB  12
#define csr_RxPubRxReplicaCalModeIs1UI_MASK 0x1000u
#define csr_TxDqLeftEyeOffsetTg0_RANGE  5:0
#define csr_TxDqLeftEyeOffsetTg0_BITS   5:0
#define csr_TxDqLeftEyeOffsetTg0_MSB  5
#define csr_TxDqLeftEyeOffsetTg0_LSB  0
#define csr_TxDqLeftEyeOffsetTg0_MASK 0x3fu
#define csr_AcsmStartAddrXlatVal60_RANGE  9:0
#define csr_AcsmStartAddrXlatVal60_BITS   9:0
#define csr_AcsmStartAddrXlatVal60_MSB  9
#define csr_AcsmStartAddrXlatVal60_LSB  0
#define csr_AcsmStartAddrXlatVal60_MASK 0x3ffu
#define csr_TxDcaCtrlCTg0_RANGE  9:0
#define csr_TxDcaCtrlCTg0_BITS   9:0
#define csr_TxDcaCtrlCTg0_MSB  9
#define csr_TxDcaCtrlCTg0_LSB  0
#define csr_TxDcaCtrlCTg0_MASK 0x3ffu
#define csr_TxDcaFinePDCTg0_RANGE  3:0
#define csr_TxDcaFinePDCTg0_BITS   3:0
#define csr_TxDcaFinePDCTg0_MSB  3
#define csr_TxDcaFinePDCTg0_LSB  0
#define csr_TxDcaFinePDCTg0_MASK 0xfu
#define csr_TxDcaFinePUCTg0_RANGE  7:4
#define csr_TxDcaFinePUCTg0_BITS   3:0
#define csr_TxDcaFinePUCTg0_MSB  7
#define csr_TxDcaFinePUCTg0_LSB  4
#define csr_TxDcaFinePUCTg0_MASK 0xf0u
#define csr_TxDcaCoarseCTg0_RANGE  9:8
#define csr_TxDcaCoarseCTg0_BITS   1:0
#define csr_TxDcaCoarseCTg0_MSB  9
#define csr_TxDcaCoarseCTg0_LSB  8
#define csr_TxDcaCoarseCTg0_MASK 0x300u
#define csr_PclkDCACodeAC0_RANGE  8:0
#define csr_PclkDCACodeAC0_BITS   8:0
#define csr_PclkDCACodeAC0_MSB  8
#define csr_PclkDCACodeAC0_LSB  0
#define csr_PclkDCACodeAC0_MASK 0x1ffu
#define csr_PclkDCACoarseAC0_RANGE  4:0
#define csr_PclkDCACoarseAC0_BITS   4:0
#define csr_PclkDCACoarseAC0_MSB  4
#define csr_PclkDCACoarseAC0_LSB  0
#define csr_PclkDCACoarseAC0_MASK 0x1fu
#define csr_PclkDCAFineAC0_RANGE  8:5
#define csr_PclkDCAFineAC0_BITS   3:0
#define csr_PclkDCAFineAC0_MSB  8
#define csr_PclkDCAFineAC0_LSB  5
#define csr_PclkDCAFineAC0_MASK 0x1e0u
#define csr_PclkDCDOffsetAC0_RANGE  4:0
#define csr_PclkDCDOffsetAC0_BITS   4:0
#define csr_PclkDCDOffsetAC0_MSB  4
#define csr_PclkDCDOffsetAC0_LSB  0
#define csr_PclkDCDOffsetAC0_MASK 0x1fu
#define csr_TxDqLeftEyeOffsetTg1_RANGE  5:0
#define csr_TxDqLeftEyeOffsetTg1_BITS   5:0
#define csr_TxDqLeftEyeOffsetTg1_MSB  5
#define csr_TxDqLeftEyeOffsetTg1_LSB  0
#define csr_TxDqLeftEyeOffsetTg1_MASK 0x3fu
#define csr_AcsmStartAddrXlatVal61_RANGE  9:0
#define csr_AcsmStartAddrXlatVal61_BITS   9:0
#define csr_AcsmStartAddrXlatVal61_MSB  9
#define csr_AcsmStartAddrXlatVal61_LSB  0
#define csr_AcsmStartAddrXlatVal61_MASK 0x3ffu
#define csr_HMLcdlStatusSel_RANGE  7:0
#define csr_HMLcdlStatusSel_BITS   7:0
#define csr_HMLcdlStatusSel_MSB  7
#define csr_HMLcdlStatusSel_LSB  0
#define csr_HMLcdlStatusSel_MASK 0xffu
#define csr_HMLcdlSttsSelReg_RANGE  2:0
#define csr_HMLcdlSttsSelReg_BITS   2:0
#define csr_HMLcdlSttsSelReg_MSB  2
#define csr_HMLcdlSttsSelReg_LSB  0
#define csr_HMLcdlSttsSelReg_MASK 0x7u
#define csr_HMLcdlSttsSelLane_RANGE  5:3
#define csr_HMLcdlSttsSelLane_BITS   2:0
#define csr_HMLcdlSttsSelLane_MSB  5
#define csr_HMLcdlSttsSelLane_LSB  3
#define csr_HMLcdlSttsSelLane_MASK 0x38u
#define csr_HMBypMode_RANGE  6:6
#define csr_HMBypMode_BITS   0:0
#define csr_HMBypMode_MSB  6
#define csr_HMBypMode_LSB  6
#define csr_HMBypMode_MASK 0x40u
#define csr_HMDQSBypMode_RANGE  7:7
#define csr_HMDQSBypMode_BITS   0:0
#define csr_HMDQSBypMode_MSB  7
#define csr_HMDQSBypMode_LSB  7
#define csr_HMDQSBypMode_MASK 0x80u
#define csr_TxDcaCtrlCTg1_RANGE  9:0
#define csr_TxDcaCtrlCTg1_BITS   9:0
#define csr_TxDcaCtrlCTg1_MSB  9
#define csr_TxDcaCtrlCTg1_LSB  0
#define csr_TxDcaCtrlCTg1_MASK 0x3ffu
#define csr_TxDcaFinePDCTg1_RANGE  3:0
#define csr_TxDcaFinePDCTg1_BITS   3:0
#define csr_TxDcaFinePDCTg1_MSB  3
#define csr_TxDcaFinePDCTg1_LSB  0
#define csr_TxDcaFinePDCTg1_MASK 0xfu
#define csr_TxDcaFinePUCTg1_RANGE  7:4
#define csr_TxDcaFinePUCTg1_BITS   3:0
#define csr_TxDcaFinePUCTg1_MSB  7
#define csr_TxDcaFinePUCTg1_LSB  4
#define csr_TxDcaFinePUCTg1_MASK 0xf0u
#define csr_TxDcaCoarseCTg1_RANGE  9:8
#define csr_TxDcaCoarseCTg1_BITS   1:0
#define csr_TxDcaCoarseCTg1_MSB  9
#define csr_TxDcaCoarseCTg1_LSB  8
#define csr_TxDcaCoarseCTg1_MASK 0x300u
#define csr_PclkDCACodeAC1_RANGE  8:0
#define csr_PclkDCACodeAC1_BITS   8:0
#define csr_PclkDCACodeAC1_MSB  8
#define csr_PclkDCACodeAC1_LSB  0
#define csr_PclkDCACodeAC1_MASK 0x1ffu
#define csr_PclkDCACoarseAC1_RANGE  4:0
#define csr_PclkDCACoarseAC1_BITS   4:0
#define csr_PclkDCACoarseAC1_MSB  4
#define csr_PclkDCACoarseAC1_LSB  0
#define csr_PclkDCACoarseAC1_MASK 0x1fu
#define csr_PclkDCAFineAC1_RANGE  8:5
#define csr_PclkDCAFineAC1_BITS   3:0
#define csr_PclkDCAFineAC1_MSB  8
#define csr_PclkDCAFineAC1_LSB  5
#define csr_PclkDCAFineAC1_MASK 0x1e0u
#define csr_PclkDCDOffsetAC1_RANGE  4:0
#define csr_PclkDCDOffsetAC1_BITS   4:0
#define csr_PclkDCDOffsetAC1_MSB  4
#define csr_PclkDCDOffsetAC1_LSB  0
#define csr_PclkDCDOffsetAC1_MASK 0x1fu
#define csr_AcsmStartAddrXlatVal62_RANGE  9:0
#define csr_AcsmStartAddrXlatVal62_BITS   9:0
#define csr_AcsmStartAddrXlatVal62_MSB  9
#define csr_AcsmStartAddrXlatVal62_LSB  0
#define csr_AcsmStartAddrXlatVal62_MASK 0x3ffu
#define csr_HMLcdlStatus_RANGE  15:0
#define csr_HMLcdlStatus_BITS   15:0
#define csr_HMLcdlStatus_MSB  15
#define csr_HMLcdlStatus_LSB  0
#define csr_HMLcdlStatus_MASK 0xffffu
#define csr_LcdlPhaseCal_RANGE  8:0
#define csr_LcdlPhaseCal_BITS   8:0
#define csr_LcdlPhaseCal_MSB  8
#define csr_LcdlPhaseCal_LSB  0
#define csr_LcdlPhaseCal_MASK 0x1ffu
#define csr_LcdlStatus09_RANGE  11:9
#define csr_LcdlStatus09_BITS   2:0
#define csr_LcdlStatus09_MSB  11
#define csr_LcdlStatus09_LSB  9
#define csr_LcdlStatus09_MASK 0xe00u
#define csr_TstLiveLock_RANGE  12:12
#define csr_TstLiveLock_BITS   0:0
#define csr_TstLiveLock_MSB  12
#define csr_TstLiveLock_LSB  12
#define csr_TstLiveLock_MASK 0x1000u
#define csr_StickyUnlock_RANGE  13:13
#define csr_StickyUnlock_BITS   0:0
#define csr_StickyUnlock_MSB  13
#define csr_StickyUnlock_LSB  13
#define csr_StickyUnlock_MASK 0x2000u
#define csr_StickyLock_RANGE  14:14
#define csr_StickyLock_BITS   0:0
#define csr_StickyLock_MSB  14
#define csr_StickyLock_LSB  14
#define csr_StickyLock_MASK 0x4000u
#define csr_LcdlStatus15_RANGE  15:15
#define csr_LcdlStatus15_BITS   0:0
#define csr_LcdlStatus15_MSB  15
#define csr_LcdlStatus15_LSB  15
#define csr_LcdlStatus15_MASK 0x8000u
#define csr_TxDqRightEyeOffsetTg0_RANGE  5:0
#define csr_TxDqRightEyeOffsetTg0_BITS   5:0
#define csr_TxDqRightEyeOffsetTg0_MSB  5
#define csr_TxDqRightEyeOffsetTg0_LSB  0
#define csr_TxDqRightEyeOffsetTg0_MASK 0x3fu
#define csr_AcsmStartAddrXlatVal63_RANGE  9:0
#define csr_AcsmStartAddrXlatVal63_BITS   9:0
#define csr_AcsmStartAddrXlatVal63_MSB  9
#define csr_AcsmStartAddrXlatVal63_LSB  0
#define csr_AcsmStartAddrXlatVal63_MASK 0x3ffu
#define csr_HMTxLcdlSeed_RANGE  15:0
#define csr_HMTxLcdlSeed_BITS   15:0
#define csr_HMTxLcdlSeed_MSB  15
#define csr_HMTxLcdlSeed_LSB  0
#define csr_HMTxLcdlSeed_MASK 0xffffu
#define csr_TxLcdlSeed_RANGE  8:0
#define csr_TxLcdlSeed_BITS   8:0
#define csr_TxLcdlSeed_MSB  8
#define csr_TxLcdlSeed_LSB  0
#define csr_TxLcdlSeed_MASK 0x1ffu
#define csr_TxCalModeIs1UI_RANGE  9:9
#define csr_TxCalModeIs1UI_BITS   0:0
#define csr_TxCalModeIs1UI_MSB  9
#define csr_TxCalModeIs1UI_LSB  9
#define csr_TxCalModeIs1UI_MASK 0x200u
#define csr_TxCalForceSeed2Scaler_RANGE  10:10
#define csr_TxCalForceSeed2Scaler_BITS   0:0
#define csr_TxCalForceSeed2Scaler_MSB  10
#define csr_TxCalForceSeed2Scaler_LSB  10
#define csr_TxCalForceSeed2Scaler_MASK 0x400u
#define csr_TxLcdlCalDelta_RANGE  15:11
#define csr_TxLcdlCalDelta_BITS   4:0
#define csr_TxLcdlCalDelta_MSB  15
#define csr_TxLcdlCalDelta_LSB  11
#define csr_TxLcdlCalDelta_MASK 0xf800u
#define csr_TxDqRightEyeOffsetTg1_RANGE  5:0
#define csr_TxDqRightEyeOffsetTg1_BITS   5:0
#define csr_TxDqRightEyeOffsetTg1_MSB  5
#define csr_TxDqRightEyeOffsetTg1_LSB  0
#define csr_TxDqRightEyeOffsetTg1_MASK 0x3fu
#define csr_HMRxLcdlSeed_RANGE  15:0
#define csr_HMRxLcdlSeed_BITS   15:0
#define csr_HMRxLcdlSeed_MSB  15
#define csr_HMRxLcdlSeed_LSB  0
#define csr_HMRxLcdlSeed_MASK 0xffffu
#define csr_RxLcdlSeed_RANGE  8:0
#define csr_RxLcdlSeed_BITS   8:0
#define csr_RxLcdlSeed_MSB  8
#define csr_RxLcdlSeed_LSB  0
#define csr_RxLcdlSeed_MASK 0x1ffu
#define csr_RxCalModeIs1UI_RANGE  9:9
#define csr_RxCalModeIs1UI_BITS   0:0
#define csr_RxCalModeIs1UI_MSB  9
#define csr_RxCalModeIs1UI_LSB  9
#define csr_RxCalModeIs1UI_MASK 0x200u
#define csr_RxCalForceSeed2Scaler_RANGE  10:10
#define csr_RxCalForceSeed2Scaler_BITS   0:0
#define csr_RxCalForceSeed2Scaler_MSB  10
#define csr_RxCalForceSeed2Scaler_LSB  10
#define csr_RxCalForceSeed2Scaler_MASK 0x400u
#define csr_RxLcdlCalDelta_RANGE  15:11
#define csr_RxLcdlCalDelta_BITS   4:0
#define csr_RxLcdlCalDelta_MSB  15
#define csr_RxLcdlCalDelta_LSB  11
#define csr_RxLcdlCalDelta_MASK 0xf800u
#define csr_HMDBYTELcdlCalDeltaStepEn_RANGE  2:0
#define csr_HMDBYTELcdlCalDeltaStepEn_BITS   2:0
#define csr_HMDBYTELcdlCalDeltaStepEn_MSB  2
#define csr_HMDBYTELcdlCalDeltaStepEn_LSB  0
#define csr_HMDBYTELcdlCalDeltaStepEn_MASK 0x7u
#define csr_TxLcdlCalDeltaStepEn_RANGE  0:0
#define csr_TxLcdlCalDeltaStepEn_BITS   0:0
#define csr_TxLcdlCalDeltaStepEn_MSB  0
#define csr_TxLcdlCalDeltaStepEn_LSB  0
#define csr_TxLcdlCalDeltaStepEn_MASK 0x1u
#define csr_RxLcdlCalDeltaStepEn_RANGE  1:1
#define csr_RxLcdlCalDeltaStepEn_BITS   0:0
#define csr_RxLcdlCalDeltaStepEn_MSB  1
#define csr_RxLcdlCalDeltaStepEn_LSB  1
#define csr_RxLcdlCalDeltaStepEn_MASK 0x2u
#define csr_RxReplicaLcdlCalDeltaStepEn_RANGE  2:2
#define csr_RxReplicaLcdlCalDeltaStepEn_BITS   0:0
#define csr_RxReplicaLcdlCalDeltaStepEn_MSB  2
#define csr_RxReplicaLcdlCalDeltaStepEn_LSB  2
#define csr_RxReplicaLcdlCalDeltaStepEn_MASK 0x4u
#define csr_HMACLcdlCalDeltaStepEn_RANGE  0:0
#define csr_HMACLcdlCalDeltaStepEn_BITS   0:0
#define csr_HMACLcdlCalDeltaStepEn_MSB  0
#define csr_HMACLcdlCalDeltaStepEn_LSB  0
#define csr_HMACLcdlCalDeltaStepEn_MASK 0x1u
#define csr_TrainingCntrSnap_RANGE  15:0
#define csr_TrainingCntrSnap_BITS   15:0
#define csr_TrainingCntrSnap_MSB  15
#define csr_TrainingCntrSnap_LSB  0
#define csr_TrainingCntrSnap_MASK 0xffffu
#define csr_LcdlMonitorCtl_RANGE  2:0
#define csr_LcdlMonitorCtl_BITS   2:0
#define csr_LcdlMonitorCtl_MSB  2
#define csr_LcdlMonitorCtl_LSB  0
#define csr_LcdlMonitorCtl_MASK 0x7u
#define csr_StickyUnlckThrshld_RANGE  2:0
#define csr_StickyUnlckThrshld_BITS   2:0
#define csr_StickyUnlckThrshld_MSB  2
#define csr_StickyUnlckThrshld_LSB  0
#define csr_StickyUnlckThrshld_MASK 0x7u
#define csr_DfiHandshakeDelays0_RANGE  11:0
#define csr_DfiHandshakeDelays0_BITS   11:0
#define csr_DfiHandshakeDelays0_MSB  11
#define csr_DfiHandshakeDelays0_LSB  0
#define csr_DfiHandshakeDelays0_MASK 0xfffu
#define csr_PhyUpdAckDelay0_RANGE  3:0
#define csr_PhyUpdAckDelay0_BITS   3:0
#define csr_PhyUpdAckDelay0_MSB  3
#define csr_PhyUpdAckDelay0_LSB  0
#define csr_PhyUpdAckDelay0_MASK 0xfu
#define csr_PhyUpdReqDelay0_RANGE  7:4
#define csr_PhyUpdReqDelay0_BITS   3:0
#define csr_PhyUpdReqDelay0_MSB  7
#define csr_PhyUpdReqDelay0_LSB  4
#define csr_PhyUpdReqDelay0_MASK 0xf0u
#define csr_CtrlUpdReqDelay0_RANGE  11:8
#define csr_CtrlUpdReqDelay0_BITS   3:0
#define csr_CtrlUpdReqDelay0_MSB  11
#define csr_CtrlUpdReqDelay0_LSB  8
#define csr_CtrlUpdReqDelay0_MASK 0xf00u
#define csr_DtsmErrCountSnap_RANGE  15:0
#define csr_DtsmErrCountSnap_BITS   15:0
#define csr_DtsmErrCountSnap_MSB  15
#define csr_DtsmErrCountSnap_LSB  0
#define csr_DtsmErrCountSnap_MASK 0xffffu
#define csr_HMDBYTELcdlCalDeltaMM_RANGE  14:0
#define csr_HMDBYTELcdlCalDeltaMM_BITS   14:0
#define csr_HMDBYTELcdlCalDeltaMM_MSB  14
#define csr_HMDBYTELcdlCalDeltaMM_LSB  0
#define csr_HMDBYTELcdlCalDeltaMM_MASK 0x7fffu
#define csr_TxLcdlCalDeltaMM_RANGE  4:0
#define csr_TxLcdlCalDeltaMM_BITS   4:0
#define csr_TxLcdlCalDeltaMM_MSB  4
#define csr_TxLcdlCalDeltaMM_LSB  0
#define csr_TxLcdlCalDeltaMM_MASK 0x1fu
#define csr_RxLcdlCalDeltaMM_RANGE  9:5
#define csr_RxLcdlCalDeltaMM_BITS   4:0
#define csr_RxLcdlCalDeltaMM_MSB  9
#define csr_RxLcdlCalDeltaMM_LSB  5
#define csr_RxLcdlCalDeltaMM_MASK 0x3e0u
#define csr_RxReplicaLcdlCalDeltaMM_RANGE  14:10
#define csr_RxReplicaLcdlCalDeltaMM_BITS   4:0
#define csr_RxReplicaLcdlCalDeltaMM_MSB  14
#define csr_RxReplicaLcdlCalDeltaMM_LSB  10
#define csr_RxReplicaLcdlCalDeltaMM_MASK 0x7c00u
#define csr_HMACLcdlCalDeltaMM_RANGE  4:0
#define csr_HMACLcdlCalDeltaMM_BITS   4:0
#define csr_HMACLcdlCalDeltaMM_MSB  4
#define csr_HMACLcdlCalDeltaMM_LSB  0
#define csr_HMACLcdlCalDeltaMM_MASK 0x1fu
#define csr_DFIPHYUPD0_RANGE  6:0
#define csr_DFIPHYUPD0_BITS   6:0
#define csr_DFIPHYUPD0_MSB  6
#define csr_DFIPHYUPD0_LSB  0
#define csr_DFIPHYUPD0_MASK 0x7fu
#define csr_DFIPHYUPDCNT0_RANGE  3:0
#define csr_DFIPHYUPDCNT0_BITS   3:0
#define csr_DFIPHYUPDCNT0_MSB  3
#define csr_DFIPHYUPDCNT0_LSB  0
#define csr_DFIPHYUPDCNT0_MASK 0xfu
#define csr_DFIPHYUPDRESP0_RANGE  6:4
#define csr_DFIPHYUPDRESP0_BITS   2:0
#define csr_DFIPHYUPDRESP0_MSB  6
#define csr_DFIPHYUPDRESP0_LSB  4
#define csr_DFIPHYUPDRESP0_MASK 0x70u
#define csr_DtsmGoodCountSnap_RANGE  15:0
#define csr_DtsmGoodCountSnap_BITS   15:0
#define csr_DtsmGoodCountSnap_MSB  15
#define csr_DtsmGoodCountSnap_LSB  0
#define csr_DtsmGoodCountSnap_MASK 0xffffu
#define csr_RxClkTLeftEyeOffsetTg0_RANGE  5:0
#define csr_RxClkTLeftEyeOffsetTg0_BITS   5:0
#define csr_RxClkTLeftEyeOffsetTg0_MSB  5
#define csr_RxClkTLeftEyeOffsetTg0_LSB  0
#define csr_RxClkTLeftEyeOffsetTg0_MASK 0x3fu
#define csr_TxACDcaModeLn0_RANGE  0:0
#define csr_TxACDcaModeLn0_BITS   0:0
#define csr_TxACDcaModeLn0_MSB  0
#define csr_TxACDcaModeLn0_LSB  0
#define csr_TxACDcaModeLn0_MASK 0x1u
#define csr_DfiLpCtrlEn0_RANGE  0:0
#define csr_DfiLpCtrlEn0_BITS   0:0
#define csr_DfiLpCtrlEn0_MSB  0
#define csr_DfiLpCtrlEn0_LSB  0
#define csr_DfiLpCtrlEn0_MASK 0x1u
#define csr_RxClkTLeftEyeOffsetTg1_RANGE  5:0
#define csr_RxClkTLeftEyeOffsetTg1_BITS   5:0
#define csr_RxClkTLeftEyeOffsetTg1_MSB  5
#define csr_RxClkTLeftEyeOffsetTg1_LSB  0
#define csr_RxClkTLeftEyeOffsetTg1_MASK 0x3fu
#define csr_TxACDcaModeLn1_RANGE  0:0
#define csr_TxACDcaModeLn1_BITS   0:0
#define csr_TxACDcaModeLn1_MSB  0
#define csr_TxACDcaModeLn1_LSB  0
#define csr_TxACDcaModeLn1_MASK 0x1u
#define csr_DfiLpDataEn0_RANGE  0:0
#define csr_DfiLpDataEn0_BITS   0:0
#define csr_DfiLpDataEn0_MSB  0
#define csr_DfiLpDataEn0_LSB  0
#define csr_DfiLpDataEn0_MASK 0x1u
#define csr_RxClkTRightEyeOffsetTg0_RANGE  5:0
#define csr_RxClkTRightEyeOffsetTg0_BITS   5:0
#define csr_RxClkTRightEyeOffsetTg0_MSB  5
#define csr_RxClkTRightEyeOffsetTg0_LSB  0
#define csr_RxClkTRightEyeOffsetTg0_MASK 0x3fu
#define csr_DynOdtEnCntrl0_RANGE  0:0
#define csr_DynOdtEnCntrl0_BITS   0:0
#define csr_DynOdtEnCntrl0_MSB  0
#define csr_DynOdtEnCntrl0_LSB  0
#define csr_DynOdtEnCntrl0_MASK 0x1u
#define csr_DbyteDynOdtEn0_RANGE  0:0
#define csr_DbyteDynOdtEn0_BITS   0:0
#define csr_DbyteDynOdtEn0_MSB  0
#define csr_DbyteDynOdtEn0_LSB  0
#define csr_DbyteDynOdtEn0_MASK 0x1u
#define csr_TxModeCtlAC_RANGE  2:0
#define csr_TxModeCtlAC_BITS   2:0
#define csr_TxModeCtlAC_MSB  2
#define csr_TxModeCtlAC_LSB  0
#define csr_TxModeCtlAC_MASK 0x7u
#define csr_RxClkTRightEyeOffsetTg1_RANGE  5:0
#define csr_RxClkTRightEyeOffsetTg1_BITS   5:0
#define csr_RxClkTRightEyeOffsetTg1_MSB  5
#define csr_RxClkTRightEyeOffsetTg1_LSB  0
#define csr_RxClkTRightEyeOffsetTg1_MASK 0x3fu
#define csr_DfiRespHandshakeDelays0_RANGE  15:0
#define csr_DfiRespHandshakeDelays0_BITS   15:0
#define csr_DfiRespHandshakeDelays0_MSB  15
#define csr_DfiRespHandshakeDelays0_LSB  0
#define csr_DfiRespHandshakeDelays0_MASK 0xffffu
#define csr_LpCtrlAckDelay0_RANGE  3:0
#define csr_LpCtrlAckDelay0_BITS   3:0
#define csr_LpCtrlAckDelay0_MSB  3
#define csr_LpCtrlAckDelay0_LSB  0
#define csr_LpCtrlAckDelay0_MASK 0xfu
#define csr_LpDataAckDelay0_RANGE  7:4
#define csr_LpDataAckDelay0_BITS   3:0
#define csr_LpDataAckDelay0_MSB  7
#define csr_LpDataAckDelay0_LSB  4
#define csr_LpDataAckDelay0_MASK 0xf0u
#define csr_CtrlUpdAckDelay0_RANGE  11:8
#define csr_CtrlUpdAckDelay0_BITS   3:0
#define csr_CtrlUpdAckDelay0_MSB  11
#define csr_CtrlUpdAckDelay0_LSB  8
#define csr_CtrlUpdAckDelay0_MASK 0xf00u
#define csr_LpAssertAckDelay0_RANGE  15:12
#define csr_LpAssertAckDelay0_BITS   3:0
#define csr_LpAssertAckDelay0_MSB  15
#define csr_LpAssertAckDelay0_LSB  12
#define csr_LpAssertAckDelay0_MASK 0xf000u
#define csr_RxClkCLeftEyeOffsetTg0_RANGE  5:0
#define csr_RxClkCLeftEyeOffsetTg0_BITS   5:0
#define csr_RxClkCLeftEyeOffsetTg0_MSB  5
#define csr_RxClkCLeftEyeOffsetTg0_LSB  0
#define csr_RxClkCLeftEyeOffsetTg0_MASK 0x3fu
#define csr_RxClkCLeftEyeOffsetTg1_RANGE  5:0
#define csr_RxClkCLeftEyeOffsetTg1_BITS   5:0
#define csr_RxClkCLeftEyeOffsetTg1_MSB  5
#define csr_RxClkCLeftEyeOffsetTg1_LSB  0
#define csr_RxClkCLeftEyeOffsetTg1_MASK 0x3fu
#define csr_TxSlewAC_RANGE  7:0
#define csr_TxSlewAC_BITS   7:0
#define csr_TxSlewAC_MSB  7
#define csr_TxSlewAC_LSB  0
#define csr_TxSlewAC_MASK 0xffu
#define csr_TxSlewPUAC_RANGE  3:0
#define csr_TxSlewPUAC_BITS   3:0
#define csr_TxSlewPUAC_MSB  3
#define csr_TxSlewPUAC_LSB  0
#define csr_TxSlewPUAC_MASK 0xfu
#define csr_TxSlewPDAC_RANGE  7:4
#define csr_TxSlewPDAC_BITS   3:0
#define csr_TxSlewPDAC_MSB  7
#define csr_TxSlewPDAC_LSB  4
#define csr_TxSlewPDAC_MASK 0xf0u
#define csr_RxClkCRightEyeOffsetTg0_RANGE  5:0
#define csr_RxClkCRightEyeOffsetTg0_BITS   5:0
#define csr_RxClkCRightEyeOffsetTg0_MSB  5
#define csr_RxClkCRightEyeOffsetTg0_LSB  0
#define csr_RxClkCRightEyeOffsetTg0_MASK 0x3fu
#define csr_PUBMODE_RANGE  0:0
#define csr_PUBMODE_BITS   0:0
#define csr_PUBMODE_MSB  0
#define csr_PUBMODE_LSB  0
#define csr_PUBMODE_MASK 0x1u
#define csr_HwtMemSrc_RANGE  0:0
#define csr_HwtMemSrc_BITS   0:0
#define csr_HwtMemSrc_MSB  0
#define csr_HwtMemSrc_LSB  0
#define csr_HwtMemSrc_MASK 0x1u
#define csr_RxClkCRightEyeOffsetTg1_RANGE  5:0
#define csr_RxClkCRightEyeOffsetTg1_BITS   5:0
#define csr_RxClkCRightEyeOffsetTg1_MSB  5
#define csr_RxClkCRightEyeOffsetTg1_LSB  0
#define csr_RxClkCRightEyeOffsetTg1_MASK 0x3fu
#define csr_RxOffsetSelEvenSLn0_RANGE  4:0
#define csr_RxOffsetSelEvenSLn0_BITS   4:0
#define csr_RxOffsetSelEvenSLn0_MSB  4
#define csr_RxOffsetSelEvenSLn0_LSB  0
#define csr_RxOffsetSelEvenSLn0_MASK 0x1fu
#define csr_RxDcaCtrlTTg0_RANGE  9:0
#define csr_RxDcaCtrlTTg0_BITS   9:0
#define csr_RxDcaCtrlTTg0_MSB  9
#define csr_RxDcaCtrlTTg0_LSB  0
#define csr_RxDcaCtrlTTg0_MASK 0x3ffu
#define csr_RxDcaFinePDTTg0_RANGE  3:0
#define csr_RxDcaFinePDTTg0_BITS   3:0
#define csr_RxDcaFinePDTTg0_MSB  3
#define csr_RxDcaFinePDTTg0_LSB  0
#define csr_RxDcaFinePDTTg0_MASK 0xfu
#define csr_RxDcaFinePUTTg0_RANGE  7:4
#define csr_RxDcaFinePUTTg0_BITS   3:0
#define csr_RxDcaFinePUTTg0_MSB  7
#define csr_RxDcaFinePUTTg0_LSB  4
#define csr_RxDcaFinePUTTg0_MASK 0xf0u
#define csr_RxDcaCoarseTTg0_RANGE  9:8
#define csr_RxDcaCoarseTTg0_BITS   1:0
#define csr_RxDcaCoarseTTg0_MSB  9
#define csr_RxDcaCoarseTTg0_LSB  8
#define csr_RxDcaCoarseTTg0_MASK 0x300u
#define csr_TxImpedanceAC_RANGE  7:0
#define csr_TxImpedanceAC_BITS   7:0
#define csr_TxImpedanceAC_MSB  7
#define csr_TxImpedanceAC_LSB  0
#define csr_TxImpedanceAC_MASK 0xffu
#define csr_TxStrenCodePUAC_RANGE  3:0
#define csr_TxStrenCodePUAC_BITS   3:0
#define csr_TxStrenCodePUAC_MSB  3
#define csr_TxStrenCodePUAC_LSB  0
#define csr_TxStrenCodePUAC_MASK 0xfu
#define csr_TxStrenCodePDAC_RANGE  7:4
#define csr_TxStrenCodePDAC_BITS   3:0
#define csr_TxStrenCodePDAC_MSB  7
#define csr_TxStrenCodePDAC_LSB  4
#define csr_TxStrenCodePDAC_MASK 0xf0u
#define csr_DllTrainParam_RANGE  7:0
#define csr_DllTrainParam_BITS   7:0
#define csr_DllTrainParam_MSB  7
#define csr_DllTrainParam_LSB  0
#define csr_DllTrainParam_MASK 0xffu
#define csr_ExtendPhdTime_RANGE  3:0
#define csr_ExtendPhdTime_BITS   3:0
#define csr_ExtendPhdTime_MSB  3
#define csr_ExtendPhdTime_LSB  0
#define csr_ExtendPhdTime_MASK 0xfu
#define csr_RxReplicaExtendPhdTime_RANGE  7:4
#define csr_RxReplicaExtendPhdTime_BITS   3:0
#define csr_RxReplicaExtendPhdTime_MSB  7
#define csr_RxReplicaExtendPhdTime_LSB  4
#define csr_RxReplicaExtendPhdTime_MASK 0xf0u
#define csr_RxOffsetSelEvenSLn1_RANGE  4:0
#define csr_RxOffsetSelEvenSLn1_BITS   4:0
#define csr_RxOffsetSelEvenSLn1_MSB  4
#define csr_RxOffsetSelEvenSLn1_LSB  0
#define csr_RxOffsetSelEvenSLn1_MASK 0x1fu
#define csr_RxDcaCtrlTTg1_RANGE  9:0
#define csr_RxDcaCtrlTTg1_BITS   9:0
#define csr_RxDcaCtrlTTg1_MSB  9
#define csr_RxDcaCtrlTTg1_LSB  0
#define csr_RxDcaCtrlTTg1_MASK 0x3ffu
#define csr_RxDcaFinePDTTg1_RANGE  3:0
#define csr_RxDcaFinePDTTg1_BITS   3:0
#define csr_RxDcaFinePDTTg1_MSB  3
#define csr_RxDcaFinePDTTg1_LSB  0
#define csr_RxDcaFinePDTTg1_MASK 0xfu
#define csr_RxDcaFinePUTTg1_RANGE  7:4
#define csr_RxDcaFinePUTTg1_BITS   3:0
#define csr_RxDcaFinePUTTg1_MSB  7
#define csr_RxDcaFinePUTTg1_LSB  4
#define csr_RxDcaFinePUTTg1_MASK 0xf0u
#define csr_RxDcaCoarseTTg1_RANGE  9:8
#define csr_RxDcaCoarseTTg1_BITS   1:0
#define csr_RxDcaCoarseTTg1_MSB  9
#define csr_RxDcaCoarseTTg1_LSB  8
#define csr_RxDcaCoarseTTg1_MASK 0x300u
#define csr_TxAcDcaCtrl0_RANGE  9:0
#define csr_TxAcDcaCtrl0_BITS   9:0
#define csr_TxAcDcaCtrl0_MSB  9
#define csr_TxAcDcaCtrl0_LSB  0
#define csr_TxAcDcaCtrl0_MASK 0x3ffu
#define csr_TxACDcaCoarse0_RANGE  1:0
#define csr_TxACDcaCoarse0_BITS   1:0
#define csr_TxACDcaCoarse0_MSB  1
#define csr_TxACDcaCoarse0_LSB  0
#define csr_TxACDcaCoarse0_MASK 0x3u
#define csr_TxACDcaFinePU0_RANGE  5:2
#define csr_TxACDcaFinePU0_BITS   3:0
#define csr_TxACDcaFinePU0_MSB  5
#define csr_TxACDcaFinePU0_LSB  2
#define csr_TxACDcaFinePU0_MASK 0x3cu
#define csr_TxACDcaFinePD0_RANGE  9:6
#define csr_TxACDcaFinePD0_BITS   3:0
#define csr_TxACDcaFinePD0_MSB  9
#define csr_TxACDcaFinePD0_LSB  6
#define csr_TxACDcaFinePD0_MASK 0x3c0u
#define csr_HwtLpCsEnA_RANGE  1:0
#define csr_HwtLpCsEnA_BITS   1:0
#define csr_HwtLpCsEnA_MSB  1
#define csr_HwtLpCsEnA_LSB  0
#define csr_HwtLpCsEnA_MASK 0x3u
#define csr_RxFifoVisibility_RANGE  7:0
#define csr_RxFifoVisibility_BITS   7:0
#define csr_RxFifoVisibility_MSB  7
#define csr_RxFifoVisibility_LSB  0
#define csr_RxFifoVisibility_MASK 0xffu
#define csr_RxFifoVisRdPtr_RANGE  6:0
#define csr_RxFifoVisRdPtr_BITS   6:0
#define csr_RxFifoVisRdPtr_MSB  6
#define csr_RxFifoVisRdPtr_LSB  0
#define csr_RxFifoVisRdPtr_MASK 0x7fu
#define csr_RxFifoVisRdEn_RANGE  7:7
#define csr_RxFifoVisRdEn_BITS   0:0
#define csr_RxFifoVisRdEn_MSB  7
#define csr_RxFifoVisRdEn_LSB  7
#define csr_RxFifoVisRdEn_MASK 0x80u
#define csr_RxOffsetSelEvenSLn2_RANGE  4:0
#define csr_RxOffsetSelEvenSLn2_BITS   4:0
#define csr_RxOffsetSelEvenSLn2_MSB  4
#define csr_RxOffsetSelEvenSLn2_LSB  0
#define csr_RxOffsetSelEvenSLn2_MASK 0x1fu
#define csr_TxAcDcaCtrl1_RANGE  9:0
#define csr_TxAcDcaCtrl1_BITS   9:0
#define csr_TxAcDcaCtrl1_MSB  9
#define csr_TxAcDcaCtrl1_LSB  0
#define csr_TxAcDcaCtrl1_MASK 0x3ffu
#define csr_TxACDcaCoarse1_RANGE  1:0
#define csr_TxACDcaCoarse1_BITS   1:0
#define csr_TxACDcaCoarse1_MSB  1
#define csr_TxACDcaCoarse1_LSB  0
#define csr_TxACDcaCoarse1_MASK 0x3u
#define csr_TxACDcaFinePU1_RANGE  5:2
#define csr_TxACDcaFinePU1_BITS   3:0
#define csr_TxACDcaFinePU1_MSB  5
#define csr_TxACDcaFinePU1_LSB  2
#define csr_TxACDcaFinePU1_MASK 0x3cu
#define csr_TxACDcaFinePD1_RANGE  9:6
#define csr_TxACDcaFinePD1_BITS   3:0
#define csr_TxACDcaFinePD1_MSB  9
#define csr_TxACDcaFinePD1_LSB  6
#define csr_TxACDcaFinePD1_MASK 0x3c0u
#define csr_HwtLpCsEnB_RANGE  1:0
#define csr_HwtLpCsEnB_BITS   1:0
#define csr_HwtLpCsEnB_MSB  1
#define csr_HwtLpCsEnB_LSB  0
#define csr_HwtLpCsEnB_MASK 0x3u
#define csr_RxFifoContents_RANGE  7:0
#define csr_RxFifoContents_BITS   7:0
#define csr_RxFifoContents_MSB  7
#define csr_RxFifoContents_LSB  0
#define csr_RxFifoContents_MASK 0xffu
#define csr_RxOffsetSelEvenSLn3_RANGE  4:0
#define csr_RxOffsetSelEvenSLn3_BITS   4:0
#define csr_RxOffsetSelEvenSLn3_MSB  4
#define csr_RxOffsetSelEvenSLn3_LSB  0
#define csr_RxOffsetSelEvenSLn3_MASK 0x1fu
#define csr_HwtLpCsEnBypass_RANGE  0:0
#define csr_HwtLpCsEnBypass_BITS   0:0
#define csr_HwtLpCsEnBypass_MSB  0
#define csr_HwtLpCsEnBypass_LSB  0
#define csr_HwtLpCsEnBypass_MASK 0x1u
#define csr_TrainingCntr_RANGE  15:0
#define csr_TrainingCntr_BITS   15:0
#define csr_TrainingCntr_MSB  15
#define csr_TrainingCntr_LSB  0
#define csr_TrainingCntr_MASK 0xffffu
#define csr_RxOffsetSelEvenSLn4_RANGE  4:0
#define csr_RxOffsetSelEvenSLn4_BITS   4:0
#define csr_RxOffsetSelEvenSLn4_MSB  4
#define csr_RxOffsetSelEvenSLn4_LSB  0
#define csr_RxOffsetSelEvenSLn4_MASK 0x1fu
#define csr_WckDiffCtl_RANGE  3:0
#define csr_WckDiffCtl_BITS   3:0
#define csr_WckDiffCtl_MSB  3
#define csr_WckDiffCtl_LSB  0
#define csr_WckDiffCtl_MASK 0xfu
#define csr_RxRsmResetWCK_RANGE  0:0
#define csr_RxRsmResetWCK_BITS   0:0
#define csr_RxRsmResetWCK_MSB  0
#define csr_RxRsmResetWCK_LSB  0
#define csr_RxRsmResetWCK_MASK 0x1u
#define csr_RxRsmCreditFifoWrInitWCK_RANGE  1:1
#define csr_RxRsmCreditFifoWrInitWCK_BITS   0:0
#define csr_RxRsmCreditFifoWrInitWCK_MSB  1
#define csr_RxRsmCreditFifoWrInitWCK_LSB  1
#define csr_RxRsmCreditFifoWrInitWCK_MASK 0x2u
#define csr_RxDqsRcvPDClkEnWCK_RANGE  2:2
#define csr_RxDqsRcvPDClkEnWCK_BITS   0:0
#define csr_RxDqsRcvPDClkEnWCK_MSB  2
#define csr_RxDqsRcvPDClkEnWCK_LSB  2
#define csr_RxDqsRcvPDClkEnWCK_MASK 0x4u
#define csr_RxDqsRcvPDClkEnTrackWCK_RANGE  3:3
#define csr_RxDqsRcvPDClkEnTrackWCK_BITS   0:0
#define csr_RxDqsRcvPDClkEnTrackWCK_MSB  3
#define csr_RxDqsRcvPDClkEnTrackWCK_LSB  3
#define csr_RxDqsRcvPDClkEnTrackWCK_MASK 0x8u
#define csr_RxOffsetSelOddSLn0_RANGE  4:0
#define csr_RxOffsetSelOddSLn0_BITS   4:0
#define csr_RxOffsetSelOddSLn0_MSB  4
#define csr_RxOffsetSelOddSLn0_LSB  0
#define csr_RxOffsetSelOddSLn0_MASK 0x1fu
#define csr_RxOffsetSelOddSLn1_RANGE  4:0
#define csr_RxOffsetSelOddSLn1_BITS   4:0
#define csr_RxOffsetSelOddSLn1_MSB  4
#define csr_RxOffsetSelOddSLn1_LSB  0
#define csr_RxOffsetSelOddSLn1_MASK 0x1fu
#define csr_HwtCtrl_RANGE  0:0
#define csr_HwtCtrl_BITS   0:0
#define csr_HwtCtrl_MSB  0
#define csr_HwtCtrl_LSB  0
#define csr_HwtCtrl_MASK 0x1u
#define csr_HwtDBIInvert_RANGE  0:0
#define csr_HwtDBIInvert_BITS   0:0
#define csr_HwtDBIInvert_MSB  0
#define csr_HwtDBIInvert_LSB  0
#define csr_HwtDBIInvert_MASK 0x1u
#define csr_PptRxClkInfo_RANGE  15:0
#define csr_PptRxClkInfo_BITS   15:0
#define csr_PptRxClkInfo_MSB  15
#define csr_PptRxClkInfo_LSB  0
#define csr_PptRxClkInfo_MASK 0xffffu
#define csr_RxOffsetSelOddSLn2_RANGE  4:0
#define csr_RxOffsetSelOddSLn2_BITS   4:0
#define csr_RxOffsetSelOddSLn2_MSB  4
#define csr_RxOffsetSelOddSLn2_LSB  0
#define csr_RxOffsetSelOddSLn2_MASK 0x1fu
#define csr_RxDigStrbDlyTg0_RANGE  11:0
#define csr_RxDigStrbDlyTg0_BITS   11:0
#define csr_RxDigStrbDlyTg0_MSB  11
#define csr_RxDigStrbDlyTg0_LSB  0
#define csr_RxDigStrbDlyTg0_MASK 0xfffu
#define csr_DllControl_RANGE  2:0
#define csr_DllControl_BITS   2:0
#define csr_DllControl_MSB  2
#define csr_DllControl_LSB  0
#define csr_DllControl_MASK 0x7u
#define csr_DllResetRelock_RANGE  0:0
#define csr_DllResetRelock_BITS   0:0
#define csr_DllResetRelock_MSB  0
#define csr_DllResetRelock_LSB  0
#define csr_DllResetRelock_MASK 0x1u
#define csr_DllResetSlave_RANGE  1:1
#define csr_DllResetSlave_BITS   0:0
#define csr_DllResetSlave_MSB  1
#define csr_DllResetSlave_LSB  1
#define csr_DllResetSlave_MASK 0x2u
#define csr_DllResetRSVD_RANGE  2:2
#define csr_DllResetRSVD_BITS   0:0
#define csr_DllResetRSVD_MSB  2
#define csr_DllResetRSVD_LSB  2
#define csr_DllResetRSVD_MASK 0x4u
#define csr_RxOffsetSelOddSLn3_RANGE  4:0
#define csr_RxOffsetSelOddSLn3_BITS   4:0
#define csr_RxOffsetSelOddSLn3_MSB  4
#define csr_RxOffsetSelOddSLn3_LSB  0
#define csr_RxOffsetSelOddSLn3_MASK 0x1fu
#define csr_RxDigStrbDlyTg1_RANGE  11:0
#define csr_RxDigStrbDlyTg1_BITS   11:0
#define csr_RxDigStrbDlyTg1_MSB  11
#define csr_RxDigStrbDlyTg1_LSB  0
#define csr_RxDigStrbDlyTg1_MASK 0xfffu
#define csr_PulseDllUpdatePhase_RANGE  7:0
#define csr_PulseDllUpdatePhase_BITS   7:0
#define csr_PulseDllUpdatePhase_MSB  7
#define csr_PulseDllUpdatePhase_LSB  0
#define csr_PulseDllUpdatePhase_MASK 0xffu
#define csr_PulseDbyteDllUpdatePhase_RANGE  0:0
#define csr_PulseDbyteDllUpdatePhase_BITS   0:0
#define csr_PulseDbyteDllUpdatePhase_MSB  0
#define csr_PulseDbyteDllUpdatePhase_LSB  0
#define csr_PulseDbyteDllUpdatePhase_MASK 0x1u
#define csr_UpdatePhaseDestReserved_RANGE  5:1
#define csr_UpdatePhaseDestReserved_BITS   4:0
#define csr_UpdatePhaseDestReserved_MSB  5
#define csr_UpdatePhaseDestReserved_LSB  1
#define csr_UpdatePhaseDestReserved_MASK 0x3eu
#define csr_TrainUpdatePhaseOnLongBubble_RANGE  6:6
#define csr_TrainUpdatePhaseOnLongBubble_BITS   0:0
#define csr_TrainUpdatePhaseOnLongBubble_MSB  6
#define csr_TrainUpdatePhaseOnLongBubble_LSB  6
#define csr_TrainUpdatePhaseOnLongBubble_MASK 0x40u
#define csr_AlwaysUpdateLcdlPhase_RANGE  7:7
#define csr_AlwaysUpdateLcdlPhase_BITS   0:0
#define csr_AlwaysUpdateLcdlPhase_MSB  7
#define csr_AlwaysUpdateLcdlPhase_LSB  7
#define csr_AlwaysUpdateLcdlPhase_MASK 0x80u
#define csr_ACPulseDllUpdatePhase_RANGE  2:0
#define csr_ACPulseDllUpdatePhase_BITS   2:0
#define csr_ACPulseDllUpdatePhase_MSB  2
#define csr_ACPulseDllUpdatePhase_LSB  0
#define csr_ACPulseDllUpdatePhase_MASK 0x7u
#define csr_ACPulseDllUpdatePhaseReserved_RANGE  0:0
#define csr_ACPulseDllUpdatePhaseReserved_BITS   0:0
#define csr_ACPulseDllUpdatePhaseReserved_MSB  0
#define csr_ACPulseDllUpdatePhaseReserved_LSB  0
#define csr_ACPulseDllUpdatePhaseReserved_MASK 0x1u
#define csr_PulseACkDllUpdatePhase_RANGE  1:1
#define csr_PulseACkDllUpdatePhase_BITS   0:0
#define csr_PulseACkDllUpdatePhase_MSB  1
#define csr_PulseACkDllUpdatePhase_LSB  1
#define csr_PulseACkDllUpdatePhase_MASK 0x2u
#define csr_PulseACaDllUpdatePhase_RANGE  2:2
#define csr_PulseACaDllUpdatePhase_BITS   0:0
#define csr_PulseACaDllUpdatePhase_MSB  2
#define csr_PulseACaDllUpdatePhase_LSB  2
#define csr_PulseACaDllUpdatePhase_MASK 0x4u
#define csr_RxOffsetSelOddSLn4_RANGE  4:0
#define csr_RxOffsetSelOddSLn4_BITS   4:0
#define csr_RxOffsetSelOddSLn4_MSB  4
#define csr_RxOffsetSelOddSLn4_LSB  0
#define csr_RxOffsetSelOddSLn4_MASK 0x1fu
#define csr_OdtImpedanceAC_RANGE  7:0
#define csr_OdtImpedanceAC_BITS   7:0
#define csr_OdtImpedanceAC_MSB  7
#define csr_OdtImpedanceAC_LSB  0
#define csr_OdtImpedanceAC_MASK 0xffu
#define csr_OdtStrenCodePUAC_RANGE  3:0
#define csr_OdtStrenCodePUAC_BITS   3:0
#define csr_OdtStrenCodePUAC_MSB  3
#define csr_OdtStrenCodePUAC_LSB  0
#define csr_OdtStrenCodePUAC_MASK 0xfu
#define csr_OdtStrenCodePDAC_RANGE  7:4
#define csr_OdtStrenCodePDAC_BITS   3:0
#define csr_OdtStrenCodePDAC_MSB  7
#define csr_OdtStrenCodePDAC_LSB  4
#define csr_OdtStrenCodePDAC_MASK 0xf0u
#define csr_TxDqDlyTg0_RANGE  9:0
#define csr_TxDqDlyTg0_BITS   9:0
#define csr_TxDqDlyTg0_MSB  9
#define csr_TxDqDlyTg0_LSB  0
#define csr_TxDqDlyTg0_MASK 0x3ffu
#define csr_HwtControlOvr_RANGE  11:0
#define csr_HwtControlOvr_BITS   11:0
#define csr_HwtControlOvr_MSB  11
#define csr_HwtControlOvr_LSB  0
#define csr_HwtControlOvr_MASK 0xfffu
#define csr_HwtCs0Ovr0_RANGE  0:0
#define csr_HwtCs0Ovr0_BITS   0:0
#define csr_HwtCs0Ovr0_MSB  0
#define csr_HwtCs0Ovr0_LSB  0
#define csr_HwtCs0Ovr0_MASK 0x1u
#define csr_HwtCs1Ovr0_RANGE  1:1
#define csr_HwtCs1Ovr0_BITS   0:0
#define csr_HwtCs1Ovr0_MSB  1
#define csr_HwtCs1Ovr0_LSB  1
#define csr_HwtCs1Ovr0_MASK 0x2u
#define csr_HwtCs2Ovr0_RANGE  2:2
#define csr_HwtCs2Ovr0_BITS   0:0
#define csr_HwtCs2Ovr0_MSB  2
#define csr_HwtCs2Ovr0_LSB  2
#define csr_HwtCs2Ovr0_MASK 0x4u
#define csr_HwtCs3Ovr0_RANGE  3:3
#define csr_HwtCs3Ovr0_BITS   0:0
#define csr_HwtCs3Ovr0_MSB  3
#define csr_HwtCs3Ovr0_LSB  3
#define csr_HwtCs3Ovr0_MASK 0x8u
#define csr_HwtCke0Ovr0_RANGE  4:4
#define csr_HwtCke0Ovr0_BITS   0:0
#define csr_HwtCke0Ovr0_MSB  4
#define csr_HwtCke0Ovr0_LSB  4
#define csr_HwtCke0Ovr0_MASK 0x10u
#define csr_HwtCke1Ovr0_RANGE  5:5
#define csr_HwtCke1Ovr0_BITS   0:0
#define csr_HwtCke1Ovr0_MSB  5
#define csr_HwtCke1Ovr0_LSB  5
#define csr_HwtCke1Ovr0_MASK 0x20u
#define csr_HwtCs0Ovr1_RANGE  6:6
#define csr_HwtCs0Ovr1_BITS   0:0
#define csr_HwtCs0Ovr1_MSB  6
#define csr_HwtCs0Ovr1_LSB  6
#define csr_HwtCs0Ovr1_MASK 0x40u
#define csr_HwtCs1Ovr1_RANGE  7:7
#define csr_HwtCs1Ovr1_BITS   0:0
#define csr_HwtCs1Ovr1_MSB  7
#define csr_HwtCs1Ovr1_LSB  7
#define csr_HwtCs1Ovr1_MASK 0x80u
#define csr_HwtCs2Ovr1_RANGE  8:8
#define csr_HwtCs2Ovr1_BITS   0:0
#define csr_HwtCs2Ovr1_MSB  8
#define csr_HwtCs2Ovr1_LSB  8
#define csr_HwtCs2Ovr1_MASK 0x100u
#define csr_HwtCs3Ovr1_RANGE  9:9
#define csr_HwtCs3Ovr1_BITS   0:0
#define csr_HwtCs3Ovr1_MSB  9
#define csr_HwtCs3Ovr1_LSB  9
#define csr_HwtCs3Ovr1_MASK 0x200u
#define csr_HwtCke0Ovr1_RANGE  10:10
#define csr_HwtCke0Ovr1_BITS   0:0
#define csr_HwtCke0Ovr1_MSB  10
#define csr_HwtCke0Ovr1_LSB  10
#define csr_HwtCke0Ovr1_MASK 0x400u
#define csr_HwtCke1Ovr1_RANGE  11:11
#define csr_HwtCke1Ovr1_BITS   0:0
#define csr_HwtCke1Ovr1_MSB  11
#define csr_HwtCke1Ovr1_LSB  11
#define csr_HwtCke1Ovr1_MASK 0x800u
#define csr_RxModeX8Sel_RANGE  0:0
#define csr_RxModeX8Sel_BITS   0:0
#define csr_RxModeX8Sel_MSB  0
#define csr_RxModeX8Sel_LSB  0
#define csr_RxModeX8Sel_MASK 0x1u
#define csr_TxDqDlyTg1_RANGE  9:0
#define csr_TxDqDlyTg1_BITS   9:0
#define csr_TxDqDlyTg1_MSB  9
#define csr_TxDqDlyTg1_LSB  0
#define csr_TxDqDlyTg1_MASK 0x3ffu
#define csr_SingleEndedMode_RANGE  3:0
#define csr_SingleEndedMode_BITS   3:0
#define csr_SingleEndedMode_MSB  3
#define csr_SingleEndedMode_LSB  0
#define csr_SingleEndedMode_MASK 0xfu
#define csr_SingleEndedModeReserved_RANGE  0:0
#define csr_SingleEndedModeReserved_BITS   0:0
#define csr_SingleEndedModeReserved_MSB  0
#define csr_SingleEndedModeReserved_LSB  0
#define csr_SingleEndedModeReserved_MASK 0x1u
#define csr_SingleEndedDQS_RANGE  1:1
#define csr_SingleEndedDQS_BITS   0:0
#define csr_SingleEndedDQS_MSB  1
#define csr_SingleEndedDQS_LSB  1
#define csr_SingleEndedDQS_MASK 0x2u
#define csr_SingleEndedWCK_RANGE  3:2
#define csr_SingleEndedWCK_BITS   1:0
#define csr_SingleEndedWCK_MSB  3
#define csr_SingleEndedWCK_LSB  2
#define csr_SingleEndedWCK_MASK 0xcu
#define csr_RxReplicaLcdlStatus_RANGE  8:0
#define csr_RxReplicaLcdlStatus_BITS   8:0
#define csr_RxReplicaLcdlStatus_MSB  8
#define csr_RxReplicaLcdlStatus_LSB  0
#define csr_RxReplicaLcdlStatus_MASK 0x1ffu
#define csr_RxReplicaLcdlFineSnapVal_RANGE  8:0
#define csr_RxReplicaLcdlFineSnapVal_BITS   8:0
#define csr_RxReplicaLcdlFineSnapVal_MSB  8
#define csr_RxReplicaLcdlFineSnapVal_LSB  0
#define csr_RxReplicaLcdlFineSnapVal_MASK 0x1ffu
#define csr_ScratchPadAC_RANGE  15:0
#define csr_ScratchPadAC_BITS   15:0
#define csr_ScratchPadAC_MSB  15
#define csr_ScratchPadAC_LSB  0
#define csr_ScratchPadAC_MASK 0xffffu
#define csr_ScratchPadDBYTE_RANGE  15:0
#define csr_ScratchPadDBYTE_BITS   15:0
#define csr_ScratchPadDBYTE_MSB  15
#define csr_ScratchPadDBYTE_LSB  0
#define csr_ScratchPadDBYTE_MASK 0xffffu
#define csr_ScratchPadDRTUB_RANGE  15:0
#define csr_ScratchPadDRTUB_BITS   15:0
#define csr_ScratchPadDRTUB_MSB  15
#define csr_ScratchPadDRTUB_LSB  0
#define csr_ScratchPadDRTUB_MASK 0xffffu
#define csr_ScratchPadINITENG_RANGE  15:0
#define csr_ScratchPadINITENG_BITS   15:0
#define csr_ScratchPadINITENG_MSB  15
#define csr_ScratchPadINITENG_LSB  0
#define csr_ScratchPadINITENG_MASK 0xffffu
#define csr_ScratchPadAPBONLY_RANGE  15:0
#define csr_ScratchPadAPBONLY_BITS   15:0
#define csr_ScratchPadAPBONLY_MSB  15
#define csr_ScratchPadAPBONLY_LSB  0
#define csr_ScratchPadAPBONLY_MASK 0xffffu
#define csr_ScratchPadMASTER_RANGE  15:0
#define csr_ScratchPadMASTER_BITS   15:0
#define csr_ScratchPadMASTER_MSB  15
#define csr_ScratchPadMASTER_LSB  0
#define csr_ScratchPadMASTER_MASK 0xffffu
#define csr_ScratchPadPPGC_RANGE  15:0
#define csr_ScratchPadPPGC_BITS   15:0
#define csr_ScratchPadPPGC_MSB  15
#define csr_ScratchPadPPGC_LSB  0
#define csr_ScratchPadPPGC_MASK 0xffffu
#define csr_ScratchPadHMAC_RANGE  15:0
#define csr_ScratchPadHMAC_BITS   15:0
#define csr_ScratchPadHMAC_MSB  15
#define csr_ScratchPadHMAC_LSB  0
#define csr_ScratchPadHMAC_MASK 0xffffu
#define csr_ScratchPadHMZCAL_RANGE  15:0
#define csr_ScratchPadHMZCAL_BITS   15:0
#define csr_ScratchPadHMZCAL_MSB  15
#define csr_ScratchPadHMZCAL_LSB  0
#define csr_ScratchPadHMZCAL_MASK 0xffffu
#define csr_ScratchPadZCAL_RANGE  15:0
#define csr_ScratchPadZCAL_BITS   15:0
#define csr_ScratchPadZCAL_MSB  15
#define csr_ScratchPadZCAL_LSB  0
#define csr_ScratchPadZCAL_MASK 0xffffu
#define csr_ScratchPadHMMAS_RANGE  15:0
#define csr_ScratchPadHMMAS_BITS   15:0
#define csr_ScratchPadHMMAS_MSB  15
#define csr_ScratchPadHMMAS_LSB  0
#define csr_ScratchPadHMMAS_MASK 0xffffu
#define csr_ScratchPadHMDBYTE_RANGE  15:0
#define csr_ScratchPadHMDBYTE_BITS   15:0
#define csr_ScratchPadHMDBYTE_MSB  15
#define csr_ScratchPadHMDBYTE_LSB  0
#define csr_ScratchPadHMDBYTE_MASK 0xffffu
#define csr_HwtControlVal_RANGE  11:0
#define csr_HwtControlVal_BITS   11:0
#define csr_HwtControlVal_MSB  11
#define csr_HwtControlVal_LSB  0
#define csr_HwtControlVal_MASK 0xfffu
#define csr_HwtCs0Val0_RANGE  0:0
#define csr_HwtCs0Val0_BITS   0:0
#define csr_HwtCs0Val0_MSB  0
#define csr_HwtCs0Val0_LSB  0
#define csr_HwtCs0Val0_MASK 0x1u
#define csr_HwtCs1Val0_RANGE  1:1
#define csr_HwtCs1Val0_BITS   0:0
#define csr_HwtCs1Val0_MSB  1
#define csr_HwtCs1Val0_LSB  1
#define csr_HwtCs1Val0_MASK 0x2u
#define csr_HwtCs2Val0_RANGE  2:2
#define csr_HwtCs2Val0_BITS   0:0
#define csr_HwtCs2Val0_MSB  2
#define csr_HwtCs2Val0_LSB  2
#define csr_HwtCs2Val0_MASK 0x4u
#define csr_HwtCs3Val0_RANGE  3:3
#define csr_HwtCs3Val0_BITS   0:0
#define csr_HwtCs3Val0_MSB  3
#define csr_HwtCs3Val0_LSB  3
#define csr_HwtCs3Val0_MASK 0x8u
#define csr_HwtCke0Val0_RANGE  4:4
#define csr_HwtCke0Val0_BITS   0:0
#define csr_HwtCke0Val0_MSB  4
#define csr_HwtCke0Val0_LSB  4
#define csr_HwtCke0Val0_MASK 0x10u
#define csr_HwtCke1Val0_RANGE  5:5
#define csr_HwtCke1Val0_BITS   0:0
#define csr_HwtCke1Val0_MSB  5
#define csr_HwtCke1Val0_LSB  5
#define csr_HwtCke1Val0_MASK 0x20u
#define csr_HwtCs0Val1_RANGE  6:6
#define csr_HwtCs0Val1_BITS   0:0
#define csr_HwtCs0Val1_MSB  6
#define csr_HwtCs0Val1_LSB  6
#define csr_HwtCs0Val1_MASK 0x40u
#define csr_HwtCs1Val1_RANGE  7:7
#define csr_HwtCs1Val1_BITS   0:0
#define csr_HwtCs1Val1_MSB  7
#define csr_HwtCs1Val1_LSB  7
#define csr_HwtCs1Val1_MASK 0x80u
#define csr_HwtCs2Val1_RANGE  8:8
#define csr_HwtCs2Val1_BITS   0:0
#define csr_HwtCs2Val1_MSB  8
#define csr_HwtCs2Val1_LSB  8
#define csr_HwtCs2Val1_MASK 0x100u
#define csr_HwtCs3Val1_RANGE  9:9
#define csr_HwtCs3Val1_BITS   0:0
#define csr_HwtCs3Val1_MSB  9
#define csr_HwtCs3Val1_LSB  9
#define csr_HwtCs3Val1_MASK 0x200u
#define csr_HwtCke0Val1_RANGE  10:10
#define csr_HwtCke0Val1_BITS   0:0
#define csr_HwtCke0Val1_MSB  10
#define csr_HwtCke0Val1_LSB  10
#define csr_HwtCke0Val1_MASK 0x400u
#define csr_HwtCke1Val1_RANGE  11:11
#define csr_HwtCke1Val1_BITS   0:0
#define csr_HwtCke1Val1_MSB  11
#define csr_HwtCke1Val1_LSB  11
#define csr_HwtCke1Val1_MASK 0x800u
#define csr_ATestMode_RANGE  7:0
#define csr_ATestMode_BITS   7:0
#define csr_ATestMode_MSB  7
#define csr_ATestMode_LSB  0
#define csr_ATestMode_MASK 0xffu
#define csr_ATestPrbsEn_RANGE  0:0
#define csr_ATestPrbsEn_BITS   0:0
#define csr_ATestPrbsEn_MSB  0
#define csr_ATestPrbsEn_LSB  0
#define csr_ATestPrbsEn_MASK 0x1u
#define csr_ATestPrbs7or15Mode_RANGE  1:1
#define csr_ATestPrbs7or15Mode_BITS   0:0
#define csr_ATestPrbs7or15Mode_MSB  1
#define csr_ATestPrbs7or15Mode_LSB  1
#define csr_ATestPrbs7or15Mode_MASK 0x2u
#define csr_ReservedATestMode42_RANGE  4:2
#define csr_ReservedATestMode42_BITS   2:0
#define csr_ReservedATestMode42_MSB  4
#define csr_ReservedATestMode42_LSB  2
#define csr_ReservedATestMode42_MASK 0x1cu
#define csr_ATestPrbsChkmode_RANGE  5:5
#define csr_ATestPrbsChkmode_BITS   0:0
#define csr_ATestPrbsChkmode_MSB  5
#define csr_ATestPrbsChkmode_LSB  5
#define csr_ATestPrbsChkmode_MASK 0x20u
#define csr_PrbsDdrMode_RANGE  6:6
#define csr_PrbsDdrMode_BITS   0:0
#define csr_PrbsDdrMode_MSB  6
#define csr_PrbsDdrMode_LSB  6
#define csr_PrbsDdrMode_MASK 0x40u
#define csr_ReservedATestMode7_RANGE  7:7
#define csr_ReservedATestMode7_BITS   0:0
#define csr_ReservedATestMode7_MSB  7
#define csr_ReservedATestMode7_LSB  7
#define csr_ReservedATestMode7_MASK 0x80u
#define csr_UcclkHclkEnables_RANGE  2:0
#define csr_UcclkHclkEnables_BITS   2:0
#define csr_UcclkHclkEnables_MSB  2
#define csr_UcclkHclkEnables_LSB  0
#define csr_UcclkHclkEnables_MASK 0x7u
#define csr_UcclkEn_RANGE  0:0
#define csr_UcclkEn_BITS   0:0
#define csr_UcclkEn_MSB  0
#define csr_UcclkEn_LSB  0
#define csr_UcclkEn_MASK 0x1u
#define csr_HclkEn_RANGE  1:1
#define csr_HclkEn_BITS   0:0
#define csr_HclkEn_MSB  1
#define csr_HclkEn_LSB  1
#define csr_HclkEn_MASK 0x2u
#define csr_UcclkFull_RANGE  2:2
#define csr_UcclkFull_BITS   0:0
#define csr_UcclkFull_MSB  2
#define csr_UcclkFull_LSB  2
#define csr_UcclkFull_MASK 0x4u
#define csr_Dq0LnSel_RANGE  3:0
#define csr_Dq0LnSel_BITS   3:0
#define csr_Dq0LnSel_MSB  3
#define csr_Dq0LnSel_LSB  0
#define csr_Dq0LnSel_MASK 0xfu
#define csr_AcCoreLoopBackMode_RANGE  0:0
#define csr_AcCoreLoopBackMode_BITS   0:0
#define csr_AcCoreLoopBackMode_MSB  0
#define csr_AcCoreLoopBackMode_LSB  0
#define csr_AcCoreLoopBackMode_MASK 0x1u
#define csr_ForceHWTClkGaterEnables_RANGE  3:0
#define csr_ForceHWTClkGaterEnables_BITS   3:0
#define csr_ForceHWTClkGaterEnables_MSB  3
#define csr_ForceHWTClkGaterEnables_LSB  0
#define csr_ForceHWTClkGaterEnables_MASK 0xfu
#define csr_ForceACSMClkEnHigh_RANGE  0:0
#define csr_ForceACSMClkEnHigh_BITS   0:0
#define csr_ForceACSMClkEnHigh_MSB  0
#define csr_ForceACSMClkEnHigh_LSB  0
#define csr_ForceACSMClkEnHigh_MASK 0x1u
#define csr_ForceACSMClkEnLow_RANGE  1:1
#define csr_ForceACSMClkEnLow_BITS   0:0
#define csr_ForceACSMClkEnLow_MSB  1
#define csr_ForceACSMClkEnLow_LSB  1
#define csr_ForceACSMClkEnLow_MASK 0x2u
#define csr_ForcePIEClkEnHigh_RANGE  2:2
#define csr_ForcePIEClkEnHigh_BITS   0:0
#define csr_ForcePIEClkEnHigh_MSB  2
#define csr_ForcePIEClkEnHigh_LSB  2
#define csr_ForcePIEClkEnHigh_MASK 0x4u
#define csr_ForcePIEClkEnLow_RANGE  3:3
#define csr_ForcePIEClkEnLow_BITS   0:0
#define csr_ForcePIEClkEnLow_MSB  3
#define csr_ForcePIEClkEnLow_LSB  3
#define csr_ForcePIEClkEnLow_MASK 0x8u
#define csr_RxDcaCtrlCTg0_RANGE  9:0
#define csr_RxDcaCtrlCTg0_BITS   9:0
#define csr_RxDcaCtrlCTg0_MSB  9
#define csr_RxDcaCtrlCTg0_LSB  0
#define csr_RxDcaCtrlCTg0_MASK 0x3ffu
#define csr_RxDcaFinePDCTg0_RANGE  3:0
#define csr_RxDcaFinePDCTg0_BITS   3:0
#define csr_RxDcaFinePDCTg0_MSB  3
#define csr_RxDcaFinePDCTg0_LSB  0
#define csr_RxDcaFinePDCTg0_MASK 0xfu
#define csr_RxDcaFinePUCTg0_RANGE  7:4
#define csr_RxDcaFinePUCTg0_BITS   3:0
#define csr_RxDcaFinePUCTg0_MSB  7
#define csr_RxDcaFinePUCTg0_LSB  4
#define csr_RxDcaFinePUCTg0_MASK 0xf0u
#define csr_RxDcaCoarseCTg0_RANGE  9:8
#define csr_RxDcaCoarseCTg0_BITS   1:0
#define csr_RxDcaCoarseCTg0_MSB  9
#define csr_RxDcaCoarseCTg0_LSB  8
#define csr_RxDcaCoarseCTg0_MASK 0x300u
#define csr_Dq1LnSel_RANGE  3:0
#define csr_Dq1LnSel_BITS   3:0
#define csr_Dq1LnSel_MSB  3
#define csr_Dq1LnSel_LSB  0
#define csr_Dq1LnSel_MASK 0xfu
#define csr_RxDcaCtrlCTg1_RANGE  9:0
#define csr_RxDcaCtrlCTg1_BITS   9:0
#define csr_RxDcaCtrlCTg1_MSB  9
#define csr_RxDcaCtrlCTg1_LSB  0
#define csr_RxDcaCtrlCTg1_MASK 0x3ffu
#define csr_RxDcaFinePDCTg1_RANGE  3:0
#define csr_RxDcaFinePDCTg1_BITS   3:0
#define csr_RxDcaFinePDCTg1_MSB  3
#define csr_RxDcaFinePDCTg1_LSB  0
#define csr_RxDcaFinePDCTg1_MASK 0xfu
#define csr_RxDcaFinePUCTg1_RANGE  7:4
#define csr_RxDcaFinePUCTg1_BITS   3:0
#define csr_RxDcaFinePUCTg1_MSB  7
#define csr_RxDcaFinePUCTg1_LSB  4
#define csr_RxDcaFinePUCTg1_MASK 0xf0u
#define csr_RxDcaCoarseCTg1_RANGE  9:8
#define csr_RxDcaCoarseCTg1_BITS   1:0
#define csr_RxDcaCoarseCTg1_MSB  9
#define csr_RxDcaCoarseCTg1_LSB  8
#define csr_RxDcaCoarseCTg1_MASK 0x300u
#define csr_Dq2LnSel_RANGE  3:0
#define csr_Dq2LnSel_BITS   3:0
#define csr_Dq2LnSel_MSB  3
#define csr_Dq2LnSel_LSB  0
#define csr_Dq2LnSel_MASK 0xfu
#define csr_ArcEccIndications_RANGE  1:0
#define csr_ArcEccIndications_BITS   1:0
#define csr_ArcEccIndications_MSB  1
#define csr_ArcEccIndications_LSB  0
#define csr_ArcEccIndications_MASK 0x3u
#define csr_ArcDccmDbError_RANGE  0:0
#define csr_ArcDccmDbError_BITS   0:0
#define csr_ArcDccmDbError_MSB  0
#define csr_ArcDccmDbError_LSB  0
#define csr_ArcDccmDbError_MASK 0x1u
#define csr_ArcIccmDbError_RANGE  1:1
#define csr_ArcIccmDbError_BITS   0:0
#define csr_ArcIccmDbError_MSB  1
#define csr_ArcIccmDbError_LSB  1
#define csr_ArcIccmDbError_MASK 0x2u
#define csr_RxAcAttenCtrlLn0_RANGE  3:0
#define csr_RxAcAttenCtrlLn0_BITS   3:0
#define csr_RxAcAttenCtrlLn0_MSB  3
#define csr_RxAcAttenCtrlLn0_LSB  0
#define csr_RxAcAttenCtrlLn0_MASK 0xfu
#define csr_Dq3LnSel_RANGE  3:0
#define csr_Dq3LnSel_BITS   3:0
#define csr_Dq3LnSel_MSB  3
#define csr_Dq3LnSel_LSB  0
#define csr_Dq3LnSel_MASK 0xfu
#define csr_ArcIccmSbErrCtr_RANGE  15:0
#define csr_ArcIccmSbErrCtr_BITS   15:0
#define csr_ArcIccmSbErrCtr_MSB  15
#define csr_ArcIccmSbErrCtr_LSB  0
#define csr_ArcIccmSbErrCtr_MASK 0xffffu
#define csr_RxAcAttenCtrlLn1_RANGE  3:0
#define csr_RxAcAttenCtrlLn1_BITS   3:0
#define csr_RxAcAttenCtrlLn1_MSB  3
#define csr_RxAcAttenCtrlLn1_LSB  0
#define csr_RxAcAttenCtrlLn1_MASK 0xfu
#define csr_LcdlTstPhase_RANGE  8:0
#define csr_LcdlTstPhase_BITS   8:0
#define csr_LcdlTstPhase_MSB  8
#define csr_LcdlTstPhase_LSB  0
#define csr_LcdlTstPhase_MASK 0x1ffu
#define csr_LcdlTstCtrl_RANGE  1:0
#define csr_LcdlTstCtrl_BITS   1:0
#define csr_LcdlTstCtrl_MSB  1
#define csr_LcdlTstCtrl_LSB  0
#define csr_LcdlTstCtrl_MASK 0x3u
#define csr_DlyTestEn_RANGE  0:0
#define csr_DlyTestEn_BITS   0:0
#define csr_DlyTestEn_MSB  0
#define csr_DlyTestEn_LSB  0
#define csr_DlyTestEn_MASK 0x1u
#define csr_LcdlTstPhaseUpdate_RANGE  1:1
#define csr_LcdlTstPhaseUpdate_BITS   0:0
#define csr_LcdlTstPhaseUpdate_MSB  1
#define csr_LcdlTstPhaseUpdate_LSB  1
#define csr_LcdlTstPhaseUpdate_MASK 0x2u
#define csr_Dq4LnSel_RANGE  3:0
#define csr_Dq4LnSel_BITS   3:0
#define csr_Dq4LnSel_MSB  3
#define csr_Dq4LnSel_LSB  0
#define csr_Dq4LnSel_MASK 0xfu
#define csr_ArcDccmSbErrCtr_RANGE  15:0
#define csr_ArcDccmSbErrCtr_BITS   15:0
#define csr_ArcDccmSbErrCtr_MSB  15
#define csr_ArcDccmSbErrCtr_LSB  0
#define csr_ArcDccmSbErrCtr_MASK 0xffffu
#define csr_Dq5LnSel_RANGE  3:0
#define csr_Dq5LnSel_BITS   3:0
#define csr_Dq5LnSel_MSB  3
#define csr_Dq5LnSel_LSB  0
#define csr_Dq5LnSel_MASK 0xfu
#define csr_ArcSbCtrEnables_RANGE  1:0
#define csr_ArcSbCtrEnables_BITS   1:0
#define csr_ArcSbCtrEnables_MSB  1
#define csr_ArcSbCtrEnables_LSB  0
#define csr_ArcSbCtrEnables_MASK 0x3u
#define csr_ArcIccmSbCtrEn_RANGE  0:0
#define csr_ArcIccmSbCtrEn_BITS   0:0
#define csr_ArcIccmSbCtrEn_MSB  0
#define csr_ArcIccmSbCtrEn_LSB  0
#define csr_ArcIccmSbCtrEn_MASK 0x1u
#define csr_ArcDccmSbCtrEn_RANGE  1:1
#define csr_ArcDccmSbCtrEn_BITS   0:0
#define csr_ArcDccmSbCtrEn_MSB  1
#define csr_ArcDccmSbCtrEn_LSB  1
#define csr_ArcDccmSbCtrEn_MASK 0x2u
#define csr_RxReplicaLcdlDbgCntl2_RANGE  2:0
#define csr_RxReplicaLcdlDbgCntl2_BITS   2:0
#define csr_RxReplicaLcdlDbgCntl2_MSB  2
#define csr_RxReplicaLcdlDbgCntl2_LSB  0
#define csr_RxReplicaLcdlDbgCntl2_MASK 0x7u
#define csr_RxReplicaLcdlStickyUnlockThreshold_RANGE  2:0
#define csr_RxReplicaLcdlStickyUnlockThreshold_BITS   2:0
#define csr_RxReplicaLcdlStickyUnlockThreshold_MSB  2
#define csr_RxReplicaLcdlStickyUnlockThreshold_LSB  0
#define csr_RxReplicaLcdlStickyUnlockThreshold_MASK 0x7u
#define csr_RtrnModeMask1_RANGE  15:0
#define csr_RtrnModeMask1_BITS   15:0
#define csr_RtrnModeMask1_MSB  15
#define csr_RtrnModeMask1_LSB  0
#define csr_RtrnModeMask1_MASK 0xffffu
#define csr_Dq6LnSel_RANGE  3:0
#define csr_Dq6LnSel_BITS   3:0
#define csr_Dq6LnSel_MSB  3
#define csr_Dq6LnSel_LSB  0
#define csr_Dq6LnSel_MASK 0xfu
#define csr_AcDigStrobeGenSel_RANGE  0:0
#define csr_AcDigStrobeGenSel_BITS   0:0
#define csr_AcDigStrobeGenSel_MSB  0
#define csr_AcDigStrobeGenSel_LSB  0
#define csr_AcDigStrobeGenSel_MASK 0x1u
#define csr_ArcPmuEccCtl_RANGE  4:0
#define csr_ArcPmuEccCtl_BITS   4:0
#define csr_ArcPmuEccCtl_MSB  4
#define csr_ArcPmuEccCtl_LSB  0
#define csr_ArcPmuEccCtl_MASK 0x1fu
#define csr_RtrnModeMask1s1_RANGE  15:0
#define csr_RtrnModeMask1s1_BITS   15:0
#define csr_RtrnModeMask1s1_MSB  15
#define csr_RtrnModeMask1s1_LSB  0
#define csr_RtrnModeMask1s1_MASK 0xffffu
#define csr_Dq7LnSel_RANGE  3:0
#define csr_Dq7LnSel_BITS   3:0
#define csr_Dq7LnSel_MSB  3
#define csr_Dq7LnSel_LSB  0
#define csr_Dq7LnSel_MASK 0xfu
#define csr_AcDigStrobePat_RANGE  3:0
#define csr_AcDigStrobePat_BITS   3:0
#define csr_AcDigStrobePat_MSB  3
#define csr_AcDigStrobePat_LSB  0
#define csr_AcDigStrobePat_MASK 0xfu
#define csr_HMRxReplicaLcdlSeed_RANGE  15:0
#define csr_HMRxReplicaLcdlSeed_BITS   15:0
#define csr_HMRxReplicaLcdlSeed_MSB  15
#define csr_HMRxReplicaLcdlSeed_LSB  0
#define csr_HMRxReplicaLcdlSeed_MASK 0xffffu
#define csr_RxReplicaLcdlSeed_RANGE  8:0
#define csr_RxReplicaLcdlSeed_BITS   8:0
#define csr_RxReplicaLcdlSeed_MSB  8
#define csr_RxReplicaLcdlSeed_LSB  0
#define csr_RxReplicaLcdlSeed_MASK 0x1ffu
#define csr_RxReplicaCalModeIs1UI_RANGE  9:9
#define csr_RxReplicaCalModeIs1UI_BITS   0:0
#define csr_RxReplicaCalModeIs1UI_MSB  9
#define csr_RxReplicaCalModeIs1UI_LSB  9
#define csr_RxReplicaCalModeIs1UI_MASK 0x200u
#define csr_RxReplicaCalForceSeed2Scaler_RANGE  10:10
#define csr_RxReplicaCalForceSeed2Scaler_BITS   0:0
#define csr_RxReplicaCalForceSeed2Scaler_MSB  10
#define csr_RxReplicaCalForceSeed2Scaler_LSB  10
#define csr_RxReplicaCalForceSeed2Scaler_MASK 0x400u
#define csr_RxReplicaLcdlCalDelta_RANGE  15:11
#define csr_RxReplicaLcdlCalDelta_BITS   4:0
#define csr_RxReplicaLcdlCalDelta_MSB  15
#define csr_RxReplicaLcdlCalDelta_LSB  11
#define csr_RxReplicaLcdlCalDelta_MASK 0xf800u
#define csr_Dq8LnSel_RANGE  3:0
#define csr_Dq8LnSel_BITS   3:0
#define csr_Dq8LnSel_MSB  3
#define csr_Dq8LnSel_LSB  0
#define csr_Dq8LnSel_MASK 0xfu
#define csr_AcOdtEn_RANGE  9:0
#define csr_AcOdtEn_BITS   9:0
#define csr_AcOdtEn_MSB  9
#define csr_AcOdtEn_LSB  0
#define csr_AcOdtEn_MASK 0x3ffu
#define csr_RxReplicaLcdlCalPhase_RANGE  8:0
#define csr_RxReplicaLcdlCalPhase_BITS   8:0
#define csr_RxReplicaLcdlCalPhase_MSB  8
#define csr_RxReplicaLcdlCalPhase_LSB  0
#define csr_RxReplicaLcdlCalPhase_MASK 0x1ffu
#define csr_StartDCCMClear_RANGE  0:0
#define csr_StartDCCMClear_BITS   0:0
#define csr_StartDCCMClear_MSB  0
#define csr_StartDCCMClear_LSB  0
#define csr_StartDCCMClear_MASK 0x1u
#define csr_AsyncDbyteTxMode_RANGE  12:0
#define csr_AsyncDbyteTxMode_BITS   12:0
#define csr_AsyncDbyteTxMode_MSB  12
#define csr_AsyncDbyteTxMode_LSB  0
#define csr_AsyncDbyteTxMode_MASK 0x1fffu
#define csr_AcRxStrobeEnPat_RANGE  3:0
#define csr_AcRxStrobeEnPat_BITS   3:0
#define csr_AcRxStrobeEnPat_MSB  3
#define csr_AcRxStrobeEnPat_LSB  0
#define csr_AcRxStrobeEnPat_MASK 0xfu
#define csr_RxReplicaLcdlCalCtrl_RANGE  7:0
#define csr_RxReplicaLcdlCalCtrl_BITS   7:0
#define csr_RxReplicaLcdlCalCtrl_MSB  7
#define csr_RxReplicaLcdlCalCtrl_LSB  0
#define csr_RxReplicaLcdlCalCtrl_MASK 0xffu
#define csr_RxReplicaLcdlCalMode_RANGE  0:0
#define csr_RxReplicaLcdlCalMode_BITS   0:0
#define csr_RxReplicaLcdlCalMode_MSB  0
#define csr_RxReplicaLcdlCalMode_LSB  0
#define csr_RxReplicaLcdlCalMode_MASK 0x1u
#define csr_RxReplicaLcdlCalRsvd01_RANGE  1:1
#define csr_RxReplicaLcdlCalRsvd01_BITS   0:0
#define csr_RxReplicaLcdlCalRsvd01_MSB  1
#define csr_RxReplicaLcdlCalRsvd01_LSB  1
#define csr_RxReplicaLcdlCalRsvd01_MASK 0x2u
#define csr_RxReplicaLcdlCalEn_RANGE  2:2
#define csr_RxReplicaLcdlCalEn_BITS   0:0
#define csr_RxReplicaLcdlCalEn_MSB  2
#define csr_RxReplicaLcdlCalEn_LSB  2
#define csr_RxReplicaLcdlCalEn_MASK 0x4u
#define csr_RxReplicaLcdlCalPhaseUpdate_RANGE  3:3
#define csr_RxReplicaLcdlCalPhaseUpdate_BITS   0:0
#define csr_RxReplicaLcdlCalPhaseUpdate_MSB  3
#define csr_RxReplicaLcdlCalPhaseUpdate_LSB  3
#define csr_RxReplicaLcdlCalPhaseUpdate_MASK 0x8u
#define csr_RxReplicaLcdlCalClkEn_RANGE  4:4
#define csr_RxReplicaLcdlCalClkEn_BITS   0:0
#define csr_RxReplicaLcdlCalClkEn_MSB  4
#define csr_RxReplicaLcdlCalClkEn_LSB  4
#define csr_RxReplicaLcdlCalClkEn_MASK 0x10u
#define csr_RxReplicaLcdlCalSampEn_RANGE  5:5
#define csr_RxReplicaLcdlCalSampEn_BITS   0:0
#define csr_RxReplicaLcdlCalSampEn_MSB  5
#define csr_RxReplicaLcdlCalSampEn_LSB  5
#define csr_RxReplicaLcdlCalSampEn_MASK 0x20u
#define csr_RxReplicaLcdlCalSlowClkEn_RANGE  6:6
#define csr_RxReplicaLcdlCalSlowClkEn_BITS   0:0
#define csr_RxReplicaLcdlCalSlowClkEn_MSB  6
#define csr_RxReplicaLcdlCalSlowClkEn_LSB  6
#define csr_RxReplicaLcdlCalSlowClkEn_MASK 0x40u
#define csr_RxReplicaLcdlCalCtrlForceSeed_RANGE  7:7
#define csr_RxReplicaLcdlCalCtrlForceSeed_BITS   0:0
#define csr_RxReplicaLcdlCalCtrlForceSeed_MSB  7
#define csr_RxReplicaLcdlCalCtrlForceSeed_LSB  7
#define csr_RxReplicaLcdlCalCtrlForceSeed_MASK 0x80u
#define csr_DCCMClearRunning_RANGE  0:0
#define csr_DCCMClearRunning_BITS   0:0
#define csr_DCCMClearRunning_MSB  0
#define csr_DCCMClearRunning_LSB  0
#define csr_DCCMClearRunning_MASK 0x1u
#define csr_AsyncDbyteRxMode_RANGE  10:0
#define csr_AsyncDbyteRxMode_BITS   10:0
#define csr_AsyncDbyteRxMode_MSB  10
#define csr_AsyncDbyteRxMode_LSB  0
#define csr_AsyncDbyteRxMode_MASK 0x7ffu
#define csr_ACSMNopAddr_RANGE  6:0
#define csr_ACSMNopAddr_BITS   6:0
#define csr_ACSMNopAddr_MSB  6
#define csr_ACSMNopAddr_LSB  0
#define csr_ACSMNopAddr_MASK 0x7fu
#define csr_AcsmStopAddrXlatVal0_RANGE  9:0
#define csr_AcsmStopAddrXlatVal0_BITS   9:0
#define csr_AcsmStopAddrXlatVal0_MSB  9
#define csr_AcsmStopAddrXlatVal0_LSB  0
#define csr_AcsmStopAddrXlatVal0_MASK 0x3ffu
#define csr_PState_RANGE  2:0
#define csr_PState_BITS   2:0
#define csr_PState_MSB  2
#define csr_PState_LSB  0
#define csr_PState_MASK 0x7u
#define csr_AsyncDbyteTxEn_RANGE  12:0
#define csr_AsyncDbyteTxEn_BITS   12:0
#define csr_AsyncDbyteTxEn_MSB  12
#define csr_AsyncDbyteTxEn_LSB  0
#define csr_AsyncDbyteTxEn_MASK 0x1fffu
#define csr_AcsmStopAddrXlatVal1_RANGE  9:0
#define csr_AcsmStopAddrXlatVal1_BITS   9:0
#define csr_AcsmStopAddrXlatVal1_MSB  9
#define csr_AcsmStopAddrXlatVal1_LSB  0
#define csr_AcsmStopAddrXlatVal1_MASK 0x3ffu
#define csr_AsyncDbyteTxData_RANGE  12:0
#define csr_AsyncDbyteTxData_BITS   12:0
#define csr_AsyncDbyteTxData_MSB  12
#define csr_AsyncDbyteTxData_LSB  0
#define csr_AsyncDbyteTxData_MASK 0x1fffu
#define csr_AcsmStopAddrXlatVal2_RANGE  9:0
#define csr_AcsmStopAddrXlatVal2_BITS   9:0
#define csr_AcsmStopAddrXlatVal2_MSB  9
#define csr_AcsmStopAddrXlatVal2_LSB  0
#define csr_AcsmStopAddrXlatVal2_MASK 0x3ffu
#define csr_AsyncDbyteRxData_RANGE  12:0
#define csr_AsyncDbyteRxData_BITS   12:0
#define csr_AsyncDbyteRxData_MSB  12
#define csr_AsyncDbyteRxData_LSB  0
#define csr_AsyncDbyteRxData_MASK 0x1fffu
#define csr_TxDiffDcaMode_RANGE  0:0
#define csr_TxDiffDcaMode_BITS   0:0
#define csr_TxDiffDcaMode_MSB  0
#define csr_TxDiffDcaMode_LSB  0
#define csr_TxDiffDcaMode_MASK 0x1u
#define csr_AcsmStopAddrXlatVal3_RANGE  9:0
#define csr_AcsmStopAddrXlatVal3_BITS   9:0
#define csr_AcsmStopAddrXlatVal3_MSB  9
#define csr_AcsmStopAddrXlatVal3_LSB  0
#define csr_AcsmStopAddrXlatVal3_MASK 0x3ffu
#define csr_SelDbCurDlyTmngInfo_RANGE  7:0
#define csr_SelDbCurDlyTmngInfo_BITS   7:0
#define csr_SelDbCurDlyTmngInfo_MSB  7
#define csr_SelDbCurDlyTmngInfo_LSB  0
#define csr_SelDbCurDlyTmngInfo_MASK 0xffu
#define csr_SelDbCDTI_RANGE  5:0
#define csr_SelDbCDTI_BITS   5:0
#define csr_SelDbCDTI_MSB  5
#define csr_SelDbCDTI_LSB  0
#define csr_SelDbCDTI_MASK 0x3fu
#define csr_FreezeSelDbCDTI_RANGE  6:6
#define csr_FreezeSelDbCDTI_BITS   0:0
#define csr_FreezeSelDbCDTI_MSB  6
#define csr_FreezeSelDbCDTI_LSB  6
#define csr_FreezeSelDbCDTI_MASK 0x40u
#define csr_FreezeAllDbCDTI_RANGE  7:7
#define csr_FreezeAllDbCDTI_BITS   0:0
#define csr_FreezeAllDbCDTI_MSB  7
#define csr_FreezeAllDbCDTI_LSB  7
#define csr_FreezeAllDbCDTI_MASK 0x80u
#define csr_AcsmStopAddrXlatVal4_RANGE  9:0
#define csr_AcsmStopAddrXlatVal4_BITS   9:0
#define csr_AcsmStopAddrXlatVal4_MSB  9
#define csr_AcsmStopAddrXlatVal4_LSB  0
#define csr_AcsmStopAddrXlatVal4_MASK 0x3ffu
#define csr_ATxDlySelect_RANGE  1:0
#define csr_ATxDlySelect_BITS   1:0
#define csr_ATxDlySelect_MSB  1
#define csr_ATxDlySelect_LSB  0
#define csr_ATxDlySelect_MASK 0x3u
#define csr_AcsmStopAddrXlatVal5_RANGE  9:0
#define csr_AcsmStopAddrXlatVal5_BITS   9:0
#define csr_AcsmStopAddrXlatVal5_MSB  9
#define csr_AcsmStopAddrXlatVal5_LSB  0
#define csr_AcsmStopAddrXlatVal5_MASK 0x3ffu
#define csr_MapCA0toDfi_RANGE  3:0
#define csr_MapCA0toDfi_BITS   3:0
#define csr_MapCA0toDfi_MSB  3
#define csr_MapCA0toDfi_LSB  0
#define csr_MapCA0toDfi_MASK 0xfu
#define csr_AcsmStopAddrXlatVal6_RANGE  9:0
#define csr_AcsmStopAddrXlatVal6_BITS   9:0
#define csr_AcsmStopAddrXlatVal6_MSB  9
#define csr_AcsmStopAddrXlatVal6_LSB  0
#define csr_AcsmStopAddrXlatVal6_MASK 0x3ffu
#define csr_MapCA1toDfi_RANGE  3:0
#define csr_MapCA1toDfi_BITS   3:0
#define csr_MapCA1toDfi_MSB  3
#define csr_MapCA1toDfi_LSB  0
#define csr_MapCA1toDfi_MASK 0xfu
#define csr_DxCoreLoopBackMode_RANGE  0:0
#define csr_DxCoreLoopBackMode_BITS   0:0
#define csr_DxCoreLoopBackMode_MSB  0
#define csr_DxCoreLoopBackMode_LSB  0
#define csr_DxCoreLoopBackMode_MASK 0x1u
#define csr_PclkDCALcdlCalCtrl_RANGE  7:0
#define csr_PclkDCALcdlCalCtrl_BITS   7:0
#define csr_PclkDCALcdlCalCtrl_MSB  7
#define csr_PclkDCALcdlCalCtrl_LSB  0
#define csr_PclkDCALcdlCalCtrl_MASK 0xffu
#define csr_PclkDCAUseCSRForCalCtrl_RANGE  0:0
#define csr_PclkDCAUseCSRForCalCtrl_BITS   0:0
#define csr_PclkDCAUseCSRForCalCtrl_MSB  0
#define csr_PclkDCAUseCSRForCalCtrl_LSB  0
#define csr_PclkDCAUseCSRForCalCtrl_MASK 0x1u
#define csr_PclkDCALcdlCalMode_RANGE  1:1
#define csr_PclkDCALcdlCalMode_BITS   0:0
#define csr_PclkDCALcdlCalMode_MSB  1
#define csr_PclkDCALcdlCalMode_LSB  1
#define csr_PclkDCALcdlCalMode_MASK 0x2u
#define csr_PclkDCALcdlCalEn_RANGE  2:2
#define csr_PclkDCALcdlCalEn_BITS   0:0
#define csr_PclkDCALcdlCalEn_MSB  2
#define csr_PclkDCALcdlCalEn_LSB  2
#define csr_PclkDCALcdlCalEn_MASK 0x4u
#define csr_PclkDCALcdlCalPhaseUpdate_RANGE  3:3
#define csr_PclkDCALcdlCalPhaseUpdate_BITS   0:0
#define csr_PclkDCALcdlCalPhaseUpdate_MSB  3
#define csr_PclkDCALcdlCalPhaseUpdate_LSB  3
#define csr_PclkDCALcdlCalPhaseUpdate_MASK 0x8u
#define csr_PclkDCALcdlCalClkEn_RANGE  4:4
#define csr_PclkDCALcdlCalClkEn_BITS   0:0
#define csr_PclkDCALcdlCalClkEn_MSB  4
#define csr_PclkDCALcdlCalClkEn_LSB  4
#define csr_PclkDCALcdlCalClkEn_MASK 0x10u
#define csr_PclkDCALcdlCalSampEn_RANGE  5:5
#define csr_PclkDCALcdlCalSampEn_BITS   0:0
#define csr_PclkDCALcdlCalSampEn_MSB  5
#define csr_PclkDCALcdlCalSampEn_LSB  5
#define csr_PclkDCALcdlCalSampEn_MASK 0x20u
#define csr_PclkDCALcdlResetRelock_RANGE  6:6
#define csr_PclkDCALcdlResetRelock_BITS   0:0
#define csr_PclkDCALcdlResetRelock_MSB  6
#define csr_PclkDCALcdlResetRelock_LSB  6
#define csr_PclkDCALcdlResetRelock_MASK 0x40u
#define csr_PclkDCALcdlStopCal_RANGE  7:7
#define csr_PclkDCALcdlStopCal_BITS   0:0
#define csr_PclkDCALcdlStopCal_MSB  7
#define csr_PclkDCALcdlStopCal_LSB  7
#define csr_PclkDCALcdlStopCal_MASK 0x80u
#define csr_AcsmStopAddrXlatVal7_RANGE  9:0
#define csr_AcsmStopAddrXlatVal7_BITS   9:0
#define csr_AcsmStopAddrXlatVal7_MSB  9
#define csr_AcsmStopAddrXlatVal7_LSB  0
#define csr_AcsmStopAddrXlatVal7_MASK 0x3ffu
#define csr_DlyTestCntRingOscSelDX_RANGE  2:0
#define csr_DlyTestCntRingOscSelDX_BITS   2:0
#define csr_DlyTestCntRingOscSelDX_MSB  2
#define csr_DlyTestCntRingOscSelDX_LSB  0
#define csr_DlyTestCntRingOscSelDX_MASK 0x7u
#define csr_DlyTestCntRingOscSelACX_RANGE  0:0
#define csr_DlyTestCntRingOscSelACX_BITS   0:0
#define csr_DlyTestCntRingOscSelACX_MSB  0
#define csr_DlyTestCntRingOscSelACX_LSB  0
#define csr_DlyTestCntRingOscSelACX_MASK 0x1u
#define csr_MapCA2toDfi_RANGE  3:0
#define csr_MapCA2toDfi_BITS   3:0
#define csr_MapCA2toDfi_MSB  3
#define csr_MapCA2toDfi_LSB  0
#define csr_MapCA2toDfi_MASK 0xfu
#define csr_DxLoopBackEn_RANGE  0:0
#define csr_DxLoopBackEn_BITS   0:0
#define csr_DxLoopBackEn_MSB  0
#define csr_DxLoopBackEn_LSB  0
#define csr_DxLoopBackEn_MASK 0x1u
#define csr_AcsmStopAddrXlatVal8_RANGE  9:0
#define csr_AcsmStopAddrXlatVal8_BITS   9:0
#define csr_AcsmStopAddrXlatVal8_MSB  9
#define csr_AcsmStopAddrXlatVal8_LSB  0
#define csr_AcsmStopAddrXlatVal8_MASK 0x3ffu
#define csr_MapCA3toDfi_RANGE  3:0
#define csr_MapCA3toDfi_BITS   3:0
#define csr_MapCA3toDfi_MSB  3
#define csr_MapCA3toDfi_LSB  0
#define csr_MapCA3toDfi_MASK 0xfu
#define csr_AcsmStopAddrXlatVal9_RANGE  9:0
#define csr_AcsmStopAddrXlatVal9_BITS   9:0
#define csr_AcsmStopAddrXlatVal9_MSB  9
#define csr_AcsmStopAddrXlatVal9_LSB  0
#define csr_AcsmStopAddrXlatVal9_MASK 0x3ffu
#define csr_MapCA4toDfi_RANGE  3:0
#define csr_MapCA4toDfi_BITS   3:0
#define csr_MapCA4toDfi_MSB  3
#define csr_MapCA4toDfi_LSB  0
#define csr_MapCA4toDfi_MASK 0xfu
#define csr_DxDigStrobeGenSel_RANGE  0:0
#define csr_DxDigStrobeGenSel_BITS   0:0
#define csr_DxDigStrobeGenSel_MSB  0
#define csr_DxDigStrobeGenSel_LSB  0
#define csr_DxDigStrobeGenSel_MASK 0x1u
#define csr_AcsmStopAddrXlatVal10_RANGE  9:0
#define csr_AcsmStopAddrXlatVal10_BITS   9:0
#define csr_AcsmStopAddrXlatVal10_MSB  9
#define csr_AcsmStopAddrXlatVal10_LSB  0
#define csr_AcsmStopAddrXlatVal10_MASK 0x3ffu
#define csr_MapCA5toDfi_RANGE  3:0
#define csr_MapCA5toDfi_BITS   3:0
#define csr_MapCA5toDfi_MSB  3
#define csr_MapCA5toDfi_LSB  0
#define csr_MapCA5toDfi_MASK 0xfu
#define csr_DxDigStrobePat_RANGE  7:0
#define csr_DxDigStrobePat_BITS   7:0
#define csr_DxDigStrobePat_MSB  7
#define csr_DxDigStrobePat_LSB  0
#define csr_DxDigStrobePat_MASK 0xffu
#define csr_AcsmStopAddrXlatVal11_RANGE  9:0
#define csr_AcsmStopAddrXlatVal11_BITS   9:0
#define csr_AcsmStopAddrXlatVal11_MSB  9
#define csr_AcsmStopAddrXlatVal11_LSB  0
#define csr_AcsmStopAddrXlatVal11_MASK 0x3ffu
#define csr_MapCA6toDfi_RANGE  3:0
#define csr_MapCA6toDfi_BITS   3:0
#define csr_MapCA6toDfi_MSB  3
#define csr_MapCA6toDfi_LSB  0
#define csr_MapCA6toDfi_MASK 0xfu
#define csr_DxRxStrobeEnPatWck_RANGE  7:0
#define csr_DxRxStrobeEnPatWck_BITS   7:0
#define csr_DxRxStrobeEnPatWck_MSB  7
#define csr_DxRxStrobeEnPatWck_LSB  0
#define csr_DxRxStrobeEnPatWck_MASK 0xffu
#define csr_AcsmStopAddrXlatVal12_RANGE  9:0
#define csr_AcsmStopAddrXlatVal12_BITS   9:0
#define csr_AcsmStopAddrXlatVal12_MSB  9
#define csr_AcsmStopAddrXlatVal12_LSB  0
#define csr_AcsmStopAddrXlatVal12_MASK 0x3ffu
#define csr_DxOdtEn_RANGE  10:0
#define csr_DxOdtEn_BITS   10:0
#define csr_DxOdtEn_MSB  10
#define csr_DxOdtEn_LSB  0
#define csr_DxOdtEn_MASK 0x7ffu
#define csr_OdtEnDq_RANGE  8:0
#define csr_OdtEnDq_BITS   8:0
#define csr_OdtEnDq_MSB  8
#define csr_OdtEnDq_LSB  0
#define csr_OdtEnDq_MASK 0x1ffu
#define csr_OdtEnDqs_RANGE  9:9
#define csr_OdtEnDqs_BITS   0:0
#define csr_OdtEnDqs_MSB  9
#define csr_OdtEnDqs_LSB  9
#define csr_OdtEnDqs_MASK 0x200u
#define csr_OdtEnWck_RANGE  10:10
#define csr_OdtEnWck_BITS   0:0
#define csr_OdtEnWck_MSB  10
#define csr_OdtEnWck_LSB  10
#define csr_OdtEnWck_MASK 0x400u
#define csr_AcsmStopAddrXlatVal13_RANGE  9:0
#define csr_AcsmStopAddrXlatVal13_BITS   9:0
#define csr_AcsmStopAddrXlatVal13_MSB  9
#define csr_AcsmStopAddrXlatVal13_LSB  0
#define csr_AcsmStopAddrXlatVal13_MASK 0x3ffu
#define csr_DxPDsampleDIFF_RANGE  3:0
#define csr_DxPDsampleDIFF_BITS   3:0
#define csr_DxPDsampleDIFF_MSB  3
#define csr_DxPDsampleDIFF_LSB  0
#define csr_DxPDsampleDIFF_MASK 0xfu
#define csr_DQSPDsampleT_RANGE  0:0
#define csr_DQSPDsampleT_BITS   0:0
#define csr_DQSPDsampleT_MSB  0
#define csr_DQSPDsampleT_LSB  0
#define csr_DQSPDsampleT_MASK 0x1u
#define csr_DQSPDsampleC_RANGE  1:1
#define csr_DQSPDsampleC_BITS   0:0
#define csr_DQSPDsampleC_MSB  1
#define csr_DQSPDsampleC_LSB  1
#define csr_DQSPDsampleC_MASK 0x2u
#define csr_WCKPDsampleT_RANGE  2:2
#define csr_WCKPDsampleT_BITS   0:0
#define csr_WCKPDsampleT_MSB  2
#define csr_WCKPDsampleT_LSB  2
#define csr_WCKPDsampleT_MASK 0x4u
#define csr_WCKPDsampleC_RANGE  3:3
#define csr_WCKPDsampleC_BITS   0:0
#define csr_WCKPDsampleC_MSB  3
#define csr_WCKPDsampleC_LSB  3
#define csr_WCKPDsampleC_MASK 0x8u
#define csr_AcsmStopAddrXlatVal14_RANGE  9:0
#define csr_AcsmStopAddrXlatVal14_BITS   9:0
#define csr_AcsmStopAddrXlatVal14_MSB  9
#define csr_AcsmStopAddrXlatVal14_LSB  0
#define csr_AcsmStopAddrXlatVal14_MASK 0x3ffu
#define csr_MicroReset_RANGE  3:0
#define csr_MicroReset_BITS   3:0
#define csr_MicroReset_MSB  3
#define csr_MicroReset_LSB  0
#define csr_MicroReset_MASK 0xfu
#define csr_StallToMicro_RANGE  0:0
#define csr_StallToMicro_BITS   0:0
#define csr_StallToMicro_MSB  0
#define csr_StallToMicro_LSB  0
#define csr_StallToMicro_MASK 0x1u
#define csr_TestWakeup_RANGE  1:1
#define csr_TestWakeup_BITS   0:0
#define csr_TestWakeup_MSB  1
#define csr_TestWakeup_LSB  1
#define csr_TestWakeup_MASK 0x2u
#define csr_RSVDMicro_RANGE  2:2
#define csr_RSVDMicro_BITS   0:0
#define csr_RSVDMicro_MSB  2
#define csr_RSVDMicro_LSB  2
#define csr_RSVDMicro_MASK 0x4u
#define csr_ResetToMicro_RANGE  3:3
#define csr_ResetToMicro_BITS   0:0
#define csr_ResetToMicro_MSB  3
#define csr_ResetToMicro_LSB  3
#define csr_ResetToMicro_MASK 0x8u
#define csr_PIEMicroReset_RANGE  3:0
#define csr_PIEMicroReset_BITS   3:0
#define csr_PIEMicroReset_MSB  3
#define csr_PIEMicroReset_LSB  0
#define csr_PIEMicroReset_MASK 0xfu
#define csr_PIEStallToMicro_RANGE  0:0
#define csr_PIEStallToMicro_BITS   0:0
#define csr_PIEStallToMicro_MSB  0
#define csr_PIEStallToMicro_LSB  0
#define csr_PIEStallToMicro_MASK 0x1u
#define csr_PIEMicroResetReserved_RANGE  2:1
#define csr_PIEMicroResetReserved_BITS   1:0
#define csr_PIEMicroResetReserved_MSB  2
#define csr_PIEMicroResetReserved_LSB  1
#define csr_PIEMicroResetReserved_MASK 0x6u
#define csr_PIEResetToMicro_RANGE  3:3
#define csr_PIEResetToMicro_BITS   0:0
#define csr_PIEResetToMicro_MSB  3
#define csr_PIEResetToMicro_LSB  3
#define csr_PIEResetToMicro_MASK 0x8u
#define csr_RxClkTrkErr00_RANGE  15:0
#define csr_RxClkTrkErr00_BITS   15:0
#define csr_RxClkTrkErr00_MSB  15
#define csr_RxClkTrkErr00_LSB  0
#define csr_RxClkTrkErr00_MASK 0xffffu
#define csr_RxClkCTrkUnderflowUpdateTg0_RANGE  0:0
#define csr_RxClkCTrkUnderflowUpdateTg0_BITS   0:0
#define csr_RxClkCTrkUnderflowUpdateTg0_MSB  0
#define csr_RxClkCTrkUnderflowUpdateTg0_LSB  0
#define csr_RxClkCTrkUnderflowUpdateTg0_MASK 0x1u
#define csr_RxClkCTrkOverflowUpdateTg0_RANGE  1:1
#define csr_RxClkCTrkOverflowUpdateTg0_BITS   0:0
#define csr_RxClkCTrkOverflowUpdateTg0_MSB  1
#define csr_RxClkCTrkOverflowUpdateTg0_LSB  1
#define csr_RxClkCTrkOverflowUpdateTg0_MASK 0x2u
#define csr_RxClktTrkUnderflowUpdateTg0_RANGE  2:2
#define csr_RxClktTrkUnderflowUpdateTg0_BITS   0:0
#define csr_RxClktTrkUnderflowUpdateTg0_MSB  2
#define csr_RxClktTrkUnderflowUpdateTg0_LSB  2
#define csr_RxClktTrkUnderflowUpdateTg0_MASK 0x4u
#define csr_RxClkTTrkOverflowUpdateTg0_RANGE  3:3
#define csr_RxClkTTrkOverflowUpdateTg0_BITS   0:0
#define csr_RxClkTTrkOverflowUpdateTg0_MSB  3
#define csr_RxClkTTrkOverflowUpdateTg0_LSB  3
#define csr_RxClkTTrkOverflowUpdateTg0_MASK 0x8u
#define csr_RxClkCTrkUnderflowUpdateTg1_RANGE  4:4
#define csr_RxClkCTrkUnderflowUpdateTg1_BITS   0:0
#define csr_RxClkCTrkUnderflowUpdateTg1_MSB  4
#define csr_RxClkCTrkUnderflowUpdateTg1_LSB  4
#define csr_RxClkCTrkUnderflowUpdateTg1_MASK 0x10u
#define csr_RxClkCTrkOverflowUpdateTg1_RANGE  5:5
#define csr_RxClkCTrkOverflowUpdateTg1_BITS   0:0
#define csr_RxClkCTrkOverflowUpdateTg1_MSB  5
#define csr_RxClkCTrkOverflowUpdateTg1_LSB  5
#define csr_RxClkCTrkOverflowUpdateTg1_MASK 0x20u
#define csr_RxClkTTrkUnderflowUpdateTg1_RANGE  6:6
#define csr_RxClkTTrkUnderflowUpdateTg1_BITS   0:0
#define csr_RxClkTTrkUnderflowUpdateTg1_MSB  6
#define csr_RxClkTTrkUnderflowUpdateTg1_LSB  6
#define csr_RxClkTTrkUnderflowUpdateTg1_MASK 0x40u
#define csr_RxClkTTrkOverflowUpdateTg1_RANGE  7:7
#define csr_RxClkTTrkOverflowUpdateTg1_BITS   0:0
#define csr_RxClkTTrkOverflowUpdateTg1_MSB  7
#define csr_RxClkTTrkOverflowUpdateTg1_LSB  7
#define csr_RxClkTTrkOverflowUpdateTg1_MASK 0x80u
#define csr_RxClkCTrkUnderflowSnapTg0_RANGE  8:8
#define csr_RxClkCTrkUnderflowSnapTg0_BITS   0:0
#define csr_RxClkCTrkUnderflowSnapTg0_MSB  8
#define csr_RxClkCTrkUnderflowSnapTg0_LSB  8
#define csr_RxClkCTrkUnderflowSnapTg0_MASK 0x100u
#define csr_RxClkCTrkOverflowSnapTg0_RANGE  9:9
#define csr_RxClkCTrkOverflowSnapTg0_BITS   0:0
#define csr_RxClkCTrkOverflowSnapTg0_MSB  9
#define csr_RxClkCTrkOverflowSnapTg0_LSB  9
#define csr_RxClkCTrkOverflowSnapTg0_MASK 0x200u
#define csr_RxClktTrkUnderflowSnapTg0_RANGE  10:10
#define csr_RxClktTrkUnderflowSnapTg0_BITS   0:0
#define csr_RxClktTrkUnderflowSnapTg0_MSB  10
#define csr_RxClktTrkUnderflowSnapTg0_LSB  10
#define csr_RxClktTrkUnderflowSnapTg0_MASK 0x400u
#define csr_RxClkTTrkOverflowSnapTg0_RANGE  11:11
#define csr_RxClkTTrkOverflowSnapTg0_BITS   0:0
#define csr_RxClkTTrkOverflowSnapTg0_MSB  11
#define csr_RxClkTTrkOverflowSnapTg0_LSB  11
#define csr_RxClkTTrkOverflowSnapTg0_MASK 0x800u
#define csr_RxClkCTrkUnderflowSnapTg1_RANGE  12:12
#define csr_RxClkCTrkUnderflowSnapTg1_BITS   0:0
#define csr_RxClkCTrkUnderflowSnapTg1_MSB  12
#define csr_RxClkCTrkUnderflowSnapTg1_LSB  12
#define csr_RxClkCTrkUnderflowSnapTg1_MASK 0x1000u
#define csr_RxClkCTrkOverflowSnapTg1_RANGE  13:13
#define csr_RxClkCTrkOverflowSnapTg1_BITS   0:0
#define csr_RxClkCTrkOverflowSnapTg1_MSB  13
#define csr_RxClkCTrkOverflowSnapTg1_LSB  13
#define csr_RxClkCTrkOverflowSnapTg1_MASK 0x2000u
#define csr_RxClkTTrkUnderflowSnapTg1_RANGE  14:14
#define csr_RxClkTTrkUnderflowSnapTg1_BITS   0:0
#define csr_RxClkTTrkUnderflowSnapTg1_MSB  14
#define csr_RxClkTTrkUnderflowSnapTg1_LSB  14
#define csr_RxClkTTrkUnderflowSnapTg1_MASK 0x4000u
#define csr_RxClkTTrkOverflowSnapTg1_RANGE  15:15
#define csr_RxClkTTrkOverflowSnapTg1_BITS   0:0
#define csr_RxClkTTrkOverflowSnapTg1_MSB  15
#define csr_RxClkTTrkOverflowSnapTg1_LSB  15
#define csr_RxClkTTrkOverflowSnapTg1_MASK 0x8000u
#define csr_AcsmStopAddrXlatVal15_RANGE  9:0
#define csr_AcsmStopAddrXlatVal15_BITS   9:0
#define csr_AcsmStopAddrXlatVal15_MSB  9
#define csr_AcsmStopAddrXlatVal15_LSB  0
#define csr_AcsmStopAddrXlatVal15_MASK 0x3ffu
#define csr_MicroResetPIEEn_RANGE  0:0
#define csr_MicroResetPIEEn_BITS   0:0
#define csr_MicroResetPIEEn_MSB  0
#define csr_MicroResetPIEEn_LSB  0
#define csr_MicroResetPIEEn_MASK 0x1u
#define csr_AcsmStopAddrXlatVal16_RANGE  9:0
#define csr_AcsmStopAddrXlatVal16_BITS   9:0
#define csr_AcsmStopAddrXlatVal16_MSB  9
#define csr_AcsmStopAddrXlatVal16_LSB  0
#define csr_AcsmStopAddrXlatVal16_MASK 0x3ffu
#define csr_ClearPIEStallToMicro_RANGE  0:0
#define csr_ClearPIEStallToMicro_BITS   0:0
#define csr_ClearPIEStallToMicro_MSB  0
#define csr_ClearPIEStallToMicro_LSB  0
#define csr_ClearPIEStallToMicro_MASK 0x1u
#define csr_AcsmStopAddrXlatVal17_RANGE  9:0
#define csr_AcsmStopAddrXlatVal17_BITS   9:0
#define csr_AcsmStopAddrXlatVal17_MSB  9
#define csr_AcsmStopAddrXlatVal17_LSB  0
#define csr_AcsmStopAddrXlatVal17_MASK 0x3ffu
#define csr_PIEMicroStallDelay_RANGE  3:0
#define csr_PIEMicroStallDelay_BITS   3:0
#define csr_PIEMicroStallDelay_MSB  3
#define csr_PIEMicroStallDelay_LSB  0
#define csr_PIEMicroStallDelay_MASK 0xfu
#define csr_AcsmStopAddrXlatVal18_RANGE  9:0
#define csr_AcsmStopAddrXlatVal18_BITS   9:0
#define csr_AcsmStopAddrXlatVal18_MSB  9
#define csr_AcsmStopAddrXlatVal18_LSB  0
#define csr_AcsmStopAddrXlatVal18_MASK 0x3ffu
#define csr_AcsmStopAddrXlatVal19_RANGE  9:0
#define csr_AcsmStopAddrXlatVal19_BITS   9:0
#define csr_AcsmStopAddrXlatVal19_MSB  9
#define csr_AcsmStopAddrXlatVal19_LSB  0
#define csr_AcsmStopAddrXlatVal19_MASK 0x3ffu
#define csr_PptInfoSel_RANGE  9:0
#define csr_PptInfoSel_BITS   9:0
#define csr_PptInfoSel_MSB  9
#define csr_PptInfoSel_LSB  0
#define csr_PptInfoSel_MASK 0x3ffu
#define csr_PptInfoSelDqs2Dq_RANGE  4:0
#define csr_PptInfoSelDqs2Dq_BITS   4:0
#define csr_PptInfoSelDqs2Dq_MSB  4
#define csr_PptInfoSelDqs2Dq_LSB  0
#define csr_PptInfoSelDqs2Dq_MASK 0x1fu
#define csr_PptInfoSelWck2Dqo_RANGE  9:5
#define csr_PptInfoSelWck2Dqo_BITS   4:0
#define csr_PptInfoSelWck2Dqo_MSB  9
#define csr_PptInfoSelWck2Dqo_LSB  5
#define csr_PptInfoSelWck2Dqo_MASK 0x3e0u
#define csr_AcsmStopAddrXlatVal20_RANGE  9:0
#define csr_AcsmStopAddrXlatVal20_BITS   9:0
#define csr_AcsmStopAddrXlatVal20_MSB  9
#define csr_AcsmStopAddrXlatVal20_LSB  0
#define csr_AcsmStopAddrXlatVal20_MASK 0x3ffu
#define csr_Wck2DqoPptInfo_RANGE  15:0
#define csr_Wck2DqoPptInfo_BITS   15:0
#define csr_Wck2DqoPptInfo_MSB  15
#define csr_Wck2DqoPptInfo_LSB  0
#define csr_Wck2DqoPptInfo_MASK 0xffffu
#define csr_RxFifoInit_RANGE  1:0
#define csr_RxFifoInit_BITS   1:0
#define csr_RxFifoInit_MSB  1
#define csr_RxFifoInit_LSB  0
#define csr_RxFifoInit_MASK 0x3u
#define csr_RxFifoInitPtr_RANGE  0:0
#define csr_RxFifoInitPtr_BITS   0:0
#define csr_RxFifoInitPtr_MSB  0
#define csr_RxFifoInitPtr_LSB  0
#define csr_RxFifoInitPtr_MASK 0x1u
#define csr_InhibitRxFifoRd_RANGE  1:1
#define csr_InhibitRxFifoRd_BITS   0:0
#define csr_InhibitRxFifoRd_MSB  1
#define csr_InhibitRxFifoRd_LSB  1
#define csr_InhibitRxFifoRd_MASK 0x2u
#define csr_PpgcChkFltCfg0_RANGE  4:0
#define csr_PpgcChkFltCfg0_BITS   4:0
#define csr_PpgcChkFltCfg0_MSB  4
#define csr_PpgcChkFltCfg0_LSB  0
#define csr_PpgcChkFltCfg0_MASK 0x1fu
#define csr_PpgcChkEnPreFlt_RANGE  3:0
#define csr_PpgcChkEnPreFlt_BITS   3:0
#define csr_PpgcChkEnPreFlt_MSB  3
#define csr_PpgcChkEnPreFlt_LSB  0
#define csr_PpgcChkEnPreFlt_MASK 0xfu
#define csr_PpgcChkEnCurrFlt_RANGE  4:4
#define csr_PpgcChkEnCurrFlt_BITS   0:0
#define csr_PpgcChkEnCurrFlt_MSB  4
#define csr_PpgcChkEnCurrFlt_LSB  4
#define csr_PpgcChkEnCurrFlt_MASK 0x10u
#define csr_AcsmStopAddrXlatVal21_RANGE  9:0
#define csr_AcsmStopAddrXlatVal21_BITS   9:0
#define csr_AcsmStopAddrXlatVal21_MSB  9
#define csr_AcsmStopAddrXlatVal21_LSB  0
#define csr_AcsmStopAddrXlatVal21_MASK 0x3ffu
#define csr_Dqs2DqPptInfo_RANGE  15:0
#define csr_Dqs2DqPptInfo_BITS   15:0
#define csr_Dqs2DqPptInfo_MSB  15
#define csr_Dqs2DqPptInfo_LSB  0
#define csr_Dqs2DqPptInfo_MASK 0xffffu
#define csr_AsyncAcTxMode_RANGE  13:0
#define csr_AsyncAcTxMode_BITS   13:0
#define csr_AsyncAcTxMode_MSB  13
#define csr_AsyncAcTxMode_LSB  0
#define csr_AsyncAcTxMode_MASK 0x3fffu
#define csr_RxReplicaPathPhase0_RANGE  8:0
#define csr_RxReplicaPathPhase0_BITS   8:0
#define csr_RxReplicaPathPhase0_MSB  8
#define csr_RxReplicaPathPhase0_LSB  0
#define csr_RxReplicaPathPhase0_MASK 0x1ffu
#define csr_RxDFETap1SelTg0Ln0_RANGE  4:0
#define csr_RxDFETap1SelTg0Ln0_BITS   4:0
#define csr_RxDFETap1SelTg0Ln0_MSB  4
#define csr_RxDFETap1SelTg0Ln0_LSB  0
#define csr_RxDFETap1SelTg0Ln0_MASK 0x1fu
#define csr_PpgcChkFltCfg1_RANGE  4:0
#define csr_PpgcChkFltCfg1_BITS   4:0
#define csr_PpgcChkFltCfg1_MSB  4
#define csr_PpgcChkFltCfg1_LSB  0
#define csr_PpgcChkFltCfg1_MASK 0x1fu
#define csr_PpgcChkPrevFltVal_RANGE  3:0
#define csr_PpgcChkPrevFltVal_BITS   3:0
#define csr_PpgcChkPrevFltVal_MSB  3
#define csr_PpgcChkPrevFltVal_LSB  0
#define csr_PpgcChkPrevFltVal_MASK 0xfu
#define csr_PpgcChkCurrFltVal_RANGE  4:4
#define csr_PpgcChkCurrFltVal_BITS   0:0
#define csr_PpgcChkCurrFltVal_MSB  4
#define csr_PpgcChkCurrFltVal_LSB  4
#define csr_PpgcChkCurrFltVal_MASK 0x10u
#define csr_AcsmStopAddrXlatVal22_RANGE  9:0
#define csr_AcsmStopAddrXlatVal22_BITS   9:0
#define csr_AcsmStopAddrXlatVal22_MSB  9
#define csr_AcsmStopAddrXlatVal22_LSB  0
#define csr_AcsmStopAddrXlatVal22_MASK 0x3ffu
#define csr_PptRxDqsTrackInfo_RANGE  15:0
#define csr_PptRxDqsTrackInfo_BITS   15:0
#define csr_PptRxDqsTrackInfo_MSB  15
#define csr_PptRxDqsTrackInfo_LSB  0
#define csr_PptRxDqsTrackInfo_MASK 0xffffu
#define csr_AsyncAcRxMode_RANGE  13:0
#define csr_AsyncAcRxMode_BITS   13:0
#define csr_AsyncAcRxMode_MSB  13
#define csr_AsyncAcRxMode_LSB  0
#define csr_AsyncAcRxMode_MASK 0x3fffu
#define csr_RxReplicaPathPhase1_RANGE  8:0
#define csr_RxReplicaPathPhase1_BITS   8:0
#define csr_RxReplicaPathPhase1_MSB  8
#define csr_RxReplicaPathPhase1_LSB  0
#define csr_RxReplicaPathPhase1_MASK 0x1ffu
#define csr_RxDFETap1SelTg1Ln0_RANGE  4:0
#define csr_RxDFETap1SelTg1Ln0_BITS   4:0
#define csr_RxDFETap1SelTg1Ln0_MSB  4
#define csr_RxDFETap1SelTg1Ln0_LSB  0
#define csr_RxDFETap1SelTg1Ln0_MASK 0x1fu
#define csr_ClockingCtrl_RANGE  1:0
#define csr_ClockingCtrl_BITS   1:0
#define csr_ClockingCtrl_MSB  1
#define csr_ClockingCtrl_LSB  0
#define csr_ClockingCtrl_MASK 0x3u
#define csr_PclkEnInit_RANGE  0:0
#define csr_PclkEnInit_BITS   0:0
#define csr_PclkEnInit_MSB  0
#define csr_PclkEnInit_LSB  0
#define csr_PclkEnInit_MASK 0x1u
#define csr_DllTrackEnCtrl_RANGE  1:1
#define csr_DllTrackEnCtrl_BITS   0:0
#define csr_DllTrackEnCtrl_MSB  1
#define csr_DllTrackEnCtrl_LSB  1
#define csr_DllTrackEnCtrl_MASK 0x2u
#define csr_PpgcChkFltCfg2_RANGE  3:0
#define csr_PpgcChkFltCfg2_BITS   3:0
#define csr_PpgcChkFltCfg2_MSB  3
#define csr_PpgcChkFltCfg2_LSB  0
#define csr_PpgcChkFltCfg2_MASK 0xfu
#define csr_PpgcChkPreInitPat_RANGE  3:0
#define csr_PpgcChkPreInitPat_BITS   3:0
#define csr_PpgcChkPreInitPat_MSB  3
#define csr_PpgcChkPreInitPat_LSB  0
#define csr_PpgcChkPreInitPat_MASK 0xfu
#define csr_AcsmStopAddrXlatVal23_RANGE  9:0
#define csr_AcsmStopAddrXlatVal23_BITS   9:0
#define csr_AcsmStopAddrXlatVal23_MSB  9
#define csr_AcsmStopAddrXlatVal23_LSB  0
#define csr_AcsmStopAddrXlatVal23_MASK 0x3ffu
#define csr_PptRxEnEvnt_RANGE  6:0
#define csr_PptRxEnEvnt_BITS   6:0
#define csr_PptRxEnEvnt_MSB  6
#define csr_PptRxEnEvnt_LSB  0
#define csr_PptRxEnEvnt_MASK 0x7fu
#define csr_PptRxEnInit_RANGE  0:0
#define csr_PptRxEnInit_BITS   0:0
#define csr_PptRxEnInit_MSB  0
#define csr_PptRxEnInit_LSB  0
#define csr_PptRxEnInit_MASK 0x1u
#define csr_TrainEnRxEn_RANGE  1:1
#define csr_TrainEnRxEn_BITS   0:0
#define csr_TrainEnRxEn_MSB  1
#define csr_TrainEnRxEn_LSB  1
#define csr_TrainEnRxEn_MASK 0x2u
#define csr_SnapPptRxDqsTrackInfo_RANGE  2:2
#define csr_SnapPptRxDqsTrackInfo_BITS   0:0
#define csr_SnapPptRxDqsTrackInfo_MSB  2
#define csr_SnapPptRxDqsTrackInfo_LSB  2
#define csr_SnapPptRxDqsTrackInfo_MASK 0x4u
#define csr_PptRxDqsTrackInfoSel_RANGE  4:3
#define csr_PptRxDqsTrackInfoSel_BITS   1:0
#define csr_PptRxDqsTrackInfoSel_MSB  4
#define csr_PptRxDqsTrackInfoSel_LSB  3
#define csr_PptRxDqsTrackInfoSel_MASK 0x18u
#define csr_SaveRxEnNow_RANGE  5:5
#define csr_SaveRxEnNow_BITS   0:0
#define csr_SaveRxEnNow_MSB  5
#define csr_SaveRxEnNow_LSB  5
#define csr_SaveRxEnNow_MASK 0x20u
#define csr_RxDqsTrackUpdate_RANGE  6:6
#define csr_RxDqsTrackUpdate_BITS   0:0
#define csr_RxDqsTrackUpdate_MSB  6
#define csr_RxDqsTrackUpdate_LSB  6
#define csr_RxDqsTrackUpdate_MASK 0x40u
#define csr_AsyncAcTxEn_RANGE  13:0
#define csr_AsyncAcTxEn_BITS   13:0
#define csr_AsyncAcTxEn_MSB  13
#define csr_AsyncAcTxEn_LSB  0
#define csr_AsyncAcTxEn_MASK 0x3fffu
#define csr_RxReplicaPathPhase2_RANGE  8:0
#define csr_RxReplicaPathPhase2_BITS   8:0
#define csr_RxReplicaPathPhase2_MSB  8
#define csr_RxReplicaPathPhase2_LSB  0
#define csr_RxReplicaPathPhase2_MASK 0x1ffu
#define csr_PhyPipeConfig_RANGE  11:0
#define csr_PhyPipeConfig_BITS   11:0
#define csr_PhyPipeConfig_MSB  11
#define csr_PhyPipeConfig_LSB  0
#define csr_PhyPipeConfig_MASK 0xfffu
#define csr_PhyConfigPipeWr_RANGE  2:0
#define csr_PhyConfigPipeWr_BITS   2:0
#define csr_PhyConfigPipeWr_MSB  2
#define csr_PhyConfigPipeWr_LSB  0
#define csr_PhyConfigPipeWr_MASK 0x7u
#define csr_PhyConfigPipeRd_RANGE  5:3
#define csr_PhyConfigPipeRd_BITS   2:0
#define csr_PhyConfigPipeRd_MSB  5
#define csr_PhyConfigPipeRd_LSB  3
#define csr_PhyConfigPipeRd_MASK 0x38u
#define csr_PhyConfigPipeMisc_RANGE  8:6
#define csr_PhyConfigPipeMisc_BITS   2:0
#define csr_PhyConfigPipeMisc_MSB  8
#define csr_PhyConfigPipeMisc_LSB  6
#define csr_PhyConfigPipeMisc_MASK 0x1c0u
#define csr_PhyConfigPipeSideband_RANGE  11:9
#define csr_PhyConfigPipeSideband_BITS   2:0
#define csr_PhyConfigPipeSideband_MSB  11
#define csr_PhyConfigPipeSideband_LSB  9
#define csr_PhyConfigPipeSideband_MASK 0xe00u
#define csr_AcsmStopAddrXlatVal24_RANGE  9:0
#define csr_AcsmStopAddrXlatVal24_BITS   9:0
#define csr_AcsmStopAddrXlatVal24_MSB  9
#define csr_AcsmStopAddrXlatVal24_LSB  0
#define csr_AcsmStopAddrXlatVal24_MASK 0x3ffu
#define csr_PptCtlStatic_RANGE  11:0
#define csr_PptCtlStatic_BITS   11:0
#define csr_PptCtlStatic_MSB  11
#define csr_PptCtlStatic_LSB  0
#define csr_PptCtlStatic_MASK 0xfffu
#define csr_PptEnDqs2DqTg0_RANGE  0:0
#define csr_PptEnDqs2DqTg0_BITS   0:0
#define csr_PptEnDqs2DqTg0_MSB  0
#define csr_PptEnDqs2DqTg0_LSB  0
#define csr_PptEnDqs2DqTg0_MASK 0x1u
#define csr_PptEnDqs2DqTg1_RANGE  1:1
#define csr_PptEnDqs2DqTg1_BITS   0:0
#define csr_PptEnDqs2DqTg1_MSB  1
#define csr_PptEnDqs2DqTg1_LSB  1
#define csr_PptEnDqs2DqTg1_MASK 0x2u
#define csr_DOCByteSelTg0_RANGE  2:2
#define csr_DOCByteSelTg0_BITS   0:0
#define csr_DOCByteSelTg0_MSB  2
#define csr_DOCByteSelTg0_LSB  2
#define csr_DOCByteSelTg0_MASK 0x4u
#define csr_DOCByteSelTg1_RANGE  3:3
#define csr_DOCByteSelTg1_BITS   0:0
#define csr_DOCByteSelTg1_MSB  3
#define csr_DOCByteSelTg1_LSB  3
#define csr_DOCByteSelTg1_MASK 0x8u
#define csr_PptEnWck2DqoTg0_RANGE  4:4
#define csr_PptEnWck2DqoTg0_BITS   0:0
#define csr_PptEnWck2DqoTg0_MSB  4
#define csr_PptEnWck2DqoTg0_LSB  4
#define csr_PptEnWck2DqoTg0_MASK 0x10u
#define csr_PptEnWck2DqoTg1_RANGE  5:5
#define csr_PptEnWck2DqoTg1_BITS   0:0
#define csr_PptEnWck2DqoTg1_MSB  5
#define csr_PptEnWck2DqoTg1_LSB  5
#define csr_PptEnWck2DqoTg1_MASK 0x20u
#define csr_RsvdPptCtlStatic76_RANGE  7:6
#define csr_RsvdPptCtlStatic76_BITS   1:0
#define csr_RsvdPptCtlStatic76_MSB  7
#define csr_RsvdPptCtlStatic76_LSB  6
#define csr_RsvdPptCtlStatic76_MASK 0xc0u
#define csr_PptEnRxEnDlyTg0_RANGE  8:8
#define csr_PptEnRxEnDlyTg0_BITS   0:0
#define csr_PptEnRxEnDlyTg0_MSB  8
#define csr_PptEnRxEnDlyTg0_LSB  8
#define csr_PptEnRxEnDlyTg0_MASK 0x100u
#define csr_PptEnRxEnDlyTg1_RANGE  9:9
#define csr_PptEnRxEnDlyTg1_BITS   0:0
#define csr_PptEnRxEnDlyTg1_MSB  9
#define csr_PptEnRxEnDlyTg1_LSB  9
#define csr_PptEnRxEnDlyTg1_MASK 0x200u
#define csr_PptEnRxEnBackOff_RANGE  11:10
#define csr_PptEnRxEnBackOff_BITS   1:0
#define csr_PptEnRxEnBackOff_MSB  11
#define csr_PptEnRxEnBackOff_LSB  10
#define csr_PptEnRxEnBackOff_MASK 0xc00u
#define csr_AsyncAcTxData_RANGE  13:0
#define csr_AsyncAcTxData_BITS   13:0
#define csr_AsyncAcTxData_MSB  13
#define csr_AsyncAcTxData_LSB  0
#define csr_AsyncAcTxData_MASK 0x3fffu
#define csr_RxReplicaPathPhase3_RANGE  8:0
#define csr_RxReplicaPathPhase3_BITS   8:0
#define csr_RxReplicaPathPhase3_MSB  8
#define csr_RxReplicaPathPhase3_LSB  0
#define csr_RxReplicaPathPhase3_MASK 0x1ffu
#define csr_PhyConfig_RANGE  12:0
#define csr_PhyConfig_BITS   12:0
#define csr_PhyConfig_MSB  12
#define csr_PhyConfig_LSB  0
#define csr_PhyConfig_MASK 0x1fffu
#define csr_PhyConfigDbytes_RANGE  3:0
#define csr_PhyConfigDbytes_BITS   3:0
#define csr_PhyConfigDbytes_MSB  3
#define csr_PhyConfigDbytes_LSB  0
#define csr_PhyConfigDbytes_MASK 0xfu
#define csr_PhyConfigDfi_RANGE  5:4
#define csr_PhyConfigDfi_BITS   1:0
#define csr_PhyConfigDfi_MSB  5
#define csr_PhyConfigDfi_LSB  4
#define csr_PhyConfigDfi_MASK 0x30u
#define csr_PhyConfigRank_RANGE  8:6
#define csr_PhyConfigRank_BITS   2:0
#define csr_PhyConfigRank_MSB  8
#define csr_PhyConfigRank_LSB  6
#define csr_PhyConfigRank_MASK 0x1c0u
#define csr_PhyConfigDmi_RANGE  9:9
#define csr_PhyConfigDmi_BITS   0:0
#define csr_PhyConfigDmi_MSB  9
#define csr_PhyConfigDmi_LSB  9
#define csr_PhyConfigDmi_MASK 0x200u
#define csr_PhyConfigLp5_RANGE  10:10
#define csr_PhyConfigLp5_BITS   0:0
#define csr_PhyConfigLp5_MSB  10
#define csr_PhyConfigLp5_LSB  10
#define csr_PhyConfigLp5_MASK 0x400u
#define csr_PhyConfigLp4_RANGE  11:11
#define csr_PhyConfigLp4_BITS   0:0
#define csr_PhyConfigLp4_MSB  11
#define csr_PhyConfigLp4_LSB  11
#define csr_PhyConfigLp4_MASK 0x800u
#define csr_PhyConfigDTO_RANGE  12:12
#define csr_PhyConfigDTO_BITS   0:0
#define csr_PhyConfigDTO_MSB  12
#define csr_PhyConfigDTO_LSB  12
#define csr_PhyConfigDTO_MASK 0x1000u
#define csr_PpgcChkMskPat0_RANGE  15:0
#define csr_PpgcChkMskPat0_BITS   15:0
#define csr_PpgcChkMskPat0_MSB  15
#define csr_PpgcChkMskPat0_LSB  0
#define csr_PpgcChkMskPat0_MASK 0xffffu
#define csr_AcsmStopAddrXlatVal25_RANGE  9:0
#define csr_AcsmStopAddrXlatVal25_BITS   9:0
#define csr_AcsmStopAddrXlatVal25_MSB  9
#define csr_AcsmStopAddrXlatVal25_LSB  0
#define csr_AcsmStopAddrXlatVal25_MASK 0x3ffu
#define csr_PptCtlDyn_RANGE  11:0
#define csr_PptCtlDyn_BITS   11:0
#define csr_PptCtlDyn_MSB  11
#define csr_PptCtlDyn_LSB  0
#define csr_PptCtlDyn_MASK 0xfffu
#define csr_PptDqs2DqActive_RANGE  0:0
#define csr_PptDqs2DqActive_BITS   0:0
#define csr_PptDqs2DqActive_MSB  0
#define csr_PptDqs2DqActive_LSB  0
#define csr_PptDqs2DqActive_MASK 0x1u
#define csr_PptEnRxEnUseDqsSampVal_RANGE  1:1
#define csr_PptEnRxEnUseDqsSampVal_BITS   0:0
#define csr_PptEnRxEnUseDqsSampVal_MSB  1
#define csr_PptEnRxEnUseDqsSampVal_LSB  1
#define csr_PptEnRxEnUseDqsSampVal_MASK 0x2u
#define csr_PptWck2DqoActive_RANGE  2:2
#define csr_PptWck2DqoActive_BITS   0:0
#define csr_PptWck2DqoActive_MSB  2
#define csr_PptWck2DqoActive_LSB  2
#define csr_PptWck2DqoActive_MASK 0x4u
#define csr_TxPptActiveTg0_RANGE  3:3
#define csr_TxPptActiveTg0_BITS   0:0
#define csr_TxPptActiveTg0_MSB  3
#define csr_TxPptActiveTg0_LSB  3
#define csr_TxPptActiveTg0_MASK 0x8u
#define csr_TxPptActiveTg1_RANGE  4:4
#define csr_TxPptActiveTg1_BITS   0:0
#define csr_TxPptActiveTg1_MSB  4
#define csr_TxPptActiveTg1_LSB  4
#define csr_TxPptActiveTg1_MASK 0x10u
#define csr_TxPptRight_RANGE  5:5
#define csr_TxPptRight_BITS   0:0
#define csr_TxPptRight_MSB  5
#define csr_TxPptRight_LSB  5
#define csr_TxPptRight_MASK 0x20u
#define csr_RxClkPptActiveTg0_RANGE  6:6
#define csr_RxClkPptActiveTg0_BITS   0:0
#define csr_RxClkPptActiveTg0_MSB  6
#define csr_RxClkPptActiveTg0_LSB  6
#define csr_RxClkPptActiveTg0_MASK 0x40u
#define csr_RxClkPptActiveTg1_RANGE  7:7
#define csr_RxClkPptActiveTg1_BITS   0:0
#define csr_RxClkPptActiveTg1_MSB  7
#define csr_RxClkPptActiveTg1_LSB  7
#define csr_RxClkPptActiveTg1_MASK 0x80u
#define csr_RxClkPptRight_RANGE  8:8
#define csr_RxClkPptRight_BITS   0:0
#define csr_RxClkPptRight_MSB  8
#define csr_RxClkPptRight_LSB  8
#define csr_RxClkPptRight_MASK 0x100u
#define csr_PptRxClkInfoSel_RANGE  10:9
#define csr_PptRxClkInfoSel_BITS   1:0
#define csr_PptRxClkInfoSel_MSB  10
#define csr_PptRxClkInfoSel_LSB  9
#define csr_PptRxClkInfoSel_MASK 0x600u
#define csr_PptRxClkInfoRst_RANGE  11:11
#define csr_PptRxClkInfoRst_BITS   0:0
#define csr_PptRxClkInfoRst_MSB  11
#define csr_PptRxClkInfoRst_LSB  11
#define csr_PptRxClkInfoRst_MASK 0x800u
#define csr_RxReplicaPathPhase4_RANGE  8:0
#define csr_RxReplicaPathPhase4_BITS   8:0
#define csr_RxReplicaPathPhase4_MSB  8
#define csr_RxReplicaPathPhase4_LSB  0
#define csr_RxReplicaPathPhase4_MASK 0x1ffu
#define csr_RxDFETap2SelTg0Ln0_RANGE  4:0
#define csr_RxDFETap2SelTg0Ln0_BITS   4:0
#define csr_RxDFETap2SelTg0Ln0_MSB  4
#define csr_RxDFETap2SelTg0Ln0_LSB  0
#define csr_RxDFETap2SelTg0Ln0_MASK 0x1fu
#define csr_PpgcChkMskPat1_RANGE  15:0
#define csr_PpgcChkMskPat1_BITS   15:0
#define csr_PpgcChkMskPat1_MSB  15
#define csr_PpgcChkMskPat1_LSB  0
#define csr_PpgcChkMskPat1_MASK 0xffffu
#define csr_AcsmStopAddrXlatVal26_RANGE  9:0
#define csr_AcsmStopAddrXlatVal26_BITS   9:0
#define csr_AcsmStopAddrXlatVal26_MSB  9
#define csr_AcsmStopAddrXlatVal26_LSB  0
#define csr_AcsmStopAddrXlatVal26_MASK 0x3ffu
#define csr_AsyncAcRxData_RANGE  13:0
#define csr_AsyncAcRxData_BITS   13:0
#define csr_AsyncAcRxData_MSB  13
#define csr_AsyncAcRxData_LSB  0
#define csr_AsyncAcRxData_MASK 0x3fffu
#define csr_RxTrainPattern8BitMode_RANGE  0:0
#define csr_RxTrainPattern8BitMode_BITS   0:0
#define csr_RxTrainPattern8BitMode_MSB  0
#define csr_RxTrainPattern8BitMode_LSB  0
#define csr_RxTrainPattern8BitMode_MASK 0x1u
#define csr_LP5Mode_RANGE  0:0
#define csr_LP5Mode_BITS   0:0
#define csr_LP5Mode_MSB  0
#define csr_LP5Mode_LSB  0
#define csr_LP5Mode_MASK 0x1u
#define csr_RxDFETap2SelTg1Ln0_RANGE  4:0
#define csr_RxDFETap2SelTg1Ln0_BITS   4:0
#define csr_RxDFETap2SelTg1Ln0_MSB  4
#define csr_RxDFETap2SelTg1Ln0_LSB  0
#define csr_RxDFETap2SelTg1Ln0_MASK 0x1fu
#define csr_ForceClkDisable_RANGE  0:0
#define csr_ForceClkDisable_BITS   0:0
#define csr_ForceClkDisable_MSB  0
#define csr_ForceClkDisable_LSB  0
#define csr_ForceClkDisable_MASK 0x1u
#define csr_PpgcChkMskPat2_RANGE  15:0
#define csr_PpgcChkMskPat2_BITS   15:0
#define csr_PpgcChkMskPat2_MSB  15
#define csr_PpgcChkMskPat2_LSB  0
#define csr_PpgcChkMskPat2_MASK 0xffffu
#define csr_AcsmStopAddrXlatVal27_RANGE  9:0
#define csr_AcsmStopAddrXlatVal27_BITS   9:0
#define csr_AcsmStopAddrXlatVal27_MSB  9
#define csr_AcsmStopAddrXlatVal27_LSB  0
#define csr_AcsmStopAddrXlatVal27_MASK 0x3ffu
#define csr_RxTrainPatternEnable_RANGE  1:0
#define csr_RxTrainPatternEnable_BITS   1:0
#define csr_RxTrainPatternEnable_MSB  1
#define csr_RxTrainPatternEnable_LSB  0
#define csr_RxTrainPatternEnable_MASK 0x3u
#define csr_ForceClkGaterEnables_RANGE  8:0
#define csr_ForceClkGaterEnables_BITS   8:0
#define csr_ForceClkGaterEnables_MSB  8
#define csr_ForceClkGaterEnables_LSB  0
#define csr_ForceClkGaterEnables_MASK 0x1ffu
#define csr_ForcePubDxClkEnHigh_RANGE  0:0
#define csr_ForcePubDxClkEnHigh_BITS   0:0
#define csr_ForcePubDxClkEnHigh_MSB  0
#define csr_ForcePubDxClkEnHigh_LSB  0
#define csr_ForcePubDxClkEnHigh_MASK 0x1u
#define csr_ForcePubDxClkEnLow_RANGE  1:1
#define csr_ForcePubDxClkEnLow_BITS   0:0
#define csr_ForcePubDxClkEnLow_MSB  1
#define csr_ForcePubDxClkEnLow_LSB  1
#define csr_ForcePubDxClkEnLow_MASK 0x2u
#define csr_ForceClkGaterEnablesReserved_RANGE  5:2
#define csr_ForceClkGaterEnablesReserved_BITS   3:0
#define csr_ForceClkGaterEnablesReserved_MSB  5
#define csr_ForceClkGaterEnablesReserved_LSB  2
#define csr_ForceClkGaterEnablesReserved_MASK 0x3cu
#define csr_ForceMasterPipeClkEnHigh_RANGE  6:6
#define csr_ForceMasterPipeClkEnHigh_BITS   0:0
#define csr_ForceMasterPipeClkEnHigh_MSB  6
#define csr_ForceMasterPipeClkEnHigh_LSB  6
#define csr_ForceMasterPipeClkEnHigh_MASK 0x40u
#define csr_ForceCfgBusPipeClkEnHigh_RANGE  7:7
#define csr_ForceCfgBusPipeClkEnHigh_BITS   0:0
#define csr_ForceCfgBusPipeClkEnHigh_MSB  7
#define csr_ForceCfgBusPipeClkEnHigh_LSB  7
#define csr_ForceCfgBusPipeClkEnHigh_MASK 0x80u
#define csr_ForceHCLKPipeClkEnHigh_RANGE  8:8
#define csr_ForceHCLKPipeClkEnHigh_BITS   0:0
#define csr_ForceHCLKPipeClkEnHigh_MSB  8
#define csr_ForceHCLKPipeClkEnHigh_LSB  8
#define csr_ForceHCLKPipeClkEnHigh_MASK 0x100u
#define csr_PpgcChkMskPat3_RANGE  15:0
#define csr_PpgcChkMskPat3_BITS   15:0
#define csr_PpgcChkMskPat3_MSB  15
#define csr_PpgcChkMskPat3_LSB  0
#define csr_PpgcChkMskPat3_MASK 0xffffu
#define csr_TrainingParam_RANGE  15:0
#define csr_TrainingParam_BITS   15:0
#define csr_TrainingParam_MSB  15
#define csr_TrainingParam_LSB  0
#define csr_TrainingParam_MASK 0xffffu
#define csr_EnDynRateReduction_RANGE  0:0
#define csr_EnDynRateReduction_BITS   0:0
#define csr_EnDynRateReduction_MSB  0
#define csr_EnDynRateReduction_LSB  0
#define csr_EnDynRateReduction_MASK 0x1u
#define csr_TrainEnRxDigStrb_RANGE  1:1
#define csr_TrainEnRxDigStrb_BITS   0:0
#define csr_TrainEnRxDigStrb_MSB  1
#define csr_TrainEnRxDigStrb_LSB  1
#define csr_TrainEnRxDigStrb_MASK 0x2u
#define csr_TrainEnRxClkT_RANGE  2:2
#define csr_TrainEnRxClkT_BITS   0:0
#define csr_TrainEnRxClkT_MSB  2
#define csr_TrainEnRxClkT_LSB  2
#define csr_TrainEnRxClkT_MASK 0x4u
#define csr_RsvdTrainEnRxEn_RANGE  3:3
#define csr_RsvdTrainEnRxEn_BITS   0:0
#define csr_RsvdTrainEnRxEn_MSB  3
#define csr_RsvdTrainEnRxEn_LSB  3
#define csr_RsvdTrainEnRxEn_MASK 0x8u
#define csr_TrainEnTxDqs_RANGE  4:4
#define csr_TrainEnTxDqs_BITS   0:0
#define csr_TrainEnTxDqs_MSB  4
#define csr_TrainEnTxDqs_LSB  4
#define csr_TrainEnTxDqs_MASK 0x10u
#define csr_TrainEnTxDq_RANGE  5:5
#define csr_TrainEnTxDq_BITS   0:0
#define csr_TrainEnTxDq_MSB  5
#define csr_TrainEnTxDq_LSB  5
#define csr_TrainEnTxDq_MASK 0x20u
#define csr_TrainEnRxClkSkip6_RANGE  6:6
#define csr_TrainEnRxClkSkip6_BITS   0:0
#define csr_TrainEnRxClkSkip6_MSB  6
#define csr_TrainEnRxClkSkip6_LSB  6
#define csr_TrainEnRxClkSkip6_MASK 0x40u
#define csr_TrainEnRxClkSkip7_RANGE  7:7
#define csr_TrainEnRxClkSkip7_BITS   0:0
#define csr_TrainEnRxClkSkip7_MSB  7
#define csr_TrainEnRxClkSkip7_LSB  7
#define csr_TrainEnRxClkSkip7_MASK 0x80u
#define csr_TrainEnTxWck_RANGE  8:8
#define csr_TrainEnTxWck_BITS   0:0
#define csr_TrainEnTxWck_MSB  8
#define csr_TrainEnTxWck_LSB  8
#define csr_TrainEnTxWck_MASK 0x100u
#define csr_TrainEnSpare9_RANGE  9:9
#define csr_TrainEnSpare9_BITS   0:0
#define csr_TrainEnSpare9_MSB  9
#define csr_TrainEnSpare9_LSB  9
#define csr_TrainEnSpare9_MASK 0x200u
#define csr_TrainEnRxVrefDac_RANGE  10:10
#define csr_TrainEnRxVrefDac_BITS   0:0
#define csr_TrainEnRxVrefDac_MSB  10
#define csr_TrainEnRxVrefDac_LSB  10
#define csr_TrainEnRxVrefDac_MASK 0x400u
#define csr_TrainEnRxClkC_RANGE  11:11
#define csr_TrainEnRxClkC_BITS   0:0
#define csr_TrainEnRxClkC_MSB  11
#define csr_TrainEnRxClkC_LSB  11
#define csr_TrainEnRxClkC_MASK 0x800u
#define csr_TrainEnTxRdqs_RANGE  12:12
#define csr_TrainEnTxRdqs_BITS   0:0
#define csr_TrainEnTxRdqs_MSB  12
#define csr_TrainEnTxRdqs_LSB  12
#define csr_TrainEnTxRdqs_MASK 0x1000u
#define csr_IncDecRate_RANGE  15:13
#define csr_IncDecRate_BITS   2:0
#define csr_IncDecRate_MSB  15
#define csr_IncDecRate_LSB  13
#define csr_IncDecRate_MASK 0xe000u
#define csr_AcsmStopAddrXlatVal28_RANGE  9:0
#define csr_AcsmStopAddrXlatVal28_BITS   9:0
#define csr_AcsmStopAddrXlatVal28_MSB  9
#define csr_AcsmStopAddrXlatVal28_LSB  0
#define csr_AcsmStopAddrXlatVal28_MASK 0x3ffu
#define csr_SnoopCntrl_RANGE  3:0
#define csr_SnoopCntrl_BITS   3:0
#define csr_SnoopCntrl_MSB  3
#define csr_SnoopCntrl_LSB  0
#define csr_SnoopCntrl_MASK 0xfu
#define csr_AcsmStopAddrXlatVal29_RANGE  9:0
#define csr_AcsmStopAddrXlatVal29_BITS   9:0
#define csr_AcsmStopAddrXlatVal29_MSB  9
#define csr_AcsmStopAddrXlatVal29_LSB  0
#define csr_AcsmStopAddrXlatVal29_MASK 0x3ffu
#define csr_ATestPrbsErrCntSEC0_RANGE  15:0
#define csr_ATestPrbsErrCntSEC0_BITS   15:0
#define csr_ATestPrbsErrCntSEC0_MSB  15
#define csr_ATestPrbsErrCntSEC0_LSB  0
#define csr_ATestPrbsErrCntSEC0_MASK 0xffffu
#define csr_ACSMParityInvert_RANGE  7:0
#define csr_ACSMParityInvert_BITS   7:0
#define csr_ACSMParityInvert_MSB  7
#define csr_ACSMParityInvert_LSB  0
#define csr_ACSMParityInvert_MASK 0xffu
#define csr_AcsmPsIndx_RANGE  1:0
#define csr_AcsmPsIndx_BITS   1:0
#define csr_AcsmPsIndx_MSB  1
#define csr_AcsmPsIndx_LSB  0
#define csr_AcsmPsIndx_MASK 0x3u
#define csr_AcsmStopAddrXlatVal30_RANGE  9:0
#define csr_AcsmStopAddrXlatVal30_BITS   9:0
#define csr_AcsmStopAddrXlatVal30_MSB  9
#define csr_AcsmStopAddrXlatVal30_LSB  0
#define csr_AcsmStopAddrXlatVal30_MASK 0x3ffu
#define csr_ATestPrbsErrCntSEC1_RANGE  15:0
#define csr_ATestPrbsErrCntSEC1_BITS   15:0
#define csr_ATestPrbsErrCntSEC1_MSB  15
#define csr_ATestPrbsErrCntSEC1_LSB  0
#define csr_ATestPrbsErrCntSEC1_MASK 0xffffu
#define csr_D5Mode_RANGE  0:0
#define csr_D5Mode_BITS   0:0
#define csr_D5Mode_MSB  0
#define csr_D5Mode_LSB  0
#define csr_D5Mode_MASK 0x1u
#define csr_AcsmDynPtrCtrl_RANGE  2:0
#define csr_AcsmDynPtrCtrl_BITS   2:0
#define csr_AcsmDynPtrCtrl_MSB  2
#define csr_AcsmDynPtrCtrl_LSB  0
#define csr_AcsmDynPtrCtrl_MASK 0x7u
#define csr_AcsmDynPtrSel_RANGE  0:0
#define csr_AcsmDynPtrSel_BITS   0:0
#define csr_AcsmDynPtrSel_MSB  0
#define csr_AcsmDynPtrSel_LSB  0
#define csr_AcsmDynPtrSel_MASK 0x1u
#define csr_AcsmDynPtrMskAND_RANGE  2:1
#define csr_AcsmDynPtrMskAND_BITS   1:0
#define csr_AcsmDynPtrMskAND_MSB  2
#define csr_AcsmDynPtrMskAND_LSB  1
#define csr_AcsmDynPtrMskAND_MASK 0x6u
#define csr_AcsmStopAddrXlatVal31_RANGE  9:0
#define csr_AcsmStopAddrXlatVal31_BITS   9:0
#define csr_AcsmStopAddrXlatVal31_MSB  9
#define csr_AcsmStopAddrXlatVal31_LSB  0
#define csr_AcsmStopAddrXlatVal31_MASK 0x3ffu
#define csr_AcsmStopAddrXlatVal32_RANGE  9:0
#define csr_AcsmStopAddrXlatVal32_BITS   9:0
#define csr_AcsmStopAddrXlatVal32_MSB  9
#define csr_AcsmStopAddrXlatVal32_LSB  0
#define csr_AcsmStopAddrXlatVal32_MASK 0x3ffu
#define csr_ReservedATO_RANGE  3:0
#define csr_ReservedATO_BITS   3:0
#define csr_ReservedATO_MSB  3
#define csr_ReservedATO_LSB  0
#define csr_ReservedATO_MASK 0xfu
#define csr_CaBusTriEn_RANGE  0:0
#define csr_CaBusTriEn_BITS   0:0
#define csr_CaBusTriEn_MSB  0
#define csr_CaBusTriEn_LSB  0
#define csr_CaBusTriEn_MASK 0x1u
#define csr_AcsmStopAddrXlatVal33_RANGE  9:0
#define csr_AcsmStopAddrXlatVal33_BITS   9:0
#define csr_AcsmStopAddrXlatVal33_MSB  9
#define csr_AcsmStopAddrXlatVal33_LSB  0
#define csr_AcsmStopAddrXlatVal33_MASK 0x3ffu
#define csr_AcLnDisable_RANGE  12:0
#define csr_AcLnDisable_BITS   12:0
#define csr_AcLnDisable_MSB  12
#define csr_AcLnDisable_LSB  0
#define csr_AcLnDisable_MASK 0x1fffu
#define csr_RxReplicaCtl00_RANGE  3:0
#define csr_RxReplicaCtl00_BITS   3:0
#define csr_RxReplicaCtl00_MSB  3
#define csr_RxReplicaCtl00_LSB  0
#define csr_RxReplicaCtl00_MASK 0xfu
#define csr_RxReplicaStatusSnapNow_RANGE  0:0
#define csr_RxReplicaStatusSnapNow_BITS   0:0
#define csr_RxReplicaStatusSnapNow_MSB  0
#define csr_RxReplicaStatusSnapNow_LSB  0
#define csr_RxReplicaStatusSnapNow_MASK 0x1u
#define csr_RxReplicaDlyRstMaxMin_RANGE  1:1
#define csr_RxReplicaDlyRstMaxMin_BITS   0:0
#define csr_RxReplicaDlyRstMaxMin_MSB  1
#define csr_RxReplicaDlyRstMaxMin_LSB  1
#define csr_RxReplicaDlyRstMaxMin_MASK 0x2u
#define csr_RxReplicaClearRangeError_RANGE  3:2
#define csr_RxReplicaClearRangeError_BITS   1:0
#define csr_RxReplicaClearRangeError_MSB  3
#define csr_RxReplicaClearRangeError_LSB  2
#define csr_RxReplicaClearRangeError_MASK 0xcu
#define csr_AcsmStopAddrXlatVal34_RANGE  9:0
#define csr_AcsmStopAddrXlatVal34_BITS   9:0
#define csr_AcsmStopAddrXlatVal34_MSB  9
#define csr_AcsmStopAddrXlatVal34_LSB  0
#define csr_AcsmStopAddrXlatVal34_MASK 0x3ffu
#define csr_DfiClkAcLnDis_RANGE  12:0
#define csr_DfiClkAcLnDis_BITS   12:0
#define csr_DfiClkAcLnDis_MSB  12
#define csr_DfiClkAcLnDis_LSB  0
#define csr_DfiClkAcLnDis_MASK 0x1fffu
#define csr_RxReplicaCtl01_RANGE  2:0
#define csr_RxReplicaCtl01_BITS   2:0
#define csr_RxReplicaCtl01_MSB  2
#define csr_RxReplicaCtl01_LSB  0
#define csr_RxReplicaCtl01_MASK 0x7u
#define csr_RxReplicaSelPathPhase_RANGE  2:0
#define csr_RxReplicaSelPathPhase_BITS   2:0
#define csr_RxReplicaSelPathPhase_MSB  2
#define csr_RxReplicaSelPathPhase_LSB  0
#define csr_RxReplicaSelPathPhase_MASK 0x7u
#define csr_AcsmStopAddrXlatVal35_RANGE  9:0
#define csr_AcsmStopAddrXlatVal35_BITS   9:0
#define csr_AcsmStopAddrXlatVal35_MSB  9
#define csr_AcsmStopAddrXlatVal35_LSB  0
#define csr_AcsmStopAddrXlatVal35_MASK 0x3ffu
#define csr_PClkAcLnDis_RANGE  12:0
#define csr_PClkAcLnDis_BITS   12:0
#define csr_PClkAcLnDis_MSB  12
#define csr_PClkAcLnDis_LSB  0
#define csr_PClkAcLnDis_MASK 0x1fffu
#define csr_RxReplicaCtl02_RANGE  6:0
#define csr_RxReplicaCtl02_BITS   6:0
#define csr_RxReplicaCtl02_MSB  6
#define csr_RxReplicaCtl02_LSB  0
#define csr_RxReplicaCtl02_MASK 0x7fu
#define csr_RxReplicaDiffLimit_RANGE  6:0
#define csr_RxReplicaDiffLimit_BITS   6:0
#define csr_RxReplicaDiffLimit_MSB  6
#define csr_RxReplicaDiffLimit_LSB  0
#define csr_RxReplicaDiffLimit_MASK 0x7fu
#define csr_AcsmStopAddrXlatVal36_RANGE  9:0
#define csr_AcsmStopAddrXlatVal36_BITS   9:0
#define csr_AcsmStopAddrXlatVal36_MSB  9
#define csr_AcsmStopAddrXlatVal36_LSB  0
#define csr_AcsmStopAddrXlatVal36_MASK 0x3ffu
#define csr_AcLcdlCalPhDetOut_RANGE  11:0
#define csr_AcLcdlCalPhDetOut_BITS   11:0
#define csr_AcLcdlCalPhDetOut_MSB  11
#define csr_AcLcdlCalPhDetOut_LSB  0
#define csr_AcLcdlCalPhDetOut_MASK 0xfffu
#define csr_RxReplicaCtl03_RANGE  9:0
#define csr_RxReplicaCtl03_BITS   9:0
#define csr_RxReplicaCtl03_MSB  9
#define csr_RxReplicaCtl03_LSB  0
#define csr_RxReplicaCtl03_MASK 0x3ffu
#define csr_RxReplicaRatioTrn_RANGE  9:0
#define csr_RxReplicaRatioTrn_BITS   9:0
#define csr_RxReplicaRatioTrn_MSB  9
#define csr_RxReplicaRatioTrn_LSB  0
#define csr_RxReplicaRatioTrn_MASK 0x3ffu
#define csr_DtsmByteCtrl0_RANGE  6:0
#define csr_DtsmByteCtrl0_BITS   6:0
#define csr_DtsmByteCtrl0_MSB  6
#define csr_DtsmByteCtrl0_LSB  0
#define csr_DtsmByteCtrl0_MASK 0x7fu
#define csr_PerPhTrainEn_RANGE  0:0
#define csr_PerPhTrainEn_BITS   0:0
#define csr_PerPhTrainEn_MSB  0
#define csr_PerPhTrainEn_LSB  0
#define csr_PerPhTrainEn_MASK 0x1u
#define csr_WrLevTrain_RANGE  1:1
#define csr_WrLevTrain_BITS   0:0
#define csr_WrLevTrain_MSB  1
#define csr_WrLevTrain_LSB  1
#define csr_WrLevTrain_MASK 0x2u
#define csr_Dtsm8bitMode_RANGE  2:2
#define csr_Dtsm8bitMode_BITS   0:0
#define csr_Dtsm8bitMode_MSB  2
#define csr_Dtsm8bitMode_LSB  2
#define csr_Dtsm8bitMode_MASK 0x4u
#define csr_Wck2CkTrain_RANGE  3:3
#define csr_Wck2CkTrain_BITS   0:0
#define csr_Wck2CkTrain_MSB  3
#define csr_Wck2CkTrain_LSB  3
#define csr_Wck2CkTrain_MASK 0x8u
#define csr_InhibitDtsmGoodCountClear_RANGE  4:4
#define csr_InhibitDtsmGoodCountClear_BITS   0:0
#define csr_InhibitDtsmGoodCountClear_MSB  4
#define csr_InhibitDtsmGoodCountClear_LSB  4
#define csr_InhibitDtsmGoodCountClear_MASK 0x10u
#define csr_InhibitDtsmErrCountClear_RANGE  5:5
#define csr_InhibitDtsmErrCountClear_BITS   0:0
#define csr_InhibitDtsmErrCountClear_MSB  5
#define csr_InhibitDtsmErrCountClear_LSB  5
#define csr_InhibitDtsmErrCountClear_MASK 0x20u
#define csr_ClearCmpCountOnIncDec_RANGE  6:6
#define csr_ClearCmpCountOnIncDec_BITS   0:0
#define csr_ClearCmpCountOnIncDec_MSB  6
#define csr_ClearCmpCountOnIncDec_LSB  6
#define csr_ClearCmpCountOnIncDec_MASK 0x40u
#define csr_RxFifoInterruptControl_RANGE  8:0
#define csr_RxFifoInterruptControl_BITS   8:0
#define csr_RxFifoInterruptControl_MSB  8
#define csr_RxFifoInterruptControl_LSB  0
#define csr_RxFifoInterruptControl_MASK 0x1ffu
#define csr_RdfPtrChkAtRdEvent_RANGE  8:0
#define csr_RdfPtrChkAtRdEvent_BITS   8:0
#define csr_RdfPtrChkAtRdEvent_MSB  8
#define csr_RdfPtrChkAtRdEvent_LSB  0
#define csr_RdfPtrChkAtRdEvent_MASK 0x1ffu
#define csr_AcsmStopAddrXlatVal37_RANGE  9:0
#define csr_AcsmStopAddrXlatVal37_BITS   9:0
#define csr_AcsmStopAddrXlatVal37_MSB  9
#define csr_AcsmStopAddrXlatVal37_LSB  0
#define csr_AcsmStopAddrXlatVal37_MASK 0x3ffu
#define csr_RxDFETap1SelTg0Ln1_RANGE  4:0
#define csr_RxDFETap1SelTg0Ln1_BITS   4:0
#define csr_RxDFETap1SelTg0Ln1_MSB  4
#define csr_RxDFETap1SelTg0Ln1_LSB  0
#define csr_RxDFETap1SelTg0Ln1_MASK 0x1fu
#define csr_DtsmByteCtrl1_RANGE  8:0
#define csr_DtsmByteCtrl1_BITS   8:0
#define csr_DtsmByteCtrl1_MSB  8
#define csr_DtsmByteCtrl1_LSB  0
#define csr_DtsmByteCtrl1_MASK 0x1ffu
#define csr_DtsmIncDecMode_RANGE  0:0
#define csr_DtsmIncDecMode_BITS   0:0
#define csr_DtsmIncDecMode_MSB  0
#define csr_DtsmIncDecMode_LSB  0
#define csr_DtsmIncDecMode_MASK 0x1u
#define csr_DtsmIncDecCtrl_RANGE  1:1
#define csr_DtsmIncDecCtrl_BITS   0:0
#define csr_DtsmIncDecCtrl_MSB  1
#define csr_DtsmIncDecCtrl_LSB  1
#define csr_DtsmIncDecCtrl_MASK 0x2u
#define csr_EnblRxSampFlops_RANGE  2:2
#define csr_EnblRxSampFlops_BITS   0:0
#define csr_EnblRxSampFlops_MSB  2
#define csr_EnblRxSampFlops_LSB  2
#define csr_EnblRxSampFlops_MASK 0x4u
#define csr_SelRxSampFlops_RANGE  3:3
#define csr_SelRxSampFlops_BITS   0:0
#define csr_SelRxSampFlops_MSB  3
#define csr_SelRxSampFlops_LSB  3
#define csr_SelRxSampFlops_MASK 0x8u
#define csr_SelRxBybass_RANGE  4:4
#define csr_SelRxBybass_BITS   0:0
#define csr_SelRxBybass_MSB  4
#define csr_SelRxBybass_LSB  4
#define csr_SelRxBybass_MASK 0x10u
#define csr_DtsmIgnUpdateAck_RANGE  5:5
#define csr_DtsmIgnUpdateAck_BITS   0:0
#define csr_DtsmIgnUpdateAck_MSB  5
#define csr_DtsmIgnUpdateAck_LSB  5
#define csr_DtsmIgnUpdateAck_MASK 0x20u
#define csr_EnableRxDqAsync_RANGE  6:6
#define csr_EnableRxDqAsync_BITS   0:0
#define csr_EnableRxDqAsync_MSB  6
#define csr_EnableRxDqAsync_LSB  6
#define csr_EnableRxDqAsync_MASK 0x40u
#define csr_DtsmStaticCmpr_RANGE  7:7
#define csr_DtsmStaticCmpr_BITS   0:0
#define csr_DtsmStaticCmpr_MSB  7
#define csr_DtsmStaticCmpr_LSB  7
#define csr_DtsmStaticCmpr_MASK 0x80u
#define csr_DtsmStaticCmprVal_RANGE  8:8
#define csr_DtsmStaticCmprVal_BITS   0:0
#define csr_DtsmStaticCmprVal_MSB  8
#define csr_DtsmStaticCmprVal_LSB  8
#define csr_DtsmStaticCmprVal_MASK 0x100u
#define csr_AcsmStopAddrXlatVal38_RANGE  9:0
#define csr_AcsmStopAddrXlatVal38_BITS   9:0
#define csr_AcsmStopAddrXlatVal38_MSB  9
#define csr_AcsmStopAddrXlatVal38_LSB  0
#define csr_AcsmStopAddrXlatVal38_MASK 0x3ffu
#define csr_RxDFETap1SelTg1Ln1_RANGE  4:0
#define csr_RxDFETap1SelTg1Ln1_BITS   4:0
#define csr_RxDFETap1SelTg1Ln1_MSB  4
#define csr_RxDFETap1SelTg1Ln1_LSB  0
#define csr_RxDFETap1SelTg1Ln1_MASK 0x1fu
#define csr_TxChkDataSelects_RANGE  1:0
#define csr_TxChkDataSelects_BITS   1:0
#define csr_TxChkDataSelects_MSB  1
#define csr_TxChkDataSelects_LSB  0
#define csr_TxChkDataSelects_MASK 0x3u
#define csr_SelChktoTx_RANGE  0:0
#define csr_SelChktoTx_BITS   0:0
#define csr_SelChktoTx_MSB  0
#define csr_SelChktoTx_LSB  0
#define csr_SelChktoTx_MASK 0x1u
#define csr_SelTxtoChk_RANGE  1:1
#define csr_SelTxtoChk_BITS   0:0
#define csr_SelTxtoChk_MSB  1
#define csr_SelTxtoChk_LSB  1
#define csr_SelTxtoChk_MASK 0x2u
#define csr_AcsmStopAddrXlatVal39_RANGE  9:0
#define csr_AcsmStopAddrXlatVal39_BITS   9:0
#define csr_AcsmStopAddrXlatVal39_MSB  9
#define csr_AcsmStopAddrXlatVal39_LSB  0
#define csr_AcsmStopAddrXlatVal39_MASK 0x3ffu
#define csr_DtsmGateInc_RANGE  8:0
#define csr_DtsmGateInc_BITS   8:0
#define csr_DtsmGateInc_MSB  8
#define csr_DtsmGateInc_LSB  0
#define csr_DtsmGateInc_MASK 0x1ffu
#define csr_AcsmStopAddrXlatVal40_RANGE  9:0
#define csr_AcsmStopAddrXlatVal40_BITS   9:0
#define csr_AcsmStopAddrXlatVal40_MSB  9
#define csr_AcsmStopAddrXlatVal40_LSB  0
#define csr_AcsmStopAddrXlatVal40_MASK 0x3ffu
#define csr_DtsmGateDec_RANGE  8:0
#define csr_DtsmGateDec_BITS   8:0
#define csr_DtsmGateDec_MSB  8
#define csr_DtsmGateDec_LSB  0
#define csr_DtsmGateDec_MASK 0x1ffu
#define csr_AcsmStopAddrXlatVal41_RANGE  9:0
#define csr_AcsmStopAddrXlatVal41_BITS   9:0
#define csr_AcsmStopAddrXlatVal41_MSB  9
#define csr_AcsmStopAddrXlatVal41_LSB  0
#define csr_AcsmStopAddrXlatVal41_MASK 0x3ffu
#define csr_RxDFETap2SelTg0Ln1_RANGE  4:0
#define csr_RxDFETap2SelTg0Ln1_BITS   4:0
#define csr_RxDFETap2SelTg0Ln1_MSB  4
#define csr_RxDFETap2SelTg0Ln1_LSB  0
#define csr_RxDFETap2SelTg0Ln1_MASK 0x1fu
#define csr_DtsmLaneCtrl0_RANGE  15:0
#define csr_DtsmLaneCtrl0_BITS   15:0
#define csr_DtsmLaneCtrl0_MSB  15
#define csr_DtsmLaneCtrl0_LSB  0
#define csr_DtsmLaneCtrl0_MASK 0xffffu
#define csr_DtsmEnb_RANGE  0:0
#define csr_DtsmEnb_BITS   0:0
#define csr_DtsmEnb_MSB  0
#define csr_DtsmEnb_LSB  0
#define csr_DtsmEnb_MASK 0x1u
#define csr_DtsmDir_RANGE  1:1
#define csr_DtsmDir_BITS   0:0
#define csr_DtsmDir_MSB  1
#define csr_DtsmDir_LSB  1
#define csr_DtsmDir_MASK 0x2u
#define csr_DtsmIgnFrst_RANGE  2:2
#define csr_DtsmIgnFrst_BITS   0:0
#define csr_DtsmIgnFrst_MSB  2
#define csr_DtsmIgnFrst_LSB  2
#define csr_DtsmIgnFrst_MASK 0x4u
#define csr_DtsmOddPhase_RANGE  3:3
#define csr_DtsmOddPhase_BITS   0:0
#define csr_DtsmOddPhase_MSB  3
#define csr_DtsmOddPhase_LSB  3
#define csr_DtsmOddPhase_MASK 0x8u
#define csr_DtsmFltPre_RANGE  4:4
#define csr_DtsmFltPre_BITS   0:0
#define csr_DtsmFltPre_MSB  4
#define csr_DtsmFltPre_LSB  4
#define csr_DtsmFltPre_MASK 0x10u
#define csr_DtsmFltCur_RANGE  5:5
#define csr_DtsmFltCur_BITS   0:0
#define csr_DtsmFltCur_MSB  5
#define csr_DtsmFltCur_LSB  5
#define csr_DtsmFltCur_MASK 0x20u
#define csr_DtsmFltNxt_RANGE  6:6
#define csr_DtsmFltNxt_BITS   0:0
#define csr_DtsmFltNxt_MSB  6
#define csr_DtsmFltNxt_LSB  6
#define csr_DtsmFltNxt_MASK 0x40u
#define csr_DtsmFltVal_RANGE  9:7
#define csr_DtsmFltVal_BITS   2:0
#define csr_DtsmFltVal_MSB  9
#define csr_DtsmFltVal_LSB  7
#define csr_DtsmFltVal_MASK 0x380u
#define csr_DtsmMskBit_RANGE  13:10
#define csr_DtsmMskBit_BITS   3:0
#define csr_DtsmMskBit_MSB  13
#define csr_DtsmMskBit_LSB  10
#define csr_DtsmMskBit_MASK 0x3c00u
#define csr_DtsmFltSchm_RANGE  14:14
#define csr_DtsmFltSchm_BITS   0:0
#define csr_DtsmFltSchm_MSB  14
#define csr_DtsmFltSchm_LSB  14
#define csr_DtsmFltSchm_MASK 0x4000u
#define csr_DtsmGdBarPriority_RANGE  15:15
#define csr_DtsmGdBarPriority_BITS   0:0
#define csr_DtsmGdBarPriority_MSB  15
#define csr_DtsmGdBarPriority_LSB  15
#define csr_DtsmGdBarPriority_MASK 0x8000u
#define csr_AcsmStopAddrXlatVal42_RANGE  9:0
#define csr_AcsmStopAddrXlatVal42_BITS   9:0
#define csr_AcsmStopAddrXlatVal42_MSB  9
#define csr_AcsmStopAddrXlatVal42_LSB  0
#define csr_AcsmStopAddrXlatVal42_MASK 0x3ffu
#define csr_MasUpdGoodCtr_RANGE  15:0
#define csr_MasUpdGoodCtr_BITS   15:0
#define csr_MasUpdGoodCtr_MSB  15
#define csr_MasUpdGoodCtr_LSB  0
#define csr_MasUpdGoodCtr_MASK 0xffffu
#define csr_RxDFETap2SelTg1Ln1_RANGE  4:0
#define csr_RxDFETap2SelTg1Ln1_BITS   4:0
#define csr_RxDFETap2SelTg1Ln1_MSB  4
#define csr_RxDFETap2SelTg1Ln1_LSB  0
#define csr_RxDFETap2SelTg1Ln1_MASK 0x1fu
#define csr_DtsmCmpCount_RANGE  15:0
#define csr_DtsmCmpCount_BITS   15:0
#define csr_DtsmCmpCount_MSB  15
#define csr_DtsmCmpCount_LSB  0
#define csr_DtsmCmpCount_MASK 0xffffu
#define csr_AcsmStopAddrXlatVal43_RANGE  9:0
#define csr_AcsmStopAddrXlatVal43_BITS   9:0
#define csr_AcsmStopAddrXlatVal43_MSB  9
#define csr_AcsmStopAddrXlatVal43_LSB  0
#define csr_AcsmStopAddrXlatVal43_MASK 0x3ffu
#define csr_PhyUpd0GoodCtr_RANGE  15:0
#define csr_PhyUpd0GoodCtr_BITS   15:0
#define csr_PhyUpd0GoodCtr_MSB  15
#define csr_PhyUpd0GoodCtr_LSB  0
#define csr_PhyUpd0GoodCtr_MASK 0xffffu
#define csr_DtsmErrCount_RANGE  15:0
#define csr_DtsmErrCount_BITS   15:0
#define csr_DtsmErrCount_MSB  15
#define csr_DtsmErrCount_LSB  0
#define csr_DtsmErrCount_MASK 0xffffu
#define csr_AcsmStopAddrXlatVal44_RANGE  9:0
#define csr_AcsmStopAddrXlatVal44_BITS   9:0
#define csr_AcsmStopAddrXlatVal44_MSB  9
#define csr_AcsmStopAddrXlatVal44_LSB  0
#define csr_AcsmStopAddrXlatVal44_MASK 0x3ffu
#define csr_PhyUpd1GoodCtr_RANGE  15:0
#define csr_PhyUpd1GoodCtr_BITS   15:0
#define csr_PhyUpd1GoodCtr_MSB  15
#define csr_PhyUpd1GoodCtr_LSB  0
#define csr_PhyUpd1GoodCtr_MASK 0xffffu
#define csr_DtsmGoodCount_RANGE  15:0
#define csr_DtsmGoodCount_BITS   15:0
#define csr_DtsmGoodCount_MSB  15
#define csr_DtsmGoodCount_LSB  0
#define csr_DtsmGoodCount_MASK 0xffffu
#define csr_AcsmStopAddrXlatVal45_RANGE  9:0
#define csr_AcsmStopAddrXlatVal45_BITS   9:0
#define csr_AcsmStopAddrXlatVal45_MSB  9
#define csr_AcsmStopAddrXlatVal45_LSB  0
#define csr_AcsmStopAddrXlatVal45_MASK 0x3ffu
#define csr_AcPDsampleSEC0_RANGE  0:0
#define csr_AcPDsampleSEC0_BITS   0:0
#define csr_AcPDsampleSEC0_MSB  0
#define csr_AcPDsampleSEC0_LSB  0
#define csr_AcPDsampleSEC0_MASK 0x1u
#define csr_CtlUpd0GoodCtr_RANGE  15:0
#define csr_CtlUpd0GoodCtr_BITS   15:0
#define csr_CtlUpd0GoodCtr_MSB  15
#define csr_CtlUpd0GoodCtr_LSB  0
#define csr_CtlUpd0GoodCtr_MASK 0xffffu
#define csr_DtsmGoodBar_RANGE  15:0
#define csr_DtsmGoodBar_BITS   15:0
#define csr_DtsmGoodBar_MSB  15
#define csr_DtsmGoodBar_LSB  0
#define csr_DtsmGoodBar_MASK 0xffffu
#define csr_AcsmStopAddrXlatVal46_RANGE  9:0
#define csr_AcsmStopAddrXlatVal46_BITS   9:0
#define csr_AcsmStopAddrXlatVal46_MSB  9
#define csr_AcsmStopAddrXlatVal46_LSB  0
#define csr_AcsmStopAddrXlatVal46_MASK 0x3ffu
#define csr_AcPDsampleSEC1_RANGE  0:0
#define csr_AcPDsampleSEC1_BITS   0:0
#define csr_AcPDsampleSEC1_MSB  0
#define csr_AcPDsampleSEC1_LSB  0
#define csr_AcPDsampleSEC1_MASK 0x1u
#define csr_CtlUpd1GoodCtr_RANGE  15:0
#define csr_CtlUpd1GoodCtr_BITS   15:0
#define csr_CtlUpd1GoodCtr_MSB  15
#define csr_CtlUpd1GoodCtr_LSB  0
#define csr_CtlUpd1GoodCtr_MASK 0xffffu
#define csr_DtsmErrBar_RANGE  15:0
#define csr_DtsmErrBar_BITS   15:0
#define csr_DtsmErrBar_MSB  15
#define csr_DtsmErrBar_LSB  0
#define csr_DtsmErrBar_MASK 0xffffu
#define csr_AcsmStopAddrXlatVal47_RANGE  9:0
#define csr_AcsmStopAddrXlatVal47_BITS   9:0
#define csr_AcsmStopAddrXlatVal47_MSB  9
#define csr_AcsmStopAddrXlatVal47_LSB  0
#define csr_AcsmStopAddrXlatVal47_MASK 0x3ffu
#define csr_MasUpdFailCtr_RANGE  15:0
#define csr_MasUpdFailCtr_BITS   15:0
#define csr_MasUpdFailCtr_MSB  15
#define csr_MasUpdFailCtr_LSB  0
#define csr_MasUpdFailCtr_MASK 0xffffu
#define csr_DtsmCountClears_RANGE  9:0
#define csr_DtsmCountClears_BITS   9:0
#define csr_DtsmCountClears_MSB  9
#define csr_DtsmCountClears_LSB  0
#define csr_DtsmCountClears_MASK 0x3ffu
#define csr_DtsmClrCntMsk_RANGE  8:0
#define csr_DtsmClrCntMsk_BITS   8:0
#define csr_DtsmClrCntMsk_MSB  8
#define csr_DtsmClrCntMsk_LSB  0
#define csr_DtsmClrCntMsk_MASK 0x1ffu
#define csr_DtsmClrCnt_RANGE  9:9
#define csr_DtsmClrCnt_BITS   0:0
#define csr_DtsmClrCnt_MSB  9
#define csr_DtsmClrCnt_LSB  9
#define csr_DtsmClrCnt_MASK 0x200u
#define csr_AcsmStopAddrXlatVal48_RANGE  9:0
#define csr_AcsmStopAddrXlatVal48_BITS   9:0
#define csr_AcsmStopAddrXlatVal48_MSB  9
#define csr_AcsmStopAddrXlatVal48_LSB  0
#define csr_AcsmStopAddrXlatVal48_MASK 0x3ffu
#define csr_PhyUpd0FailCtr_RANGE  15:0
#define csr_PhyUpd0FailCtr_BITS   15:0
#define csr_PhyUpd0FailCtr_MSB  15
#define csr_PhyUpd0FailCtr_LSB  0
#define csr_PhyUpd0FailCtr_MASK 0xffffu
#define csr_DtsmGoodThldXingInd_RANGE  8:0
#define csr_DtsmGoodThldXingInd_BITS   8:0
#define csr_DtsmGoodThldXingInd_MSB  8
#define csr_DtsmGoodThldXingInd_LSB  0
#define csr_DtsmGoodThldXingInd_MASK 0x1ffu
#define csr_AcsmStopAddrXlatVal49_RANGE  9:0
#define csr_AcsmStopAddrXlatVal49_BITS   9:0
#define csr_AcsmStopAddrXlatVal49_MSB  9
#define csr_AcsmStopAddrXlatVal49_LSB  0
#define csr_AcsmStopAddrXlatVal49_MASK 0x3ffu
#define csr_PhyUpd1FailCtr_RANGE  15:0
#define csr_PhyUpd1FailCtr_BITS   15:0
#define csr_PhyUpd1FailCtr_MSB  15
#define csr_PhyUpd1FailCtr_LSB  0
#define csr_PhyUpd1FailCtr_MASK 0xffffu
#define csr_DtsmErrThldXingInd_RANGE  8:0
#define csr_DtsmErrThldXingInd_BITS   8:0
#define csr_DtsmErrThldXingInd_MSB  8
#define csr_DtsmErrThldXingInd_LSB  0
#define csr_DtsmErrThldXingInd_MASK 0x1ffu
#define csr_AcsmStopAddrXlatVal50_RANGE  9:0
#define csr_AcsmStopAddrXlatVal50_BITS   9:0
#define csr_AcsmStopAddrXlatVal50_MSB  9
#define csr_AcsmStopAddrXlatVal50_LSB  0
#define csr_AcsmStopAddrXlatVal50_MASK 0x3ffu
#define csr_PhyPerfCtrEnable_RANGE  7:0
#define csr_PhyPerfCtrEnable_BITS   7:0
#define csr_PhyPerfCtrEnable_MSB  7
#define csr_PhyPerfCtrEnable_LSB  0
#define csr_PhyPerfCtrEnable_MASK 0xffu
#define csr_MasUpdGoodCtl_RANGE  0:0
#define csr_MasUpdGoodCtl_BITS   0:0
#define csr_MasUpdGoodCtl_MSB  0
#define csr_MasUpdGoodCtl_LSB  0
#define csr_MasUpdGoodCtl_MASK 0x1u
#define csr_PhyUpd0GoodCtl_RANGE  1:1
#define csr_PhyUpd0GoodCtl_BITS   0:0
#define csr_PhyUpd0GoodCtl_MSB  1
#define csr_PhyUpd0GoodCtl_LSB  1
#define csr_PhyUpd0GoodCtl_MASK 0x2u
#define csr_PhyUpd1GoodCtl_RANGE  2:2
#define csr_PhyUpd1GoodCtl_BITS   0:0
#define csr_PhyUpd1GoodCtl_MSB  2
#define csr_PhyUpd1GoodCtl_LSB  2
#define csr_PhyUpd1GoodCtl_MASK 0x4u
#define csr_CtlUpd0GoodCtl_RANGE  3:3
#define csr_CtlUpd0GoodCtl_BITS   0:0
#define csr_CtlUpd0GoodCtl_MSB  3
#define csr_CtlUpd0GoodCtl_LSB  3
#define csr_CtlUpd0GoodCtl_MASK 0x8u
#define csr_CtlUpd1GoodCtl_RANGE  4:4
#define csr_CtlUpd1GoodCtl_BITS   0:0
#define csr_CtlUpd1GoodCtl_MSB  4
#define csr_CtlUpd1GoodCtl_LSB  4
#define csr_CtlUpd1GoodCtl_MASK 0x10u
#define csr_MasUpdFailCtl_RANGE  5:5
#define csr_MasUpdFailCtl_BITS   0:0
#define csr_MasUpdFailCtl_MSB  5
#define csr_MasUpdFailCtl_LSB  5
#define csr_MasUpdFailCtl_MASK 0x20u
#define csr_PhyUpd0FailCtl_RANGE  6:6
#define csr_PhyUpd0FailCtl_BITS   0:0
#define csr_PhyUpd0FailCtl_MSB  6
#define csr_PhyUpd0FailCtl_LSB  6
#define csr_PhyUpd0FailCtl_MASK 0x40u
#define csr_PhyUpd1FailCtl_RANGE  7:7
#define csr_PhyUpd1FailCtl_BITS   0:0
#define csr_PhyUpd1FailCtl_MSB  7
#define csr_PhyUpd1FailCtl_LSB  7
#define csr_PhyUpd1FailCtl_MASK 0x80u
#define csr_TrainingIncDecDtsmEn_RANGE  8:0
#define csr_TrainingIncDecDtsmEn_BITS   8:0
#define csr_TrainingIncDecDtsmEn_MSB  8
#define csr_TrainingIncDecDtsmEn_LSB  0
#define csr_TrainingIncDecDtsmEn_MASK 0x1ffu
#define csr_AcsmStopAddrXlatVal51_RANGE  9:0
#define csr_AcsmStopAddrXlatVal51_BITS   9:0
#define csr_AcsmStopAddrXlatVal51_MSB  9
#define csr_AcsmStopAddrXlatVal51_LSB  0
#define csr_AcsmStopAddrXlatVal51_MASK 0x3ffu
#define csr_DtsmErrCountNZ_RANGE  8:0
#define csr_DtsmErrCountNZ_BITS   8:0
#define csr_DtsmErrCountNZ_MSB  8
#define csr_DtsmErrCountNZ_LSB  0
#define csr_DtsmErrCountNZ_MASK 0x1ffu
#define csr_AcsmStopAddrXlatVal52_RANGE  9:0
#define csr_AcsmStopAddrXlatVal52_BITS   9:0
#define csr_AcsmStopAddrXlatVal52_MSB  9
#define csr_AcsmStopAddrXlatVal52_LSB  0
#define csr_AcsmStopAddrXlatVal52_MASK 0x3ffu
#define csr_RdfPtrChkAtRdEventMargin_RANGE  1:0
#define csr_RdfPtrChkAtRdEventMargin_BITS   1:0
#define csr_RdfPtrChkAtRdEventMargin_MSB  1
#define csr_RdfPtrChkAtRdEventMargin_LSB  0
#define csr_RdfPtrChkAtRdEventMargin_MASK 0x3u
#define csr_AcsmStopAddrXlatVal53_RANGE  9:0
#define csr_AcsmStopAddrXlatVal53_BITS   9:0
#define csr_AcsmStopAddrXlatVal53_MSB  9
#define csr_AcsmStopAddrXlatVal53_LSB  0
#define csr_AcsmStopAddrXlatVal53_MASK 0x3ffu
#define csr_RxDFETap1SelTg0Ln2_RANGE  4:0
#define csr_RxDFETap1SelTg0Ln2_BITS   4:0
#define csr_RxDFETap1SelTg0Ln2_MSB  4
#define csr_RxDFETap1SelTg0Ln2_LSB  0
#define csr_RxDFETap1SelTg0Ln2_MASK 0x1fu
#define csr_AcsmStopAddrXlatVal54_RANGE  9:0
#define csr_AcsmStopAddrXlatVal54_BITS   9:0
#define csr_AcsmStopAddrXlatVal54_MSB  9
#define csr_AcsmStopAddrXlatVal54_LSB  0
#define csr_AcsmStopAddrXlatVal54_MASK 0x3ffu
#define csr_RxDFETap1SelTg1Ln2_RANGE  4:0
#define csr_RxDFETap1SelTg1Ln2_BITS   4:0
#define csr_RxDFETap1SelTg1Ln2_MSB  4
#define csr_RxDFETap1SelTg1Ln2_LSB  0
#define csr_RxDFETap1SelTg1Ln2_MASK 0x1fu
#define csr_AcsmStopAddrXlatVal55_RANGE  9:0
#define csr_AcsmStopAddrXlatVal55_BITS   9:0
#define csr_AcsmStopAddrXlatVal55_MSB  9
#define csr_AcsmStopAddrXlatVal55_LSB  0
#define csr_AcsmStopAddrXlatVal55_MASK 0x3ffu
#define csr_AcsmStopAddrXlatVal56_RANGE  9:0
#define csr_AcsmStopAddrXlatVal56_BITS   9:0
#define csr_AcsmStopAddrXlatVal56_MSB  9
#define csr_AcsmStopAddrXlatVal56_LSB  0
#define csr_AcsmStopAddrXlatVal56_MASK 0x3ffu
#define csr_AcsmStopAddrXlatVal57_RANGE  9:0
#define csr_AcsmStopAddrXlatVal57_BITS   9:0
#define csr_AcsmStopAddrXlatVal57_MSB  9
#define csr_AcsmStopAddrXlatVal57_LSB  0
#define csr_AcsmStopAddrXlatVal57_MASK 0x3ffu
#define csr_RxDFETap2SelTg0Ln2_RANGE  4:0
#define csr_RxDFETap2SelTg0Ln2_BITS   4:0
#define csr_RxDFETap2SelTg0Ln2_MSB  4
#define csr_RxDFETap2SelTg0Ln2_LSB  0
#define csr_RxDFETap2SelTg0Ln2_MASK 0x1fu
#define csr_AcsmStopAddrXlatVal58_RANGE  9:0
#define csr_AcsmStopAddrXlatVal58_BITS   9:0
#define csr_AcsmStopAddrXlatVal58_MSB  9
#define csr_AcsmStopAddrXlatVal58_LSB  0
#define csr_AcsmStopAddrXlatVal58_MASK 0x3ffu
#define csr_RxDFETap2SelTg1Ln2_RANGE  4:0
#define csr_RxDFETap2SelTg1Ln2_BITS   4:0
#define csr_RxDFETap2SelTg1Ln2_MSB  4
#define csr_RxDFETap2SelTg1Ln2_LSB  0
#define csr_RxDFETap2SelTg1Ln2_MASK 0x1fu
#define csr_AcsmStopAddrXlatVal59_RANGE  9:0
#define csr_AcsmStopAddrXlatVal59_BITS   9:0
#define csr_AcsmStopAddrXlatVal59_MSB  9
#define csr_AcsmStopAddrXlatVal59_LSB  0
#define csr_AcsmStopAddrXlatVal59_MASK 0x3ffu
#define csr_AcsmStopAddrXlatVal60_RANGE  9:0
#define csr_AcsmStopAddrXlatVal60_BITS   9:0
#define csr_AcsmStopAddrXlatVal60_MSB  9
#define csr_AcsmStopAddrXlatVal60_LSB  0
#define csr_AcsmStopAddrXlatVal60_MASK 0x3ffu
#define csr_AcsmStopAddrXlatVal61_RANGE  9:0
#define csr_AcsmStopAddrXlatVal61_BITS   9:0
#define csr_AcsmStopAddrXlatVal61_MSB  9
#define csr_AcsmStopAddrXlatVal61_LSB  0
#define csr_AcsmStopAddrXlatVal61_MASK 0x3ffu
#define csr_DqRxVrefDac_RANGE  8:0
#define csr_DqRxVrefDac_BITS   8:0
#define csr_DqRxVrefDac_MSB  8
#define csr_DqRxVrefDac_LSB  0
#define csr_DqRxVrefDac_MASK 0x1ffu
#define csr_AcsmStopAddrXlatVal62_RANGE  9:0
#define csr_AcsmStopAddrXlatVal62_BITS   9:0
#define csr_AcsmStopAddrXlatVal62_MSB  9
#define csr_AcsmStopAddrXlatVal62_LSB  0
#define csr_AcsmStopAddrXlatVal62_MASK 0x3ffu
#define csr_AcsmStopAddrXlatVal63_RANGE  9:0
#define csr_AcsmStopAddrXlatVal63_BITS   9:0
#define csr_AcsmStopAddrXlatVal63_MSB  9
#define csr_AcsmStopAddrXlatVal63_LSB  0
#define csr_AcsmStopAddrXlatVal63_MASK 0x3ffu
#define csr_AcPDsampleDIFF_RANGE  1:0
#define csr_AcPDsampleDIFF_BITS   1:0
#define csr_AcPDsampleDIFF_MSB  1
#define csr_AcPDsampleDIFF_LSB  0
#define csr_AcPDsampleDIFF_MASK 0x3u
#define csr_PDsampleT_RANGE  0:0
#define csr_PDsampleT_BITS   0:0
#define csr_PDsampleT_MSB  0
#define csr_PDsampleT_LSB  0
#define csr_PDsampleT_MASK 0x1u
#define csr_PDsampleC_RANGE  1:1
#define csr_PDsampleC_BITS   0:0
#define csr_PDsampleC_MSB  1
#define csr_PDsampleC_LSB  1
#define csr_PDsampleC_MASK 0x2u
#define csr_RxDFETap1SelTg0Ln3_RANGE  4:0
#define csr_RxDFETap1SelTg0Ln3_BITS   4:0
#define csr_RxDFETap1SelTg0Ln3_MSB  4
#define csr_RxDFETap1SelTg0Ln3_LSB  0
#define csr_RxDFETap1SelTg0Ln3_MASK 0x1fu
#define csr_DlyTestRingSelDX_RANGE  5:0
#define csr_DlyTestRingSelDX_BITS   5:0
#define csr_DlyTestRingSelDX_MSB  5
#define csr_DlyTestRingSelDX_LSB  0
#define csr_DlyTestRingSelDX_MASK 0x3fu
#define csr_RxDFETap1SelTg1Ln3_RANGE  4:0
#define csr_RxDFETap1SelTg1Ln3_BITS   4:0
#define csr_RxDFETap1SelTg1Ln3_MSB  4
#define csr_RxDFETap1SelTg1Ln3_LSB  0
#define csr_RxDFETap1SelTg1Ln3_MASK 0x1fu
#define csr_DlyTestRingSelACX_RANGE  1:0
#define csr_DlyTestRingSelACX_BITS   1:0
#define csr_DlyTestRingSelACX_MSB  1
#define csr_DlyTestRingSelACX_LSB  0
#define csr_DlyTestRingSelACX_MASK 0x3u
#define csr_DlyTestCntDfiClkIVHM_RANGE  15:0
#define csr_DlyTestCntDfiClkIVHM_BITS   15:0
#define csr_DlyTestCntDfiClkIVHM_MSB  15
#define csr_DlyTestCntDfiClkIVHM_LSB  0
#define csr_DlyTestCntDfiClkIVHM_MASK 0xffffu
#define csr_DlyTestCntDfiClkHM_RANGE  15:0
#define csr_DlyTestCntDfiClkHM_BITS   15:0
#define csr_DlyTestCntDfiClkHM_MSB  15
#define csr_DlyTestCntDfiClkHM_LSB  0
#define csr_DlyTestCntDfiClkHM_MASK 0xffffu
#define csr_RxDFETap2SelTg0Ln3_RANGE  4:0
#define csr_RxDFETap2SelTg0Ln3_BITS   4:0
#define csr_RxDFETap2SelTg0Ln3_MSB  4
#define csr_RxDFETap2SelTg0Ln3_LSB  0
#define csr_RxDFETap2SelTg0Ln3_MASK 0x1fu
#define csr_DlyTestCntRingOsc_RANGE  15:0
#define csr_DlyTestCntRingOsc_BITS   15:0
#define csr_DlyTestCntRingOsc_MSB  15
#define csr_DlyTestCntRingOsc_LSB  0
#define csr_DlyTestCntRingOsc_MASK 0xffffu
#define csr_RxReplicaLcdlPh1UI2UI_RANGE  8:0
#define csr_RxReplicaLcdlPh1UI2UI_BITS   8:0
#define csr_RxReplicaLcdlPh1UI2UI_MSB  8
#define csr_RxReplicaLcdlPh1UI2UI_LSB  0
#define csr_RxReplicaLcdlPh1UI2UI_MASK 0x1ffu
#define csr_RxDFETap2SelTg1Ln3_RANGE  4:0
#define csr_RxDFETap2SelTg1Ln3_BITS   4:0
#define csr_RxDFETap2SelTg1Ln3_MSB  4
#define csr_RxDFETap2SelTg1Ln3_LSB  0
#define csr_RxDFETap2SelTg1Ln3_MASK 0x1fu
#define csr_RxReplicaRatioNow_RANGE  9:0
#define csr_RxReplicaRatioNow_BITS   9:0
#define csr_RxReplicaRatioNow_MSB  9
#define csr_RxReplicaRatioNow_LSB  0
#define csr_RxReplicaRatioNow_MASK 0x3ffu
#define csr_ACXPowerDownLn0_RANGE  1:0
#define csr_ACXPowerDownLn0_BITS   1:0
#define csr_ACXPowerDownLn0_MSB  1
#define csr_ACXPowerDownLn0_LSB  0
#define csr_ACXPowerDownLn0_MASK 0x3u
#define csr_AcTxPowerDownLn0_RANGE  1:0
#define csr_AcTxPowerDownLn0_BITS   1:0
#define csr_AcTxPowerDownLn0_MSB  1
#define csr_AcTxPowerDownLn0_LSB  0
#define csr_AcTxPowerDownLn0_MASK 0x3u
#define csr_RxReplicaRxClkDlyCorrection_RANGE  11:0
#define csr_RxReplicaRxClkDlyCorrection_BITS   11:0
#define csr_RxReplicaRxClkDlyCorrection_MSB  11
#define csr_RxReplicaRxClkDlyCorrection_LSB  0
#define csr_RxReplicaRxClkDlyCorrection_MASK 0xfffu
#define csr_RxReplicaDlyUIFrac_RANGE  6:0
#define csr_RxReplicaDlyUIFrac_BITS   6:0
#define csr_RxReplicaDlyUIFrac_MSB  6
#define csr_RxReplicaDlyUIFrac_LSB  0
#define csr_RxReplicaDlyUIFrac_MASK 0x7fu
#define csr_RxReplicaDlyUISign_RANGE  7:7
#define csr_RxReplicaDlyUISign_BITS   0:0
#define csr_RxReplicaDlyUISign_MSB  7
#define csr_RxReplicaDlyUISign_LSB  7
#define csr_RxReplicaDlyUISign_MASK 0x80u
#define csr_RxReplicaDiffVld_RANGE  8:8
#define csr_RxReplicaDiffVld_BITS   0:0
#define csr_RxReplicaDiffVld_MSB  8
#define csr_RxReplicaDiffVld_LSB  8
#define csr_RxReplicaDiffVld_MASK 0x100u
#define csr_RxReplicaDiffGTLimit_RANGE  9:9
#define csr_RxReplicaDiffGTLimit_BITS   0:0
#define csr_RxReplicaDiffGTLimit_MSB  9
#define csr_RxReplicaDiffGTLimit_LSB  9
#define csr_RxReplicaDiffGTLimit_MASK 0x200u
#define csr_RxReplicaRangeError_RANGE  11:10
#define csr_RxReplicaRangeError_BITS   1:0
#define csr_RxReplicaRangeError_MSB  11
#define csr_RxReplicaRangeError_LSB  10
#define csr_RxReplicaRangeError_MASK 0xc00u
#define csr_ACXPowerDownLn1_RANGE  1:0
#define csr_ACXPowerDownLn1_BITS   1:0
#define csr_ACXPowerDownLn1_MSB  1
#define csr_ACXPowerDownLn1_LSB  0
#define csr_ACXPowerDownLn1_MASK 0x3u
#define csr_AcTxPowerDownLn1_RANGE  1:0
#define csr_AcTxPowerDownLn1_BITS   1:0
#define csr_AcTxPowerDownLn1_MSB  1
#define csr_AcTxPowerDownLn1_LSB  0
#define csr_AcTxPowerDownLn1_MASK 0x3u
#define csr_ACXTxDly_RANGE  8:0
#define csr_ACXTxDly_BITS   8:0
#define csr_ACXTxDly_MSB  8
#define csr_ACXTxDly_LSB  0
#define csr_ACXTxDly_MASK 0x1ffu
#define csr_RxReplicaStatus00_RANGE  15:0
#define csr_RxReplicaStatus00_BITS   15:0
#define csr_RxReplicaStatus00_MSB  15
#define csr_RxReplicaStatus00_LSB  0
#define csr_RxReplicaStatus00_MASK 0xffffu
#define csr_RxRepDlyMinNeg_RANGE  7:0
#define csr_RxRepDlyMinNeg_BITS   7:0
#define csr_RxRepDlyMinNeg_MSB  7
#define csr_RxRepDlyMinNeg_LSB  0
#define csr_RxRepDlyMinNeg_MASK 0xffu
#define csr_RxRepDlyMaxPos_RANGE  15:8
#define csr_RxRepDlyMaxPos_BITS   7:0
#define csr_RxRepDlyMaxPos_MSB  15
#define csr_RxRepDlyMaxPos_LSB  8
#define csr_RxRepDlyMaxPos_MASK 0xff00u
#define csr_CKXTxDly_RANGE  8:0
#define csr_CKXTxDly_BITS   8:0
#define csr_CKXTxDly_MSB  8
#define csr_CKXTxDly_LSB  0
#define csr_CKXTxDly_MASK 0x1ffu
#define csr_RxReplicaUICalWait_RANGE  15:0
#define csr_RxReplicaUICalWait_BITS   15:0
#define csr_RxReplicaUICalWait_MSB  15
#define csr_RxReplicaUICalWait_LSB  0
#define csr_RxReplicaUICalWait_MASK 0xffffu
#define csr_ACXTxDlyDTO_RANGE  8:0
#define csr_ACXTxDlyDTO_BITS   8:0
#define csr_ACXTxDlyDTO_MSB  8
#define csr_ACXTxDlyDTO_LSB  0
#define csr_ACXTxDlyDTO_MASK 0x1ffu
#define csr_RxReplicaInterval_RANGE  15:0
#define csr_RxReplicaInterval_BITS   15:0
#define csr_RxReplicaInterval_MSB  15
#define csr_RxReplicaInterval_LSB  0
#define csr_RxReplicaInterval_MASK 0xffffu
#define csr_RxReplicaDontGateRCTMath_RANGE  0:0
#define csr_RxReplicaDontGateRCTMath_BITS   0:0
#define csr_RxReplicaDontGateRCTMath_MSB  0
#define csr_RxReplicaDontGateRCTMath_LSB  0
#define csr_RxReplicaDontGateRCTMath_MASK 0x1u
#define csr_ACXTxDly2nMode_RANGE  8:0
#define csr_ACXTxDly2nMode_BITS   8:0
#define csr_ACXTxDly2nMode_MSB  8
#define csr_ACXTxDly2nMode_LSB  0
#define csr_ACXTxDly2nMode_MASK 0x1ffu
#define csr_DbyteCntrl_RANGE  1:0
#define csr_DbyteCntrl_BITS   1:0
#define csr_DbyteCntrl_MSB  1
#define csr_DbyteCntrl_LSB  0
#define csr_DbyteCntrl_MASK 0x3u
#define csr_LoopBackDisDqsTri_RANGE  0:0
#define csr_LoopBackDisDqsTri_BITS   0:0
#define csr_LoopBackDisDqsTri_MSB  0
#define csr_LoopBackDisDqsTri_LSB  0
#define csr_LoopBackDisDqsTri_MASK 0x1u
#define csr_LoopBackDisWckTri_RANGE  1:1
#define csr_LoopBackDisWckTri_BITS   0:0
#define csr_LoopBackDisWckTri_MSB  1
#define csr_LoopBackDisWckTri_LSB  1
#define csr_LoopBackDisWckTri_MASK 0x2u
#define csr_DlyTestSeqHM_RANGE  4:0
#define csr_DlyTestSeqHM_BITS   4:0
#define csr_DlyTestSeqHM_MSB  4
#define csr_DlyTestSeqHM_LSB  0
#define csr_DlyTestSeqHM_MASK 0x1fu
#define csr_DlyTestEnHM_RANGE  0:0
#define csr_DlyTestEnHM_BITS   0:0
#define csr_DlyTestEnHM_MSB  0
#define csr_DlyTestEnHM_LSB  0
#define csr_DlyTestEnHM_MASK 0x1u
#define csr_DlyTestCntInitHM_RANGE  1:1
#define csr_DlyTestCntInitHM_BITS   0:0
#define csr_DlyTestCntInitHM_MSB  1
#define csr_DlyTestCntInitHM_LSB  1
#define csr_DlyTestCntInitHM_MASK 0x2u
#define csr_EnablereadROcntHM_RANGE  2:2
#define csr_EnablereadROcntHM_BITS   0:0
#define csr_EnablereadROcntHM_MSB  2
#define csr_EnablereadROcntHM_LSB  2
#define csr_EnablereadROcntHM_MASK 0x4u
#define csr_DlyTestMuxSelHM_RANGE  4:3
#define csr_DlyTestMuxSelHM_BITS   1:0
#define csr_DlyTestMuxSelHM_MSB  4
#define csr_DlyTestMuxSelHM_LSB  3
#define csr_DlyTestMuxSelHM_MASK 0x18u
#define csr_DlyTestSeqHMAC_RANGE  5:0
#define csr_DlyTestSeqHMAC_BITS   5:0
#define csr_DlyTestSeqHMAC_MSB  5
#define csr_DlyTestSeqHMAC_LSB  0
#define csr_DlyTestSeqHMAC_MASK 0x3fu
#define csr_DlyTestEnHMMas_RANGE  5:5
#define csr_DlyTestEnHMMas_BITS   0:0
#define csr_DlyTestEnHMMas_MSB  5
#define csr_DlyTestEnHMMas_LSB  5
#define csr_DlyTestEnHMMas_MASK 0x20u
#define csr_Seq0BDLY0_RANGE  15:0
#define csr_Seq0BDLY0_BITS   15:0
#define csr_Seq0BDLY0_MSB  15
#define csr_Seq0BDLY0_LSB  0
#define csr_Seq0BDLY0_MASK 0xffffu
#define csr_ATestPrbsErrCntDIFF0T_RANGE  15:0
#define csr_ATestPrbsErrCntDIFF0T_BITS   15:0
#define csr_ATestPrbsErrCntDIFF0T_MSB  15
#define csr_ATestPrbsErrCntDIFF0T_LSB  0
#define csr_ATestPrbsErrCntDIFF0T_MASK 0xffffu
#define csr_TxSeg120_RANGE  15:0
#define csr_TxSeg120_BITS   15:0
#define csr_TxSeg120_MSB  15
#define csr_TxSeg120_LSB  0
#define csr_TxSeg120_MASK 0xffffu
#define csr_TxSeg120PU0_RANGE  3:0
#define csr_TxSeg120PU0_BITS   3:0
#define csr_TxSeg120PU0_MSB  3
#define csr_TxSeg120PU0_LSB  0
#define csr_TxSeg120PU0_MASK 0xfu
#define csr_TxSeg120PD0_RANGE  7:4
#define csr_TxSeg120PD0_BITS   3:0
#define csr_TxSeg120PD0_MSB  7
#define csr_TxSeg120PD0_LSB  4
#define csr_TxSeg120PD0_MASK 0xf0u
#define csr_TxSeg120PU1_RANGE  11:8
#define csr_TxSeg120PU1_BITS   3:0
#define csr_TxSeg120PU1_MSB  11
#define csr_TxSeg120PU1_LSB  8
#define csr_TxSeg120PU1_MASK 0xf00u
#define csr_TxSeg120PD1_RANGE  15:12
#define csr_TxSeg120PD1_BITS   3:0
#define csr_TxSeg120PD1_MSB  15
#define csr_TxSeg120PD1_LSB  12
#define csr_TxSeg120PD1_MASK 0xf000u
#define csr_RxDFETap1SelTg0Ln4_RANGE  4:0
#define csr_RxDFETap1SelTg0Ln4_BITS   4:0
#define csr_RxDFETap1SelTg0Ln4_MSB  4
#define csr_RxDFETap1SelTg0Ln4_LSB  0
#define csr_RxDFETap1SelTg0Ln4_MASK 0x1fu
#define csr_Seq0BDLY1_RANGE  15:0
#define csr_Seq0BDLY1_BITS   15:0
#define csr_Seq0BDLY1_MSB  15
#define csr_Seq0BDLY1_LSB  0
#define csr_Seq0BDLY1_MASK 0xffffu
#define csr_RxVrefDac_RANGE  8:0
#define csr_RxVrefDac_BITS   8:0
#define csr_RxVrefDac_MSB  8
#define csr_RxVrefDac_LSB  0
#define csr_RxVrefDac_MASK 0x1ffu
#define csr_RxDFETap1SelTg1Ln4_RANGE  4:0
#define csr_RxDFETap1SelTg1Ln4_BITS   4:0
#define csr_RxDFETap1SelTg1Ln4_MSB  4
#define csr_RxDFETap1SelTg1Ln4_LSB  0
#define csr_RxDFETap1SelTg1Ln4_MASK 0x1fu
#define csr_Seq0BDLY2_RANGE  15:0
#define csr_Seq0BDLY2_BITS   15:0
#define csr_Seq0BDLY2_MSB  15
#define csr_Seq0BDLY2_LSB  0
#define csr_Seq0BDLY2_MASK 0xffffu
#define csr_RxDFEBiasSel_RANGE  1:0
#define csr_RxDFEBiasSel_BITS   1:0
#define csr_RxDFEBiasSel_MSB  1
#define csr_RxDFEBiasSel_LSB  0
#define csr_RxDFEBiasSel_MASK 0x3u
#define csr_Seq0BDLY3_RANGE  15:0
#define csr_Seq0BDLY3_BITS   15:0
#define csr_Seq0BDLY3_MSB  15
#define csr_Seq0BDLY3_LSB  0
#define csr_Seq0BDLY3_MASK 0xffffu
#define csr_RxOffsetSelEven_RANGE  4:0
#define csr_RxOffsetSelEven_BITS   4:0
#define csr_RxOffsetSelEven_MSB  4
#define csr_RxOffsetSelEven_LSB  0
#define csr_RxOffsetSelEven_MASK 0x1fu
#define csr_PclkDCALcdlAddDlySampEn_RANGE  4:0
#define csr_PclkDCALcdlAddDlySampEn_BITS   4:0
#define csr_PclkDCALcdlAddDlySampEn_MSB  4
#define csr_PclkDCALcdlAddDlySampEn_LSB  0
#define csr_PclkDCALcdlAddDlySampEn_MASK 0x1fu
#define csr_Seq0BDLY4_RANGE  15:0
#define csr_Seq0BDLY4_BITS   15:0
#define csr_Seq0BDLY4_MSB  15
#define csr_Seq0BDLY4_LSB  0
#define csr_Seq0BDLY4_MASK 0xffffu
#define csr_ATestPrbsErrCntDIFF0C_RANGE  15:0
#define csr_ATestPrbsErrCntDIFF0C_BITS   15:0
#define csr_ATestPrbsErrCntDIFF0C_MSB  15
#define csr_ATestPrbsErrCntDIFF0C_LSB  0
#define csr_ATestPrbsErrCntDIFF0C_MASK 0xffffu
#define csr_RxOffsetSelOdd_RANGE  4:0
#define csr_RxOffsetSelOdd_BITS   4:0
#define csr_RxOffsetSelOdd_MSB  4
#define csr_RxOffsetSelOdd_LSB  0
#define csr_RxOffsetSelOdd_MASK 0x1fu
#define csr_DbCurrentDlyTimingInfoTg0_RANGE  15:0
#define csr_DbCurrentDlyTimingInfoTg0_BITS   15:0
#define csr_DbCurrentDlyTimingInfoTg0_MSB  15
#define csr_DbCurrentDlyTimingInfoTg0_LSB  0
#define csr_DbCurrentDlyTimingInfoTg0_MASK 0xffffu
#define csr_RxDFETap2SelTg0Ln4_RANGE  4:0
#define csr_RxDFETap2SelTg0Ln4_BITS   4:0
#define csr_RxDFETap2SelTg0Ln4_MSB  4
#define csr_RxDFETap2SelTg0Ln4_LSB  0
#define csr_RxDFETap2SelTg0Ln4_MASK 0x1fu
#define csr_PclkEnDQSIO_RANGE  0:0
#define csr_PclkEnDQSIO_BITS   0:0
#define csr_PclkEnDQSIO_MSB  0
#define csr_PclkEnDQSIO_LSB  0
#define csr_PclkEnDQSIO_MASK 0x1u
#define csr_Seq0BDLY5_RANGE  15:0
#define csr_Seq0BDLY5_BITS   15:0
#define csr_Seq0BDLY5_MSB  15
#define csr_Seq0BDLY5_LSB  0
#define csr_Seq0BDLY5_MASK 0xffffu
#define csr_DbCurrentDlyTimingInfoTg1_RANGE  15:0
#define csr_DbCurrentDlyTimingInfoTg1_BITS   15:0
#define csr_DbCurrentDlyTimingInfoTg1_MSB  15
#define csr_DbCurrentDlyTimingInfoTg1_LSB  0
#define csr_DbCurrentDlyTimingInfoTg1_MASK 0xffffu
#define csr_RxDFETap2SelTg1Ln4_RANGE  4:0
#define csr_RxDFETap2SelTg1Ln4_BITS   4:0
#define csr_RxDFETap2SelTg1Ln4_MSB  4
#define csr_RxDFETap2SelTg1Ln4_LSB  0
#define csr_RxDFETap2SelTg1Ln4_MASK 0x1fu
#define csr_Seq0BDLY6_RANGE  15:0
#define csr_Seq0BDLY6_BITS   15:0
#define csr_Seq0BDLY6_MSB  15
#define csr_Seq0BDLY6_LSB  0
#define csr_Seq0BDLY6_MASK 0xffffu
#define csr_DfiHandshakeDelays1_RANGE  11:0
#define csr_DfiHandshakeDelays1_BITS   11:0
#define csr_DfiHandshakeDelays1_MSB  11
#define csr_DfiHandshakeDelays1_LSB  0
#define csr_DfiHandshakeDelays1_MASK 0xfffu
#define csr_PhyUpdAckDelay1_RANGE  3:0
#define csr_PhyUpdAckDelay1_BITS   3:0
#define csr_PhyUpdAckDelay1_MSB  3
#define csr_PhyUpdAckDelay1_LSB  0
#define csr_PhyUpdAckDelay1_MASK 0xfu
#define csr_PhyUpdReqDelay1_RANGE  7:4
#define csr_PhyUpdReqDelay1_BITS   3:0
#define csr_PhyUpdReqDelay1_MSB  7
#define csr_PhyUpdReqDelay1_LSB  4
#define csr_PhyUpdReqDelay1_MASK 0xf0u
#define csr_CtrlUpdReqDelay1_RANGE  11:8
#define csr_CtrlUpdReqDelay1_BITS   3:0
#define csr_CtrlUpdReqDelay1_MSB  11
#define csr_CtrlUpdReqDelay1_LSB  8
#define csr_CtrlUpdReqDelay1_MASK 0xf00u
#define csr_Seq0BDLY7_RANGE  15:0
#define csr_Seq0BDLY7_BITS   15:0
#define csr_Seq0BDLY7_MSB  15
#define csr_Seq0BDLY7_LSB  0
#define csr_Seq0BDLY7_MASK 0xffffu
#define csr_SequencerOverride_RANGE  14:0
#define csr_SequencerOverride_BITS   14:0
#define csr_SequencerOverride_MSB  14
#define csr_SequencerOverride_LSB  0
#define csr_SequencerOverride_MASK 0x7fffu
#define csr_ForceSeq0BDfiFreq_RANGE  4:0
#define csr_ForceSeq0BDfiFreq_BITS   4:0
#define csr_ForceSeq0BDfiFreq_MSB  4
#define csr_ForceSeq0BDfiFreq_LSB  0
#define csr_ForceSeq0BDfiFreq_MASK 0x1fu
#define csr_ForceSeq0BStart_RANGE  5:5
#define csr_ForceSeq0BStart_BITS   0:0
#define csr_ForceSeq0BStart_MSB  5
#define csr_ForceSeq0BStart_LSB  5
#define csr_ForceSeq0BStart_MASK 0x20u
#define csr_ForceSeq0BStop_RANGE  6:6
#define csr_ForceSeq0BStop_BITS   0:0
#define csr_ForceSeq0BStop_MSB  6
#define csr_ForceSeq0BStop_LSB  6
#define csr_ForceSeq0BStop_MASK 0x40u
#define csr_BlockSeq0BRequests_RANGE  7:7
#define csr_BlockSeq0BRequests_BITS   0:0
#define csr_BlockSeq0BRequests_MSB  7
#define csr_BlockSeq0BRequests_LSB  7
#define csr_BlockSeq0BRequests_MASK 0x80u
#define csr_BlockSeq0BAck_RANGE  8:8
#define csr_BlockSeq0BAck_BITS   0:0
#define csr_BlockSeq0BAck_MSB  8
#define csr_BlockSeq0BAck_LSB  8
#define csr_BlockSeq0BAck_MASK 0x100u
#define csr_DisableTerminateFlag_RANGE  9:9
#define csr_DisableTerminateFlag_BITS   0:0
#define csr_DisableTerminateFlag_MSB  9
#define csr_DisableTerminateFlag_LSB  9
#define csr_DisableTerminateFlag_MASK 0x200u
#define csr_SelectDFIFreqToGPRMux_RANGE  10:10
#define csr_SelectDFIFreqToGPRMux_BITS   0:0
#define csr_SelectDFIFreqToGPRMux_MSB  10
#define csr_SelectDFIFreqToGPRMux_LSB  10
#define csr_SelectDFIFreqToGPRMux_MASK 0x400u
#define csr_ForceSeq0BFSP_RANGE  12:11
#define csr_ForceSeq0BFSP_BITS   1:0
#define csr_ForceSeq0BFSP_MSB  12
#define csr_ForceSeq0BFSP_LSB  11
#define csr_ForceSeq0BFSP_MASK 0x1800u
#define csr_ForceSeq0BFreqRatio_RANGE  14:13
#define csr_ForceSeq0BFreqRatio_BITS   1:0
#define csr_ForceSeq0BFreqRatio_MSB  14
#define csr_ForceSeq0BFreqRatio_LSB  13
#define csr_ForceSeq0BFreqRatio_MASK 0x6000u
#define csr_RxDFETap1Sel_RANGE  4:0
#define csr_RxDFETap1Sel_BITS   4:0
#define csr_RxDFETap1Sel_MSB  4
#define csr_RxDFETap1Sel_LSB  0
#define csr_RxDFETap1Sel_MASK 0x1fu
#define csr_DFIPHYUPD1_RANGE  6:0
#define csr_DFIPHYUPD1_BITS   6:0
#define csr_DFIPHYUPD1_MSB  6
#define csr_DFIPHYUPD1_LSB  0
#define csr_DFIPHYUPD1_MASK 0x7fu
#define csr_DFIPHYUPDCNT1_RANGE  3:0
#define csr_DFIPHYUPDCNT1_BITS   3:0
#define csr_DFIPHYUPDCNT1_MSB  3
#define csr_DFIPHYUPDCNT1_LSB  0
#define csr_DFIPHYUPDCNT1_MASK 0xfu
#define csr_DFIPHYUPDRESP1_RANGE  6:4
#define csr_DFIPHYUPDRESP1_BITS   2:0
#define csr_DFIPHYUPDRESP1_MSB  6
#define csr_DFIPHYUPDRESP1_LSB  4
#define csr_DFIPHYUPDRESP1_MASK 0x70u
#define csr_Seq0BDLY8_RANGE  15:0
#define csr_Seq0BDLY8_BITS   15:0
#define csr_Seq0BDLY8_MSB  15
#define csr_Seq0BDLY8_LSB  0
#define csr_Seq0BDLY8_MASK 0xffffu
#define csr_DfiLpCtrlEn1_RANGE  0:0
#define csr_DfiLpCtrlEn1_BITS   0:0
#define csr_DfiLpCtrlEn1_MSB  0
#define csr_DfiLpCtrlEn1_LSB  0
#define csr_DfiLpCtrlEn1_MASK 0x1u
#define csr_Seq0BDLY9_RANGE  15:0
#define csr_Seq0BDLY9_BITS   15:0
#define csr_Seq0BDLY9_MSB  15
#define csr_Seq0BDLY9_LSB  0
#define csr_Seq0BDLY9_MASK 0xffffu
#define csr_RxDFETap2Sel_RANGE  4:0
#define csr_RxDFETap2Sel_BITS   4:0
#define csr_RxDFETap2Sel_MSB  4
#define csr_RxDFETap2Sel_LSB  0
#define csr_RxDFETap2Sel_MASK 0x1fu
#define csr_DfiLpDataEn1_RANGE  0:0
#define csr_DfiLpDataEn1_BITS   0:0
#define csr_DfiLpDataEn1_MSB  0
#define csr_DfiLpDataEn1_LSB  0
#define csr_DfiLpDataEn1_MASK 0x1u
#define csr_Seq0BDLY10_RANGE  15:0
#define csr_Seq0BDLY10_BITS   15:0
#define csr_Seq0BDLY10_MSB  15
#define csr_Seq0BDLY10_LSB  0
#define csr_Seq0BDLY10_MASK 0xffffu
#define csr_DynOdtEnCntrl1_RANGE  0:0
#define csr_DynOdtEnCntrl1_BITS   0:0
#define csr_DynOdtEnCntrl1_MSB  0
#define csr_DynOdtEnCntrl1_LSB  0
#define csr_DynOdtEnCntrl1_MASK 0x1u
#define csr_DbyteDynOdtEn1_RANGE  0:0
#define csr_DbyteDynOdtEn1_BITS   0:0
#define csr_DbyteDynOdtEn1_MSB  0
#define csr_DbyteDynOdtEn1_LSB  0
#define csr_DbyteDynOdtEn1_MASK 0x1u
#define csr_Seq0BDLY11_RANGE  15:0
#define csr_Seq0BDLY11_BITS   15:0
#define csr_Seq0BDLY11_MSB  15
#define csr_Seq0BDLY11_LSB  0
#define csr_Seq0BDLY11_MASK 0xffffu
#define csr_DfiRespHandshakeDelays1_RANGE  15:0
#define csr_DfiRespHandshakeDelays1_BITS   15:0
#define csr_DfiRespHandshakeDelays1_MSB  15
#define csr_DfiRespHandshakeDelays1_LSB  0
#define csr_DfiRespHandshakeDelays1_MASK 0xffffu
#define csr_LpCtrlAckDelay1_RANGE  3:0
#define csr_LpCtrlAckDelay1_BITS   3:0
#define csr_LpCtrlAckDelay1_MSB  3
#define csr_LpCtrlAckDelay1_LSB  0
#define csr_LpCtrlAckDelay1_MASK 0xfu
#define csr_LpDataAckDelay1_RANGE  7:4
#define csr_LpDataAckDelay1_BITS   3:0
#define csr_LpDataAckDelay1_MSB  7
#define csr_LpDataAckDelay1_LSB  4
#define csr_LpDataAckDelay1_MASK 0xf0u
#define csr_CtrlUpdAckDelay1_RANGE  11:8
#define csr_CtrlUpdAckDelay1_BITS   3:0
#define csr_CtrlUpdAckDelay1_MSB  11
#define csr_CtrlUpdAckDelay1_LSB  8
#define csr_CtrlUpdAckDelay1_MASK 0xf00u
#define csr_LpAssertAckDelay1_RANGE  15:12
#define csr_LpAssertAckDelay1_BITS   3:0
#define csr_LpAssertAckDelay1_MSB  15
#define csr_LpAssertAckDelay1_LSB  12
#define csr_LpAssertAckDelay1_MASK 0xf000u
#define csr_AcLcdlUpdInterval_RANGE  15:0
#define csr_AcLcdlUpdInterval_BITS   15:0
#define csr_AcLcdlUpdInterval_MSB  15
#define csr_AcLcdlUpdInterval_LSB  0
#define csr_AcLcdlUpdInterval_MASK 0xffffu
#define csr_Seq0BDLY12_RANGE  15:0
#define csr_Seq0BDLY12_BITS   15:0
#define csr_Seq0BDLY12_MSB  15
#define csr_Seq0BDLY12_LSB  0
#define csr_Seq0BDLY12_MASK 0xffffu
#define csr_RxAttenCtrl_RANGE  3:0
#define csr_RxAttenCtrl_BITS   3:0
#define csr_RxAttenCtrl_MSB  3
#define csr_RxAttenCtrl_LSB  0
#define csr_RxAttenCtrl_MASK 0xfu
#define csr_CUSTPHYREV_RANGE  5:0
#define csr_CUSTPHYREV_BITS   5:0
#define csr_CUSTPHYREV_MSB  5
#define csr_CUSTPHYREV_LSB  0
#define csr_CUSTPHYREV_MASK 0x3fu
#define csr_LcdlCalSeqUpdCK_RANGE  1:0
#define csr_LcdlCalSeqUpdCK_BITS   1:0
#define csr_LcdlCalSeqUpdCK_MSB  1
#define csr_LcdlCalSeqUpdCK_LSB  0
#define csr_LcdlCalSeqUpdCK_MASK 0x3u
#define csr_Seq0BDLY13_RANGE  15:0
#define csr_Seq0BDLY13_BITS   15:0
#define csr_Seq0BDLY13_MSB  15
#define csr_Seq0BDLY13_LSB  0
#define csr_Seq0BDLY13_MASK 0xffffu
#define csr_RxCtleCtrl_RANGE  1:0
#define csr_RxCtleCtrl_BITS   1:0
#define csr_RxCtleCtrl_MSB  1
#define csr_RxCtleCtrl_LSB  0
#define csr_RxCtleCtrl_MASK 0x3u
#define csr_CUSTPUBREV_RANGE  5:0
#define csr_CUSTPUBREV_BITS   5:0
#define csr_CUSTPUBREV_MSB  5
#define csr_CUSTPUBREV_LSB  0
#define csr_CUSTPUBREV_MASK 0x3fu
#define csr_CkTriEn_RANGE  0:0
#define csr_CkTriEn_BITS   0:0
#define csr_CkTriEn_MSB  0
#define csr_CkTriEn_LSB  0
#define csr_CkTriEn_MASK 0x1u
#define csr_Seq0BDLY14_RANGE  15:0
#define csr_Seq0BDLY14_BITS   15:0
#define csr_Seq0BDLY14_MSB  15
#define csr_Seq0BDLY14_LSB  0
#define csr_Seq0BDLY14_MASK 0xffffu
#define csr_PUBREV_RANGE  15:0
#define csr_PUBREV_BITS   15:0
#define csr_PUBREV_MSB  15
#define csr_PUBREV_LSB  0
#define csr_PUBREV_MASK 0xffffu
#define csr_PUBMNR_RANGE  3:0
#define csr_PUBMNR_BITS   3:0
#define csr_PUBMNR_MSB  3
#define csr_PUBMNR_LSB  0
#define csr_PUBMNR_MASK 0xfu
#define csr_PUBMDR_RANGE  7:4
#define csr_PUBMDR_BITS   3:0
#define csr_PUBMDR_MSB  7
#define csr_PUBMDR_LSB  4
#define csr_PUBMDR_MASK 0xf0u
#define csr_PUBMJR_RANGE  15:8
#define csr_PUBMJR_BITS   7:0
#define csr_PUBMJR_MSB  15
#define csr_PUBMJR_LSB  8
#define csr_PUBMJR_MASK 0xff00u
#define csr_PHYREV_RANGE  15:0
#define csr_PHYREV_BITS   15:0
#define csr_PHYREV_MSB  15
#define csr_PHYREV_LSB  0
#define csr_PHYREV_MASK 0xffffu
#define csr_Seq0BDLY15_RANGE  15:0
#define csr_Seq0BDLY15_BITS   15:0
#define csr_Seq0BDLY15_MSB  15
#define csr_Seq0BDLY15_LSB  0
#define csr_Seq0BDLY15_MASK 0xffffu
#define csr_FspState_RANGE  14:0
#define csr_FspState_BITS   14:0
#define csr_FspState_MSB  14
#define csr_FspState_LSB  0
#define csr_FspState_MASK 0x7fffu
#define csr_DramFsp0xPhyPs_RANGE  4:0
#define csr_DramFsp0xPhyPs_BITS   4:0
#define csr_DramFsp0xPhyPs_MSB  4
#define csr_DramFsp0xPhyPs_LSB  0
#define csr_DramFsp0xPhyPs_MASK 0x1fu
#define csr_DramFsp1xPhyPs_RANGE  9:5
#define csr_DramFsp1xPhyPs_BITS   4:0
#define csr_DramFsp1xPhyPs_MSB  9
#define csr_DramFsp1xPhyPs_LSB  5
#define csr_DramFsp1xPhyPs_MASK 0x3e0u
#define csr_DramFsp2xPhyPs_RANGE  14:10
#define csr_DramFsp2xPhyPs_BITS   4:0
#define csr_DramFsp2xPhyPs_MSB  14
#define csr_DramFsp2xPhyPs_LSB  10
#define csr_DramFsp2xPhyPs_MASK 0x7c00u
#define csr_PUBVAR_RANGE  15:0
#define csr_PUBVAR_BITS   15:0
#define csr_PUBVAR_MSB  15
#define csr_PUBVAR_LSB  0
#define csr_PUBVAR_MASK 0xffffu
#define csr_Seq0BDLY16_RANGE  15:0
#define csr_Seq0BDLY16_BITS   15:0
#define csr_Seq0BDLY16_MSB  15
#define csr_Seq0BDLY16_LSB  0
#define csr_Seq0BDLY16_MASK 0xffffu
#define csr_DfiFreqXlat0_RANGE  15:0
#define csr_DfiFreqXlat0_BITS   15:0
#define csr_DfiFreqXlat0_MSB  15
#define csr_DfiFreqXlat0_LSB  0
#define csr_DfiFreqXlat0_MASK 0xffffu
#define csr_DfiFreqXlatVal0_RANGE  3:0
#define csr_DfiFreqXlatVal0_BITS   3:0
#define csr_DfiFreqXlatVal0_MSB  3
#define csr_DfiFreqXlatVal0_LSB  0
#define csr_DfiFreqXlatVal0_MASK 0xfu
#define csr_DfiFreqXlatVal1_RANGE  7:4
#define csr_DfiFreqXlatVal1_BITS   3:0
#define csr_DfiFreqXlatVal1_MSB  7
#define csr_DfiFreqXlatVal1_LSB  4
#define csr_DfiFreqXlatVal1_MASK 0xf0u
#define csr_DfiFreqXlatVal2_RANGE  11:8
#define csr_DfiFreqXlatVal2_BITS   3:0
#define csr_DfiFreqXlatVal2_MSB  11
#define csr_DfiFreqXlatVal2_LSB  8
#define csr_DfiFreqXlatVal2_MASK 0xf00u
#define csr_DfiFreqXlatVal3_RANGE  15:12
#define csr_DfiFreqXlatVal3_BITS   3:0
#define csr_DfiFreqXlatVal3_MSB  15
#define csr_DfiFreqXlatVal3_LSB  12
#define csr_DfiFreqXlatVal3_MASK 0xf000u
#define csr_FspSkipList_RANGE  11:0
#define csr_FspSkipList_BITS   11:0
#define csr_FspSkipList_MSB  11
#define csr_FspSkipList_LSB  0
#define csr_FspSkipList_MASK 0xfffu
#define csr_FspPStateSkip0_RANGE  2:0
#define csr_FspPStateSkip0_BITS   2:0
#define csr_FspPStateSkip0_MSB  2
#define csr_FspPStateSkip0_LSB  0
#define csr_FspPStateSkip0_MASK 0x7u
#define csr_FspPStateSkip1_RANGE  5:3
#define csr_FspPStateSkip1_BITS   2:0
#define csr_FspPStateSkip1_MSB  5
#define csr_FspPStateSkip1_LSB  3
#define csr_FspPStateSkip1_MASK 0x38u
#define csr_FspPStateSkip2_RANGE  8:6
#define csr_FspPStateSkip2_BITS   2:0
#define csr_FspPStateSkip2_MSB  8
#define csr_FspPStateSkip2_LSB  6
#define csr_FspPStateSkip2_MASK 0x1c0u
#define csr_FspPStateSkip3_RANGE  11:9
#define csr_FspPStateSkip3_BITS   2:0
#define csr_FspPStateSkip3_MSB  11
#define csr_FspPStateSkip3_LSB  9
#define csr_FspPStateSkip3_MASK 0xe00u
#define csr_PclkDCACodeDqLn0_RANGE  8:0
#define csr_PclkDCACodeDqLn0_BITS   8:0
#define csr_PclkDCACodeDqLn0_MSB  8
#define csr_PclkDCACodeDqLn0_LSB  0
#define csr_PclkDCACodeDqLn0_MASK 0x1ffu
#define csr_PclkDCACoarseDqLn0_RANGE  4:0
#define csr_PclkDCACoarseDqLn0_BITS   4:0
#define csr_PclkDCACoarseDqLn0_MSB  4
#define csr_PclkDCACoarseDqLn0_LSB  0
#define csr_PclkDCACoarseDqLn0_MASK 0x1fu
#define csr_PclkDCAFineDqLn0_RANGE  8:5
#define csr_PclkDCAFineDqLn0_BITS   3:0
#define csr_PclkDCAFineDqLn0_MSB  8
#define csr_PclkDCAFineDqLn0_LSB  5
#define csr_PclkDCAFineDqLn0_MASK 0x1e0u
#define csr_Seq0BDLY17_RANGE  15:0
#define csr_Seq0BDLY17_BITS   15:0
#define csr_Seq0BDLY17_MSB  15
#define csr_Seq0BDLY17_LSB  0
#define csr_Seq0BDLY17_MASK 0xffffu
#define csr_DfiFreqXlat1_RANGE  15:0
#define csr_DfiFreqXlat1_BITS   15:0
#define csr_DfiFreqXlat1_MSB  15
#define csr_DfiFreqXlat1_LSB  0
#define csr_DfiFreqXlat1_MASK 0xffffu
#define csr_DfiFreqXlatVal4_RANGE  3:0
#define csr_DfiFreqXlatVal4_BITS   3:0
#define csr_DfiFreqXlatVal4_MSB  3
#define csr_DfiFreqXlatVal4_LSB  0
#define csr_DfiFreqXlatVal4_MASK 0xfu
#define csr_DfiFreqXlatVal5_RANGE  7:4
#define csr_DfiFreqXlatVal5_BITS   3:0
#define csr_DfiFreqXlatVal5_MSB  7
#define csr_DfiFreqXlatVal5_LSB  4
#define csr_DfiFreqXlatVal5_MASK 0xf0u
#define csr_DfiFreqXlatVal6_RANGE  11:8
#define csr_DfiFreqXlatVal6_BITS   3:0
#define csr_DfiFreqXlatVal6_MSB  11
#define csr_DfiFreqXlatVal6_LSB  8
#define csr_DfiFreqXlatVal6_MASK 0xf00u
#define csr_DfiFreqXlatVal7_RANGE  15:12
#define csr_DfiFreqXlatVal7_BITS   3:0
#define csr_DfiFreqXlatVal7_MSB  15
#define csr_DfiFreqXlatVal7_LSB  12
#define csr_DfiFreqXlatVal7_MASK 0xf000u
#define csr_PclkDCACodeDqLn1_RANGE  8:0
#define csr_PclkDCACodeDqLn1_BITS   8:0
#define csr_PclkDCACodeDqLn1_MSB  8
#define csr_PclkDCACodeDqLn1_LSB  0
#define csr_PclkDCACodeDqLn1_MASK 0x1ffu
#define csr_PclkDCACoarseDqLn1_RANGE  4:0
#define csr_PclkDCACoarseDqLn1_BITS   4:0
#define csr_PclkDCACoarseDqLn1_MSB  4
#define csr_PclkDCACoarseDqLn1_LSB  0
#define csr_PclkDCACoarseDqLn1_MASK 0x1fu
#define csr_PclkDCAFineDqLn1_RANGE  8:5
#define csr_PclkDCAFineDqLn1_BITS   3:0
#define csr_PclkDCAFineDqLn1_MSB  8
#define csr_PclkDCAFineDqLn1_LSB  5
#define csr_PclkDCAFineDqLn1_MASK 0x1e0u
#define csr_Seq0BDLY18_RANGE  15:0
#define csr_Seq0BDLY18_BITS   15:0
#define csr_Seq0BDLY18_MSB  15
#define csr_Seq0BDLY18_LSB  0
#define csr_Seq0BDLY18_MASK 0xffffu
#define csr_DfiFreqXlat2_RANGE  15:0
#define csr_DfiFreqXlat2_BITS   15:0
#define csr_DfiFreqXlat2_MSB  15
#define csr_DfiFreqXlat2_LSB  0
#define csr_DfiFreqXlat2_MASK 0xffffu
#define csr_DfiFreqXlatVal8_RANGE  3:0
#define csr_DfiFreqXlatVal8_BITS   3:0
#define csr_DfiFreqXlatVal8_MSB  3
#define csr_DfiFreqXlatVal8_LSB  0
#define csr_DfiFreqXlatVal8_MASK 0xfu
#define csr_DfiFreqXlatVal9_RANGE  7:4
#define csr_DfiFreqXlatVal9_BITS   3:0
#define csr_DfiFreqXlatVal9_MSB  7
#define csr_DfiFreqXlatVal9_LSB  4
#define csr_DfiFreqXlatVal9_MASK 0xf0u
#define csr_DfiFreqXlatVal10_RANGE  11:8
#define csr_DfiFreqXlatVal10_BITS   3:0
#define csr_DfiFreqXlatVal10_MSB  11
#define csr_DfiFreqXlatVal10_LSB  8
#define csr_DfiFreqXlatVal10_MASK 0xf00u
#define csr_DfiFreqXlatVal11_RANGE  15:12
#define csr_DfiFreqXlatVal11_BITS   3:0
#define csr_DfiFreqXlatVal11_MSB  15
#define csr_DfiFreqXlatVal11_LSB  12
#define csr_DfiFreqXlatVal11_MASK 0xf000u
#define csr_PclkDCACodeDqLn2_RANGE  8:0
#define csr_PclkDCACodeDqLn2_BITS   8:0
#define csr_PclkDCACodeDqLn2_MSB  8
#define csr_PclkDCACodeDqLn2_LSB  0
#define csr_PclkDCACodeDqLn2_MASK 0x1ffu
#define csr_PclkDCACoarseDqLn2_RANGE  4:0
#define csr_PclkDCACoarseDqLn2_BITS   4:0
#define csr_PclkDCACoarseDqLn2_MSB  4
#define csr_PclkDCACoarseDqLn2_LSB  0
#define csr_PclkDCACoarseDqLn2_MASK 0x1fu
#define csr_PclkDCAFineDqLn2_RANGE  8:5
#define csr_PclkDCAFineDqLn2_BITS   3:0
#define csr_PclkDCAFineDqLn2_MSB  8
#define csr_PclkDCAFineDqLn2_LSB  5
#define csr_PclkDCAFineDqLn2_MASK 0x1e0u
#define csr_Seq0BDLY19_RANGE  15:0
#define csr_Seq0BDLY19_BITS   15:0
#define csr_Seq0BDLY19_MSB  15
#define csr_Seq0BDLY19_LSB  0
#define csr_Seq0BDLY19_MASK 0xffffu
#define csr_DfiFreqXlat3_RANGE  15:0
#define csr_DfiFreqXlat3_BITS   15:0
#define csr_DfiFreqXlat3_MSB  15
#define csr_DfiFreqXlat3_LSB  0
#define csr_DfiFreqXlat3_MASK 0xffffu
#define csr_DfiFreqXlatVal12_RANGE  3:0
#define csr_DfiFreqXlatVal12_BITS   3:0
#define csr_DfiFreqXlatVal12_MSB  3
#define csr_DfiFreqXlatVal12_LSB  0
#define csr_DfiFreqXlatVal12_MASK 0xfu
#define csr_DfiFreqXlatVal13_RANGE  7:4
#define csr_DfiFreqXlatVal13_BITS   3:0
#define csr_DfiFreqXlatVal13_MSB  7
#define csr_DfiFreqXlatVal13_LSB  4
#define csr_DfiFreqXlatVal13_MASK 0xf0u
#define csr_DfiFreqXlatVal14_RANGE  11:8
#define csr_DfiFreqXlatVal14_BITS   3:0
#define csr_DfiFreqXlatVal14_MSB  11
#define csr_DfiFreqXlatVal14_LSB  8
#define csr_DfiFreqXlatVal14_MASK 0xf00u
#define csr_DfiFreqXlatVal15_RANGE  15:12
#define csr_DfiFreqXlatVal15_BITS   3:0
#define csr_DfiFreqXlatVal15_MSB  15
#define csr_DfiFreqXlatVal15_LSB  12
#define csr_DfiFreqXlatVal15_MASK 0xf000u
#define csr_PclkDCACodeDqLn3_RANGE  8:0
#define csr_PclkDCACodeDqLn3_BITS   8:0
#define csr_PclkDCACodeDqLn3_MSB  8
#define csr_PclkDCACodeDqLn3_LSB  0
#define csr_PclkDCACodeDqLn3_MASK 0x1ffu
#define csr_PclkDCACoarseDqLn3_RANGE  4:0
#define csr_PclkDCACoarseDqLn3_BITS   4:0
#define csr_PclkDCACoarseDqLn3_MSB  4
#define csr_PclkDCACoarseDqLn3_LSB  0
#define csr_PclkDCACoarseDqLn3_MASK 0x1fu
#define csr_PclkDCAFineDqLn3_RANGE  8:5
#define csr_PclkDCAFineDqLn3_BITS   3:0
#define csr_PclkDCAFineDqLn3_MSB  8
#define csr_PclkDCAFineDqLn3_LSB  5
#define csr_PclkDCAFineDqLn3_MASK 0x1e0u
#define csr_Seq0BDLY20_RANGE  15:0
#define csr_Seq0BDLY20_BITS   15:0
#define csr_Seq0BDLY20_MSB  15
#define csr_Seq0BDLY20_LSB  0
#define csr_Seq0BDLY20_MASK 0xffffu
#define csr_DfiFreqXlat4_RANGE  15:0
#define csr_DfiFreqXlat4_BITS   15:0
#define csr_DfiFreqXlat4_MSB  15
#define csr_DfiFreqXlat4_LSB  0
#define csr_DfiFreqXlat4_MASK 0xffffu
#define csr_DfiFreqXlatVal16_RANGE  3:0
#define csr_DfiFreqXlatVal16_BITS   3:0
#define csr_DfiFreqXlatVal16_MSB  3
#define csr_DfiFreqXlatVal16_LSB  0
#define csr_DfiFreqXlatVal16_MASK 0xfu
#define csr_DfiFreqXlatVal17_RANGE  7:4
#define csr_DfiFreqXlatVal17_BITS   3:0
#define csr_DfiFreqXlatVal17_MSB  7
#define csr_DfiFreqXlatVal17_LSB  4
#define csr_DfiFreqXlatVal17_MASK 0xf0u
#define csr_DfiFreqXlatVal18_RANGE  11:8
#define csr_DfiFreqXlatVal18_BITS   3:0
#define csr_DfiFreqXlatVal18_MSB  11
#define csr_DfiFreqXlatVal18_LSB  8
#define csr_DfiFreqXlatVal18_MASK 0xf00u
#define csr_DfiFreqXlatVal19_RANGE  15:12
#define csr_DfiFreqXlatVal19_BITS   3:0
#define csr_DfiFreqXlatVal19_MSB  15
#define csr_DfiFreqXlatVal19_LSB  12
#define csr_DfiFreqXlatVal19_MASK 0xf000u
#define csr_PclkDCACodeDqLn4_RANGE  8:0
#define csr_PclkDCACodeDqLn4_BITS   8:0
#define csr_PclkDCACodeDqLn4_MSB  8
#define csr_PclkDCACodeDqLn4_LSB  0
#define csr_PclkDCACodeDqLn4_MASK 0x1ffu
#define csr_PclkDCACoarseDqLn4_RANGE  4:0
#define csr_PclkDCACoarseDqLn4_BITS   4:0
#define csr_PclkDCACoarseDqLn4_MSB  4
#define csr_PclkDCACoarseDqLn4_LSB  0
#define csr_PclkDCACoarseDqLn4_MASK 0x1fu
#define csr_PclkDCAFineDqLn4_RANGE  8:5
#define csr_PclkDCAFineDqLn4_BITS   3:0
#define csr_PclkDCAFineDqLn4_MSB  8
#define csr_PclkDCAFineDqLn4_LSB  5
#define csr_PclkDCAFineDqLn4_MASK 0x1e0u
#define csr_Seq0BDLY21_RANGE  15:0
#define csr_Seq0BDLY21_BITS   15:0
#define csr_Seq0BDLY21_MSB  15
#define csr_Seq0BDLY21_LSB  0
#define csr_Seq0BDLY21_MASK 0xffffu
#define csr_DfiFreqXlat5_RANGE  15:0
#define csr_DfiFreqXlat5_BITS   15:0
#define csr_DfiFreqXlat5_MSB  15
#define csr_DfiFreqXlat5_LSB  0
#define csr_DfiFreqXlat5_MASK 0xffffu
#define csr_DfiFreqXlatVal20_RANGE  3:0
#define csr_DfiFreqXlatVal20_BITS   3:0
#define csr_DfiFreqXlatVal20_MSB  3
#define csr_DfiFreqXlatVal20_LSB  0
#define csr_DfiFreqXlatVal20_MASK 0xfu
#define csr_DfiFreqXlatVal21_RANGE  7:4
#define csr_DfiFreqXlatVal21_BITS   3:0
#define csr_DfiFreqXlatVal21_MSB  7
#define csr_DfiFreqXlatVal21_LSB  4
#define csr_DfiFreqXlatVal21_MASK 0xf0u
#define csr_DfiFreqXlatVal22_RANGE  11:8
#define csr_DfiFreqXlatVal22_BITS   3:0
#define csr_DfiFreqXlatVal22_MSB  11
#define csr_DfiFreqXlatVal22_LSB  8
#define csr_DfiFreqXlatVal22_MASK 0xf00u
#define csr_DfiFreqXlatVal23_RANGE  15:12
#define csr_DfiFreqXlatVal23_BITS   3:0
#define csr_DfiFreqXlatVal23_MSB  15
#define csr_DfiFreqXlatVal23_LSB  12
#define csr_DfiFreqXlatVal23_MASK 0xf000u
#define csr_PclkDCACodeDQS_RANGE  8:0
#define csr_PclkDCACodeDQS_BITS   8:0
#define csr_PclkDCACodeDQS_MSB  8
#define csr_PclkDCACodeDQS_LSB  0
#define csr_PclkDCACodeDQS_MASK 0x1ffu
#define csr_PclkDCACoarseDQS_RANGE  4:0
#define csr_PclkDCACoarseDQS_BITS   4:0
#define csr_PclkDCACoarseDQS_MSB  4
#define csr_PclkDCACoarseDQS_LSB  0
#define csr_PclkDCACoarseDQS_MASK 0x1fu
#define csr_PclkDCAFineDQS_RANGE  8:5
#define csr_PclkDCAFineDQS_BITS   3:0
#define csr_PclkDCAFineDQS_MSB  8
#define csr_PclkDCAFineDQS_LSB  5
#define csr_PclkDCAFineDQS_MASK 0x1e0u
#define csr_Seq0BDLY22_RANGE  15:0
#define csr_Seq0BDLY22_BITS   15:0
#define csr_Seq0BDLY22_MSB  15
#define csr_Seq0BDLY22_LSB  0
#define csr_Seq0BDLY22_MASK 0xffffu
#define csr_DfiFreqXlat6_RANGE  15:0
#define csr_DfiFreqXlat6_BITS   15:0
#define csr_DfiFreqXlat6_MSB  15
#define csr_DfiFreqXlat6_LSB  0
#define csr_DfiFreqXlat6_MASK 0xffffu
#define csr_DfiFreqXlatVal24_RANGE  3:0
#define csr_DfiFreqXlatVal24_BITS   3:0
#define csr_DfiFreqXlatVal24_MSB  3
#define csr_DfiFreqXlatVal24_LSB  0
#define csr_DfiFreqXlatVal24_MASK 0xfu
#define csr_DfiFreqXlatVal25_RANGE  7:4
#define csr_DfiFreqXlatVal25_BITS   3:0
#define csr_DfiFreqXlatVal25_MSB  7
#define csr_DfiFreqXlatVal25_LSB  4
#define csr_DfiFreqXlatVal25_MASK 0xf0u
#define csr_DfiFreqXlatVal26_RANGE  11:8
#define csr_DfiFreqXlatVal26_BITS   3:0
#define csr_DfiFreqXlatVal26_MSB  11
#define csr_DfiFreqXlatVal26_LSB  8
#define csr_DfiFreqXlatVal26_MASK 0xf00u
#define csr_DfiFreqXlatVal27_RANGE  15:12
#define csr_DfiFreqXlatVal27_BITS   3:0
#define csr_DfiFreqXlatVal27_MSB  15
#define csr_DfiFreqXlatVal27_LSB  12
#define csr_DfiFreqXlatVal27_MASK 0xf000u
#define csr_HardMacroModeSel_RANGE  0:0
#define csr_HardMacroModeSel_BITS   0:0
#define csr_HardMacroModeSel_MSB  0
#define csr_HardMacroModeSel_LSB  0
#define csr_HardMacroModeSel_MASK 0x1u
#define csr_Seq0BDLY23_RANGE  15:0
#define csr_Seq0BDLY23_BITS   15:0
#define csr_Seq0BDLY23_MSB  15
#define csr_Seq0BDLY23_LSB  0
#define csr_Seq0BDLY23_MASK 0xffffu
#define csr_DfiFreqXlat7_RANGE  15:0
#define csr_DfiFreqXlat7_BITS   15:0
#define csr_DfiFreqXlat7_MSB  15
#define csr_DfiFreqXlat7_LSB  0
#define csr_DfiFreqXlat7_MASK 0xffffu
#define csr_DfiFreqXlatVal28_RANGE  3:0
#define csr_DfiFreqXlatVal28_BITS   3:0
#define csr_DfiFreqXlatVal28_MSB  3
#define csr_DfiFreqXlatVal28_LSB  0
#define csr_DfiFreqXlatVal28_MASK 0xfu
#define csr_DfiFreqXlatVal29_RANGE  7:4
#define csr_DfiFreqXlatVal29_BITS   3:0
#define csr_DfiFreqXlatVal29_MSB  7
#define csr_DfiFreqXlatVal29_LSB  4
#define csr_DfiFreqXlatVal29_MASK 0xf0u
#define csr_DfiFreqXlatVal30_RANGE  11:8
#define csr_DfiFreqXlatVal30_BITS   3:0
#define csr_DfiFreqXlatVal30_MSB  11
#define csr_DfiFreqXlatVal30_LSB  8
#define csr_DfiFreqXlatVal30_MASK 0xf00u
#define csr_DfiFreqXlatVal31_RANGE  15:12
#define csr_DfiFreqXlatVal31_BITS   3:0
#define csr_DfiFreqXlatVal31_MSB  15
#define csr_DfiFreqXlatVal31_LSB  12
#define csr_DfiFreqXlatVal31_MASK 0xf000u
#define csr_Seq0BDLY24_RANGE  15:0
#define csr_Seq0BDLY24_BITS   15:0
#define csr_Seq0BDLY24_MSB  15
#define csr_Seq0BDLY24_LSB  0
#define csr_Seq0BDLY24_MASK 0xffffu
#define csr_DfiFreqXlat8_RANGE  15:0
#define csr_DfiFreqXlat8_BITS   15:0
#define csr_DfiFreqXlat8_MSB  15
#define csr_DfiFreqXlat8_LSB  0
#define csr_DfiFreqXlat8_MASK 0xffffu
#define csr_DfiFreqXlatVal32_RANGE  3:0
#define csr_DfiFreqXlatVal32_BITS   3:0
#define csr_DfiFreqXlatVal32_MSB  3
#define csr_DfiFreqXlatVal32_LSB  0
#define csr_DfiFreqXlatVal32_MASK 0xfu
#define csr_DfiFreqXlatVal33_RANGE  7:4
#define csr_DfiFreqXlatVal33_BITS   3:0
#define csr_DfiFreqXlatVal33_MSB  7
#define csr_DfiFreqXlatVal33_LSB  4
#define csr_DfiFreqXlatVal33_MASK 0xf0u
#define csr_DfiFreqXlatVal34_RANGE  11:8
#define csr_DfiFreqXlatVal34_BITS   3:0
#define csr_DfiFreqXlatVal34_MSB  11
#define csr_DfiFreqXlatVal34_LSB  8
#define csr_DfiFreqXlatVal34_MASK 0xf00u
#define csr_DfiFreqXlatVal35_RANGE  15:12
#define csr_DfiFreqXlatVal35_BITS   3:0
#define csr_DfiFreqXlatVal35_MSB  15
#define csr_DfiFreqXlatVal35_LSB  12
#define csr_DfiFreqXlatVal35_MASK 0xf000u
#define csr_TxRdPtrInit_RANGE  0:0
#define csr_TxRdPtrInit_BITS   0:0
#define csr_TxRdPtrInit_MSB  0
#define csr_TxRdPtrInit_LSB  0
#define csr_TxRdPtrInit_MASK 0x1u
#define csr_TxFuncMode_RANGE  0:0
#define csr_TxFuncMode_BITS   0:0
#define csr_TxFuncMode_MSB  0
#define csr_TxFuncMode_LSB  0
#define csr_TxFuncMode_MASK 0x1u
#define csr_Seq0BDLY25_RANGE  15:0
#define csr_Seq0BDLY25_BITS   15:0
#define csr_Seq0BDLY25_MSB  15
#define csr_Seq0BDLY25_LSB  0
#define csr_Seq0BDLY25_MASK 0xffffu
#define csr_DfiFreqXlat9_RANGE  15:0
#define csr_DfiFreqXlat9_BITS   15:0
#define csr_DfiFreqXlat9_MSB  15
#define csr_DfiFreqXlat9_LSB  0
#define csr_DfiFreqXlat9_MASK 0xffffu
#define csr_DfiFreqXlatVal36_RANGE  3:0
#define csr_DfiFreqXlatVal36_BITS   3:0
#define csr_DfiFreqXlatVal36_MSB  3
#define csr_DfiFreqXlatVal36_LSB  0
#define csr_DfiFreqXlatVal36_MASK 0xfu
#define csr_DfiFreqXlatVal37_RANGE  7:4
#define csr_DfiFreqXlatVal37_BITS   3:0
#define csr_DfiFreqXlatVal37_MSB  7
#define csr_DfiFreqXlatVal37_LSB  4
#define csr_DfiFreqXlatVal37_MASK 0xf0u
#define csr_DfiFreqXlatVal38_RANGE  11:8
#define csr_DfiFreqXlatVal38_BITS   3:0
#define csr_DfiFreqXlatVal38_MSB  11
#define csr_DfiFreqXlatVal38_LSB  8
#define csr_DfiFreqXlatVal38_MASK 0xf00u
#define csr_DfiFreqXlatVal39_RANGE  15:12
#define csr_DfiFreqXlatVal39_BITS   3:0
#define csr_DfiFreqXlatVal39_MSB  15
#define csr_DfiFreqXlatVal39_LSB  12
#define csr_DfiFreqXlatVal39_MASK 0xf000u
#define csr_ACReserved0_RANGE  15:0
#define csr_ACReserved0_BITS   15:0
#define csr_ACReserved0_MSB  15
#define csr_ACReserved0_LSB  0
#define csr_ACReserved0_MASK 0xffffu
#define csr_Seq0BDLY26_RANGE  15:0
#define csr_Seq0BDLY26_BITS   15:0
#define csr_Seq0BDLY26_MSB  15
#define csr_Seq0BDLY26_LSB  0
#define csr_Seq0BDLY26_MASK 0xffffu
#define csr_DfiFreqXlat10_RANGE  15:0
#define csr_DfiFreqXlat10_BITS   15:0
#define csr_DfiFreqXlat10_MSB  15
#define csr_DfiFreqXlat10_LSB  0
#define csr_DfiFreqXlat10_MASK 0xffffu
#define csr_DfiFreqXlatVal40_RANGE  3:0
#define csr_DfiFreqXlatVal40_BITS   3:0
#define csr_DfiFreqXlatVal40_MSB  3
#define csr_DfiFreqXlatVal40_LSB  0
#define csr_DfiFreqXlatVal40_MASK 0xfu
#define csr_DfiFreqXlatVal41_RANGE  7:4
#define csr_DfiFreqXlatVal41_BITS   3:0
#define csr_DfiFreqXlatVal41_MSB  7
#define csr_DfiFreqXlatVal41_LSB  4
#define csr_DfiFreqXlatVal41_MASK 0xf0u
#define csr_DfiFreqXlatVal42_RANGE  11:8
#define csr_DfiFreqXlatVal42_BITS   3:0
#define csr_DfiFreqXlatVal42_MSB  11
#define csr_DfiFreqXlatVal42_LSB  8
#define csr_DfiFreqXlatVal42_MASK 0xf00u
#define csr_DfiFreqXlatVal43_RANGE  15:12
#define csr_DfiFreqXlatVal43_BITS   3:0
#define csr_DfiFreqXlatVal43_MSB  15
#define csr_DfiFreqXlatVal43_LSB  12
#define csr_DfiFreqXlatVal43_MASK 0xf000u
#define csr_DfiInitCompleteShadow_RANGE  0:0
#define csr_DfiInitCompleteShadow_BITS   0:0
#define csr_DfiInitCompleteShadow_MSB  0
#define csr_DfiInitCompleteShadow_LSB  0
#define csr_DfiInitCompleteShadow_MASK 0x1u
#define csr_DxRxPowerDown_RANGE  0:0
#define csr_DxRxPowerDown_BITS   0:0
#define csr_DxRxPowerDown_MSB  0
#define csr_DxRxPowerDown_LSB  0
#define csr_DxRxPowerDown_MASK 0x1u
#define csr_RxReplicaPowerDown_RANGE  0:0
#define csr_RxReplicaPowerDown_BITS   0:0
#define csr_RxReplicaPowerDown_MSB  0
#define csr_RxReplicaPowerDown_LSB  0
#define csr_RxReplicaPowerDown_MASK 0x1u
#define csr_PPGCReserved0_RANGE  15:0
#define csr_PPGCReserved0_BITS   15:0
#define csr_PPGCReserved0_MSB  15
#define csr_PPGCReserved0_LSB  0
#define csr_PPGCReserved0_MASK 0xffffu
#define csr_Seq0BDLY27_RANGE  15:0
#define csr_Seq0BDLY27_BITS   15:0
#define csr_Seq0BDLY27_MSB  15
#define csr_Seq0BDLY27_LSB  0
#define csr_Seq0BDLY27_MASK 0xffffu
#define csr_DfiFreqXlat11_RANGE  15:0
#define csr_DfiFreqXlat11_BITS   15:0
#define csr_DfiFreqXlat11_MSB  15
#define csr_DfiFreqXlat11_LSB  0
#define csr_DfiFreqXlat11_MASK 0xffffu
#define csr_DfiFreqXlatVal44_RANGE  3:0
#define csr_DfiFreqXlatVal44_BITS   3:0
#define csr_DfiFreqXlatVal44_MSB  3
#define csr_DfiFreqXlatVal44_LSB  0
#define csr_DfiFreqXlatVal44_MASK 0xfu
#define csr_DfiFreqXlatVal45_RANGE  7:4
#define csr_DfiFreqXlatVal45_BITS   3:0
#define csr_DfiFreqXlatVal45_MSB  7
#define csr_DfiFreqXlatVal45_LSB  4
#define csr_DfiFreqXlatVal45_MASK 0xf0u
#define csr_DfiFreqXlatVal46_RANGE  11:8
#define csr_DfiFreqXlatVal46_BITS   3:0
#define csr_DfiFreqXlatVal46_MSB  11
#define csr_DfiFreqXlatVal46_LSB  8
#define csr_DfiFreqXlatVal46_MASK 0xf00u
#define csr_DfiFreqXlatVal47_RANGE  15:12
#define csr_DfiFreqXlatVal47_BITS   3:0
#define csr_DfiFreqXlatVal47_MSB  15
#define csr_DfiFreqXlatVal47_LSB  12
#define csr_DfiFreqXlatVal47_MASK 0xf000u
#define csr_RxDigStrbEn_RANGE  2:0
#define csr_RxDigStrbEn_BITS   2:0
#define csr_RxDigStrbEn_MSB  2
#define csr_RxDigStrbEn_LSB  0
#define csr_RxDigStrbEn_MASK 0x7u
#define csr_EnStrblssRdMode_RANGE  0:0
#define csr_EnStrblssRdMode_BITS   0:0
#define csr_EnStrblssRdMode_MSB  0
#define csr_EnStrblssRdMode_LSB  0
#define csr_EnStrblssRdMode_MASK 0x1u
#define csr_RxReplicaPowerDownNoRDQS_RANGE  1:1
#define csr_RxReplicaPowerDownNoRDQS_BITS   0:0
#define csr_RxReplicaPowerDownNoRDQS_MSB  1
#define csr_RxReplicaPowerDownNoRDQS_LSB  1
#define csr_RxReplicaPowerDownNoRDQS_MASK 0x2u
#define csr_OdtDisDqs_RANGE  2:2
#define csr_OdtDisDqs_BITS   0:0
#define csr_OdtDisDqs_MSB  2
#define csr_OdtDisDqs_LSB  2
#define csr_OdtDisDqs_MASK 0x4u
#define csr_MASTERReserved0_RANGE  15:0
#define csr_MASTERReserved0_BITS   15:0
#define csr_MASTERReserved0_MSB  15
#define csr_MASTERReserved0_LSB  0
#define csr_MASTERReserved0_MASK 0xffffu
#define csr_Seq0BDLY28_RANGE  15:0
#define csr_Seq0BDLY28_BITS   15:0
#define csr_Seq0BDLY28_MSB  15
#define csr_Seq0BDLY28_LSB  0
#define csr_Seq0BDLY28_MASK 0xffffu
#define csr_DfiFreqXlat12_RANGE  15:0
#define csr_DfiFreqXlat12_BITS   15:0
#define csr_DfiFreqXlat12_MSB  15
#define csr_DfiFreqXlat12_LSB  0
#define csr_DfiFreqXlat12_MASK 0xffffu
#define csr_DfiFreqXlatVal48_RANGE  3:0
#define csr_DfiFreqXlatVal48_BITS   3:0
#define csr_DfiFreqXlatVal48_MSB  3
#define csr_DfiFreqXlatVal48_LSB  0
#define csr_DfiFreqXlatVal48_MASK 0xfu
#define csr_DfiFreqXlatVal49_RANGE  7:4
#define csr_DfiFreqXlatVal49_BITS   3:0
#define csr_DfiFreqXlatVal49_MSB  7
#define csr_DfiFreqXlatVal49_LSB  4
#define csr_DfiFreqXlatVal49_MASK 0xf0u
#define csr_DfiFreqXlatVal50_RANGE  11:8
#define csr_DfiFreqXlatVal50_BITS   3:0
#define csr_DfiFreqXlatVal50_MSB  11
#define csr_DfiFreqXlatVal50_LSB  8
#define csr_DfiFreqXlatVal50_MASK 0xf00u
#define csr_DfiFreqXlatVal51_RANGE  15:12
#define csr_DfiFreqXlatVal51_BITS   3:0
#define csr_DfiFreqXlatVal51_MSB  15
#define csr_DfiFreqXlatVal51_LSB  12
#define csr_DfiFreqXlatVal51_MASK 0xf000u
#define csr_DxPipeEn_RANGE  1:0
#define csr_DxPipeEn_BITS   1:0
#define csr_DxPipeEn_MSB  1
#define csr_DxPipeEn_LSB  0
#define csr_DxPipeEn_MASK 0x3u
#define csr_DxWrPipeEn_RANGE  0:0
#define csr_DxWrPipeEn_BITS   0:0
#define csr_DxWrPipeEn_MSB  0
#define csr_DxWrPipeEn_LSB  0
#define csr_DxWrPipeEn_MASK 0x1u
#define csr_DxRdPipeEn_RANGE  1:1
#define csr_DxRdPipeEn_BITS   0:0
#define csr_DxRdPipeEn_MSB  1
#define csr_DxRdPipeEn_LSB  1
#define csr_DxRdPipeEn_MASK 0x2u
#define csr_ZCALReserved0_RANGE  15:0
#define csr_ZCALReserved0_BITS   15:0
#define csr_ZCALReserved0_MSB  15
#define csr_ZCALReserved0_LSB  0
#define csr_ZCALReserved0_MASK 0xffffu
#define csr_Seq0BDLY29_RANGE  15:0
#define csr_Seq0BDLY29_BITS   15:0
#define csr_Seq0BDLY29_MSB  15
#define csr_Seq0BDLY29_LSB  0
#define csr_Seq0BDLY29_MASK 0xffffu
#define csr_DfiFreqXlat13_RANGE  15:0
#define csr_DfiFreqXlat13_BITS   15:0
#define csr_DfiFreqXlat13_MSB  15
#define csr_DfiFreqXlat13_LSB  0
#define csr_DfiFreqXlat13_MASK 0xffffu
#define csr_DfiFreqXlatVal52_RANGE  3:0
#define csr_DfiFreqXlatVal52_BITS   3:0
#define csr_DfiFreqXlatVal52_MSB  3
#define csr_DfiFreqXlatVal52_LSB  0
#define csr_DfiFreqXlatVal52_MASK 0xfu
#define csr_DfiFreqXlatVal53_RANGE  7:4
#define csr_DfiFreqXlatVal53_BITS   3:0
#define csr_DfiFreqXlatVal53_MSB  7
#define csr_DfiFreqXlatVal53_LSB  4
#define csr_DfiFreqXlatVal53_MASK 0xf0u
#define csr_DfiFreqXlatVal54_RANGE  11:8
#define csr_DfiFreqXlatVal54_BITS   3:0
#define csr_DfiFreqXlatVal54_MSB  11
#define csr_DfiFreqXlatVal54_LSB  8
#define csr_DfiFreqXlatVal54_MASK 0xf00u
#define csr_DfiFreqXlatVal55_RANGE  15:12
#define csr_DfiFreqXlatVal55_BITS   3:0
#define csr_DfiFreqXlatVal55_MSB  15
#define csr_DfiFreqXlatVal55_LSB  12
#define csr_DfiFreqXlatVal55_MASK 0xf000u
#define csr_ZCalAttDisable_RANGE  0:0
#define csr_ZCalAttDisable_BITS   0:0
#define csr_ZCalAttDisable_MSB  0
#define csr_ZCalAttDisable_LSB  0
#define csr_ZCalAttDisable_MASK 0x1u
#define csr_APBONLYReserved0_RANGE  15:0
#define csr_APBONLYReserved0_BITS   15:0
#define csr_APBONLYReserved0_MSB  15
#define csr_APBONLYReserved0_LSB  0
#define csr_APBONLYReserved0_MASK 0xffffu
#define csr_Seq0BDLY30_RANGE  15:0
#define csr_Seq0BDLY30_BITS   15:0
#define csr_Seq0BDLY30_MSB  15
#define csr_Seq0BDLY30_LSB  0
#define csr_Seq0BDLY30_MASK 0xffffu
#define csr_DfiFreqXlat14_RANGE  15:0
#define csr_DfiFreqXlat14_BITS   15:0
#define csr_DfiFreqXlat14_MSB  15
#define csr_DfiFreqXlat14_LSB  0
#define csr_DfiFreqXlat14_MASK 0xffffu
#define csr_DfiFreqXlatVal56_RANGE  3:0
#define csr_DfiFreqXlatVal56_BITS   3:0
#define csr_DfiFreqXlatVal56_MSB  3
#define csr_DfiFreqXlatVal56_LSB  0
#define csr_DfiFreqXlatVal56_MASK 0xfu
#define csr_DfiFreqXlatVal57_RANGE  7:4
#define csr_DfiFreqXlatVal57_BITS   3:0
#define csr_DfiFreqXlatVal57_MSB  7
#define csr_DfiFreqXlatVal57_LSB  4
#define csr_DfiFreqXlatVal57_MASK 0xf0u
#define csr_DfiFreqXlatVal58_RANGE  11:8
#define csr_DfiFreqXlatVal58_BITS   3:0
#define csr_DfiFreqXlatVal58_MSB  11
#define csr_DfiFreqXlatVal58_LSB  8
#define csr_DfiFreqXlatVal58_MASK 0xf00u
#define csr_DfiFreqXlatVal59_RANGE  15:12
#define csr_DfiFreqXlatVal59_BITS   3:0
#define csr_DfiFreqXlatVal59_MSB  15
#define csr_DfiFreqXlatVal59_LSB  12
#define csr_DfiFreqXlatVal59_MASK 0xf000u
#define csr_LcdlCalCtrl_RANGE  5:0
#define csr_LcdlCalCtrl_BITS   5:0
#define csr_LcdlCalCtrl_MSB  5
#define csr_LcdlCalCtrl_LSB  0
#define csr_LcdlCalCtrl_MASK 0x3fu
#define csr_LcdlCalMode_RANGE  0:0
#define csr_LcdlCalMode_BITS   0:0
#define csr_LcdlCalMode_MSB  0
#define csr_LcdlCalMode_LSB  0
#define csr_LcdlCalMode_MASK 0x1u
#define csr_LcdlCalRsvd01_RANGE  1:1
#define csr_LcdlCalRsvd01_BITS   0:0
#define csr_LcdlCalRsvd01_MSB  1
#define csr_LcdlCalRsvd01_LSB  1
#define csr_LcdlCalRsvd01_MASK 0x2u
#define csr_LcdlCalEn_RANGE  2:2
#define csr_LcdlCalEn_BITS   0:0
#define csr_LcdlCalEn_MSB  2
#define csr_LcdlCalEn_LSB  2
#define csr_LcdlCalEn_MASK 0x4u
#define csr_LcdlCalPhaseUpdate_RANGE  3:3
#define csr_LcdlCalPhaseUpdate_BITS   0:0
#define csr_LcdlCalPhaseUpdate_MSB  3
#define csr_LcdlCalPhaseUpdate_LSB  3
#define csr_LcdlCalPhaseUpdate_MASK 0x8u
#define csr_LcdlCalClkEn_RANGE  4:4
#define csr_LcdlCalClkEn_BITS   0:0
#define csr_LcdlCalClkEn_MSB  4
#define csr_LcdlCalClkEn_LSB  4
#define csr_LcdlCalClkEn_MASK 0x10u
#define csr_LcdlCalSampEn_RANGE  5:5
#define csr_LcdlCalSampEn_BITS   0:0
#define csr_LcdlCalSampEn_MSB  5
#define csr_LcdlCalSampEn_LSB  5
#define csr_LcdlCalSampEn_MASK 0x20u
#define csr_HMReserved0_RANGE  15:0
#define csr_HMReserved0_BITS   15:0
#define csr_HMReserved0_MSB  15
#define csr_HMReserved0_LSB  0
#define csr_HMReserved0_MASK 0xffffu
#define csr_Seq0BDLY31_RANGE  15:0
#define csr_Seq0BDLY31_BITS   15:0
#define csr_Seq0BDLY31_MSB  15
#define csr_Seq0BDLY31_LSB  0
#define csr_Seq0BDLY31_MASK 0xffffu
#define csr_DfiFreqXlat15_RANGE  15:0
#define csr_DfiFreqXlat15_BITS   15:0
#define csr_DfiFreqXlat15_MSB  15
#define csr_DfiFreqXlat15_LSB  0
#define csr_DfiFreqXlat15_MASK 0xffffu
#define csr_DfiFreqXlatVal60_RANGE  3:0
#define csr_DfiFreqXlatVal60_BITS   3:0
#define csr_DfiFreqXlatVal60_MSB  3
#define csr_DfiFreqXlatVal60_LSB  0
#define csr_DfiFreqXlatVal60_MASK 0xfu
#define csr_DfiFreqXlatVal61_RANGE  7:4
#define csr_DfiFreqXlatVal61_BITS   3:0
#define csr_DfiFreqXlatVal61_MSB  7
#define csr_DfiFreqXlatVal61_LSB  4
#define csr_DfiFreqXlatVal61_MASK 0xf0u
#define csr_DfiFreqXlatVal62_RANGE  11:8
#define csr_DfiFreqXlatVal62_BITS   3:0
#define csr_DfiFreqXlatVal62_MSB  11
#define csr_DfiFreqXlatVal62_LSB  8
#define csr_DfiFreqXlatVal62_MASK 0xf00u
#define csr_DfiFreqXlatVal63_RANGE  15:12
#define csr_DfiFreqXlatVal63_BITS   3:0
#define csr_DfiFreqXlatVal63_MSB  15
#define csr_DfiFreqXlatVal63_LSB  12
#define csr_DfiFreqXlatVal63_MASK 0xf000u
#define csr_OdtSeg120_RANGE  15:0
#define csr_OdtSeg120_BITS   15:0
#define csr_OdtSeg120_MSB  15
#define csr_OdtSeg120_LSB  0
#define csr_OdtSeg120_MASK 0xffffu
#define csr_OdtSeg120PU0_RANGE  3:0
#define csr_OdtSeg120PU0_BITS   3:0
#define csr_OdtSeg120PU0_MSB  3
#define csr_OdtSeg120PU0_LSB  0
#define csr_OdtSeg120PU0_MASK 0xfu
#define csr_OdtSeg120PD0_RANGE  7:4
#define csr_OdtSeg120PD0_BITS   3:0
#define csr_OdtSeg120PD0_MSB  7
#define csr_OdtSeg120PD0_LSB  4
#define csr_OdtSeg120PD0_MASK 0xf0u
#define csr_OdtSeg120PU1_RANGE  11:8
#define csr_OdtSeg120PU1_BITS   3:0
#define csr_OdtSeg120PU1_MSB  11
#define csr_OdtSeg120PU1_LSB  8
#define csr_OdtSeg120PU1_MASK 0xf00u
#define csr_OdtSeg120PD1_RANGE  15:12
#define csr_OdtSeg120PD1_BITS   3:0
#define csr_OdtSeg120PD1_MSB  15
#define csr_OdtSeg120PD1_LSB  12
#define csr_OdtSeg120PD1_MASK 0xf000u
#define csr_HMReservedP1_RANGE  7:0
#define csr_HMReservedP1_BITS   7:0
#define csr_HMReservedP1_MSB  7
#define csr_HMReservedP1_LSB  0
#define csr_HMReservedP1_MASK 0xffu
#define csr_PUBReservedP1_RANGE  7:0
#define csr_PUBReservedP1_BITS   7:0
#define csr_PUBReservedP1_MSB  7
#define csr_PUBReservedP1_LSB  0
#define csr_PUBReservedP1_MASK 0xffu
// Fields brought to you by the letter D
#define D_range 11:8
#define D_min 0
#define D_max 3
#define D0 0x0u
#define D1 0x100u
#define D2 0x200u
#define D3 0x300u
#define Dbrd 0xf00u
// Fields brought to you by the letter L
#define L_range 11:8
#define L_min 0
#define L_max 13
#define L0 0x0u
#define L1 0x100u
#define L2 0x200u
#define L3 0x300u
#define L4 0x400u
#define L5 0x500u
#define L6 0x600u
#define L7 0x700u
#define L8 0x800u
#define L9 0x900u
#define L10 0xa00u
#define L11 0xb00u
#define L12 0xc00u
#define L13 0xd00u
#define Lbrd 0xf00u
// Fields brought to you by the letter N
#define N_range 11:8
#define N_min 0
#define N_max 15
#define N0 0x0u
#define N1 0x100u
#define N2 0x200u
#define N3 0x300u
#define N4 0x400u
#define N5 0x500u
#define N6 0x600u
#define N7 0x700u
#define N8 0x800u
#define N9 0x900u
#define N10 0xa00u
#define N11 0xb00u
#define N12 0xc00u
#define N13 0xd00u
#define N14 0xe00u
#define N15 0xf00u
#define Nbrd 0xf00u
// Fields brought to you by the letter P
#define P_range 22:20
#define P_min 0
#define P_max 3
#define P0 0x0u
#define P1 0x100000u
#define P2 0x200000u
#define P3 0x300000u
#define Pbrd 0x700000u
// Fields brought to you by the letter Q
#define Q_range 22:20
#define Q_min 0
#define Q_max 3
#define Q0 0x0u
#define Q1 0x100000u
#define Q2 0x200000u
#define Q3 0x300000u
#define Qbrd 0x700000u
// Fields brought to you by the letter Y
#define Y_range 27:24
#define Y_min 0
#define Y_max 
#define Y0 0x0u
#define Ybrd 0xf000000u
// Fields brought to you by the letter b
#define b_range 11:8
#define b_min 0
#define b_max 1
#define b0 0x0u
#define b1 0x100u
#define bbrd 0xf00u
// Fields brought to you by the letter c
#define c_range 15:12
#define c_min 0
#define c_max 15
#define c0 0x0u
#define c1 0x1000u
#define c2 0x2000u
#define c3 0x3000u
#define c4 0x4000u
#define c5 0x5000u
#define c6 0x6000u
#define c7 0x7000u
#define c8 0x8000u
#define c9 0x9000u
#define c10 0xa000u
#define c11 0xb000u
#define c12 0xc000u
#define c13 0xd000u
#define c14 0xe000u
#define c15 0xf000u
#define cbrd 0xf000u
#define B_range 15:12
#define B_min 0
#define B_max 15
#define B0 0x0u
#define B1 0x1000u
#define B2 0x2000u
#define B3 0x3000u
#define B4 0x4000u
#define B5 0x5000u
#define B6 0x6000u
#define B7 0x7000u
#define B8 0x8000u
#define B9 0x9000u
#define B10 0xa000u
#define B11 0xb000u
#define B12 0xc000u
#define B13 0xd000u
#define B14 0xe000u
#define B15 0xf000u
#define Bbrd 0xf000u
// Fields brought to you by the letter i
#define i_range 11:8
#define i_min 0
#define i_max 8
#define i0 0x0u
#define i1 0x100u
#define i2 0x200u
#define i3 0x300u
#define i4 0x400u
#define i5 0x500u
#define i6 0x600u
#define i7 0x700u
#define i8 0x800u
#define ibrd 0xf00u
// Fields brought to you by the letter j
#define j_range 11:8
#define j_min 0
#define j_max 0
#define j0 0x0u
#define jbrd 0xf00u
// Fields brought to you by the letter m
#define m_range 11:8
#define m_min 0
#define m_max 8
#define m0 0x0u
#define m1 0x100u
#define m2 0x200u
#define m3 0x300u
#define m4 0x400u
#define m5 0x500u
#define m6 0x600u
#define m7 0x700u
#define m8 0x800u
#define mbrd 0xf00u
// Fields brought to you by the letter p
#define p_range 22:20
#define p_min 0
#define p_max 3
#define p0 0x0u
#define p1 0x100000u
#define p2 0x200000u
#define p3 0x300000u
#define pbrd 0x700000u
// Fields brought to you by the letter r
#define r_range 11:8
#define r_min 0
#define r_max 8
#define r0 0x0u
#define r1 0x100u
#define r2 0x200u
#define r3 0x300u
#define r4 0x400u
#define r5 0x500u
#define r6 0x600u
#define r7 0x700u
#define r8 0x800u
#define rbrd 0xf00u
// Fields brought to you by the letter t
#define t_range 19:16
#define t_min 0
#define t_max 15
#define t0 0x0u
#define t1 0x10000u
#define t2 0x20000u
#define t3 0x30000u
#define t4 0x40000u
#define t5 0x50000u
#define t6 0x60000u
#define t7 0x70000u
#define t8 0x80000u
#define t9 0x90000u
#define t10 0xa0000u
#define t11 0xb0000u
#define t12 0xc0000u
#define t13 0xd0000u
#define t14 0xe0000u
#define t15 0xf0000u
#define tbrd 0xf0000u
// Fields brought to you by the letter u
#define u_range 11:8
#define u_min 0
#define u_max 1
#define u0 0x0u
#define u1 0x100u
#define ubrd 0xf00u
#define tAC 0x30000u
#define tACbrd 0x3f000u
#define tACSM_MEM 0x40000u
#define tACSM_MEMbrd 0x4f000u
#define tALL 0xf0000u
#define tALLbrd 0xff000u
#define tAPBONLY 0xd0000u
#define tAPBONLYbrd 0xdf000u
#define tDBYTE 0x10000u
#define tDBYTEbrd 0x1f000u
#define tDBYTED5 0x80000u
#define tDBYTED5brd 0x8f000u
#define tDMA 0xa0000u
#define tDMAbrd 0xaf000u
#define tDMA_UPPER 0xb0000u
#define tDMA_UPPERbrd 0xbf000u
#define tDRTUB 0xc0000u
#define tDRTUBbrd 0xcf000u
#define tHMAC 0x0u
#define tHMACbrd 0xf000u
#define tHMDBYTE 0xe0000u
#define tHMDBYTEbrd 0xef000u
#define tHMDBYTE4 0xe0000u
#define tHMDBYTE4brd 0xef000u
#define tHMMAS 0x60000u
#define tHMMASbrd 0x6f000u
#define tHMZCAL 0xa0000u
#define tHMZCALbrd 0xaf000u
#define tINITENG 0x90000u
#define tINITENGbrd 0x9f000u
#define tMASTER 0x20000u
#define tMASTERbrd 0x2f000u
#define tPPGC 0x70000u
#define tPPGCbrd 0x7f000u
#define tUCTL_MEM 0x50000u
#define tUCTL_MEMbrd 0x5f000u
#define tZCAL 0xb0000u
#define tZCALbrd 0xbf000u
#define csr_D5AsyncDbyteMode_ADDR 0x24
#define csr_D5AsyncDbyteMode_BITS   8:0
#define csr_D5AsyncDbyteMode_LSB  0
#define csr_D5AsyncDbyteMode_MASK 0x1ff
#define csr_D5AsyncDbyteMode_MSB  8
#define csr_D5AsyncDbyteMode_RANGE  8:0
#define csr_D5AsyncDbyteRxData_ADDR 0x2a
#define csr_D5AsyncDbyteRxData_BITS   11:0
#define csr_D5AsyncDbyteRxData_LSB  0
#define csr_D5AsyncDbyteRxData_MASK 0xfff
#define csr_D5AsyncDbyteRxData_MSB  11
#define csr_D5AsyncDbyteRxData_RANGE  11:0
#define csr_D5AsyncDbyteTxData_ADDR 0x28
#define csr_D5AsyncDbyteTxData_BITS   11:0
#define csr_D5AsyncDbyteTxData_LSB  0
#define csr_D5AsyncDbyteTxData_MASK 0xfff
#define csr_D5AsyncDbyteTxData_MSB  11
#define csr_D5AsyncDbyteTxData_RANGE  11:0
#define csr_D5AsyncDbyteTxEn_ADDR 0x26
#define csr_D5AsyncDbyteTxEn_BITS   11:0
#define csr_D5AsyncDbyteTxEn_LSB  0
#define csr_D5AsyncDbyteTxEn_MASK 0xfff
#define csr_D5AsyncDbyteTxEn_MSB  11
#define csr_D5AsyncDbyteTxEn_RANGE  11:0
#define csr_D5BsiInterfaceEnable_BITS   0:0
#define csr_D5BsiInterfaceEnable_LSB  6
#define csr_D5BsiInterfaceEnable_MASK 0x40
#define csr_D5BsiInterfaceEnable_MSB  6
#define csr_D5BsiInterfaceEnable_RANGE  6:6
#define csr_D5CoarseInc_BITS   0:0
#define csr_D5CoarseInc_LSB  9
#define csr_D5CoarseInc_MASK 0x200
#define csr_D5CoarseInc_MSB  9
#define csr_D5CoarseInc_RANGE  9:9
#define csr_D5DbCurrentDlyTimingInfoTg0_ADDR 0xe4
#define csr_D5DbCurrentDlyTimingInfoTg0_BITS   15:0
#define csr_D5DbCurrentDlyTimingInfoTg0_LSB  0
#define csr_D5DbCurrentDlyTimingInfoTg0_MASK 0xffff
#define csr_D5DbCurrentDlyTimingInfoTg0_MSB  15
#define csr_D5DbCurrentDlyTimingInfoTg0_RANGE  15:0
#define csr_D5DbCurrentDlyTimingInfoTg1_ADDR 0xe5
#define csr_D5DbCurrentDlyTimingInfoTg1_BITS   15:0
#define csr_D5DbCurrentDlyTimingInfoTg1_LSB  0
#define csr_D5DbCurrentDlyTimingInfoTg1_MASK 0xffff
#define csr_D5DbCurrentDlyTimingInfoTg1_MSB  15
#define csr_D5DbCurrentDlyTimingInfoTg1_RANGE  15:0
#define csr_D5DbCurrentDlyTimingInfoTg2_ADDR 0xe6
#define csr_D5DbCurrentDlyTimingInfoTg2_BITS   15:0
#define csr_D5DbCurrentDlyTimingInfoTg2_LSB  0
#define csr_D5DbCurrentDlyTimingInfoTg2_MASK 0xffff
#define csr_D5DbCurrentDlyTimingInfoTg2_MSB  15
#define csr_D5DbCurrentDlyTimingInfoTg2_RANGE  15:0
#define csr_D5DbCurrentDlyTimingInfoTg3_ADDR 0xe7
#define csr_D5DbCurrentDlyTimingInfoTg3_BITS   15:0
#define csr_D5DbCurrentDlyTimingInfoTg3_LSB  0
#define csr_D5DbCurrentDlyTimingInfoTg3_MASK 0xffff
#define csr_D5DbCurrentDlyTimingInfoTg3_MSB  15
#define csr_D5DbCurrentDlyTimingInfoTg3_RANGE  15:0
#define csr_D5DbyteAllDtsmCtrl0_ADDR 0xb9
#define csr_D5DbyteAllDtsmCtrl0_BITS   8:0
#define csr_D5DbyteAllDtsmCtrl0_LSB  0
#define csr_D5DbyteAllDtsmCtrl0_MASK 0x1ff
#define csr_D5DbyteAllDtsmCtrl0_MSB  8
#define csr_D5DbyteAllDtsmCtrl0_RANGE  8:0
#define csr_D5DbyteAllDtsmCtrl1_ADDR 0xba
#define csr_D5DbyteAllDtsmCtrl1_BITS   8:0
#define csr_D5DbyteAllDtsmCtrl1_LSB  0
#define csr_D5DbyteAllDtsmCtrl1_MASK 0x1ff
#define csr_D5DbyteAllDtsmCtrl1_MSB  8
#define csr_D5DbyteAllDtsmCtrl1_RANGE  8:0
#define csr_D5DbyteAllDtsmCtrl2_ADDR 0xbb
#define csr_D5DbyteAllDtsmCtrl2_BITS   8:0
#define csr_D5DbyteAllDtsmCtrl2_LSB  0
#define csr_D5DbyteAllDtsmCtrl2_MASK 0x1ff
#define csr_D5DbyteAllDtsmCtrl2_MSB  8
#define csr_D5DbyteAllDtsmCtrl2_RANGE  8:0
#define csr_D5DByteDisable_BITS   0:0
#define csr_D5DByteDisable_LSB  2
#define csr_D5DByteDisable_MASK 0x4
#define csr_D5DByteDisable_MSB  2
#define csr_D5DByteDisable_RANGE  2:2
#define csr_D5DbyteDllModeCntrl_ADDR 0x67
#define csr_D5DbyteDllModeCntrl_BITS   1:0
#define csr_D5DbyteDllModeCntrl_LSB  1
#define csr_D5DbyteDllModeCntrl_MASK 0x6
#define csr_D5DbyteDllModeCntrl_MSB  2
#define csr_D5DbyteDllModeCntrl_RANGE  2:1
#define csr_D5DbyteMiscMode_ADDR 0x0
#define csr_D5DbyteMiscMode_BITS   0:0
#define csr_D5DbyteMiscMode_LSB  2
#define csr_D5DbyteMiscMode_MASK 0x4
#define csr_D5DbyteMiscMode_MSB  2
#define csr_D5DbyteMiscMode_RANGE  2:2
#define csr_D5DBYTEReserved_ADDR 0x10
#define csr_D5DBYTEReserved_BITS   11:0
#define csr_D5DBYTEReserved_LSB  0
#define csr_D5DBYTEReserved_MASK 0xfff
#define csr_D5DBYTEReserved_MSB  11
#define csr_D5DBYTEReserved_RANGE  11:0
#define csr_D5DDR5RxPostamble_BITS   0:0
#define csr_D5DDR5RxPostamble_LSB  11
#define csr_D5DDR5RxPostamble_MASK 0x800
#define csr_D5DDR5RxPostamble_MSB  11
#define csr_D5DDR5RxPostamble_RANGE  11:11
#define csr_D5DDR5RxPreamble_BITS   2:0
#define csr_D5DDR5RxPreambleEn_BITS   0:0
#define csr_D5DDR5RxPreambleEn_LSB  7
#define csr_D5DDR5RxPreambleEn_MASK 0x80
#define csr_D5DDR5RxPreambleEn_MSB  7
#define csr_D5DDR5RxPreambleEn_RANGE  7:7
#define csr_D5DDR5RxPreamble_LSB  8
#define csr_D5DDR5RxPreamble_MASK 0x700
#define csr_D5DDR5RxPreamble_MSB  10
#define csr_D5DDR5RxPreamble_RANGE  10:8
#define csr_D5DelayInc_BITS   0:0
#define csr_D5DelayInc_LSB  10
#define csr_D5DelayInc_MASK 0x400
#define csr_D5DelayInc_MSB  10
#define csr_D5DelayInc_RANGE  10:10
#define csr_D5DfiCtrlRxFifoRst_BITS   0:0
#define csr_D5DfiCtrlRxFifoRst_LSB  1
#define csr_D5DfiCtrlRxFifoRst_MASK 0x2
#define csr_D5DfiCtrlRxFifoRst_MSB  1
#define csr_D5DfiCtrlRxFifoRst_RANGE  1:1
#define csr_D5DfiDataEnLatency_ADDR 0x61
#define csr_D5DfiDataEnLatency_BITS   4:0
#define csr_D5DfiDataEnLatency_LSB  0
#define csr_D5DfiDataEnLatency_MASK 0x1f
#define csr_D5DfiDataEnLatency_MSB  4
#define csr_D5DfiDataEnLatency_RANGE  4:0
#define csr_D5DFIMRL_ADDR 0x20
#define csr_D5DFIMRL_BITS   5:0
#define csr_D5DFIMRL_LSB  0
#define csr_D5DFIMRL_MASK 0x3f
#define csr_D5DFIMRL_MSB  5
#define csr_D5DFIMRL_RANGE  5:0
#define csr_D5dfiRdDataCsDestMap_ADDR 0x6f
#define csr_D5dfiRdDataCsDestMap_BITS   7:0
#define csr_D5dfiRdDataCsDestMap_LSB  0
#define csr_D5dfiRdDataCsDestMap_MASK 0xff
#define csr_D5dfiRdDataCsDestMap_MSB  7
#define csr_D5dfiRdDataCsDestMap_RANGE  7:0
#define csr_D5DfiRdDestm0_BITS   1:0
#define csr_D5DfiRdDestm0_LSB  0
#define csr_D5DfiRdDestm0_MASK 0x3
#define csr_D5DfiRdDestm0_MSB  1
#define csr_D5DfiRdDestm0_RANGE  1:0
#define csr_D5DfiRdDestm1_BITS   1:0
#define csr_D5DfiRdDestm1_LSB  2
#define csr_D5DfiRdDestm1_MASK 0xc
#define csr_D5DfiRdDestm1_MSB  3
#define csr_D5DfiRdDestm1_RANGE  3:2
#define csr_D5DfiRdDestm2_BITS   1:0
#define csr_D5DfiRdDestm2_LSB  4
#define csr_D5DfiRdDestm2_MASK 0x30
#define csr_D5DfiRdDestm2_MSB  5
#define csr_D5DfiRdDestm2_RANGE  5:4
#define csr_D5DfiRdDestm3_BITS   1:0
#define csr_D5DfiRdDestm3_LSB  6
#define csr_D5DfiRdDestm3_MASK 0xc0
#define csr_D5DfiRdDestm3_MSB  7
#define csr_D5DfiRdDestm3_RANGE  7:6
#define csr_D5dfiWrDataCsDestMap_ADDR 0x6e
#define csr_D5dfiWrDataCsDestMap_BITS   7:0
#define csr_D5dfiWrDataCsDestMap_LSB  0
#define csr_D5dfiWrDataCsDestMap_MASK 0xff
#define csr_D5dfiWrDataCsDestMap_MSB  7
#define csr_D5dfiWrDataCsDestMap_RANGE  7:0
#define csr_D5DfiWrDestm0_BITS   1:0
#define csr_D5DfiWrDestm0_LSB  0
#define csr_D5DfiWrDestm0_MASK 0x3
#define csr_D5DfiWrDestm0_MSB  1
#define csr_D5DfiWrDestm0_RANGE  1:0
#define csr_D5DfiWrDestm1_BITS   1:0
#define csr_D5DfiWrDestm1_LSB  2
#define csr_D5DfiWrDestm1_MASK 0xc
#define csr_D5DfiWrDestm1_MSB  3
#define csr_D5DfiWrDestm1_RANGE  3:2
#define csr_D5DfiWrDestm2_BITS   1:0
#define csr_D5DfiWrDestm2_LSB  4
#define csr_D5DfiWrDestm2_MASK 0x30
#define csr_D5DfiWrDestm2_MSB  5
#define csr_D5DfiWrDestm2_RANGE  5:4
#define csr_D5DfiWrDestm3_BITS   1:0
#define csr_D5DfiWrDestm3_LSB  6
#define csr_D5DfiWrDestm3_MASK 0xc0
#define csr_D5DfiWrDestm3_MSB  7
#define csr_D5DfiWrDestm3_RANGE  7:6
#define csr_D5DimmBroadInc_BITS   0:0
#define csr_D5DimmBroadInc_LSB  6
#define csr_D5DimmBroadInc_MASK 0x40
#define csr_D5DimmBroadInc_MSB  6
#define csr_D5DimmBroadInc_RANGE  6:6
#define csr_D5DimmInc_BITS   1:0
#define csr_D5DimmInc_LSB  7
#define csr_D5DimmInc_MASK 0x180
#define csr_D5DimmInc_MSB  8
#define csr_D5DimmInc_RANGE  8:7
#define csr_D5DisPtrInitClrRxTracking_BITS   0:0
#define csr_D5DisPtrInitClrRxTracking_LSB  1
#define csr_D5DisPtrInitClrRxTracking_MASK 0x2
#define csr_D5DisPtrInitClrRxTracking_MSB  1
#define csr_D5DisPtrInitClrRxTracking_RANGE  1:1
#define csr_D5DisPtrInitClrTxTracking_BITS   0:0
#define csr_D5DisPtrInitClrTxTracking_LSB  0
#define csr_D5DisPtrInitClrTxTracking_MASK 0x1
#define csr_D5DisPtrInitClrTxTracking_MSB  0
#define csr_D5DisPtrInitClrTxTracking_RANGE  0:0
#define csr_D5DllRxBurstLengthMode_BITS   0:0
#define csr_D5DllRxBurstLengthMode_LSB  2
#define csr_D5DllRxBurstLengthMode_MASK 0x4
#define csr_D5DllRxBurstLengthMode_MSB  2
#define csr_D5DllRxBurstLengthMode_RANGE  2:2
#define csr_D5DllRxPreambleMode_BITS   0:0
#define csr_D5DllRxPreambleMode_LSB  1
#define csr_D5DllRxPreambleMode_MASK 0x2
#define csr_D5DllRxPreambleMode_MSB  1
#define csr_D5DllRxPreambleMode_RANGE  1:1
#define csr_D5DmPreamblePattern_ADDR 0xb
#define csr_D5DmPreamblePattern_BITS   7:0
#define csr_D5DmPreamblePattern_LSB  0
#define csr_D5DmPreamblePattern_MASK 0xff
#define csr_D5DmPreamblePattern_MSB  7
#define csr_D5DmPreamblePattern_RANGE  7:0
#define csr_D5DmTrain_BITS   0:0
#define csr_D5DmTrain_LSB  14
#define csr_D5DmTrain_MASK 0x4000
#define csr_D5DmTrain_MSB  14
#define csr_D5DmTrain_RANGE  14:14
#define csr_D5DOCByteSelTg0_BITS   0:0
#define csr_D5DOCByteSelTg0_LSB  4
#define csr_D5DOCByteSelTg0_MASK 0x10
#define csr_D5DOCByteSelTg0_MSB  4
#define csr_D5DOCByteSelTg0_RANGE  4:4
#define csr_D5DOCByteSelTg1_BITS   0:0
#define csr_D5DOCByteSelTg1_LSB  5
#define csr_D5DOCByteSelTg1_MASK 0x20
#define csr_D5DOCByteSelTg1_MSB  5
#define csr_D5DOCByteSelTg1_RANGE  5:5
#define csr_D5DOCByteSelTg2_BITS   0:0
#define csr_D5DOCByteSelTg2_LSB  6
#define csr_D5DOCByteSelTg2_MASK 0x40
#define csr_D5DOCByteSelTg2_MSB  6
#define csr_D5DOCByteSelTg2_RANGE  6:6
#define csr_D5DOCByteSelTg3_BITS   0:0
#define csr_D5DOCByteSelTg3_LSB  7
#define csr_D5DOCByteSelTg3_MASK 0x80
#define csr_D5DOCByteSelTg3_MSB  7
#define csr_D5DOCByteSelTg3_RANGE  7:7
#define csr_D5Dq0LnSel_ADDR 0xa0
#define csr_D5Dq0LnSel_BITS   11:0
#define csr_D5Dq0LnSel_LSB  0
#define csr_D5Dq0LnSel_MASK 0xfff
#define csr_D5Dq0LnSel_MSB  11
#define csr_D5Dq0LnSel_RANGE  11:0
#define csr_D5Dq0LnSelTg0_BITS   2:0
#define csr_D5Dq0LnSelTg0_LSB  0
#define csr_D5Dq0LnSelTg0_MASK 0x7
#define csr_D5Dq0LnSelTg0_MSB  2
#define csr_D5Dq0LnSelTg0_RANGE  2:0
#define csr_D5Dq0LnSelTg1_BITS   2:0
#define csr_D5Dq0LnSelTg1_LSB  3
#define csr_D5Dq0LnSelTg1_MASK 0x38
#define csr_D5Dq0LnSelTg1_MSB  5
#define csr_D5Dq0LnSelTg1_RANGE  5:3
#define csr_D5Dq0LnSelTg2_BITS   2:0
#define csr_D5Dq0LnSelTg2_LSB  6
#define csr_D5Dq0LnSelTg2_MASK 0x1c0
#define csr_D5Dq0LnSelTg2_MSB  8
#define csr_D5Dq0LnSelTg2_RANGE  8:6
#define csr_D5Dq0LnSelTg3_BITS   2:0
#define csr_D5Dq0LnSelTg3_LSB  9
#define csr_D5Dq0LnSelTg3_MASK 0xe00
#define csr_D5Dq0LnSelTg3_MSB  11
#define csr_D5Dq0LnSelTg3_RANGE  11:9
#define csr_D5Dq1LnSel_ADDR 0xa1
#define csr_D5Dq1LnSel_BITS   11:0
#define csr_D5Dq1LnSel_LSB  0
#define csr_D5Dq1LnSel_MASK 0xfff
#define csr_D5Dq1LnSel_MSB  11
#define csr_D5Dq1LnSel_RANGE  11:0
#define csr_D5Dq1LnSelTg0_BITS   2:0
#define csr_D5Dq1LnSelTg0_LSB  0
#define csr_D5Dq1LnSelTg0_MASK 0x7
#define csr_D5Dq1LnSelTg0_MSB  2
#define csr_D5Dq1LnSelTg0_RANGE  2:0
#define csr_D5Dq1LnSelTg1_BITS   2:0
#define csr_D5Dq1LnSelTg1_LSB  3
#define csr_D5Dq1LnSelTg1_MASK 0x38
#define csr_D5Dq1LnSelTg1_MSB  5
#define csr_D5Dq1LnSelTg1_RANGE  5:3
#define csr_D5Dq1LnSelTg2_BITS   2:0
#define csr_D5Dq1LnSelTg2_LSB  6
#define csr_D5Dq1LnSelTg2_MASK 0x1c0
#define csr_D5Dq1LnSelTg2_MSB  8
#define csr_D5Dq1LnSelTg2_RANGE  8:6
#define csr_D5Dq1LnSelTg3_BITS   2:0
#define csr_D5Dq1LnSelTg3_LSB  9
#define csr_D5Dq1LnSelTg3_MASK 0xe00
#define csr_D5Dq1LnSelTg3_MSB  11
#define csr_D5Dq1LnSelTg3_RANGE  11:9
#define csr_D5Dq2LnSel_ADDR 0xa2
#define csr_D5Dq2LnSel_BITS   11:0
#define csr_D5Dq2LnSel_LSB  0
#define csr_D5Dq2LnSel_MASK 0xfff
#define csr_D5Dq2LnSel_MSB  11
#define csr_D5Dq2LnSel_RANGE  11:0
#define csr_D5Dq2LnSelTg0_BITS   2:0
#define csr_D5Dq2LnSelTg0_LSB  0
#define csr_D5Dq2LnSelTg0_MASK 0x7
#define csr_D5Dq2LnSelTg0_MSB  2
#define csr_D5Dq2LnSelTg0_RANGE  2:0
#define csr_D5Dq2LnSelTg1_BITS   2:0
#define csr_D5Dq2LnSelTg1_LSB  3
#define csr_D5Dq2LnSelTg1_MASK 0x38
#define csr_D5Dq2LnSelTg1_MSB  5
#define csr_D5Dq2LnSelTg1_RANGE  5:3
#define csr_D5Dq2LnSelTg2_BITS   2:0
#define csr_D5Dq2LnSelTg2_LSB  6
#define csr_D5Dq2LnSelTg2_MASK 0x1c0
#define csr_D5Dq2LnSelTg2_MSB  8
#define csr_D5Dq2LnSelTg2_RANGE  8:6
#define csr_D5Dq2LnSelTg3_BITS   2:0
#define csr_D5Dq2LnSelTg3_LSB  9
#define csr_D5Dq2LnSelTg3_MASK 0xe00
#define csr_D5Dq2LnSelTg3_MSB  11
#define csr_D5Dq2LnSelTg3_RANGE  11:9
#define csr_D5Dq3LnSel_ADDR 0xa3
#define csr_D5Dq3LnSel_BITS   11:0
#define csr_D5Dq3LnSel_LSB  0
#define csr_D5Dq3LnSel_MASK 0xfff
#define csr_D5Dq3LnSel_MSB  11
#define csr_D5Dq3LnSel_RANGE  11:0
#define csr_D5Dq3LnSelTg0_BITS   2:0
#define csr_D5Dq3LnSelTg0_LSB  0
#define csr_D5Dq3LnSelTg0_MASK 0x7
#define csr_D5Dq3LnSelTg0_MSB  2
#define csr_D5Dq3LnSelTg0_RANGE  2:0
#define csr_D5Dq3LnSelTg1_BITS   2:0
#define csr_D5Dq3LnSelTg1_LSB  3
#define csr_D5Dq3LnSelTg1_MASK 0x38
#define csr_D5Dq3LnSelTg1_MSB  5
#define csr_D5Dq3LnSelTg1_RANGE  5:3
#define csr_D5Dq3LnSelTg2_BITS   2:0
#define csr_D5Dq3LnSelTg2_LSB  6
#define csr_D5Dq3LnSelTg2_MASK 0x1c0
#define csr_D5Dq3LnSelTg2_MSB  8
#define csr_D5Dq3LnSelTg2_RANGE  8:6
#define csr_D5Dq3LnSelTg3_BITS   2:0
#define csr_D5Dq3LnSelTg3_LSB  9
#define csr_D5Dq3LnSelTg3_MASK 0xe00
#define csr_D5Dq3LnSelTg3_MSB  11
#define csr_D5Dq3LnSelTg3_RANGE  11:9
#define csr_D5Dq4LnSel_ADDR 0xa4
#define csr_D5Dq4LnSel_BITS   11:0
#define csr_D5Dq4LnSel_LSB  0
#define csr_D5Dq4LnSel_MASK 0xfff
#define csr_D5Dq4LnSel_MSB  11
#define csr_D5Dq4LnSel_RANGE  11:0
#define csr_D5Dq4LnSelTg0_BITS   2:0
#define csr_D5Dq4LnSelTg0_LSB  0
#define csr_D5Dq4LnSelTg0_MASK 0x7
#define csr_D5Dq4LnSelTg0_MSB  2
#define csr_D5Dq4LnSelTg0_RANGE  2:0
#define csr_D5Dq4LnSelTg1_BITS   2:0
#define csr_D5Dq4LnSelTg1_LSB  3
#define csr_D5Dq4LnSelTg1_MASK 0x38
#define csr_D5Dq4LnSelTg1_MSB  5
#define csr_D5Dq4LnSelTg1_RANGE  5:3
#define csr_D5Dq4LnSelTg2_BITS   2:0
#define csr_D5Dq4LnSelTg2_LSB  6
#define csr_D5Dq4LnSelTg2_MASK 0x1c0
#define csr_D5Dq4LnSelTg2_MSB  8
#define csr_D5Dq4LnSelTg2_RANGE  8:6
#define csr_D5Dq4LnSelTg3_BITS   2:0
#define csr_D5Dq4LnSelTg3_LSB  9
#define csr_D5Dq4LnSelTg3_MASK 0xe00
#define csr_D5Dq4LnSelTg3_MSB  11
#define csr_D5Dq4LnSelTg3_RANGE  11:9
#define csr_D5Dq5LnSel_ADDR 0xa5
#define csr_D5Dq5LnSel_BITS   11:0
#define csr_D5Dq5LnSel_LSB  0
#define csr_D5Dq5LnSel_MASK 0xfff
#define csr_D5Dq5LnSel_MSB  11
#define csr_D5Dq5LnSel_RANGE  11:0
#define csr_D5Dq5LnSelTg0_BITS   2:0
#define csr_D5Dq5LnSelTg0_LSB  0
#define csr_D5Dq5LnSelTg0_MASK 0x7
#define csr_D5Dq5LnSelTg0_MSB  2
#define csr_D5Dq5LnSelTg0_RANGE  2:0
#define csr_D5Dq5LnSelTg1_BITS   2:0
#define csr_D5Dq5LnSelTg1_LSB  3
#define csr_D5Dq5LnSelTg1_MASK 0x38
#define csr_D5Dq5LnSelTg1_MSB  5
#define csr_D5Dq5LnSelTg1_RANGE  5:3
#define csr_D5Dq5LnSelTg2_BITS   2:0
#define csr_D5Dq5LnSelTg2_LSB  6
#define csr_D5Dq5LnSelTg2_MASK 0x1c0
#define csr_D5Dq5LnSelTg2_MSB  8
#define csr_D5Dq5LnSelTg2_RANGE  8:6
#define csr_D5Dq5LnSelTg3_BITS   2:0
#define csr_D5Dq5LnSelTg3_LSB  9
#define csr_D5Dq5LnSelTg3_MASK 0xe00
#define csr_D5Dq5LnSelTg3_MSB  11
#define csr_D5Dq5LnSelTg3_RANGE  11:9
#define csr_D5Dq6LnSel_ADDR 0xa6
#define csr_D5Dq6LnSel_BITS   11:0
#define csr_D5Dq6LnSel_LSB  0
#define csr_D5Dq6LnSel_MASK 0xfff
#define csr_D5Dq6LnSel_MSB  11
#define csr_D5Dq6LnSel_RANGE  11:0
#define csr_D5Dq6LnSelTg0_BITS   2:0
#define csr_D5Dq6LnSelTg0_LSB  0
#define csr_D5Dq6LnSelTg0_MASK 0x7
#define csr_D5Dq6LnSelTg0_MSB  2
#define csr_D5Dq6LnSelTg0_RANGE  2:0
#define csr_D5Dq6LnSelTg1_BITS   2:0
#define csr_D5Dq6LnSelTg1_LSB  3
#define csr_D5Dq6LnSelTg1_MASK 0x38
#define csr_D5Dq6LnSelTg1_MSB  5
#define csr_D5Dq6LnSelTg1_RANGE  5:3
#define csr_D5Dq6LnSelTg2_BITS   2:0
#define csr_D5Dq6LnSelTg2_LSB  6
#define csr_D5Dq6LnSelTg2_MASK 0x1c0
#define csr_D5Dq6LnSelTg2_MSB  8
#define csr_D5Dq6LnSelTg2_RANGE  8:6
#define csr_D5Dq6LnSelTg3_BITS   2:0
#define csr_D5Dq6LnSelTg3_LSB  9
#define csr_D5Dq6LnSelTg3_MASK 0xe00
#define csr_D5Dq6LnSelTg3_MSB  11
#define csr_D5Dq6LnSelTg3_RANGE  11:9
#define csr_D5Dq7LnSel_ADDR 0xa7
#define csr_D5Dq7LnSel_BITS   11:0
#define csr_D5Dq7LnSel_LSB  0
#define csr_D5Dq7LnSel_MASK 0xfff
#define csr_D5Dq7LnSel_MSB  11
#define csr_D5Dq7LnSel_RANGE  11:0
#define csr_D5Dq7LnSelTg0_BITS   2:0
#define csr_D5Dq7LnSelTg0_LSB  0
#define csr_D5Dq7LnSelTg0_MASK 0x7
#define csr_D5Dq7LnSelTg0_MSB  2
#define csr_D5Dq7LnSelTg0_RANGE  2:0
#define csr_D5Dq7LnSelTg1_BITS   2:0
#define csr_D5Dq7LnSelTg1_LSB  3
#define csr_D5Dq7LnSelTg1_MASK 0x38
#define csr_D5Dq7LnSelTg1_MSB  5
#define csr_D5Dq7LnSelTg1_RANGE  5:3
#define csr_D5Dq7LnSelTg2_BITS   2:0
#define csr_D5Dq7LnSelTg2_LSB  6
#define csr_D5Dq7LnSelTg2_MASK 0x1c0
#define csr_D5Dq7LnSelTg2_MSB  8
#define csr_D5Dq7LnSelTg2_RANGE  8:6
#define csr_D5Dq7LnSelTg3_BITS   2:0
#define csr_D5Dq7LnSelTg3_LSB  9
#define csr_D5Dq7LnSelTg3_MASK 0xe00
#define csr_D5Dq7LnSelTg3_MSB  11
#define csr_D5Dq7LnSelTg3_RANGE  11:9
#define csr_D5DqPreamblePatternU0_ADDR 0xc
#define csr_D5DqPreamblePatternU0_BITS   7:0
#define csr_D5DqPreamblePatternU0_LSB  0
#define csr_D5DqPreamblePatternU0_MASK 0xff
#define csr_D5DqPreamblePatternU0_MSB  7
#define csr_D5DqPreamblePatternU0_RANGE  7:0
#define csr_D5DqPreamblePatternU1_ADDR 0xd
#define csr_D5DqPreamblePatternU1_BITS   7:0
#define csr_D5DqPreamblePatternU1_LSB  0
#define csr_D5DqPreamblePatternU1_MASK 0xff
#define csr_D5DqPreamblePatternU1_MSB  7
#define csr_D5DqPreamblePatternU1_RANGE  7:0
#define csr_D5DqRxVrefDac_ADDR 0x87
#define csr_D5DqRxVrefDac_BITS   8:0
#define csr_D5DqRxVrefDac_LSB  0
#define csr_D5DqRxVrefDac_MASK 0x1ff
#define csr_D5DqRxVrefDac_MSB  8
#define csr_D5DqRxVrefDac_RANGE  8:0
#define csr_D5DqsOscRunTimeSel_BITS   3:0
#define csr_D5DqsOscRunTimeSel_LSB  8
#define csr_D5DqsOscRunTimeSel_MASK 0xf00
#define csr_D5DqsOscRunTimeSel_MSB  11
#define csr_D5DqsOscRunTimeSel_RANGE  11:8
#define csr_D5DqsPostamblePattern_ADDR 0xa
#define csr_D5DqsPostamblePattern_BITS   7:0
#define csr_D5DqsPostamblePattern_LSB  0
#define csr_D5DqsPostamblePattern_MASK 0xff
#define csr_D5DqsPostamblePattern_MSB  7
#define csr_D5DqsPostamblePattern_RANGE  7:0
#define csr_D5DqsPreambleControl_ADDR 0xe
#define csr_D5DqsPreambleControl_BITS   15:0
#define csr_D5DqsPreambleControl_LSB  0
#define csr_D5DqsPreambleControl_MASK 0xffff
#define csr_D5DqsPreambleControl_MSB  15
#define csr_D5DqsPreambleControl_RANGE  15:0
#define csr_D5DqsPreambleControlRsvd_BITS   2:0
#define csr_D5DqsPreambleControlRsvd_LSB  3
#define csr_D5DqsPreambleControlRsvd_MASK 0x38
#define csr_D5DqsPreambleControlRsvd_MSB  5
#define csr_D5DqsPreambleControlRsvd_RANGE  5:3
#define csr_D5DqsPreamblePattern_ADDR 0x9
#define csr_D5DqsPreamblePattern_BITS   15:0
#define csr_D5DqsPreamblePattern_LSB  0
#define csr_D5DqsPreamblePattern_MASK 0xffff
#define csr_D5DqsPreamblePattern_MSB  15
#define csr_D5DqsPreamblePattern_RANGE  15:0
#define csr_D5DqsSampNegRxEnSense_BITS   0:0
#define csr_D5DqsSampNegRxEnSense_LSB  15
#define csr_D5DqsSampNegRxEnSense_MASK 0x8000
#define csr_D5DqsSampNegRxEnSense_MSB  15
#define csr_D5DqsSampNegRxEnSense_RANGE  15:15
#define csr_D5DtsmBdBar_BITS   15:0
#define csr_D5DtsmBdBar_LSB  0
#define csr_D5DtsmBdBar_MASK 0xffff
#define csr_D5DtsmBdBar_MSB  15
#define csr_D5DtsmBdBar_RANGE  15:0
#define csr_D5DtsmBdStp_BITS   7:0
#define csr_D5DtsmBdStp_LSB  0
#define csr_D5DtsmBdStp_MASK 0xff
#define csr_D5DtsmBdStp_MSB  7
#define csr_D5DtsmBdStp_RANGE  7:0
#define csr_D5DtsmBlank_BITS   9:0
#define csr_D5DtsmBlankingCtrl_ADDR 0xb1
#define csr_D5DtsmBlankingCtrl_BITS   9:0
#define csr_D5DtsmBlankingCtrl_LSB  0
#define csr_D5DtsmBlankingCtrl_MASK 0x3ff
#define csr_D5DtsmBlankingCtrl_MSB  9
#define csr_D5DtsmBlankingCtrl_RANGE  9:0
#define csr_D5DtsmBlank_LSB  0
#define csr_D5DtsmBlank_MASK 0x3ff
#define csr_D5DtsmBlank_MSB  9
#define csr_D5DtsmBlank_RANGE  9:0
#define csr_D5DtsmByteErrAndMode_BITS   0:0
#define csr_D5DtsmByteErrAndMode_LSB  2
#define csr_D5DtsmByteErrAndMode_MASK 0x4
#define csr_D5DtsmByteErrAndMode_MSB  2
#define csr_D5DtsmByteErrAndMode_RANGE  2:2
#define csr_D5DtsmClrErrCnt_BITS   0:0
#define csr_D5DtsmClrErrCnt_LSB  9
#define csr_D5DtsmClrErrCnt_MASK 0x200
#define csr_D5DtsmClrErrCnt_MSB  9
#define csr_D5DtsmClrErrCntMsk_BITS   8:0
#define csr_D5DtsmClrErrCntMsk_LSB  0
#define csr_D5DtsmClrErrCntMsk_MASK 0x1ff
#define csr_D5DtsmClrErrCntMsk_MSB  8
#define csr_D5DtsmClrErrCntMsk_RANGE  8:0
#define csr_D5DtsmClrErrCnt_RANGE  9:9
#define csr_D5DtsmDir_BITS   0:0
#define csr_D5DtsmDir_LSB  1
#define csr_D5DtsmDir_MASK 0x2
#define csr_D5DtsmDir_MSB  1
#define csr_D5DtsmDir_RANGE  1:1
#define csr_D5DtsmDisErrChk_BITS   0:0
#define csr_D5DtsmDisErrChk_LSB  0
#define csr_D5DtsmDisErrChk_MASK 0x1
#define csr_D5DtsmDisErrChk_MSB  0
#define csr_D5DtsmDisErrChk_RANGE  0:0
#define csr_D5DtsmEnb_BITS   0:0
#define csr_D5DtsmEnb_LSB  0
#define csr_D5DtsmEnb_MASK 0x1
#define csr_D5DtsmEnb_MSB  0
#define csr_D5DtsmEnb_RANGE  0:0
#define csr_D5DtsmErrCnt_BITS   15:0
#define csr_D5DtsmErrCnt_LSB  0
#define csr_D5DtsmErrCnt_MASK 0xffff
#define csr_D5DtsmErrCnt_MSB  15
#define csr_D5DtsmErrCnt_RANGE  15:0
#define csr_D5DtsmFltCur_BITS   0:0
#define csr_D5DtsmFltCur_LSB  5
#define csr_D5DtsmFltCur_MASK 0x20
#define csr_D5DtsmFltCur_MSB  5
#define csr_D5DtsmFltCur_RANGE  5:5
#define csr_D5DtsmFltNxt_BITS   0:0
#define csr_D5DtsmFltNxt_LSB  6
#define csr_D5DtsmFltNxt_MASK 0x40
#define csr_D5DtsmFltNxt_MSB  6
#define csr_D5DtsmFltNxt_RANGE  6:6
#define csr_D5DtsmFltPre_BITS   0:0
#define csr_D5DtsmFltPre_LSB  4
#define csr_D5DtsmFltPre_MASK 0x10
#define csr_D5DtsmFltPre_MSB  4
#define csr_D5DtsmFltPre_RANGE  4:4
#define csr_D5DtsmFltSchm_BITS   0:0
#define csr_D5DtsmFltSchm_LSB  14
#define csr_D5DtsmFltSchm_MASK 0x4000
#define csr_D5DtsmFltSchm_MSB  14
#define csr_D5DtsmFltSchm_RANGE  14:14
#define csr_D5DtsmFltVal_BITS   2:0
#define csr_D5DtsmFltVal_LSB  7
#define csr_D5DtsmFltVal_MASK 0x380
#define csr_D5DtsmFltVal_MSB  9
#define csr_D5DtsmFltVal_RANGE  9:7
#define csr_D5DtsmGateDec_BITS   8:0
#define csr_D5DtsmGateDec_LSB  0
#define csr_D5DtsmGateDec_MASK 0x1ff
#define csr_D5DtsmGateDec_MSB  8
#define csr_D5DtsmGateDec_RANGE  8:0
#define csr_D5DtsmGateInc_BITS   8:0
#define csr_D5DtsmGateInc_LSB  0
#define csr_D5DtsmGateInc_MASK 0x1ff
#define csr_D5DtsmGateInc_MSB  8
#define csr_D5DtsmGateInc_RANGE  8:0
#define csr_D5DtsmGdBar_BITS   15:0
#define csr_D5DtsmGdBar_LSB  0
#define csr_D5DtsmGdBar_MASK 0xffff
#define csr_D5DtsmGdBar_MSB  15
#define csr_D5DtsmGdBar_RANGE  15:0
#define csr_D5DtsmGdStp_BITS   7:0
#define csr_D5DtsmGdStp_LSB  8
#define csr_D5DtsmGdStp_MASK 0xff00
#define csr_D5DtsmGdStp_MSB  15
#define csr_D5DtsmGdStp_RANGE  15:8
#define csr_D5DtsmIgnFrst_BITS   0:0
#define csr_D5DtsmIgnFrst_LSB  2
#define csr_D5DtsmIgnFrst_MASK 0x4
#define csr_D5DtsmIgnFrst_MSB  2
#define csr_D5DtsmIgnFrst_RANGE  2:2
#define csr_D5DtsmIgnUpdateAck_BITS   0:0
#define csr_D5DtsmIgnUpdateAck_LSB  5
#define csr_D5DtsmIgnUpdateAck_MASK 0x20
#define csr_D5DtsmIgnUpdateAck_MSB  5
#define csr_D5DtsmIgnUpdateAck_RANGE  5:5
#define csr_D5DtsmIncDecCtrl_BITS   0:0
#define csr_D5DtsmIncDecCtrl_LSB  1
#define csr_D5DtsmIncDecCtrl_MASK 0x2
#define csr_D5DtsmIncDecCtrl_MSB  1
#define csr_D5DtsmIncDecCtrl_RANGE  1:1
#define csr_D5DtsmIncDecMode_BITS   0:0
#define csr_D5DtsmIncDecMode_LSB  0
#define csr_D5DtsmIncDecMode_MASK 0x1
#define csr_D5DtsmIncDecMode_MSB  0
#define csr_D5DtsmIncDecMode_RANGE  0:0
#define csr_D5DtsmIncDecPw_BITS   3:0
#define csr_D5DtsmIncDecPw_LSB  0
#define csr_D5DtsmIncDecPw_MASK 0xf
#define csr_D5DtsmIncDecPw_MSB  3
#define csr_D5DtsmIncDecPw_RANGE  3:0
#define csr_D5DtsmInhibDtsm_BITS   8:0
#define csr_D5DtsmInhibDtsm_LSB  0
#define csr_D5DtsmInhibDtsm_MASK 0x1ff
#define csr_D5DtsmInhibDtsm_MSB  8
#define csr_D5DtsmInhibDtsm_RANGE  8:0
#define csr_D5DtsmLoThldXingInd_ADDR 0xb8
#define csr_D5DtsmLoThldXingInd_BITS   8:0
#define csr_D5DtsmLoThldXingInd_LSB  0
#define csr_D5DtsmLoThldXingInd_MASK 0x1ff
#define csr_D5DtsmLoThldXingInd_MSB  8
#define csr_D5DtsmLoThldXingInd_RANGE  8:0
#define csr_D5DtsmMskBit_BITS   3:0
#define csr_D5DtsmMskBit_LSB  10
#define csr_D5DtsmMskBit_MASK 0x3c00
#define csr_D5DtsmMskBit_MSB  13
#define csr_D5DtsmMskBit_RANGE  13:10
#define csr_D5DtsmNibErrMode_BITS   0:0
#define csr_D5DtsmNibErrMode_LSB  3
#define csr_D5DtsmNibErrMode_MASK 0x8
#define csr_D5DtsmNibErrMode_MSB  3
#define csr_D5DtsmNibErrMode_RANGE  3:3
#define csr_D5DtsmOddPhase_BITS   0:0
#define csr_D5DtsmOddPhase_LSB  3
#define csr_D5DtsmOddPhase_MASK 0x8
#define csr_D5DtsmOddPhase_MSB  3
#define csr_D5DtsmOddPhase_RANGE  3:3
#define csr_D5DtsmPrbsChkMode_BITS   0:0
#define csr_D5DtsmPrbsChkMode_LSB  5
#define csr_D5DtsmPrbsChkMode_MASK 0x20
#define csr_D5DtsmPrbsChkMode_MSB  5
#define csr_D5DtsmPrbsChkMode_RANGE  5:5
#define csr_D5Dtsmprbserrsetup_ADDR 0xe1
#define csr_D5Dtsmprbserrsetup_BITS   5:0
#define csr_D5Dtsmprbserrsetup_LSB  0
#define csr_D5Dtsmprbserrsetup_MASK 0x3f
#define csr_D5Dtsmprbserrsetup_MSB  5
#define csr_D5Dtsmprbserrsetup_RANGE  5:0
#define csr_D5DtsmPrbssdrMode_BITS   0:0
#define csr_D5DtsmPrbssdrMode_LSB  4
#define csr_D5DtsmPrbssdrMode_MASK 0x10
#define csr_D5DtsmPrbssdrMode_MSB  4
#define csr_D5DtsmPrbssdrMode_RANGE  4:4
#define csr_D5DtsmSoeLaneMode_BITS   1:0
#define csr_D5DtsmSoeLaneMode_LSB  0
#define csr_D5DtsmSoeLaneMode_MASK 0x3
#define csr_D5DtsmSoeLaneMode_MSB  1
#define csr_D5DtsmSoeLaneMode_RANGE  1:0
#define csr_D5DtsmStaticCmpr_BITS   0:0
#define csr_D5DtsmStaticCmpr_LSB  7
#define csr_D5DtsmStaticCmpr_MASK 0x80
#define csr_D5DtsmStaticCmpr_MSB  7
#define csr_D5DtsmStaticCmpr_RANGE  7:7
#define csr_D5DtsmStaticCmprVal_BITS   0:0
#define csr_D5DtsmStaticCmprVal_LSB  8
#define csr_D5DtsmStaticCmprVal_MASK 0x100
#define csr_D5DtsmStaticCmprVal_MSB  8
#define csr_D5DtsmStaticCmprVal_RANGE  8:8
#define csr_D5Dtsmstaticrxval_BITS   0:0
#define csr_D5Dtsmstaticrxval_LSB  2
#define csr_D5Dtsmstaticrxval_MASK 0x4
#define csr_D5Dtsmstaticrxval_MSB  2
#define csr_D5Dtsmstaticrxval_RANGE  2:2
#define csr_D5Dtsmstaticrxvalsel_BITS   0:0
#define csr_D5Dtsmstaticrxvalsel_LSB  3
#define csr_D5Dtsmstaticrxvalsel_MASK 0x8
#define csr_D5Dtsmstaticrxvalsel_MSB  3
#define csr_D5Dtsmstaticrxvalsel_RANGE  3:3
#define csr_D5DtsmTrainModeCtrl_ADDR 0x1f
#define csr_D5DtsmTrainModeCtrl_BITS   3:0
#define csr_D5DtsmTrainModeCtrl_LSB  0
#define csr_D5DtsmTrainModeCtrl_MASK 0xf
#define csr_D5DtsmTrainModeCtrl_MSB  3
#define csr_D5DtsmTrainModeCtrl_RANGE  3:0
#define csr_D5DtsmUpThldXingInd_ADDR 0xb7
#define csr_D5DtsmUpThldXingInd_BITS   8:0
#define csr_D5DtsmUpThldXingInd_LSB  0
#define csr_D5DtsmUpThldXingInd_MASK 0x1ff
#define csr_D5DtsmUpThldXingInd_MSB  8
#define csr_D5DtsmUpThldXingInd_RANGE  8:0
#define csr_D5EdgeEyeMxSel_BITS   0:0
#define csr_D5EdgeEyeMxSel_LSB  3
#define csr_D5EdgeEyeMxSel_MASK 0x8
#define csr_D5EdgeEyeMxSel_MSB  3
#define csr_D5EdgeEyeMxSel_RANGE  3:3
#define csr_D5EdgeInc_BITS   0:0
#define csr_D5EdgeInc_LSB  2
#define csr_D5EdgeInc_MASK 0x4
#define csr_D5EdgeInc_MSB  2
#define csr_D5EdgeInc_RANGE  2:2
#define csr_D5EnableRxDqAsync_BITS   0:0
#define csr_D5EnableRxDqAsync_LSB  6
#define csr_D5EnableRxDqAsync_MASK 0x40
#define csr_D5EnableRxDqAsync_MSB  6
#define csr_D5EnableRxDqAsync_RANGE  6:6
#define csr_D5EnblRxSampFlops_BITS   0:0
#define csr_D5EnblRxSampFlops_LSB  2
#define csr_D5EnblRxSampFlops_MASK 0x4
#define csr_D5EnblRxSampFlops_MSB  2
#define csr_D5EnblRxSampFlops_RANGE  2:2
#define csr_D5EnDfiMRLmCK_BITS   0:0
#define csr_D5EnDfiMRLmCK_LSB  2
#define csr_D5EnDfiMRLmCK_MASK 0x4
#define csr_D5EnDfiMRLmCK_MSB  2
#define csr_D5EnDfiMRLmCK_RANGE  2:2
#define csr_D5EnDfiTdqs2dqTrackingTg0_BITS   0:0
#define csr_D5EnDfiTdqs2dqTrackingTg0_LSB  0
#define csr_D5EnDfiTdqs2dqTrackingTg0_MASK 0x1
#define csr_D5EnDfiTdqs2dqTrackingTg0_MSB  0
#define csr_D5EnDfiTdqs2dqTrackingTg0_RANGE  0:0
#define csr_D5EnDfiTdqs2dqTrackingTg1_BITS   0:0
#define csr_D5EnDfiTdqs2dqTrackingTg1_LSB  1
#define csr_D5EnDfiTdqs2dqTrackingTg1_MASK 0x2
#define csr_D5EnDfiTdqs2dqTrackingTg1_MSB  1
#define csr_D5EnDfiTdqs2dqTrackingTg1_RANGE  1:1
#define csr_D5EnDfiTdqs2dqTrackingTg2_BITS   0:0
#define csr_D5EnDfiTdqs2dqTrackingTg2_LSB  2
#define csr_D5EnDfiTdqs2dqTrackingTg2_MASK 0x4
#define csr_D5EnDfiTdqs2dqTrackingTg2_MSB  2
#define csr_D5EnDfiTdqs2dqTrackingTg2_RANGE  2:2
#define csr_D5EnDfiTdqs2dqTrackingTg3_BITS   0:0
#define csr_D5EnDfiTdqs2dqTrackingTg3_LSB  3
#define csr_D5EnDfiTdqs2dqTrackingTg3_MASK 0x8
#define csr_D5EnDfiTdqs2dqTrackingTg3_MSB  3
#define csr_D5EnDfiTdqs2dqTrackingTg3_RANGE  3:3
#define csr_D5EnDynRateReduction_BITS   0:0
#define csr_D5EnDynRateReduction_LSB  0
#define csr_D5EnDynRateReduction_MASK 0x1
#define csr_D5EnDynRateReduction_MSB  0
#define csr_D5EnDynRateReduction_RANGE  0:0
#define csr_D5EnRxDqsTracking_BITS   0:0
#define csr_D5EnRxDqsTracking_LSB  4
#define csr_D5EnRxDqsTracking_MASK 0x10
#define csr_D5EnRxDqsTracking_MSB  4
#define csr_D5EnRxDqsTracking_RANGE  4:4
#define csr_D5EnTxDmPreamblePattern_BITS   3:0
#define csr_D5EnTxDmPreamblePattern_LSB  4
#define csr_D5EnTxDmPreamblePattern_MASK 0xf0
#define csr_D5EnTxDmPreamblePattern_MSB  7
#define csr_D5EnTxDmPreamblePattern_RANGE  7:4
#define csr_D5EnTxDqPreamblePatternU0_BITS   3:0
#define csr_D5EnTxDqPreamblePatternU0_LSB  4
#define csr_D5EnTxDqPreamblePatternU0_MASK 0xf0
#define csr_D5EnTxDqPreamblePatternU0_MSB  7
#define csr_D5EnTxDqPreamblePatternU0_RANGE  7:4
#define csr_D5EnTxDqPreamblePatternU1_BITS   3:0
#define csr_D5EnTxDqPreamblePatternU1_LSB  4
#define csr_D5EnTxDqPreamblePatternU1_MASK 0xf0
#define csr_D5EnTxDqPreamblePatternU1_MSB  7
#define csr_D5EnTxDqPreamblePatternU1_RANGE  7:4
#define csr_D5EnTxDqsPostamblePattern_BITS   3:0
#define csr_D5EnTxDqsPostamblePattern_LSB  4
#define csr_D5EnTxDqsPostamblePattern_MASK 0xf0
#define csr_D5EnTxDqsPostamblePattern_MSB  7
#define csr_D5EnTxDqsPostamblePattern_RANGE  7:4
#define csr_D5EnTxDqsPreamblePattern_BITS   7:0
#define csr_D5EnTxDqsPreamblePattern_LSB  8
#define csr_D5EnTxDqsPreamblePattern_MASK 0xff00
#define csr_D5EnTxDqsPreamblePattern_MSB  15
#define csr_D5EnTxDqsPreamblePattern_RANGE  15:8
#define csr_D5ErrDisTxPPT_BITS   0:0
#define csr_D5ErrDisTxPPT_LSB  14
#define csr_D5ErrDisTxPPT_MASK 0x4000
#define csr_D5ErrDisTxPPT_MSB  14
#define csr_D5ErrDisTxPPT_RANGE  14:14
#define csr_D5EyeInc_BITS   0:0
#define csr_D5EyeInc_LSB  1
#define csr_D5EyeInc_MASK 0x2
#define csr_D5EyeInc_MSB  1
#define csr_D5EyeInc_RANGE  1:1
#define csr_D5ForceClkGaterEnables_ADDR 0x2d
#define csr_D5ForceClkGaterEnables_BITS   3:0
#define csr_D5ForceClkGaterEnables_LSB  0
#define csr_D5ForceClkGaterEnables_MASK 0xf
#define csr_D5ForceClkGaterEnables_MSB  3
#define csr_D5ForceClkGaterEnables_RANGE  3:0
#define csr_D5ForcePubDxClkEnHigh_BITS   0:0
#define csr_D5ForcePubDxClkEnHigh_LSB  0
#define csr_D5ForcePubDxClkEnHigh_MASK 0x1
#define csr_D5ForcePubDxClkEnHigh_MSB  0
#define csr_D5ForcePubDxClkEnHigh_RANGE  0:0
#define csr_D5ForcePubDxClkEnLow_BITS   0:0
#define csr_D5ForcePubDxClkEnLow_LSB  1
#define csr_D5ForcePubDxClkEnLow_MASK 0x2
#define csr_D5ForcePubDxClkEnLow_MSB  1
#define csr_D5ForcePubDxClkEnLow_RANGE  1:1
#define csr_D5ForceRdDatClkEnHigh_BITS   0:0
#define csr_D5ForceRdDatClkEnHigh_LSB  2
#define csr_D5ForceRdDatClkEnHigh_MASK 0x4
#define csr_D5ForceRdDatClkEnHigh_MSB  2
#define csr_D5ForceRdDatClkEnHigh_RANGE  2:2
#define csr_D5ForceRdDatClkEnLow_BITS   0:0
#define csr_D5ForceRdDatClkEnLow_LSB  3
#define csr_D5ForceRdDatClkEnLow_MASK 0x8
#define csr_D5ForceRdDatClkEnLow_MSB  3
#define csr_D5ForceRdDatClkEnLow_RANGE  3:3
#define csr_D5FreezeAllDbCDTI_BITS   0:0
#define csr_D5FreezeAllDbCDTI_LSB  7
#define csr_D5FreezeAllDbCDTI_MASK 0x80
#define csr_D5FreezeAllDbCDTI_MSB  7
#define csr_D5FreezeAllDbCDTI_RANGE  7:7
#define csr_D5FreezeSelDbCDTI_BITS   0:0
#define csr_D5FreezeSelDbCDTI_LSB  6
#define csr_D5FreezeSelDbCDTI_MASK 0x40
#define csr_D5FreezeSelDbCDTI_MSB  6
#define csr_D5FreezeSelDbCDTI_RANGE  6:6
#define csr_D5HardMacroOverride_BITS   1:0
#define csr_D5HardMacroOverride_LSB  2
#define csr_D5HardMacroOverride_MASK 0xc
#define csr_D5HardMacroOverride_MSB  3
#define csr_D5HardMacroOverride_RANGE  3:2
#define csr_D5IncDecRate_BITS   2:0
#define csr_D5IncDecRate_LSB  13
#define csr_D5IncDecRate_MASK 0xe000
#define csr_D5IncDecRate_MSB  15
#define csr_D5IncDecRate_RANGE  15:13
#define csr_D5LnTgSelForceTg0_ADDR 0x3f0
#define csr_D5LnTgSelForceTg0_BITS   0:0
#define csr_D5LnTgSelForceTg0_LSB  0
#define csr_D5LnTgSelForceTg0_MASK 0x1
#define csr_D5LnTgSelForceTg0_MSB  0
#define csr_D5LnTgSelForceTg0_RANGE  0:0
#define csr_D5LoopBackDisDqsTri_BITS   0:0
#define csr_D5LoopBackDisDqsTri_LSB  1
#define csr_D5LoopBackDisDqsTri_MASK 0x2
#define csr_D5LoopBackDisDqsTri_MSB  1
#define csr_D5LoopBackDisDqsTri_RANGE  1:1
#define csr_D5LoopBackEnLn8_BITS   0:0
#define csr_D5LoopBackEnLn8_LSB  0
#define csr_D5LoopBackEnLn8_MASK 0x1
#define csr_D5LoopBackEnLn8_MSB  0
#define csr_D5LoopBackEnLn8_RANGE  0:0
#define csr_D5LPGaterDis_BITS   0:0
#define csr_D5LPGaterDis_LSB  7
#define csr_D5LPGaterDis_MASK 0x80
#define csr_D5LPGaterDis_MSB  7
#define csr_D5LPGaterDis_RANGE  7:7
#define csr_D5NoX4onUpperNibbleTg0_BITS   0:0
#define csr_D5NoX4onUpperNibbleTg0_LSB  0
#define csr_D5NoX4onUpperNibbleTg0_MASK 0x1
#define csr_D5NoX4onUpperNibbleTg0_MSB  0
#define csr_D5NoX4onUpperNibbleTg0_RANGE  0:0
#define csr_D5NoX4onUpperNibbleTg1_BITS   0:0
#define csr_D5NoX4onUpperNibbleTg1_LSB  1
#define csr_D5NoX4onUpperNibbleTg1_MASK 0x2
#define csr_D5NoX4onUpperNibbleTg1_MSB  1
#define csr_D5NoX4onUpperNibbleTg1_RANGE  1:1
#define csr_D5NoX4onUpperNibbleTg2_BITS   0:0
#define csr_D5NoX4onUpperNibbleTg2_LSB  2
#define csr_D5NoX4onUpperNibbleTg2_MASK 0x4
#define csr_D5NoX4onUpperNibbleTg2_MSB  2
#define csr_D5NoX4onUpperNibbleTg2_RANGE  2:2
#define csr_D5NoX4onUpperNibbleTg3_BITS   0:0
#define csr_D5NoX4onUpperNibbleTg3_LSB  3
#define csr_D5NoX4onUpperNibbleTg3_MASK 0x8
#define csr_D5NoX4onUpperNibbleTg3_MSB  3
#define csr_D5NoX4onUpperNibbleTg3_RANGE  3:3
#define csr_D5PdaMrsWriteMode_ADDR 0x6d
#define csr_D5PdaMrsWriteMode_BITS   0:0
#define csr_D5PdaMrsWriteMode_LSB  0
#define csr_D5PdaMrsWriteMode_MASK 0x1
#define csr_D5PdaMrsWriteMode_MSB  0
#define csr_D5PdaMrsWriteMode_RANGE  0:0
#define csr_D5PerPhTrainEn_BITS   0:0
#define csr_D5PerPhTrainEn_LSB  0
#define csr_D5PerPhTrainEn_MASK 0x1
#define csr_D5PerPhTrainEn_MSB  0
#define csr_D5PerPhTrainEn_RANGE  0:0
#define csr_D5PGCR_ADDR 0x22
#define csr_D5PGCR_BITS   7:0
#define csr_D5PGCR_LSB  0
#define csr_D5PGCR_MASK 0xff
#define csr_D5PGCR_MSB  7
#define csr_D5PGCR_RANGE  7:0
#define csr_D5PositionDfeInit_BITS   0:0
#define csr_D5PositionDfeInit_LSB  2
#define csr_D5PositionDfeInit_MASK 0x4
#define csr_D5PositionDfeInit_MSB  2
#define csr_D5PositionDfeInit_RANGE  2:2
#define csr_D5PositionRxPhaseUpdate_BITS   1:0
#define csr_D5PositionRxPhaseUpdate_LSB  14
#define csr_D5PositionRxPhaseUpdate_MASK 0xc000
#define csr_D5PositionRxPhaseUpdate_MSB  15
#define csr_D5PositionRxPhaseUpdate_RANGE  15:14
#define csr_D5PositionTxPhaseUpdate_BITS   1:0
#define csr_D5PositionTxPhaseUpdate_LSB  12
#define csr_D5PositionTxPhaseUpdate_MASK 0x3000
#define csr_D5PositionTxPhaseUpdate_MSB  13
#define csr_D5PositionTxPhaseUpdate_RANGE  13:12
#define csr_D5PptCtlDyn_ADDR 0xab
#define csr_D5PptCtlDyn_BITS   1:0
#define csr_D5PptCtlDyn_LSB  0
#define csr_D5PptCtlDyn_MASK 0x3
#define csr_D5PptCtlDyn_MSB  1
#define csr_D5PptCtlDyn_RANGE  1:0
#define csr_D5PptCtlReserved_BITS   0:0
#define csr_D5PptCtlReserved_LSB  0
#define csr_D5PptCtlReserved_MASK 0x1
#define csr_D5PptCtlReserved_MSB  0
#define csr_D5PptCtlReserved_RANGE  0:0
#define csr_D5PptCtlStatic_ADDR 0xaa
#define csr_D5PptCtlStatic_BITS   14:0
#define csr_D5PptCtlStatic_LSB  0
#define csr_D5PptCtlStatic_MASK 0x7fff
#define csr_D5PptCtlStatic_MSB  14
#define csr_D5PptCtlStatic_RANGE  14:0
#define csr_D5PptDqsCntInvTrnTg0_ADDR 0x70
#define csr_D5PptDqsCntInvTrnTg0_BITS   15:0
#define csr_D5PptDqsCntInvTrnTg0_LSB  0
#define csr_D5PptDqsCntInvTrnTg0_MASK 0xffff
#define csr_D5PptDqsCntInvTrnTg0_MSB  15
#define csr_D5PptDqsCntInvTrnTg0_RANGE  15:0
#define csr_D5PptDqsCntInvTrnTg1_ADDR 0x71
#define csr_D5PptDqsCntInvTrnTg1_BITS   15:0
#define csr_D5PptDqsCntInvTrnTg1_LSB  0
#define csr_D5PptDqsCntInvTrnTg1_MASK 0xffff
#define csr_D5PptDqsCntInvTrnTg1_MSB  15
#define csr_D5PptDqsCntInvTrnTg1_RANGE  15:0
#define csr_D5PptDqsCntInvTrnTg2_ADDR 0x72
#define csr_D5PptDqsCntInvTrnTg2_BITS   15:0
#define csr_D5PptDqsCntInvTrnTg2_LSB  0
#define csr_D5PptDqsCntInvTrnTg2_MASK 0xffff
#define csr_D5PptDqsCntInvTrnTg2_MSB  15
#define csr_D5PptDqsCntInvTrnTg2_RANGE  15:0
#define csr_D5PptDqsCntInvTrnTg3_ADDR 0x73
#define csr_D5PptDqsCntInvTrnTg3_BITS   15:0
#define csr_D5PptDqsCntInvTrnTg3_LSB  0
#define csr_D5PptDqsCntInvTrnTg3_MASK 0xffff
#define csr_D5PptDqsCntInvTrnTg3_MSB  15
#define csr_D5PptDqsCntInvTrnTg3_RANGE  15:0
#define csr_D5PptInfo_ADDR 0xac
#define csr_D5PptInfo_BITS   15:0
#define csr_D5PptInfo_LSB  0
#define csr_D5PptInfo_MASK 0xffff
#define csr_D5PptInfo_MSB  15
#define csr_D5PptInfo_RANGE  15:0
#define csr_D5PptInfoSel_BITS   5:0
#define csr_D5PptInfoSel_LSB  8
#define csr_D5PptInfoSel_MASK 0x3f00
#define csr_D5PptInfoSel_MSB  13
#define csr_D5PptInfoSel_RANGE  13:8
#define csr_D5Prbs7or15sel_BITS   0:0
#define csr_D5Prbs7or15sel_LSB  1
#define csr_D5Prbs7or15sel_MASK 0x2
#define csr_D5Prbs7or15sel_MSB  1
#define csr_D5Prbs7or15sel_RANGE  1:1
#define csr_D5Prbschken_BITS   0:0
#define csr_D5Prbschken_LSB  0
#define csr_D5Prbschken_MASK 0x1
#define csr_D5Prbschken_MSB  0
#define csr_D5Prbschken_RANGE  0:0
#define csr_D5PtrInitTrackingModeCntrl_ADDR 0x64
#define csr_D5PtrInitTrackingModeCntrl_BITS   1:0
#define csr_D5PtrInitTrackingModeCntrl_LSB  0
#define csr_D5PtrInitTrackingModeCntrl_MASK 0x3
#define csr_D5PtrInitTrackingModeCntrl_MSB  1
#define csr_D5PtrInitTrackingModeCntrl_RANGE  1:0
#define csr_D5PubCfgClkGateDisable_BITS   0:0
#define csr_D5PubCfgClkGateDisable_LSB  4
#define csr_D5PubCfgClkGateDisable_MASK 0x10
#define csr_D5PubCfgClkGateDisable_MSB  4
#define csr_D5PubCfgClkGateDisable_RANGE  4:4
#define csr_D5PubPreCfgClkGateDisable_BITS   0:0
#define csr_D5PubPreCfgClkGateDisable_LSB  5
#define csr_D5PubPreCfgClkGateDisable_MASK 0x20
#define csr_D5PubPreCfgClkGateDisable_MSB  5
#define csr_D5PubPreCfgClkGateDisable_RANGE  5:5
#define csr_D5RLm13_BITS   0:0
#define csr_D5RLm13_LSB  4
#define csr_D5RLm13_MASK 0x10
#define csr_D5RLm13_MSB  4
#define csr_D5RLm13_RANGE  4:4
#define csr_D5RLm9_BITS   0:0
#define csr_D5RLm9_LSB  1
#define csr_D5RLm9_MASK 0x2
#define csr_D5RLm9_MSB  1
#define csr_D5RLm9_RANGE  1:1
#define csr_D5RxClkCDlyTg0_ADDR 0x90
#define csr_D5RxClkCDlyTg0_BITS   6:0
#define csr_D5RxClkCDlyTg0_LSB  0
#define csr_D5RxClkCDlyTg0_MASK 0x7f
#define csr_D5RxClkCDlyTg0_MSB  6
#define csr_D5RxClkCDlyTg0_RANGE  6:0
#define csr_D5RxClkCDlyTg1_ADDR 0x91
#define csr_D5RxClkCDlyTg1_BITS   6:0
#define csr_D5RxClkCDlyTg1_LSB  0
#define csr_D5RxClkCDlyTg1_MASK 0x7f
#define csr_D5RxClkCDlyTg1_MSB  6
#define csr_D5RxClkCDlyTg1_RANGE  6:0
#define csr_D5RxClkCDlyTg2_ADDR 0x92
#define csr_D5RxClkCDlyTg2_BITS   6:0
#define csr_D5RxClkCDlyTg2_LSB  0
#define csr_D5RxClkCDlyTg2_MASK 0x7f
#define csr_D5RxClkCDlyTg2_MSB  6
#define csr_D5RxClkCDlyTg2_RANGE  6:0
#define csr_D5RxClkCDlyTg3_ADDR 0x93
#define csr_D5RxClkCDlyTg3_BITS   6:0
#define csr_D5RxClkCDlyTg3_LSB  0
#define csr_D5RxClkCDlyTg3_MASK 0x7f
#define csr_D5RxClkCDlyTg3_MSB  6
#define csr_D5RxClkCDlyTg3_RANGE  6:0
#define csr_D5RxClkRiseFallMode_BITS   0:0
#define csr_D5RxClkRiseFallMode_LSB  0
#define csr_D5RxClkRiseFallMode_MASK 0x1
#define csr_D5RxClkRiseFallMode_MSB  0
#define csr_D5RxClkRiseFallMode_RANGE  0:0
#define csr_D5RxClkTDlyTg0_ADDR 0x8c
#define csr_D5RxClkTDlyTg0_BITS   9:0
#define csr_D5RxClkTDlyTg0_LSB  0
#define csr_D5RxClkTDlyTg0_MASK 0x3ff
#define csr_D5RxClkTDlyTg0_MSB  9
#define csr_D5RxClkTDlyTg0_RANGE  9:0
#define csr_D5RxClkTDlyTg1_ADDR 0x8d
#define csr_D5RxClkTDlyTg1_BITS   9:0
#define csr_D5RxClkTDlyTg1_LSB  0
#define csr_D5RxClkTDlyTg1_MASK 0x3ff
#define csr_D5RxClkTDlyTg1_MSB  9
#define csr_D5RxClkTDlyTg1_RANGE  9:0
#define csr_D5RxClkTDlyTg2_ADDR 0x8e
#define csr_D5RxClkTDlyTg2_BITS   9:0
#define csr_D5RxClkTDlyTg2_LSB  0
#define csr_D5RxClkTDlyTg2_MASK 0x3ff
#define csr_D5RxClkTDlyTg2_MSB  9
#define csr_D5RxClkTDlyTg2_RANGE  9:0
#define csr_D5RxClkTDlyTg3_ADDR 0x8f
#define csr_D5RxClkTDlyTg3_BITS   9:0
#define csr_D5RxClkTDlyTg3_LSB  0
#define csr_D5RxClkTDlyTg3_MASK 0x3ff
#define csr_D5RxClkTDlyTg3_MSB  9
#define csr_D5RxClkTDlyTg3_RANGE  9:0
#define csr_D5RxDfeInitCtrl_ADDR 0x7f
#define csr_D5RxDfeInitCtrl_BITS   4:0
#define csr_D5RxDfeInitCtrl_LSB  0
#define csr_D5RxDfeInitCtrl_MASK 0x1f
#define csr_D5RxDfeInitCtrl_MSB  4
#define csr_D5RxDfeInitCtrl_RANGE  4:0
#define csr_D5RxDqsTrackInfo_ADDR 0xad
#define csr_D5RxDqsTrackInfo_BITS   15:0
#define csr_D5RxDqsTrackInfo_LSB  0
#define csr_D5RxDqsTrackInfo_MASK 0xffff
#define csr_D5RxDqsTrackInfo_MSB  15
#define csr_D5RxDqsTrackInfo_RANGE  15:0
#define csr_D5RxDqsTrackInfoSel_BITS   3:0
#define csr_D5RxDqsTrackInfoSelect_ADDR 0xae
#define csr_D5RxDqsTrackInfoSelect_BITS   4:0
#define csr_D5RxDqsTrackInfoSelect_LSB  0
#define csr_D5RxDqsTrackInfoSelect_MASK 0x1f
#define csr_D5RxDqsTrackInfoSelect_MSB  4
#define csr_D5RxDqsTrackInfoSelect_RANGE  4:0
#define csr_D5RxDqsTrackInfoSel_LSB  1
#define csr_D5RxDqsTrackInfoSel_MASK 0x1e
#define csr_D5RxDqsTrackInfoSel_MSB  4
#define csr_D5RxDqsTrackInfoSel_RANGE  4:1
#define csr_D5RxDqsTrackingThreshold_BITS   2:0
#define csr_D5RxDqsTrackingThreshold_LSB  12
#define csr_D5RxDqsTrackingThreshold_MASK 0x7000
#define csr_D5RxDqsTrackingThreshold_MSB  14
#define csr_D5RxDqsTrackingThreshold_RANGE  14:12
#define csr_D5RxDqsTrkLimit_ADDR 0x63
#define csr_D5RxDqsTrkLimit_BITS   5:0
#define csr_D5RxDqsTrkLimit_LSB  0
#define csr_D5RxDqsTrkLimit_MASK 0x3f
#define csr_D5RxDqsTrkLimit_MSB  5
#define csr_D5RxDqsTrkLimit_RANGE  5:0
#define csr_D5RxEnDlyTg0_ADDR 0x80
#define csr_D5RxEnDlyTg0_BITS   12:0
#define csr_D5RxEnDlyTg0_LSB  0
#define csr_D5RxEnDlyTg0_MASK 0x1fff
#define csr_D5RxEnDlyTg0_MSB  12
#define csr_D5RxEnDlyTg0_RANGE  12:0
#define csr_D5RxEnDlyTg1_ADDR 0x81
#define csr_D5RxEnDlyTg1_BITS   12:0
#define csr_D5RxEnDlyTg1_LSB  0
#define csr_D5RxEnDlyTg1_MASK 0x1fff
#define csr_D5RxEnDlyTg1_MSB  12
#define csr_D5RxEnDlyTg1_RANGE  12:0
#define csr_D5RxEnDlyTg2_ADDR 0x82
#define csr_D5RxEnDlyTg2_BITS   12:0
#define csr_D5RxEnDlyTg2_LSB  0
#define csr_D5RxEnDlyTg2_MASK 0x1fff
#define csr_D5RxEnDlyTg2_MSB  12
#define csr_D5RxEnDlyTg2_RANGE  12:0
#define csr_D5RxEnDlyTg3_ADDR 0x83
#define csr_D5RxEnDlyTg3_BITS   12:0
#define csr_D5RxEnDlyTg3_LSB  0
#define csr_D5RxEnDlyTg3_MASK 0x1fff
#define csr_D5RxEnDlyTg3_MSB  12
#define csr_D5RxEnDlyTg3_RANGE  12:0
#define csr_D5RxEnDlyTrkLimitHigh_BITS   2:0
#define csr_D5RxEnDlyTrkLimitHigh_LSB  3
#define csr_D5RxEnDlyTrkLimitHigh_MASK 0x38
#define csr_D5RxEnDlyTrkLimitHigh_MSB  5
#define csr_D5RxEnDlyTrkLimitHigh_RANGE  5:3
#define csr_D5RxEnDlyTrkLimitLow_BITS   2:0
#define csr_D5RxEnDlyTrkLimitLow_LSB  0
#define csr_D5RxEnDlyTrkLimitLow_MASK 0x7
#define csr_D5RxEnDlyTrkLimitLow_MSB  2
#define csr_D5RxEnDlyTrkLimitLow_RANGE  2:0
#define csr_D5RxEnTrainDqsSampSel_BITS   0:0
#define csr_D5RxEnTrainDqsSampSel_LSB  11
#define csr_D5RxEnTrainDqsSampSel_MASK 0x800
#define csr_D5RxEnTrainDqsSampSel_MSB  11
#define csr_D5RxEnTrainDqsSampSel_RANGE  11:11
#define csr_D5RxEnUseDqsSampVal_BITS   0:0
#define csr_D5RxEnUseDqsSampVal_LSB  1
#define csr_D5RxEnUseDqsSampVal_MASK 0x2
#define csr_D5RxEnUseDqsSampVal_MSB  1
#define csr_D5RxEnUseDqsSampVal_RANGE  1:1
#define csr_D5RxFifoContentsDBI_ADDR 0x5c
#define csr_D5RxFifoContentsDBI_BITS   3:0
#define csr_D5RxFifoContentsDBI_LSB  0
#define csr_D5RxFifoContentsDBI_MASK 0xf
#define csr_D5RxFifoContentsDBI_MSB  3
#define csr_D5RxFifoContentsDBI_RANGE  3:0
#define csr_D5RxFifoContentsDQ3210_ADDR 0x5a
#define csr_D5RxFifoContentsDQ3210_BITS   15:0
#define csr_D5RxFifoContentsDQ3210_LSB  0
#define csr_D5RxFifoContentsDQ3210_MASK 0xffff
#define csr_D5RxFifoContentsDQ3210_MSB  15
#define csr_D5RxFifoContentsDQ3210_RANGE  15:0
#define csr_D5RxFifoContentsDQ7654_ADDR 0x5b
#define csr_D5RxFifoContentsDQ7654_BITS   15:0
#define csr_D5RxFifoContentsDQ7654_LSB  0
#define csr_D5RxFifoContentsDQ7654_MASK 0xffff
#define csr_D5RxFifoContentsDQ7654_MSB  15
#define csr_D5RxFifoContentsDQ7654_RANGE  15:0
#define csr_D5RxFifoInfo_ADDR 0x58
#define csr_D5RxFifoInfo_BITS   15:0
#define csr_D5RxFifoInfo_LSB  0
#define csr_D5RxFifoInfo_MASK 0xffff
#define csr_D5RxFifoInfo_MSB  15
#define csr_D5RxFifoInfo_RANGE  15:0
#define csr_D5RxFifoRdLoc_BITS   5:0
#define csr_D5RxFifoRdLoc_LSB  10
#define csr_D5RxFifoRdLoc_MASK 0xfc00
#define csr_D5RxFifoRdLoc_MSB  15
#define csr_D5RxFifoRdLoc_RANGE  15:10
#define csr_D5RxFifoVisibility_ADDR 0x59
#define csr_D5RxFifoVisibility_BITS   6:0
#define csr_D5RxFifoVisibility_LSB  0
#define csr_D5RxFifoVisibility_MASK 0x7f
#define csr_D5RxFifoVisibility_MSB  6
#define csr_D5RxFifoVisibility_RANGE  6:0
#define csr_D5RxFifoVisRdEn_BITS   0:0
#define csr_D5RxFifoVisRdEn_LSB  6
#define csr_D5RxFifoVisRdEn_MASK 0x40
#define csr_D5RxFifoVisRdEn_MSB  6
#define csr_D5RxFifoVisRdEn_RANGE  6:6
#define csr_D5RxFifoVisRdPtr_BITS   5:0
#define csr_D5RxFifoVisRdPtr_LSB  0
#define csr_D5RxFifoVisRdPtr_MASK 0x3f
#define csr_D5RxFifoVisRdPtr_MSB  5
#define csr_D5RxFifoVisRdPtr_RANGE  5:0
#define csr_D5RxFifoWrLocEvn_BITS   4:0
#define csr_D5RxFifoWrLocEvn_LSB  0
#define csr_D5RxFifoWrLocEvn_MASK 0x1f
#define csr_D5RxFifoWrLocEvn_MSB  4
#define csr_D5RxFifoWrLocEvn_RANGE  4:0
#define csr_D5RxFifoWrLocOdd_BITS   4:0
#define csr_D5RxFifoWrLocOdd_LSB  5
#define csr_D5RxFifoWrLocOdd_MASK 0x3e0
#define csr_D5RxFifoWrLocOdd_MSB  9
#define csr_D5RxFifoWrLocOdd_RANGE  9:5
#define csr_D5RxInc_BITS   0:0
#define csr_D5RxInc_LSB  11
#define csr_D5RxInc_MASK 0x800
#define csr_D5RxInc_MSB  11
#define csr_D5RxInc_RANGE  11:11
#define csr_D5RxPerTrain_BITS   0:0
#define csr_D5RxPerTrain_LSB  12
#define csr_D5RxPerTrain_MASK 0x1000
#define csr_D5RxPerTrain_MSB  12
#define csr_D5RxPerTrain_RANGE  12:12
#define csr_D5RxTrkStateS0_ADDR 0x528
#define csr_D5RxTrkStateS0_BITS   12:0
#define csr_D5RxTrkStateS0_LSB  0
#define csr_D5RxTrkStateS0_MASK 0x1fff
#define csr_D5RxTrkStateS0_MSB  12
#define csr_D5RxTrkStateS0_RANGE  12:0
#define csr_D5RxTrkStateS1_ADDR 0x529
#define csr_D5RxTrkStateS1_BITS   12:0
#define csr_D5RxTrkStateS1_LSB  0
#define csr_D5RxTrkStateS1_MASK 0x1fff
#define csr_D5RxTrkStateS1_MSB  12
#define csr_D5RxTrkStateS1_RANGE  12:0
#define csr_D5RxTrkStateS2_ADDR 0x52a
#define csr_D5RxTrkStateS2_BITS   12:0
#define csr_D5RxTrkStateS2_LSB  0
#define csr_D5RxTrkStateS2_MASK 0x1fff
#define csr_D5RxTrkStateS2_MSB  12
#define csr_D5RxTrkStateS2_RANGE  12:0
#define csr_D5RxTrkStateS3_ADDR 0x52b
#define csr_D5RxTrkStateS3_BITS   12:0
#define csr_D5RxTrkStateS3_LSB  0
#define csr_D5RxTrkStateS3_MASK 0x1fff
#define csr_D5RxTrkStateS3_MSB  12
#define csr_D5RxTrkStateS3_RANGE  12:0
#define csr_D5RxTrkStateS4_ADDR 0x52c
#define csr_D5RxTrkStateS4_BITS   12:0
#define csr_D5RxTrkStateS4_LSB  0
#define csr_D5RxTrkStateS4_MASK 0x1fff
#define csr_D5RxTrkStateS4_MSB  12
#define csr_D5RxTrkStateS4_RANGE  12:0
#define csr_D5RxTrkStateS5_ADDR 0x52d
#define csr_D5RxTrkStateS5_BITS   12:0
#define csr_D5RxTrkStateS5_LSB  0
#define csr_D5RxTrkStateS5_MASK 0x1fff
#define csr_D5RxTrkStateS5_MSB  12
#define csr_D5RxTrkStateS5_RANGE  12:0
#define csr_D5RxTrkStateS6_ADDR 0x52e
#define csr_D5RxTrkStateS6_BITS   12:0
#define csr_D5RxTrkStateS6_LSB  0
#define csr_D5RxTrkStateS6_MASK 0x1fff
#define csr_D5RxTrkStateS6_MSB  12
#define csr_D5RxTrkStateS6_RANGE  12:0
#define csr_D5RxTrkStateS7_ADDR 0x52f
#define csr_D5RxTrkStateS7_BITS   12:0
#define csr_D5RxTrkStateS7_LSB  0
#define csr_D5RxTrkStateS7_MASK 0x1fff
#define csr_D5RxTrkStateS7_MSB  12
#define csr_D5RxTrkStateS7_RANGE  12:0
#define csr_D5SelChktoTx_BITS   0:0
#define csr_D5SelChktoTx_LSB  0
#define csr_D5SelChktoTx_MASK 0x1
#define csr_D5SelChktoTx_MSB  0
#define csr_D5SelChktoTx_RANGE  0:0
#define csr_D5SelDbCDTI_BITS   5:0
#define csr_D5SelDbCDTI_LSB  0
#define csr_D5SelDbCDTI_MASK 0x3f
#define csr_D5SelDbCDTI_MSB  5
#define csr_D5SelDbCDTI_RANGE  5:0
#define csr_D5SelDbCurDlyTmngInfo_ADDR 0xbf
#define csr_D5SelDbCurDlyTmngInfo_BITS   7:0
#define csr_D5SelDbCurDlyTmngInfo_LSB  0
#define csr_D5SelDbCurDlyTmngInfo_MASK 0xff
#define csr_D5SelDbCurDlyTmngInfo_MSB  7
#define csr_D5SelDbCurDlyTmngInfo_RANGE  7:0
#define csr_D5SelRxBybass_BITS   0:0
#define csr_D5SelRxBybass_LSB  4
#define csr_D5SelRxBybass_MASK 0x10
#define csr_D5SelRxBybass_MSB  4
#define csr_D5SelRxBybass_RANGE  4:4
#define csr_D5SelRxSampFlops_BITS   0:0
#define csr_D5SelRxSampFlops_LSB  3
#define csr_D5SelRxSampFlops_MASK 0x8
#define csr_D5SelRxSampFlops_MSB  3
#define csr_D5SelRxSampFlops_RANGE  3:3
#define csr_D5SelTxtoChk_BITS   0:0
#define csr_D5SelTxtoChk_LSB  1
#define csr_D5SelTxtoChk_MASK 0x2
#define csr_D5SelTxtoChk_MSB  1
#define csr_D5SelTxtoChk_RANGE  1:1
#define csr_D5SnapRxDqsTrackInfo_BITS   0:0
#define csr_D5SnapRxDqsTrackInfo_LSB  0
#define csr_D5SnapRxDqsTrackInfo_MASK 0x1
#define csr_D5SnapRxDqsTrackInfo_MSB  0
#define csr_D5SnapRxDqsTrackInfo_RANGE  0:0
#define csr_D5Tdqs2dqTrackingLimit_BITS   2:0
#define csr_D5Tdqs2dqTrackingLimit_LSB  5
#define csr_D5Tdqs2dqTrackingLimit_MASK 0xe0
#define csr_D5Tdqs2dqTrackingLimit_MSB  7
#define csr_D5Tdqs2dqTrackingLimit_RANGE  7:5
#define csr_D5TestModeConfig_ADDR 0x17
#define csr_D5TestModeConfig_BITS   1:0
#define csr_D5TestModeConfig_LSB  0
#define csr_D5TestModeConfig_MASK 0x3
#define csr_D5TestModeConfig_MSB  1
#define csr_D5TestModeConfig_RANGE  1:0
#define csr_D5TrackingModeCntrl_ADDR 0x23
#define csr_D5TrackingModeCntrl_BITS   15:0
#define csr_D5TrackingModeCntrl_LSB  0
#define csr_D5TrackingModeCntrl_MASK 0xffff
#define csr_D5TrackingModeCntrl_MSB  15
#define csr_D5TrackingModeCntrl_RANGE  15:0
#define csr_D5TrainEnRxClkC_BITS   0:0
#define csr_D5TrainEnRxClkC_LSB  1
#define csr_D5TrainEnRxClkC_MASK 0x2
#define csr_D5TrainEnRxClkC_MSB  1
#define csr_D5TrainEnRxClkC_RANGE  1:1
#define csr_D5TrainEnRxClkSkip6_BITS   0:0
#define csr_D5TrainEnRxClkSkip6_LSB  9
#define csr_D5TrainEnRxClkSkip6_MASK 0x200
#define csr_D5TrainEnRxClkSkip6_MSB  9
#define csr_D5TrainEnRxClkSkip6_RANGE  9:9
#define csr_D5TrainEnRxClkSkip7_BITS   0:0
#define csr_D5TrainEnRxClkSkip7_LSB  10
#define csr_D5TrainEnRxClkSkip7_MASK 0x400
#define csr_D5TrainEnRxClkSkip7_MSB  10
#define csr_D5TrainEnRxClkSkip7_RANGE  10:10
#define csr_D5TrainEnRxClkT_BITS   0:0
#define csr_D5TrainEnRxClkT_LSB  2
#define csr_D5TrainEnRxClkT_MASK 0x4
#define csr_D5TrainEnRxClkT_MSB  2
#define csr_D5TrainEnRxClkT_RANGE  2:2
#define csr_D5TrainEnRxEn_BITS   0:0
#define csr_D5TrainEnRxEn_LSB  3
#define csr_D5TrainEnRxEn_MASK 0x8
#define csr_D5TrainEnRxEn_MSB  3
#define csr_D5TrainEnRxEn_RANGE  3:3
#define csr_D5TrainEnRxVrefDac_BITS   0:0
#define csr_D5TrainEnRxVrefDac_LSB  8
#define csr_D5TrainEnRxVrefDac_MASK 0x100
#define csr_D5TrainEnRxVrefDac_MSB  8
#define csr_D5TrainEnRxVrefDac_RANGE  8:8
#define csr_D5TrainEnSpare6_BITS   0:0
#define csr_D5TrainEnSpare6_LSB  6
#define csr_D5TrainEnSpare6_MASK 0x40
#define csr_D5TrainEnSpare6_MSB  6
#define csr_D5TrainEnSpare6_RANGE  6:6
#define csr_D5TrainEnSpare7_BITS   0:0
#define csr_D5TrainEnSpare7_LSB  7
#define csr_D5TrainEnSpare7_MASK 0x80
#define csr_D5TrainEnSpare7_MSB  7
#define csr_D5TrainEnSpare7_RANGE  7:7
#define csr_D5TrainEnTxDq_BITS   0:0
#define csr_D5TrainEnTxDq_LSB  5
#define csr_D5TrainEnTxDq_MASK 0x20
#define csr_D5TrainEnTxDq_MSB  5
#define csr_D5TrainEnTxDq_RANGE  5:5
#define csr_D5TrainEnTxDqs_BITS   0:0
#define csr_D5TrainEnTxDqs_LSB  4
#define csr_D5TrainEnTxDqs_MASK 0x10
#define csr_D5TrainEnTxDqs_MSB  4
#define csr_D5TrainEnTxDqs_RANGE  4:4
#define csr_D5TrainingCntr_ADDR 0x66
#define csr_D5TrainingCntr_BITS   15:0
#define csr_D5TrainingCntr_LSB  0
#define csr_D5TrainingCntr_MASK 0xffff
#define csr_D5TrainingCntr_MSB  15
#define csr_D5TrainingCntr_RANGE  15:0
#define csr_D5TrainingIncDecDtsmEn_ADDR 0x62
#define csr_D5TrainingIncDecDtsmEn_BITS   8:0
#define csr_D5TrainingIncDecDtsmEn_LSB  0
#define csr_D5TrainingIncDecDtsmEn_MASK 0x1ff
#define csr_D5TrainingIncDecDtsmEn_MSB  8
#define csr_D5TrainingIncDecDtsmEn_RANGE  8:0
#define csr_D5TrainingParam12Rsvd_BITS   0:0
#define csr_D5TrainingParam12Rsvd_LSB  12
#define csr_D5TrainingParam12Rsvd_MASK 0x1000
#define csr_D5TrainingParam12Rsvd_MSB  12
#define csr_D5TrainingParam12Rsvd_RANGE  12:12
#define csr_D5TrainingParam_ADDR 0x2
#define csr_D5TrainingParam_BITS   15:0
#define csr_D5TrainingParam_LSB  0
#define csr_D5TrainingParam_MASK 0xffff
#define csr_D5TrainingParam_MSB  15
#define csr_D5TrainingParam_RANGE  15:0
#define csr_D5Tsm0_ADDR 0xb2
#define csr_D5Tsm0_BITS   14:0
#define csr_D5Tsm0_LSB  0
#define csr_D5Tsm0_MASK 0x7fff
#define csr_D5Tsm0_MSB  14
#define csr_D5Tsm0_RANGE  14:0
#define csr_D5Tsm1_ADDR 0xb3
#define csr_D5Tsm1_BITS   15:0
#define csr_D5Tsm1_LSB  0
#define csr_D5Tsm1_MASK 0xffff
#define csr_D5Tsm1_MSB  15
#define csr_D5Tsm1_RANGE  15:0
#define csr_D5Tsm2_ADDR 0xb4
#define csr_D5Tsm2_BITS   0:0
#define csr_D5Tsm2_LSB  0
#define csr_D5Tsm2_MASK 0x1
#define csr_D5Tsm2_MSB  0
#define csr_D5Tsm2_RANGE  0:0
#define csr_D5Tsm3_ADDR 0xb5
#define csr_D5Tsm3_BITS   9:0
#define csr_D5Tsm3_LSB  0
#define csr_D5Tsm3_MASK 0x3ff
#define csr_D5Tsm3_MSB  9
#define csr_D5Tsm3_RANGE  9:0
#define csr_D5TsmByte0_ADDR 0x1
#define csr_D5TsmByte0_BITS   15:0
#define csr_D5TsmByte0_LSB  0
#define csr_D5TsmByte0_MASK 0xffff
#define csr_D5TsmByte0_MSB  15
#define csr_D5TsmByte0_RANGE  15:0
#define csr_D5TsmByte0Rsvd_BITS   1:0
#define csr_D5TsmByte0Rsvd_LSB  4
#define csr_D5TsmByte0Rsvd_MASK 0x30
#define csr_D5TsmByte0Rsvd_MSB  5
#define csr_D5TsmByte0Rsvd_RANGE  5:4
#define csr_D5TsmByte1_ADDR 0x11
#define csr_D5TsmByte1_BITS   15:0
#define csr_D5TsmByte1_LSB  0
#define csr_D5TsmByte1_MASK 0xffff
#define csr_D5TsmByte1_MSB  15
#define csr_D5TsmByte1_RANGE  15:0
#define csr_D5TsmByte2_ADDR 0x12
#define csr_D5TsmByte2_BITS   15:0
#define csr_D5TsmByte2_LSB  0
#define csr_D5TsmByte2_MASK 0xffff
#define csr_D5TsmByte2_MSB  15
#define csr_D5TsmByte2_RANGE  15:0
#define csr_D5TsmByte3_ADDR 0x13
#define csr_D5TsmByte3_BITS   8:0
#define csr_D5TsmByte3_LSB  0
#define csr_D5TsmByte3_MASK 0x1ff
#define csr_D5TsmByte3_MSB  8
#define csr_D5TsmByte3_RANGE  8:0
#define csr_D5TsmByte4_ADDR 0x14
#define csr_D5TsmByte4_BITS   3:0
#define csr_D5TsmByte4_LSB  0
#define csr_D5TsmByte4_MASK 0xf
#define csr_D5TsmByte4_MSB  3
#define csr_D5TsmByte4_RANGE  3:0
#define csr_D5TsmByte5_ADDR 0x18
#define csr_D5TsmByte5_BITS   15:0
#define csr_D5TsmByte5_LSB  0
#define csr_D5TsmByte5_MASK 0xffff
#define csr_D5TsmByte5_MSB  15
#define csr_D5TsmByte5_RANGE  15:0
#define csr_D5TwoTckRxDqsPre_BITS   0:0
#define csr_D5TwoTckRxDqsPre_LSB  0
#define csr_D5TwoTckRxDqsPre_MASK 0x1
#define csr_D5TwoTckRxDqsPre_MSB  0
#define csr_D5TwoTckRxDqsPre_RANGE  0:0
#define csr_D5TwoTckTxDqsPre_BITS   0:0
#define csr_D5TwoTckTxDqsPre_LSB  1
#define csr_D5TwoTckTxDqsPre_MASK 0x2
#define csr_D5TwoTckTxDqsPre_MSB  1
#define csr_D5TwoTckTxDqsPre_RANGE  1:1
#define csr_D5TxChkDataSelects_ADDR 0xb6
#define csr_D5TxChkDataSelects_BITS   1:0
#define csr_D5TxChkDataSelects_LSB  0
#define csr_D5TxChkDataSelects_MASK 0x3
#define csr_D5TxChkDataSelects_MSB  1
#define csr_D5TxChkDataSelects_RANGE  1:0
#define csr_D5TxDmPreamblePattern_BITS   3:0
#define csr_D5TxDmPreamblePattern_LSB  0
#define csr_D5TxDmPreamblePattern_MASK 0xf
#define csr_D5TxDmPreamblePattern_MSB  3
#define csr_D5TxDmPreamblePattern_RANGE  3:0
#define csr_D5TxDqDlyTg0_ADDR 0xc0
#define csr_D5TxDqDlyTg0_BITS   8:0
#define csr_D5TxDqDlyTg0_LSB  0
#define csr_D5TxDqDlyTg0_MASK 0x1ff
#define csr_D5TxDqDlyTg0_MSB  8
#define csr_D5TxDqDlyTg0_RANGE  8:0
#define csr_D5TxDqDlyTg1_ADDR 0xc1
#define csr_D5TxDqDlyTg1_BITS   8:0
#define csr_D5TxDqDlyTg1_LSB  0
#define csr_D5TxDqDlyTg1_MASK 0x1ff
#define csr_D5TxDqDlyTg1_MSB  8
#define csr_D5TxDqDlyTg1_RANGE  8:0
#define csr_D5TxDqDlyTg2_ADDR 0xc2
#define csr_D5TxDqDlyTg2_BITS   8:0
#define csr_D5TxDqDlyTg2_LSB  0
#define csr_D5TxDqDlyTg2_MASK 0x1ff
#define csr_D5TxDqDlyTg2_MSB  8
#define csr_D5TxDqDlyTg2_RANGE  8:0
#define csr_D5TxDqDlyTg3_ADDR 0xc3
#define csr_D5TxDqDlyTg3_BITS   8:0
#define csr_D5TxDqDlyTg3_LSB  0
#define csr_D5TxDqDlyTg3_MASK 0x1ff
#define csr_D5TxDqDlyTg3_MSB  8
#define csr_D5TxDqDlyTg3_RANGE  8:0
#define csr_D5TxDqPreamblePatternU0_BITS   3:0
#define csr_D5TxDqPreamblePatternU0_LSB  0
#define csr_D5TxDqPreamblePatternU0_MASK 0xf
#define csr_D5TxDqPreamblePatternU0_MSB  3
#define csr_D5TxDqPreamblePatternU0_RANGE  3:0
#define csr_D5TxDqPreamblePatternU1_BITS   3:0
#define csr_D5TxDqPreamblePatternU1_LSB  0
#define csr_D5TxDqPreamblePatternU1_MASK 0xf
#define csr_D5TxDqPreamblePatternU1_MSB  3
#define csr_D5TxDqPreamblePatternU1_RANGE  3:0
#define csr_D5TxDqsDlyTg0_ADDR 0xd0
#define csr_D5TxDqsDlyTg0_BITS   10:0
#define csr_D5TxDqsDlyTg0_LSB  0
#define csr_D5TxDqsDlyTg0_MASK 0x7ff
#define csr_D5TxDqsDlyTg0_MSB  10
#define csr_D5TxDqsDlyTg0_RANGE  10:0
#define csr_D5TxDqsDlyTg1_ADDR 0xd1
#define csr_D5TxDqsDlyTg1_BITS   10:0
#define csr_D5TxDqsDlyTg1_LSB  0
#define csr_D5TxDqsDlyTg1_MASK 0x7ff
#define csr_D5TxDqsDlyTg1_MSB  10
#define csr_D5TxDqsDlyTg1_RANGE  10:0
#define csr_D5TxDqsDlyTg2_ADDR 0xd2
#define csr_D5TxDqsDlyTg2_BITS   10:0
#define csr_D5TxDqsDlyTg2_LSB  0
#define csr_D5TxDqsDlyTg2_MASK 0x7ff
#define csr_D5TxDqsDlyTg2_MSB  10
#define csr_D5TxDqsDlyTg2_RANGE  10:0
#define csr_D5TxDqsDlyTg3_ADDR 0xd3
#define csr_D5TxDqsDlyTg3_BITS   10:0
#define csr_D5TxDqsDlyTg3_LSB  0
#define csr_D5TxDqsDlyTg3_MASK 0x7ff
#define csr_D5TxDqsDlyTg3_MSB  10
#define csr_D5TxDqsDlyTg3_RANGE  10:0
#define csr_D5TxDqsPostamblePattern_BITS   3:0
#define csr_D5TxDqsPostamblePattern_LSB  0
#define csr_D5TxDqsPostamblePattern_MASK 0xf
#define csr_D5TxDqsPostamblePattern_MSB  3
#define csr_D5TxDqsPostamblePattern_RANGE  3:0
#define csr_D5TxDqsPreamblePattern_BITS   7:0
#define csr_D5TxDqsPreamblePattern_LSB  0
#define csr_D5TxDqsPreamblePattern_MASK 0xff
#define csr_D5TxDqsPreamblePattern_MSB  7
#define csr_D5TxDqsPreamblePattern_RANGE  7:0
#define csr_D5TxPerTrain_BITS   0:0
#define csr_D5TxPerTrain_LSB  13
#define csr_D5TxPerTrain_MASK 0x2000
#define csr_D5TxPerTrain_MSB  13
#define csr_D5TxPerTrain_RANGE  13:13
#define csr_D5TxTrkStateS0_ADDR 0x520
#define csr_D5TxTrkStateS0_BITS   9:0
#define csr_D5TxTrkStateS0_LSB  0
#define csr_D5TxTrkStateS0_MASK 0x3ff
#define csr_D5TxTrkStateS0_MSB  9
#define csr_D5TxTrkStateS0_RANGE  9:0
#define csr_D5TxTrkStateS1_ADDR 0x521
#define csr_D5TxTrkStateS1_BITS   9:0
#define csr_D5TxTrkStateS1_LSB  0
#define csr_D5TxTrkStateS1_MASK 0x3ff
#define csr_D5TxTrkStateS1_MSB  9
#define csr_D5TxTrkStateS1_RANGE  9:0
#define csr_D5TxTrkStateS2_ADDR 0x522
#define csr_D5TxTrkStateS2_BITS   9:0
#define csr_D5TxTrkStateS2_LSB  0
#define csr_D5TxTrkStateS2_MASK 0x3ff
#define csr_D5TxTrkStateS2_MSB  9
#define csr_D5TxTrkStateS2_RANGE  9:0
#define csr_D5TxTrkStateS3_ADDR 0x523
#define csr_D5TxTrkStateS3_BITS   9:0
#define csr_D5TxTrkStateS3_LSB  0
#define csr_D5TxTrkStateS3_MASK 0x3ff
#define csr_D5TxTrkStateS3_MSB  9
#define csr_D5TxTrkStateS3_RANGE  9:0
#define csr_D5TxTrkStateS4_ADDR 0x524
#define csr_D5TxTrkStateS4_BITS   9:0
#define csr_D5TxTrkStateS4_LSB  0
#define csr_D5TxTrkStateS4_MASK 0x3ff
#define csr_D5TxTrkStateS4_MSB  9
#define csr_D5TxTrkStateS4_RANGE  9:0
#define csr_D5TxTrkStateS5_ADDR 0x525
#define csr_D5TxTrkStateS5_BITS   9:0
#define csr_D5TxTrkStateS5_LSB  0
#define csr_D5TxTrkStateS5_MASK 0x3ff
#define csr_D5TxTrkStateS5_MSB  9
#define csr_D5TxTrkStateS5_RANGE  9:0
#define csr_D5TxTrkStateS6_ADDR 0x526
#define csr_D5TxTrkStateS6_BITS   9:0
#define csr_D5TxTrkStateS6_LSB  0
#define csr_D5TxTrkStateS6_MASK 0x3ff
#define csr_D5TxTrkStateS6_MSB  9
#define csr_D5TxTrkStateS6_RANGE  9:0
#define csr_D5TxTrkStateS7_ADDR 0x527
#define csr_D5TxTrkStateS7_BITS   9:0
#define csr_D5TxTrkStateS7_LSB  0
#define csr_D5TxTrkStateS7_MASK 0x3ff
#define csr_D5TxTrkStateS7_MSB  9
#define csr_D5TxTrkStateS7_RANGE  9:0
#define csr_D5WDQSEXTENSION_BITS   0:0
#define csr_D5WDQSEXTENSION_LSB  6
#define csr_D5WDQSEXTENSION_MASK 0x40
#define csr_D5WDQSEXTENSION_MSB  6
#define csr_D5WDQSEXTENSION_RANGE  6:6
#define csr_D5WLm13_BITS   0:0
#define csr_D5WLm13_LSB  3
#define csr_D5WLm13_MASK 0x8
#define csr_D5WLm13_MSB  3
#define csr_D5WLm13_RANGE  3:3
#define csr_D5WLm9_BITS   0:0
#define csr_D5WLm9_LSB  0
#define csr_D5WLm9_MASK 0x1
#define csr_D5WLm9_MSB  0
#define csr_D5WLm9_RANGE  0:0
#define csr_D5WrLevTrain_BITS   0:0
#define csr_D5WrLevTrain_LSB  15
#define csr_D5WrLevTrain_MASK 0x8000
#define csr_D5WrLevTrain_MSB  15
#define csr_D5WrLevTrain_RANGE  15:15
#define csr_D5X4Config_ADDR 0x7
#define csr_D5X4Config_BITS   3:0
#define csr_D5X4Config_LSB  0
#define csr_D5X4Config_MASK 0xf
#define csr_D5X4Config_MSB  3
#define csr_D5X4Config_RANGE  3:0
#define csr_D5X4TG_BITS   3:0
#define csr_D5X4TG_LSB  0
#define csr_D5X4TG_MASK 0xf
#define csr_D5X4TG_MSB  3
#define csr_D5X4TG_RANGE  3:0
#define csr_DisableWritesHMDBYTE4_ADDR 0x8
#define csr_DisableWritesHMDBYTE4_BITS   0:0
#define csr_DisableWritesHMDBYTE4_LSB  0
#define csr_DisableWritesHMDBYTE4_MASK 0x1
#define csr_DisableWritesHMDBYTE4_MSB  0
#define csr_DisableWritesHMDBYTE4_RANGE  0:0
#define csr_RxClkCTrkOverflowSnapTg2_BITS   0:0
#define csr_RxClkCTrkOverflowSnapTg2_LSB  9
#define csr_RxClkCTrkOverflowSnapTg2_MASK 0x200
#define csr_RxClkCTrkOverflowSnapTg2_MSB  9
#define csr_RxClkCTrkOverflowSnapTg2_RANGE  9:9
#define csr_RxClkCTrkOverflowSnapTg3_BITS   0:0
#define csr_RxClkCTrkOverflowSnapTg3_LSB  13
#define csr_RxClkCTrkOverflowSnapTg3_MASK 0x2000
#define csr_RxClkCTrkOverflowSnapTg3_MSB  13
#define csr_RxClkCTrkOverflowSnapTg3_RANGE  13:13
#define csr_RxClkCTrkOverflowUpdateTg2_BITS   0:0
#define csr_RxClkCTrkOverflowUpdateTg2_LSB  1
#define csr_RxClkCTrkOverflowUpdateTg2_MASK 0x2
#define csr_RxClkCTrkOverflowUpdateTg2_MSB  1
#define csr_RxClkCTrkOverflowUpdateTg2_RANGE  1:1
#define csr_RxClkCTrkOverflowUpdateTg3_BITS   0:0
#define csr_RxClkCTrkOverflowUpdateTg3_LSB  5
#define csr_RxClkCTrkOverflowUpdateTg3_MASK 0x20
#define csr_RxClkCTrkOverflowUpdateTg3_MSB  5
#define csr_RxClkCTrkOverflowUpdateTg3_RANGE  5:5
#define csr_RxClkCTrkUnderflowSnapTg2_BITS   0:0
#define csr_RxClkCTrkUnderflowSnapTg2_LSB  8
#define csr_RxClkCTrkUnderflowSnapTg2_MASK 0x100
#define csr_RxClkCTrkUnderflowSnapTg2_MSB  8
#define csr_RxClkCTrkUnderflowSnapTg2_RANGE  8:8
#define csr_RxClkCTrkUnderflowSnapTg3_BITS   0:0
#define csr_RxClkCTrkUnderflowSnapTg3_LSB  12
#define csr_RxClkCTrkUnderflowSnapTg3_MASK 0x1000
#define csr_RxClkCTrkUnderflowSnapTg3_MSB  12
#define csr_RxClkCTrkUnderflowSnapTg3_RANGE  12:12
#define csr_RxClkCTrkUnderflowUpdateTg2_BITS   0:0
#define csr_RxClkCTrkUnderflowUpdateTg2_LSB  0
#define csr_RxClkCTrkUnderflowUpdateTg2_MASK 0x1
#define csr_RxClkCTrkUnderflowUpdateTg2_MSB  0
#define csr_RxClkCTrkUnderflowUpdateTg2_RANGE  0:0
#define csr_RxClkCTrkUnderflowUpdateTg3_BITS   0:0
#define csr_RxClkCTrkUnderflowUpdateTg3_LSB  4
#define csr_RxClkCTrkUnderflowUpdateTg3_MASK 0x10
#define csr_RxClkCTrkUnderflowUpdateTg3_MSB  4
#define csr_RxClkCTrkUnderflowUpdateTg3_RANGE  4:4
#define csr_RxClkTrkErr01_ADDR 0x9a
#define csr_RxClkTrkErr01_BITS   15:0
#define csr_RxClkTrkErr01_LSB  0
#define csr_RxClkTrkErr01_MASK 0xffff
#define csr_RxClkTrkErr01_MSB  15
#define csr_RxClkTrkErr01_RANGE  15:0
#define csr_RxClkTTrkOverflowSnapTg2_BITS   0:0
#define csr_RxClkTTrkOverflowSnapTg2_LSB  11
#define csr_RxClkTTrkOverflowSnapTg2_MASK 0x800
#define csr_RxClkTTrkOverflowSnapTg2_MSB  11
#define csr_RxClkTTrkOverflowSnapTg2_RANGE  11:11
#define csr_RxClkTTrkOverflowSnapTg3_BITS   0:0
#define csr_RxClkTTrkOverflowSnapTg3_LSB  15
#define csr_RxClkTTrkOverflowSnapTg3_MASK 0x8000
#define csr_RxClkTTrkOverflowSnapTg3_MSB  15
#define csr_RxClkTTrkOverflowSnapTg3_RANGE  15:15
#define csr_RxClkTTrkOverflowUpdateTg2_BITS   0:0
#define csr_RxClkTTrkOverflowUpdateTg2_LSB  3
#define csr_RxClkTTrkOverflowUpdateTg2_MASK 0x8
#define csr_RxClkTTrkOverflowUpdateTg2_MSB  3
#define csr_RxClkTTrkOverflowUpdateTg2_RANGE  3:3
#define csr_RxClkTTrkOverflowUpdateTg3_BITS   0:0
#define csr_RxClkTTrkOverflowUpdateTg3_LSB  7
#define csr_RxClkTTrkOverflowUpdateTg3_MASK 0x80
#define csr_RxClkTTrkOverflowUpdateTg3_MSB  7
#define csr_RxClkTTrkOverflowUpdateTg3_RANGE  7:7
#define csr_RxClktTrkUnderflowSnapTg2_BITS   0:0
#define csr_RxClktTrkUnderflowSnapTg2_LSB  10
#define csr_RxClktTrkUnderflowSnapTg2_MASK 0x400
#define csr_RxClktTrkUnderflowSnapTg2_MSB  10
#define csr_RxClktTrkUnderflowSnapTg2_RANGE  10:10
#define csr_RxClkTTrkUnderflowSnapTg3_BITS   0:0
#define csr_RxClkTTrkUnderflowSnapTg3_LSB  14
#define csr_RxClkTTrkUnderflowSnapTg3_MASK 0x4000
#define csr_RxClkTTrkUnderflowSnapTg3_MSB  14
#define csr_RxClkTTrkUnderflowSnapTg3_RANGE  14:14
#define csr_RxClktTrkUnderflowUpdateTg2_BITS   0:0
#define csr_RxClktTrkUnderflowUpdateTg2_LSB  2
#define csr_RxClktTrkUnderflowUpdateTg2_MASK 0x4
#define csr_RxClktTrkUnderflowUpdateTg2_MSB  2
#define csr_RxClktTrkUnderflowUpdateTg2_RANGE  2:2
#define csr_RxClkTTrkUnderflowUpdateTg3_BITS   0:0
#define csr_RxClkTTrkUnderflowUpdateTg3_LSB  6
#define csr_RxClkTTrkUnderflowUpdateTg3_MASK 0x40
#define csr_RxClkTTrkUnderflowUpdateTg3_MSB  6
#define csr_RxClkTTrkUnderflowUpdateTg3_RANGE  6:6
#define csr_D5ACSMInfiniteOLRC_ADDR 0x71cu
#define csr_D5ACSMRun_ADDR 0x71du
#define csr_D5ACSMDone_ADDR 0x71eu
#define csr_D5ACSMMiscControl_ADDR 0x71fu
#define csr_D5ACSMRxEnPulse_ADDR 0x720u
#define csr_D5ACSMRxValPulse_ADDR 0x721u
#define csr_D5ACSMTxEnPulse_ADDR 0x722u
#define csr_D5ACSMWrcsPulse_ADDR 0x723u
#define csr_D5ACSMRdcsPulse_ADDR 0x724u
#define csr_D5ACSMSnoopPulse_ADDR 0x725u
#define csr_D5ACSMAddressMask_ADDR 0x726u
#define csr_D5ACSMAlgaIncVal_ADDR 0x727u
#define csr_D5ACSMParityCtlH_ADDR 0x728u
#define csr_D5ACSMParityCtlL_ADDR 0x729u
#define csr_D5ACSMOuterLoopRepeatCnt_ADDR 0x72au
#define csr_D5ACSMStartAddr_ADDR 0x72bu
#define csr_D5ACSMStopAddr_ADDR 0x72cu
#define csr_D5ACSMLastAddr_ADDR 0x72du
#define csr_D5ACSMSnoopVal_ADDR 0x72eu
#define csr_D5ACSMDefaultAddr_ADDR 0x72fu
#define csr_D5ACSMDefaultCs_ADDR 0x730u
#define csr_D5ACSMMaskCs_ADDR 0x731u
#define csr_D5ACSMRptCntOverride_ADDR 0x732u
#define csr_D5ACSMInfiniteOLRC_RANGE  0:0
#define csr_D5ACSMInfiniteOLRC_BITS   0:0
#define csr_D5ACSMInfiniteOLRC_MSB  0
#define csr_D5ACSMInfiniteOLRC_LSB  0
#define csr_D5ACSMInfiniteOLRC_MASK 0x1u
#define csr_D5ACSMRun_RANGE  0:0
#define csr_D5ACSMRun_BITS   0:0
#define csr_D5ACSMRun_MSB  0
#define csr_D5ACSMRun_LSB  0
#define csr_D5ACSMRun_MASK 0x1u
#define csr_D5ACSMDone_RANGE  0:0
#define csr_D5ACSMDone_BITS   0:0
#define csr_D5ACSMDone_MSB  0
#define csr_D5ACSMDone_LSB  0
#define csr_D5ACSMDone_MASK 0x1u
#define csr_D5ACSMMiscControl_RANGE  2:0
#define csr_D5ACSMMiscControl_BITS   2:0
#define csr_D5ACSMMiscControl_MSB  2
#define csr_D5ACSMMiscControl_LSB  0
#define csr_D5ACSMMiscControl_MASK 0x7u
#define csr_D5ACSM1D4Mode_RANGE  0:0
#define csr_D5ACSM1D4Mode_BITS   0:0
#define csr_D5ACSM1D4Mode_MSB  0
#define csr_D5ACSM1D4Mode_LSB  0
#define csr_D5ACSM1D4Mode_MASK 0x1u
#define csr_D5ACSMDtsmEnOnInactiveRank_RANGE  1:1
#define csr_D5ACSMDtsmEnOnInactiveRank_BITS   0:0
#define csr_D5ACSMDtsmEnOnInactiveRank_MSB  1
#define csr_D5ACSMDtsmEnOnInactiveRank_LSB  1
#define csr_D5ACSMDtsmEnOnInactiveRank_MASK 0x2u
#define csr_D5ACSMRptCntOverrideEn_RANGE  2:2
#define csr_D5ACSMRptCntOverrideEn_BITS   0:0
#define csr_D5ACSMRptCntOverrideEn_MSB  2
#define csr_D5ACSMRptCntOverrideEn_LSB  2
#define csr_D5ACSMRptCntOverrideEn_MASK 0x4u
#define csr_D5ACSMRxEnPulse_RANGE  13:0
#define csr_D5ACSMRxEnPulse_BITS   13:0
#define csr_D5ACSMRxEnPulse_MSB  13
#define csr_D5ACSMRxEnPulse_LSB  0
#define csr_D5ACSMRxEnPulse_MASK 0x3fffu
#define csr_D5ACSMRxEnDelay_RANGE  5:0
#define csr_D5ACSMRxEnDelay_BITS   5:0
#define csr_D5ACSMRxEnDelay_MSB  5
#define csr_D5ACSMRxEnDelay_LSB  0
#define csr_D5ACSMRxEnDelay_MASK 0x3fu
#define csr_D5ACSMRxEnDelayReserved_RANGE  7:6
#define csr_D5ACSMRxEnDelayReserved_BITS   1:0
#define csr_D5ACSMRxEnDelayReserved_MSB  7
#define csr_D5ACSMRxEnDelayReserved_LSB  6
#define csr_D5ACSMRxEnDelayReserved_MASK 0xc0u
#define csr_D5ACSMRxEnWidth_RANGE  13:8
#define csr_D5ACSMRxEnWidth_BITS   5:0
#define csr_D5ACSMRxEnWidth_MSB  13
#define csr_D5ACSMRxEnWidth_LSB  8
#define csr_D5ACSMRxEnWidth_MASK 0x3f00u
#define csr_D5ACSMRxValPulse_RANGE  13:0
#define csr_D5ACSMRxValPulse_BITS   13:0
#define csr_D5ACSMRxValPulse_MSB  13
#define csr_D5ACSMRxValPulse_LSB  0
#define csr_D5ACSMRxValPulse_MASK 0x3fffu
#define csr_D5ACSMRxValDelay_RANGE  5:0
#define csr_D5ACSMRxValDelay_BITS   5:0
#define csr_D5ACSMRxValDelay_MSB  5
#define csr_D5ACSMRxValDelay_LSB  0
#define csr_D5ACSMRxValDelay_MASK 0x3fu
#define csr_D5ACSMRxValDelayReserved_RANGE  7:6
#define csr_D5ACSMRxValDelayReserved_BITS   1:0
#define csr_D5ACSMRxValDelayReserved_MSB  7
#define csr_D5ACSMRxValDelayReserved_LSB  6
#define csr_D5ACSMRxValDelayReserved_MASK 0xc0u
#define csr_D5ACSMRxValWidth_RANGE  13:8
#define csr_D5ACSMRxValWidth_BITS   5:0
#define csr_D5ACSMRxValWidth_MSB  13
#define csr_D5ACSMRxValWidth_LSB  8
#define csr_D5ACSMRxValWidth_MASK 0x3f00u
#define csr_D5ACSMTxEnPulse_RANGE  13:0
#define csr_D5ACSMTxEnPulse_BITS   13:0
#define csr_D5ACSMTxEnPulse_MSB  13
#define csr_D5ACSMTxEnPulse_LSB  0
#define csr_D5ACSMTxEnPulse_MASK 0x3fffu
#define csr_D5ACSMTxEnDelay_RANGE  5:0
#define csr_D5ACSMTxEnDelay_BITS   5:0
#define csr_D5ACSMTxEnDelay_MSB  5
#define csr_D5ACSMTxEnDelay_LSB  0
#define csr_D5ACSMTxEnDelay_MASK 0x3fu
#define csr_D5ACSMTxEnDelayReserved_RANGE  7:6
#define csr_D5ACSMTxEnDelayReserved_BITS   1:0
#define csr_D5ACSMTxEnDelayReserved_MSB  7
#define csr_D5ACSMTxEnDelayReserved_LSB  6
#define csr_D5ACSMTxEnDelayReserved_MASK 0xc0u
#define csr_D5ACSMTxEnWidth_RANGE  13:8
#define csr_D5ACSMTxEnWidth_BITS   5:0
#define csr_D5ACSMTxEnWidth_MSB  13
#define csr_D5ACSMTxEnWidth_LSB  8
#define csr_D5ACSMTxEnWidth_MASK 0x3f00u
#define csr_D5ACSMWrcsPulse_RANGE  13:0
#define csr_D5ACSMWrcsPulse_BITS   13:0
#define csr_D5ACSMWrcsPulse_MSB  13
#define csr_D5ACSMWrcsPulse_LSB  0
#define csr_D5ACSMWrcsPulse_MASK 0x3fffu
#define csr_D5ACSMWrcsDelay_RANGE  5:0
#define csr_D5ACSMWrcsDelay_BITS   5:0
#define csr_D5ACSMWrcsDelay_MSB  5
#define csr_D5ACSMWrcsDelay_LSB  0
#define csr_D5ACSMWrcsDelay_MASK 0x3fu
#define csr_D5ACSMWrcsDelayReserved_RANGE  7:6
#define csr_D5ACSMWrcsDelayReserved_BITS   1:0
#define csr_D5ACSMWrcsDelayReserved_MSB  7
#define csr_D5ACSMWrcsDelayReserved_LSB  6
#define csr_D5ACSMWrcsDelayReserved_MASK 0xc0u
#define csr_D5ACSMWrcsWidth_RANGE  13:8
#define csr_D5ACSMWrcsWidth_BITS   5:0
#define csr_D5ACSMWrcsWidth_MSB  13
#define csr_D5ACSMWrcsWidth_LSB  8
#define csr_D5ACSMWrcsWidth_MASK 0x3f00u
#define csr_D5ACSMRdcsPulse_RANGE  13:0
#define csr_D5ACSMRdcsPulse_BITS   13:0
#define csr_D5ACSMRdcsPulse_MSB  13
#define csr_D5ACSMRdcsPulse_LSB  0
#define csr_D5ACSMRdcsPulse_MASK 0x3fffu
#define csr_D5ACSMRdcsDelay_RANGE  5:0
#define csr_D5ACSMRdcsDelay_BITS   5:0
#define csr_D5ACSMRdcsDelay_MSB  5
#define csr_D5ACSMRdcsDelay_LSB  0
#define csr_D5ACSMRdcsDelay_MASK 0x3fu
#define csr_D5ACSMRdcsDelayReserved_RANGE  7:6
#define csr_D5ACSMRdcsDelayReserved_BITS   1:0
#define csr_D5ACSMRdcsDelayReserved_MSB  7
#define csr_D5ACSMRdcsDelayReserved_LSB  6
#define csr_D5ACSMRdcsDelayReserved_MASK 0xc0u
#define csr_D5ACSMRdcsWidth_RANGE  13:8
#define csr_D5ACSMRdcsWidth_BITS   5:0
#define csr_D5ACSMRdcsWidth_MSB  13
#define csr_D5ACSMRdcsWidth_LSB  8
#define csr_D5ACSMRdcsWidth_MASK 0x3f00u
#define csr_D5ACSMSnoopPulse_RANGE  13:0
#define csr_D5ACSMSnoopPulse_BITS   13:0
#define csr_D5ACSMSnoopPulse_MSB  13
#define csr_D5ACSMSnoopPulse_LSB  0
#define csr_D5ACSMSnoopPulse_MASK 0x3fffu
#define csr_D5ACSMSnoopDelay_RANGE  5:0
#define csr_D5ACSMSnoopDelay_BITS   5:0
#define csr_D5ACSMSnoopDelay_MSB  5
#define csr_D5ACSMSnoopDelay_LSB  0
#define csr_D5ACSMSnoopDelay_MASK 0x3fu
#define csr_D5ACSMSnoopDelayReserved_RANGE  7:6
#define csr_D5ACSMSnoopDelayReserved_BITS   1:0
#define csr_D5ACSMSnoopDelayReserved_MSB  7
#define csr_D5ACSMSnoopDelayReserved_LSB  6
#define csr_D5ACSMSnoopDelayReserved_MASK 0xc0u
#define csr_D5ACSMSnoopWidth_RANGE  13:8
#define csr_D5ACSMSnoopWidth_BITS   5:0
#define csr_D5ACSMSnoopWidth_MSB  13
#define csr_D5ACSMSnoopWidth_LSB  8
#define csr_D5ACSMSnoopWidth_MASK 0x3f00u
#define csr_D5ACSMAddressMask_RANGE  13:0
#define csr_D5ACSMAddressMask_BITS   13:0
#define csr_D5ACSMAddressMask_MSB  13
#define csr_D5ACSMAddressMask_LSB  0
#define csr_D5ACSMAddressMask_MASK 0x3fffu
#define csr_D5ACSMAlgaIncVal_RANGE  13:0
#define csr_D5ACSMAlgaIncVal_BITS   13:0
#define csr_D5ACSMAlgaIncVal_MSB  13
#define csr_D5ACSMAlgaIncVal_LSB  0
#define csr_D5ACSMAlgaIncVal_MASK 0x3fffu
#define csr_D5ACSMParityCtlH_RANGE  14:0
#define csr_D5ACSMParityCtlH_BITS   14:0
#define csr_D5ACSMParityCtlH_MSB  14
#define csr_D5ACSMParityCtlH_LSB  0
#define csr_D5ACSMParityCtlH_MASK 0x7fffu
#define csr_D5ACSMParityMaskH_RANGE  13:0
#define csr_D5ACSMParityMaskH_BITS   13:0
#define csr_D5ACSMParityMaskH_MSB  13
#define csr_D5ACSMParityMaskH_LSB  0
#define csr_D5ACSMParityMaskH_MASK 0x3fffu
#define csr_D5ACSMParityOverH_RANGE  14:14
#define csr_D5ACSMParityOverH_BITS   0:0
#define csr_D5ACSMParityOverH_MSB  14
#define csr_D5ACSMParityOverH_LSB  14
#define csr_D5ACSMParityOverH_MASK 0x4000u
#define csr_D5ACSMParityCtlL_RANGE  14:0
#define csr_D5ACSMParityCtlL_BITS   14:0
#define csr_D5ACSMParityCtlL_MSB  14
#define csr_D5ACSMParityCtlL_LSB  0
#define csr_D5ACSMParityCtlL_MASK 0x7fffu
#define csr_D5ACSMParityMaskL_RANGE  13:0
#define csr_D5ACSMParityMaskL_BITS   13:0
#define csr_D5ACSMParityMaskL_MSB  13
#define csr_D5ACSMParityMaskL_LSB  0
#define csr_D5ACSMParityMaskL_MASK 0x3fffu
#define csr_D5ACSMParityOverL_RANGE  14:14
#define csr_D5ACSMParityOverL_BITS   0:0
#define csr_D5ACSMParityOverL_MSB  14
#define csr_D5ACSMParityOverL_LSB  14
#define csr_D5ACSMParityOverL_MASK 0x4000u
#define csr_D5ACSMOuterLoopRepeatCnt_RANGE  7:0
#define csr_D5ACSMOuterLoopRepeatCnt_BITS   7:0
#define csr_D5ACSMOuterLoopRepeatCnt_MSB  7
#define csr_D5ACSMOuterLoopRepeatCnt_LSB  0
#define csr_D5ACSMOuterLoopRepeatCnt_MASK 0xffu
#define csr_D5ACSMStartAddr_RANGE  10:0
#define csr_D5ACSMStartAddr_BITS   10:0
#define csr_D5ACSMStartAddr_MSB  10
#define csr_D5ACSMStartAddr_LSB  0
#define csr_D5ACSMStartAddr_MASK 0x7ffu
#define csr_D5ACSMStopAddr_RANGE  10:0
#define csr_D5ACSMStopAddr_BITS   10:0
#define csr_D5ACSMStopAddr_MSB  10
#define csr_D5ACSMStopAddr_LSB  0
#define csr_D5ACSMStopAddr_MASK 0x7ffu
#define csr_D5ACSMLastAddr_RANGE  10:0
#define csr_D5ACSMLastAddr_BITS   10:0
#define csr_D5ACSMLastAddr_MSB  10
#define csr_D5ACSMLastAddr_LSB  0
#define csr_D5ACSMLastAddr_MASK 0x7ffu
#define csr_D5ACSMSnoopVal_RANGE  11:0
#define csr_D5ACSMSnoopVal_BITS   11:0
#define csr_D5ACSMSnoopVal_MSB  11
#define csr_D5ACSMSnoopVal_LSB  0
#define csr_D5ACSMSnoopVal_MASK 0xfffu
#define csr_D5ACSMHwtSnoopEn1_RANGE  3:0
#define csr_D5ACSMHwtSnoopEn1_BITS   3:0
#define csr_D5ACSMHwtSnoopEn1_MSB  3
#define csr_D5ACSMHwtSnoopEn1_LSB  0
#define csr_D5ACSMHwtSnoopEn1_MASK 0xfu
#define csr_D5ACSMHwtSnoopEn2_RANGE  7:4
#define csr_D5ACSMHwtSnoopEn2_BITS   3:0
#define csr_D5ACSMHwtSnoopEn2_MSB  7
#define csr_D5ACSMHwtSnoopEn2_LSB  4
#define csr_D5ACSMHwtSnoopEn2_MASK 0xf0u
#define csr_D5ACSMHwtSnoopEn3_RANGE  11:8
#define csr_D5ACSMHwtSnoopEn3_BITS   3:0
#define csr_D5ACSMHwtSnoopEn3_MSB  11
#define csr_D5ACSMHwtSnoopEn3_LSB  8
#define csr_D5ACSMHwtSnoopEn3_MASK 0xf00u
#define csr_D5ACSMDefaultAddr_RANGE  13:0
#define csr_D5ACSMDefaultAddr_BITS   13:0
#define csr_D5ACSMDefaultAddr_MSB  13
#define csr_D5ACSMDefaultAddr_LSB  0
#define csr_D5ACSMDefaultAddr_MASK 0x3fffu
#define csr_D5ACSMDefaultCs_RANGE  3:0
#define csr_D5ACSMDefaultCs_BITS   3:0
#define csr_D5ACSMDefaultCs_MSB  3
#define csr_D5ACSMDefaultCs_LSB  0
#define csr_D5ACSMDefaultCs_MASK 0xfu
#define csr_D5ACSMMaskCs_RANGE  3:0
#define csr_D5ACSMMaskCs_BITS   3:0
#define csr_D5ACSMMaskCs_MSB  3
#define csr_D5ACSMMaskCs_LSB  0
#define csr_D5ACSMMaskCs_MASK 0xfu
#define csr_D5ACSMRptCntOverride_RANGE  7:0
#define csr_D5ACSMRptCntOverride_BITS   7:0
#define csr_D5ACSMRptCntOverride_MSB  7
#define csr_D5ACSMRptCntOverride_LSB  0
#define csr_D5ACSMRptCntOverride_MASK 0xffu
#endif
