set_min_delay 10 -rise -fall_from * -to port* -rise_to clk1 -fall_to adder1 -ignore_clock_latency -reset_path
