

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Sep 21 12:39:05 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.954|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2727037|  3895165|  2727037|  3895165|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |                     |      Latency      |    Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |- Row_Loop           |  2727036|  3895164| 104886 ~ 149814 |          -|          -|    26|    no    |
        | + Col_Loop          |   104884|   149812|   4034 ~ 5762   |          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     4032|     5760|    126 ~ 180    |          -|          -|    32|    no    |
        |   +++ W_Row_Loop    |      123|      177|     41 ~ 59     |          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       39|       57|     13 ~ 19     |          -|          -|     3|    no    |
        +---------------------+---------+---------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 4 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 19 
18 --> 26 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w_sum_0 = alloca float"   --->   Operation 27 'alloca' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.81ns)   --->   "store float 0.000000e+00, float* %w_sum_0" [cnn/conv_1.cpp:9]   --->   Operation 28 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:9]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 30 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln9, %Row_Loop_end ]" [cnn/conv_1.cpp:9]   --->   Operation 31 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln9 = add i10 %phi_mul, 26" [cnn/conv_1.cpp:9]   --->   Operation 32 'add' 'add_ln9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln9 = icmp eq i5 %r_0, -6" [cnn/conv_1.cpp:9]   --->   Operation 33 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:9]   --->   Operation 35 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %7, label %Row_Loop_begin" [cnn/conv_1.cpp:9]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str23) nounwind" [cnn/conv_1.cpp:10]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str23)" [cnn/conv_1.cpp:10]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.76ns)   --->   "br label %2" [cnn/conv_1.cpp:12]   --->   Operation 39 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:50]   --->   Operation 40 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 41 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %c_0, -6" [cnn/conv_1.cpp:12]   --->   Operation 42 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 43 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:12]   --->   Operation 44 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Row_Loop_end, label %Col_Loop_begin" [cnn/conv_1.cpp:12]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str124) nounwind" [cnn/conv_1.cpp:13]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str124)" [cnn/conv_1.cpp:13]   --->   Operation 47 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %c_0 to i10" [cnn/conv_1.cpp:39]   --->   Operation 48 'zext' 'zext_ln39' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln39 = add i10 %phi_mul, %zext_ln39" [cnn/conv_1.cpp:39]   --->   Operation 49 'add' 'add_ln39' <Predicate = (!icmp_ln12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_12 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln39, i5 0)" [cnn/conv_1.cpp:15]   --->   Operation 50 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i15 %tmp_12 to i16" [cnn/conv_1.cpp:15]   --->   Operation 51 'zext' 'zext_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "br label %3" [cnn/conv_1.cpp:15]   --->   Operation 52 'br' <Predicate = (!icmp_ln12)> <Delay = 1.76>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str23, i32 %tmp)" [cnn/conv_1.cpp:49]   --->   Operation 53 'specregionend' 'empty_47' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_1.cpp:9]   --->   Operation 54 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 55 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.42ns)   --->   "%icmp_ln15 = icmp eq i6 %f_0, -32" [cnn/conv_1.cpp:15]   --->   Operation 56 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 57 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [cnn/conv_1.cpp:15]   --->   Operation 58 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %Col_Loop_end, label %Filter1_Loop_begin" [cnn/conv_1.cpp:15]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %f_0 to i64" [cnn/conv_1.cpp:31]   --->   Operation 60 'zext' 'zext_ln31' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln39_13 = zext i6 %f_0 to i16" [cnn/conv_1.cpp:39]   --->   Operation 61 'zext' 'zext_ln39_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.94ns)   --->   "%add_ln39_6 = add i16 %zext_ln15, %zext_ln39_13" [cnn/conv_1.cpp:39]   --->   Operation 62 'add' 'add_ln39_6' <Predicate = (!icmp_ln15)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln39_14 = zext i16 %add_ln39_6 to i64" [cnn/conv_1.cpp:39]   --->   Operation 63 'zext' 'zext_ln39_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln39_14" [cnn/conv_1.cpp:39]   --->   Operation 64 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln31" [cnn/conv_1.cpp:35]   --->   Operation 65 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:35]   --->   Operation 66 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str124, i32 %tmp_5)" [cnn/conv_1.cpp:48]   --->   Operation 67 'specregionend' 'empty_46' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_1.cpp:12]   --->   Operation 68 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str225) nounwind" [cnn/conv_1.cpp:16]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str225)" [cnn/conv_1.cpp:16]   --->   Operation 70 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln39_12 = zext i6 %f_0 to i10" [cnn/conv_1.cpp:39]   --->   Operation 71 'zext' 'zext_ln39_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:35]   --->   Operation 72 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 73 [1/1] (1.76ns)   --->   "br label %4" [cnn/conv_1.cpp:19]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.51>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 74 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %wr_0 to i5" [cnn/conv_1.cpp:19]   --->   Operation 75 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.95ns)   --->   "%icmp_ln19 = icmp eq i2 %wr_0, -1" [cnn/conv_1.cpp:19]   --->   Operation 76 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 77 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn/conv_1.cpp:19]   --->   Operation 78 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %Filter1_Loop_end, label %W_Row_Loop_begin" [cnn/conv_1.cpp:19]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str326) nounwind" [cnn/conv_1.cpp:20]   --->   Operation 80 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str326)" [cnn/conv_1.cpp:20]   --->   Operation 81 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn/conv_1.cpp:31]   --->   Operation 82 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i4 %tmp_11 to i5" [cnn/conv_1.cpp:31]   --->   Operation 83 'zext' 'zext_ln31_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.73ns)   --->   "%sub_ln31 = sub i5 %zext_ln31_10, %zext_ln19" [cnn/conv_1.cpp:31]   --->   Operation 84 'sub' 'sub_ln31' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln31 = add i5 %zext_ln19, %r_0" [cnn/conv_1.cpp:31]   --->   Operation 85 'add' 'add_ln31' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln31, i5 0)" [cnn/conv_1.cpp:31]   --->   Operation 86 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i10 %tmp_13 to i11" [cnn/conv_1.cpp:31]   --->   Operation 87 'zext' 'zext_ln31_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln31, i2 0)" [cnn/conv_1.cpp:31]   --->   Operation 88 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln31_12 = zext i7 %tmp_14 to i11" [cnn/conv_1.cpp:31]   --->   Operation 89 'zext' 'zext_ln31_12' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.73ns)   --->   "%sub_ln31_1 = sub i11 %zext_ln31_11, %zext_ln31_12" [cnn/conv_1.cpp:31]   --->   Operation 90 'sub' 'sub_ln31_1' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.95ns)   --->   "%icmp_ln33 = icmp eq i2 %wr_0, -2" [cnn/conv_1.cpp:33]   --->   Operation 91 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln19)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.76ns)   --->   "br label %._crit_edge.0" [cnn/conv_1.cpp:22]   --->   Operation 92 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str225, i32 %tmp_6)" [cnn/conv_1.cpp:47]   --->   Operation 93 'specregionend' 'empty_45' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %3" [cnn/conv_1.cpp:15]   --->   Operation 94 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.76>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %._crit_edge.0.backedge ]"   --->   Operation 95 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %wc_0 to i5" [cnn/conv_1.cpp:22]   --->   Operation 96 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.95ns)   --->   "%icmp_ln22 = icmp eq i2 %wc_0, -1" [cnn/conv_1.cpp:22]   --->   Operation 97 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 98 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn/conv_1.cpp:22]   --->   Operation 99 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %W_Row_Loop_end, label %5" [cnn/conv_1.cpp:22]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln31_13 = zext i2 %wc_0 to i5" [cnn/conv_1.cpp:31]   --->   Operation 101 'zext' 'zext_ln31_13' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (1.78ns)   --->   "%add_ln31_7 = add i5 %zext_ln31_13, %sub_ln31" [cnn/conv_1.cpp:31]   --->   Operation 102 'add' 'add_ln31_7' <Predicate = (!icmp_ln22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_36_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln31_7, i5 0)" [cnn/conv_1.cpp:31]   --->   Operation 103 'bitconcatenate' 'tmp_36_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.73ns)   --->   "%add_ln31_8 = add i10 %zext_ln39_12, %tmp_36_cast" [cnn/conv_1.cpp:31]   --->   Operation 104 'add' 'add_ln31_8' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln31_14 = zext i10 %add_ln31_8 to i64" [cnn/conv_1.cpp:31]   --->   Operation 105 'zext' 'zext_ln31_14' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln31_14" [cnn/conv_1.cpp:31]   --->   Operation 106 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.78ns)   --->   "%add_ln31_2 = add i5 %c_0, %zext_ln22" [cnn/conv_1.cpp:31]   --->   Operation 107 'add' 'add_ln31_2' <Predicate = (!icmp_ln22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln31_15 = zext i5 %add_ln31_2 to i11" [cnn/conv_1.cpp:31]   --->   Operation 108 'zext' 'zext_ln31_15' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.63ns)   --->   "%add_ln31_9 = add i11 %zext_ln31_15, %sub_ln31_1" [cnn/conv_1.cpp:31]   --->   Operation 109 'add' 'add_ln31_9' <Predicate = (!icmp_ln22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i11 %add_ln31_9 to i64" [cnn/conv_1.cpp:31]   --->   Operation 110 'sext' 'sext_ln31' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [784 x float]* %input_0, i64 0, i64 %sext_ln31" [cnn/conv_1.cpp:31]   --->   Operation 111 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.95ns)   --->   "%icmp_ln33_3 = icmp eq i2 %wc_0, -2" [cnn/conv_1.cpp:33]   --->   Operation 112 'icmp' 'icmp_ln33_3' <Predicate = (!icmp_ln22)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27 = or i2 %wc_0, %wr_0" [cnn/conv_1.cpp:27]   --->   Operation 113 'or' 'or_ln27' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln27 = icmp eq i2 %or_ln27, 0" [cnn/conv_1.cpp:27]   --->   Operation 114 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln22)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [cnn/conv_1.cpp:31]   --->   Operation 115 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_7 : Operation 116 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:31]   --->   Operation 116 'load' 'input_0_load' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln33 = and i1 %icmp_ln33, %icmp_ln33_3" [cnn/conv_1.cpp:33]   --->   Operation 117 'and' 'and_ln33' <Predicate = (!icmp_ln22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str326, i32 %tmp_7)" [cnn/conv_1.cpp:45]   --->   Operation 118 'specregionend' 'empty_44' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "br label %4" [cnn/conv_1.cpp:19]   --->   Operation 119 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 120 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [cnn/conv_1.cpp:31]   --->   Operation 120 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_8 : Operation 121 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:31]   --->   Operation 121 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 122 [4/4] (5.70ns)   --->   "%tmp1 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:31]   --->   Operation 122 'fmul' 'tmp1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 123 [3/4] (5.70ns)   --->   "%tmp1 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:31]   --->   Operation 123 'fmul' 'tmp1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 124 [2/4] (5.70ns)   --->   "%tmp1 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:31]   --->   Operation 124 'fmul' 'tmp1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 125 [1/4] (5.70ns)   --->   "%tmp1 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:31]   --->   Operation 125 'fmul' 'tmp1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.95>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%w_sum_0_load = load float* %w_sum_0" [cnn/conv_1.cpp:27]   --->   Operation 126 'load' 'w_sum_0_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.69ns)   --->   "%select_ln27 = select i1 %icmp_ln27, float 0.000000e+00, float %w_sum_0_load" [cnn/conv_1.cpp:27]   --->   Operation 127 'select' 'select_ln27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 128 [5/5] (7.25ns)   --->   "%w_sum_s = fadd float %select_ln27, %tmp1" [cnn/conv_1.cpp:31]   --->   Operation 128 'fadd' 'w_sum_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 129 [4/5] (7.25ns)   --->   "%w_sum_s = fadd float %select_ln27, %tmp1" [cnn/conv_1.cpp:31]   --->   Operation 129 'fadd' 'w_sum_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 130 [3/5] (7.25ns)   --->   "%w_sum_s = fadd float %select_ln27, %tmp1" [cnn/conv_1.cpp:31]   --->   Operation 130 'fadd' 'w_sum_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 131 [2/5] (7.25ns)   --->   "%w_sum_s = fadd float %select_ln27, %tmp1" [cnn/conv_1.cpp:31]   --->   Operation 131 'fadd' 'w_sum_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str427) nounwind" [cnn/conv_1.cpp:23]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/5] (7.25ns)   --->   "%w_sum_s = fadd float %select_ln27, %tmp1" [cnn/conv_1.cpp:31]   --->   Operation 133 'fadd' 'w_sum_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %and_ln33, label %6, label %.._crit_edge.0.backedge_crit_edge" [cnn/conv_1.cpp:33]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.81>
ST_18 : Operation 135 [1/1] (1.81ns)   --->   "store float %w_sum_s, float* %w_sum_0" [cnn/conv_1.cpp:33]   --->   Operation 135 'store' <Predicate = true> <Delay = 1.81>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge.0.backedge" [cnn/conv_1.cpp:33]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 137 [5/5] (7.25ns)   --->   "%w_sum_9 = fadd float %w_sum_s, %conv_1_bias_load" [cnn/conv_1.cpp:35]   --->   Operation 137 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 138 [4/5] (7.25ns)   --->   "%w_sum_9 = fadd float %w_sum_s, %conv_1_bias_load" [cnn/conv_1.cpp:35]   --->   Operation 138 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.25>
ST_21 : Operation 139 [3/5] (7.25ns)   --->   "%w_sum_9 = fadd float %w_sum_s, %conv_1_bias_load" [cnn/conv_1.cpp:35]   --->   Operation 139 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.25>
ST_22 : Operation 140 [2/5] (7.25ns)   --->   "%w_sum_9 = fadd float %w_sum_s, %conv_1_bias_load" [cnn/conv_1.cpp:35]   --->   Operation 140 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.25>
ST_23 : Operation 141 [1/5] (7.25ns)   --->   "%w_sum_9 = fadd float %w_sum_s, %conv_1_bias_load" [cnn/conv_1.cpp:35]   --->   Operation 141 'fadd' 'w_sum_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 5.43>
ST_24 : Operation 142 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %w_sum_9, 0.000000e+00" [cnn/conv_1.cpp:38]   --->   Operation 142 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [1/1] (1.81ns)   --->   "store float %w_sum_9, float* %w_sum_0" [cnn/conv_1.cpp:42]   --->   Operation 143 'store' <Predicate = true> <Delay = 1.81>

State 25 <SV = 23> <Delay = 6.40>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast float %w_sum_9 to i32" [cnn/conv_1.cpp:38]   --->   Operation 144 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln38, i32 23, i32 30)" [cnn/conv_1.cpp:38]   --->   Operation 145 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38 to i23" [cnn/conv_1.cpp:38]   --->   Operation 146 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp ne i8 %tmp_s, -1" [cnn/conv_1.cpp:38]   --->   Operation 147 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 148 [1/1] (2.44ns)   --->   "%icmp_ln38_2 = icmp eq i23 %trunc_ln38, 0" [cnn/conv_1.cpp:38]   --->   Operation 148 'icmp' 'icmp_ln38_2' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%or_ln38 = or i1 %icmp_ln38_2, %icmp_ln38" [cnn/conv_1.cpp:38]   --->   Operation 149 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 150 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %w_sum_9, 0.000000e+00" [cnn/conv_1.cpp:38]   --->   Operation 150 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%and_ln38 = and i1 %or_ln38, %tmp_8" [cnn/conv_1.cpp:38]   --->   Operation 151 'and' 'and_ln38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 152 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %and_ln38, float %w_sum_9, float 0.000000e+00" [cnn/conv_1.cpp:38]   --->   Operation 152 'select' 'select_ln38' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 24> <Delay = 3.25>
ST_26 : Operation 153 [1/1] (3.25ns)   --->   "store float %select_ln38, float* %conv_out_addr, align 4" [cnn/conv_1.cpp:39]   --->   Operation 153 'store' <Predicate = (and_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "br label %._crit_edge.0.backedge" [cnn/conv_1.cpp:42]   --->   Operation 154 'br' <Predicate = (and_ln33)> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge.0"   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.81ns
The critical path consists of the following:
	'alloca' operation ('w_sum_0') [5]  (0 ns)
	'store' operation ('store_ln9', cnn/conv_1.cpp:9) of constant 0 on local variable 'w_sum_0' [6]  (1.81 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', cnn/conv_1.cpp:9) [9]  (0 ns)
	'add' operation ('r', cnn/conv_1.cpp:9) [14]  (1.78 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', cnn/conv_1.cpp:12) [21]  (0 ns)
	'add' operation ('c', cnn/conv_1.cpp:12) [24]  (1.78 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', cnn/conv_1.cpp:15) [35]  (0 ns)
	'getelementptr' operation ('conv_1_bias_addr', cnn/conv_1.cpp:35) [49]  (0 ns)
	'load' operation ('conv_1_bias_load', cnn/conv_1.cpp:35) on array 'conv_1_bias' [50]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load', cnn/conv_1.cpp:35) on array 'conv_1_bias' [50]  (3.25 ns)

 <State 6>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr') with incoming values : ('wr', cnn/conv_1.cpp:19) [53]  (0 ns)
	'add' operation ('add_ln31', cnn/conv_1.cpp:31) [65]  (1.78 ns)
	'sub' operation ('sub_ln31_1', cnn/conv_1.cpp:31) [70]  (1.73 ns)

 <State 7>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc') with incoming values : ('wc', cnn/conv_1.cpp:22) [74]  (0 ns)
	'add' operation ('add_ln31_7', cnn/conv_1.cpp:31) [84]  (1.78 ns)
	'add' operation ('add_ln31_8', cnn/conv_1.cpp:31) [86]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add', cnn/conv_1.cpp:31) [88]  (0 ns)
	'load' operation ('conv_1_weights_0_loa', cnn/conv_1.cpp:31) on array 'conv_1_weights_0' [98]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa', cnn/conv_1.cpp:31) on array 'conv_1_weights_0' [98]  (3.25 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp1', cnn/conv_1.cpp:31) [100]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp1', cnn/conv_1.cpp:31) [100]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp1', cnn/conv_1.cpp:31) [100]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp1', cnn/conv_1.cpp:31) [100]  (5.7 ns)

 <State 13>: 7.95ns
The critical path consists of the following:
	'load' operation ('w_sum_0_load', cnn/conv_1.cpp:27) on local variable 'w_sum_0' [81]  (0 ns)
	'select' operation ('select_ln27', cnn/conv_1.cpp:27) [97]  (0.698 ns)
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:31) [101]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:31) [101]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:31) [101]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:31) [101]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:31) [101]  (7.26 ns)

 <State 18>: 1.81ns
The critical path consists of the following:
	'store' operation ('store_ln33', cnn/conv_1.cpp:33) of variable 'w_sum_s', cnn/conv_1.cpp:31 on local variable 'w_sum_0' [105]  (1.81 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', cnn/conv_1.cpp:35) [108]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', cnn/conv_1.cpp:35) [108]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', cnn/conv_1.cpp:35) [108]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', cnn/conv_1.cpp:35) [108]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', cnn/conv_1.cpp:35) [108]  (7.26 ns)

 <State 24>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', cnn/conv_1.cpp:38) [115]  (5.43 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', cnn/conv_1.cpp:38) [115]  (5.43 ns)
	'and' operation ('and_ln38', cnn/conv_1.cpp:38) [116]  (0 ns)
	'select' operation ('select_ln38', cnn/conv_1.cpp:38) [117]  (0.978 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln39', cnn/conv_1.cpp:39) of variable 'select_ln38', cnn/conv_1.cpp:38 on array 'conv_out' [118]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
