
*** Running vivado
    with args -log design_1_i2c_master_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_i2c_master_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_i2c_master_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/campbellrobert/Desktop/final/ip_repo/myAXIip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/campbellrobert/Desktop/final/Block Design'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/campbellrobert/Desktop/final/test/test.ip_user_files/bd/test_1/ip/test_1_test_0_0/sim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_i2c_master_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_i2c_master_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12812 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 822.473 ; gain = 178.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_i2c_master_0_0' [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_i2c_master_0_0/synth/design_1_i2c_master_0_0.vhd:73]
	Parameter input_clk bound to: 100000000 - type: integer 
	Parameter bus_clk bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/Users/campbellrobert/Desktop/final/temp_sensor/temp_sensor.srcs/sources_1/new/i2c_master.vhd:39' bound to instance 'U0' of component 'i2c_master' [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_i2c_master_0_0/synth/design_1_i2c_master_0_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/Users/campbellrobert/Desktop/final/temp_sensor/temp_sensor.srcs/sources_1/new/i2c_master.vhd:62]
	Parameter input_clk bound to: 100000000 - type: integer 
	Parameter bus_clk bound to: 20000 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_scl' to cell 'IOBUF' [C:/Users/campbellrobert/Desktop/final/temp_sensor/temp_sensor.srcs/sources_1/new/i2c_master.vhd:353]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_sda' to cell 'IOBUF' [C:/Users/campbellrobert/Desktop/final/temp_sensor/temp_sensor.srcs/sources_1/new/i2c_master.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (1#1) [C:/Users/campbellrobert/Desktop/final/temp_sensor/temp_sensor.srcs/sources_1/new/i2c_master.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_i2c_master_0_0' (2#1) [c:/Users/campbellrobert/Desktop/final/test2/test2.srcs/sources_1/bd/design_1/ip/design_1_i2c_master_0_0/synth/design_1_i2c_master_0_0.vhd:73]
WARNING: [Synth 8-3331] design i2c_master has unconnected port data_done
WARNING: [Synth 8-3331] design i2c_master has unconnected port ena
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 889.484 ; gain = 245.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 889.484 ; gain = 245.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 889.484 ; gain = 245.496
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 985.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 986.008 ; gain = 0.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 986.008 ; gain = 342.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 986.008 ; gain = 342.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 986.008 ; gain = 342.020
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-5546] ROM "samp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "bit_cnt" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "data_tx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "busy" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "data_ready" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                 0000000000000001 |                            00000
                  start1 |                 0000000000000010 |                            00001
                command1 |                 0000000000000100 |                            00010
                slv_ack1 |                 0000000000001000 |                            00011
                      wr |                 0000000000010000 |                            00100
                  start2 |                 0000000000100000 |                            00110
                command2 |                 0000000001000000 |                            00111
                slv_ack3 |                 0000000010000000 |                            01000
                     rd1 |                 0000000100000000 |                            01001
               mstr_ack1 |                 0000001000000000 |                            01010
                     rd2 |                 0000010000000000 |                            01011
               mstr_ack2 |                 0000100000000000 |                            01100
                     rd3 |                 0001000000000000 |                            01101
               mstr_ack3 |                 0010000000000000 |                            01110
                    stop |                 0100000000000000 |                            01111
                    hold |                 1000000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 986.008 ; gain = 342.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_i2c_master_0_0 has port debug[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2c_master_0_0 has port debug[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2c_master_0_0 has port debug[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2c_master_0_0 has port debug[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2c_master_0_0 has port debug[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2c_master_0_0 has port debug[2] driven by constant 0
WARNING: [Synth 8-3331] design design_1_i2c_master_0_0 has unconnected port data_done
WARNING: [Synth 8-3331] design design_1_i2c_master_0_0 has unconnected port ena
INFO: [Synth 8-3886] merging instance 'U0/data_tx_reg[7]' (FDE) to 'U0/data_tx_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/data_tx_reg[6]' (FDE) to 'U0/data_tx_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/data_tx_reg[5]' (FDE) to 'U0/data_tx_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/data_tx_reg[4]' (FDE) to 'U0/data_tx_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/data_tx_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/data_tx_reg[2]' (FDE) to 'U0/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_tx_reg[1]' (FDE) to 'U0/data_tx_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/data_tx_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 986.008 ; gain = 342.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 986.008 ; gain = 342.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 986.008 ; gain = 342.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 993.082 ; gain = 349.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 998.867 ; gain = 354.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 998.867 ; gain = 354.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 998.867 ; gain = 354.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 998.867 ; gain = 354.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 998.867 ; gain = 354.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 998.867 ; gain = 354.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     3|
|3     |LUT2   |     9|
|4     |LUT3   |     4|
|5     |LUT4   |    15|
|6     |LUT5   |    19|
|7     |LUT6   |    24|
|8     |FDCE   |    25|
|9     |FDPE   |     6|
|10    |FDRE   |    58|
|11    |IOBUF  |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   168|
|2     |  U0     |i2c_master |   168|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 998.867 ; gain = 354.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 998.867 ; gain = 258.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 998.867 ; gain = 354.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1018.328 ; gain = 617.801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/design_1_i2c_master_0_0_synth_1/design_1_i2c_master_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/campbellrobert/Desktop/final/test2/test2.runs/design_1_i2c_master_0_0_synth_1/design_1_i2c_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_i2c_master_0_0_utilization_synth.rpt -pb design_1_i2c_master_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 15:26:40 2020...
