# compile vhdl design source files
vhdl xil_defaultlib  "../../../project3207.srcs/sources_1/imports/Lab_2_VHDL/ALU.vhd"
vhdl xil_defaultlib  "../../../project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd"
vhdl xil_defaultlib  "../../../project3207.srcs/sources_1/imports/Lab_2_VHDL/CondLogic.vhd"
vhdl xil_defaultlib  "../../../project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd"
vhdl xil_defaultlib  "../../../project3207.srcs/sources_1/imports/Lab_2_VHDL/Extend.vhd"
vhdl xil_defaultlib  "../../../project3207.srcs/sources_1/imports/Lab_2_VHDL/ProgramCounter.vhd"
vhdl xil_defaultlib  "../../../project3207.srcs/sources_1/imports/Lab_2_VHDL/RegFile.vhd"
vhdl xil_defaultlib  "../../../project3207.srcs/sources_1/imports/Lab_2_VHDL/Shifter.vhd"
vhdl xil_defaultlib  "../../../project3207.srcs/sources_1/imports/Lab_2_VHDL/TOP.vhd"
vhdl xil_defaultlib  "../../../project3207.srcs/sources_1/imports/Lab_2_VHDL/uart.vhd"
vhdl xil_defaultlib  "../../../project3207.srcs/sim_1/imports/Lab_2_VHDL/test_top.vhd"

# Do not sort compile order
nosort
