
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015982                       # Number of seconds simulated
sim_ticks                                 15982106500                       # Number of ticks simulated
final_tick                                15982106500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  57510                       # Simulator instruction rate (inst/s)
host_op_rate                                    99771                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               20058691                       # Simulator tick rate (ticks/s)
host_mem_usage                                2040136                       # Number of bytes of host memory used
host_seconds                                   796.77                       # Real time elapsed on the host
sim_insts                                    45822181                       # Number of instructions simulated
sim_ops                                      79494247                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      9948480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9948480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0       993216                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         993216                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       155445                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             155445                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        15519                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             15519                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    622476142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            622476142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     62145500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            62145500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    684621642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           684621642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     155445                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     15519                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   155445                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   15519                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               9948096                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                 992000                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                9948480                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys              993216                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9686                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9489                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9653                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9311                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9143                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9388                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9160                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9333                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9277                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9498                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            9941                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10347                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10879                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10651                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9929                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9754                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0              961                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              923                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              943                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              911                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              888                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              940                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              803                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              821                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              882                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              912                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1036                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1150                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1217                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1156                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             976                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15             981                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15981010500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               155445                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               15519                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  76168                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  39827                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  20810                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10445                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4999                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2094                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    793                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    223                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     58                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   249                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   304                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   657                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   910                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                   958                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                   963                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                   961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                   956                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                   963                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                   951                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                   959                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                   953                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                   956                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                   955                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                   949                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                   942                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                   945                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                   942                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        96034                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   113.908324                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    88.003246                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   123.681828                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        69251     72.11%     72.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        17062     17.77%     89.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4081      4.25%     94.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2444      2.54%     96.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1505      1.57%     98.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1122      1.17%     99.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          192      0.20%     99.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          170      0.18%     99.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          207      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        96034                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples          933                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    166.585209                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    58.229500                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2169.693381                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095          932     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          933                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          933                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.613076                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.588830                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.912079                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             632     67.74%     67.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              36      3.86%     71.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             259     27.76%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               6      0.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          933                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4496587000                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7411068250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 777195000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28928.31                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47678.31                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      622.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       62.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   622.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    62.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.35                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.86                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     12.80                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   71615                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3280                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                46.07                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               21.14                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     93475.88                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   43.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               319100880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               169590960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              536663820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              37531800                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1254480240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1420822470                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            32548320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5317034100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      297303360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       103422480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9489181350                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           593.737800                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12778269250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     20338000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    530978000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    345600500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    773985250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2651544500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11659660250                       # Time in different power states
system.mem_ctrls0_1.actEnergy               366653280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               194858070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              573170640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              43378200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1256324160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1520268090                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            33415200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5228099850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      280344000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       111232215                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9608087895                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           601.177779                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12558341750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     22299500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    531782000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    365193500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    729833000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2868077750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11464920750                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      9923904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9923904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1       984960                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         984960                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       155061                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             155061                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        15390                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             15390                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    620938423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            620938423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     61628922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            61628922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    682567345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           682567345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     155061                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     15390                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   155061                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   15390                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               9923392                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                 983488                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9923904                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys              984960                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9599                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9408                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9620                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9315                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9393                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9153                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9351                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9448                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9904                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10325                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10662                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9911                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9754                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              929                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              874                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              937                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              915                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              875                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              939                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              801                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              854                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              920                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              908                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1030                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1112                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1176                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1162                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14             968                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15             967                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15981506000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               155061                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               15390                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  75791                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  39689                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  20950                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10641                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4913                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   2034                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    726                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    237                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     56                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   277                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   328                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   657                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   889                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                   941                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                   950                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                   954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                   954                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                   948                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                   945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                   950                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                   944                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                   950                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                   934                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                   927                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                   937                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                   938                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                   925                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        95782                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   113.869913                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    87.890421                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   124.237944                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        69198     72.25%     72.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        16874     17.62%     89.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4047      4.23%     94.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2420      2.53%     96.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1525      1.59%     98.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1131      1.18%     99.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          192      0.20%     99.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          184      0.19%     99.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          211      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        95782                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples          921                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    168.337676                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    57.938794                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2132.878607                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047          919     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          921                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          921                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.685125                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.658787                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.951364                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             593     64.39%     64.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              36      3.91%     68.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             284     30.84%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               5      0.54%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               3      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          921                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4476150250                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7383394000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 775265000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28868.52                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47618.52                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      620.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       61.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   620.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    61.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.33                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     12.89                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   71312                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3324                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                45.99                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               21.60                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     93760.12                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   43.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               317972760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               169002735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              535278660                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              37187280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1253250960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1410808140                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            32750400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5330889090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      294390720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       101409255                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9483566910                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           593.386505                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12801314000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     20362250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    530452000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    344363500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    766778750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2629569000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11690581000                       # Time in different power states
system.mem_ctrls1_1.actEnergy               365925000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               194489955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              571799760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              43028460                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1256938800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1511862870                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            33858720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5244881790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      268736160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       114847185                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9606593460                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           601.084273                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12577963250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     23229250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    532084000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    376171000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    699788250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2848672500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11502161500                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      9936832                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           9936832                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2       990400                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total         990400                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       155263                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             155263                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        15475                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             15475                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    621747327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            621747327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     61969303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            61969303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    683716630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           683716630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     155263                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     15475                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   155263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   15475                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               9936512                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                 988928                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                9936832                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys              990400                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9600                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9382                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9638                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9248                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9147                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9347                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9178                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9356                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9305                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9449                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            9925                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10311                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10863                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10737                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10004                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9768                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0              948                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              855                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2              965                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3              895                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              900                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              927                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              793                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              826                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              925                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9              903                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1015                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1109                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1211                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1204                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1010                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15             966                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15981155500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               155263                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               15475                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  75550                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  39157                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  20963                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10829                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   5138                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   2318                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    916                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    257                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     89                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     28                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    11                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   248                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   308                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   643                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   913                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                   946                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                   958                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                   958                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                   959                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                   952                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                   957                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                   945                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                   947                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                   947                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                   951                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                   954                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                   950                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                   940                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                   946                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    32                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        96036                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   113.756675                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    87.857246                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   123.859931                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        69439     72.31%     72.31% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        16967     17.67%     89.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3983      4.15%     94.12% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2462      2.56%     96.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1462      1.52%     98.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1160      1.21%     99.41% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          192      0.20%     99.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          146      0.15%     99.77% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          225      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        96036                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples          929                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    167.105490                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    58.143800                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2118.912595                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047          927     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total          929                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples          929                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.632939                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.606915                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.947906                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             626     67.38%     67.38% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              37      3.98%     71.37% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             251     27.02%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              12      1.29%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               2      0.22%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total          929                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4582429500                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7493517000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 776290000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29514.93                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               48264.93                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      621.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       61.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   621.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    61.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.34                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.86                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     12.89                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   71333                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3335                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                45.94                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               21.55                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     93600.46                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   43.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               317722860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               168869910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              534757440                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              37108980                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1256324160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1415905080                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            32987040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5319228030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      304503360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       100663125                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9488763315                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           593.711644                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12789927500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     21854000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    531854000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    331662750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    792948000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2638157750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11665630000                       # Time in different power states
system.mem_ctrls2_1.actEnergy               368017020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               195586710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              573784680                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              43550460                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1254480240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1516485570                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            33174240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5239385850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      265314720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       116885325                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9607333635                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           601.130585                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12569199250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     22994750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    531032000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    387795500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    690781250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2858844250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11490658750                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      9938496                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           9938496                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3       987712                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total         987712                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       155289                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             155289                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        15433                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             15433                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    621851444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            621851444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     61801115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            61801115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    683652559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           683652559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     155289                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     15433                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   155289                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   15433                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               9937984                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                 986624                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                9938496                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys              987712                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             9658                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9403                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9642                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9251                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9109                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9327                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9137                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9312                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9312                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9493                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9926                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10344                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10823                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10708                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10032                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9804                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0              947                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              857                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2              954                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3              891                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              889                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              936                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              772                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              819                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8              942                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9              898                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1025                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1113                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1176                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1205                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1010                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15             982                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15981314000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               155289                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               15433                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  76562                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  39556                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  20854                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  10387                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4898                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   2016                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    716                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    220                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     55                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      9                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   243                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   285                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   652                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   897                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                   936                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                   961                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                   961                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                   959                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                   961                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                   955                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                   956                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                   948                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                   949                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                   951                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                   946                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                   945                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                   943                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                   939                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    20                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        96158                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   113.605691                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    87.814290                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   123.706366                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        69447     72.22%     72.22% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        17064     17.75%     89.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4041      4.20%     94.17% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2386      2.48%     96.65% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1495      1.55%     98.21% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1162      1.21%     99.41% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          183      0.19%     99.60% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          170      0.18%     99.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          210      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        96158                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples          929                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    167.143165                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    58.345270                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2116.912352                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047          927     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-4095            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total          929                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples          929                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.594187                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.569643                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.919150                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             645     69.43%     69.43% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              25      2.69%     72.12% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             253     27.23%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               3      0.32%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               3      0.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total          929                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4319610750                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7231129500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 776405000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    27818.03                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               46568.03                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      621.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       61.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   621.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    61.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.34                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.86                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.06                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   71244                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3290                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                45.88                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               21.32                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     93610.16                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   43.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               317837100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               168930630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              534350460                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              36879300                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1256324160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1404806040                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            33054240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5325503160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      308194560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       100765410                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9487228800                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           593.615629                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12813346000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     21370000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    531752000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    332694750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    802395500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2614879750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11679014500                       # Time in different power states
system.mem_ctrls3_1.actEnergy               368766720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               195988980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              574355880                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              43592220                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1255709520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1517089200                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            33453600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5215091310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      290621760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       113187495                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9608058285                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           601.175927                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12564758250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     22545250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    531570000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    374151500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    756595750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2859813500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11437430500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                109                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       31754784                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3776447                       # Number of instructions committed
system.cpu00.committedOps                     6481082                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             6409111                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu00.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       513227                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    6409111                       # number of integer instructions
system.cpu00.num_fp_insts                       72526                       # number of float instructions
system.cpu00.num_int_register_reads          12779994                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5502608                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3467859                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2775527                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1556449                       # number of memory refs
system.cpu00.num_load_insts                   1147811                       # Number of load instructions
system.cpu00.num_store_insts                   408638                       # Number of store instructions
system.cpu00.num_idle_cycles             208056.826596                       # Number of idle cycles
system.cpu00.num_busy_cycles             31546727.173404                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.993448                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.006552                       # Percentage of idle cycles
system.cpu00.Branches                          584095                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22453      0.35%      0.35% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4796526     74.01%     74.35% # Class of executed instruction
system.cpu00.op_class::IntMult                  16820      0.26%     74.61% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36978      0.57%     75.18% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51856      0.80%     75.98% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     75.98% # Class of executed instruction
system.cpu00.op_class::MemRead                1132776     17.48%     93.46% # Class of executed instruction
system.cpu00.op_class::MemWrite                406809      6.28%     99.74% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15035      0.23%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6481082                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                115                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       29372878                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3501633                       # Number of instructions committed
system.cpu01.committedOps                     6045014                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5973000                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu01.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       480951                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5973000                       # number of integer instructions
system.cpu01.num_fp_insts                       72572                       # number of float instructions
system.cpu01.num_int_register_reads          11924015                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          5131017                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3290573                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2613934                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1394654                       # number of memory refs
system.cpu01.num_load_insts                   1018270                       # Number of load instructions
system.cpu01.num_store_insts                   376384                       # Number of store instructions
system.cpu01.num_idle_cycles             2381255.777081                       # Number of idle cycles
system.cpu01.num_busy_cycles             26991622.222919                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.918930                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.081070                       # Percentage of idle cycles
system.cpu01.Branches                          551840                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4522197     74.81%     75.18% # Class of executed instruction
system.cpu01.op_class::IntMult                  16826      0.28%     75.46% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36985      0.61%     76.07% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51892      0.86%     76.93% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     76.93% # Class of executed instruction
system.cpu01.op_class::MemRead                1003231     16.60%     93.52% # Class of executed instruction
system.cpu01.op_class::MemWrite                374555      6.20%     99.72% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  6045014                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                 97                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       24582765                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3163774                       # Number of instructions committed
system.cpu02.committedOps                     5507584                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5435699                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu02.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       441113                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5435699                       # number of integer instructions
system.cpu02.num_fp_insts                       72434                       # number of float instructions
system.cpu02.num_int_register_reads          10869089                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4673490                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3070715                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2415489                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1196424                       # number of memory refs
system.cpu02.num_load_insts                    859839                       # Number of load instructions
system.cpu02.num_store_insts                   336585                       # Number of store instructions
system.cpu02.num_idle_cycles             5676861.231701                       # Number of idle cycles
system.cpu02.num_busy_cycles             18905903.768299                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.769071                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.230929                       # Percentage of idle cycles
system.cpu02.Branches                          511832                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4183165     75.95%     76.36% # Class of executed instruction
system.cpu02.op_class::IntMult                  16808      0.31%     76.67% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36964      0.67%     77.34% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51784      0.94%     78.28% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     78.28% # Class of executed instruction
system.cpu02.op_class::MemRead                 844812     15.34%     93.62% # Class of executed instruction
system.cpu02.op_class::MemWrite                334756      6.08%     99.69% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15027      0.27%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5507584                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                115                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29566461                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3690595                       # Number of instructions committed
system.cpu03.committedOps                     6328064                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             6256050                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu03.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       499768                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    6256050                       # number of integer instructions
system.cpu03.num_fp_insts                       72572                       # number of float instructions
system.cpu03.num_int_register_reads          12490265                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5376431                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3394088                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2707980                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1508027                       # number of memory refs
system.cpu03.num_load_insts                   1112867                       # Number of load instructions
system.cpu03.num_store_insts                   395160                       # Number of store instructions
system.cpu03.num_idle_cycles             2217887.893888                       # Number of idle cycles
system.cpu03.num_busy_cycles             27348573.106112                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.924986                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.075014                       # Percentage of idle cycles
system.cpu03.Branches                          570700                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22460      0.35%      0.35% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4691874     74.14%     74.50% # Class of executed instruction
system.cpu03.op_class::IntMult                  16826      0.27%     74.76% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36985      0.58%     75.35% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51892      0.82%     76.17% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.17% # Class of executed instruction
system.cpu03.op_class::MemRead                1097828     17.35%     93.52% # Class of executed instruction
system.cpu03.op_class::MemWrite                393331      6.22%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6328064                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 97                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       22077837                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2992817                       # Number of instructions committed
system.cpu04.committedOps                     5236993                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5165108                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu04.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       421185                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5165108                       # number of integer instructions
system.cpu04.num_fp_insts                       72434                       # number of float instructions
system.cpu04.num_int_register_reads          10337473                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4442739                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2961074                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2315885                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1095842                       # number of memory refs
system.cpu04.num_load_insts                    779125                       # Number of load instructions
system.cpu04.num_store_insts                   316717                       # Number of store instructions
system.cpu04.num_idle_cycles             6828567.869924                       # Number of idle cycles
system.cpu04.num_busy_cycles             15249269.130076                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.690705                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.309295                       # Percentage of idle cycles
system.cpu04.Branches                          491854                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4013162     76.63%     77.06% # Class of executed instruction
system.cpu04.op_class::IntMult                  16802      0.32%     77.38% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.71%     78.09% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51784      0.99%     79.07% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     79.07% # Class of executed instruction
system.cpu04.op_class::MemRead                 764098     14.59%     93.67% # Class of executed instruction
system.cpu04.op_class::MemWrite                314888      6.01%     99.68% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5236993                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                109                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       27038904                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3332044                       # Number of instructions committed
system.cpu05.committedOps                     5774936                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5702965                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu05.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       460879                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5702965                       # number of integer instructions
system.cpu05.num_fp_insts                       72526                       # number of float instructions
system.cpu05.num_int_register_reads          11394101                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4901160                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3179938                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2513801                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1295098                       # number of memory refs
system.cpu05.num_load_insts                    938795                       # Number of load instructions
system.cpu05.num_store_insts                   356303                       # Number of store instructions
system.cpu05.num_idle_cycles             4166376.856113                       # Number of idle cycles
system.cpu05.num_busy_cycles             22872527.143887                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.845912                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.154088                       # Percentage of idle cycles
system.cpu05.Branches                          531732                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4351731     75.36%     75.74% # Class of executed instruction
system.cpu05.op_class::IntMult                  16820      0.29%     76.04% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36978      0.64%     76.68% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51856      0.90%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     77.57% # Class of executed instruction
system.cpu05.op_class::MemRead                 923760     16.00%     93.57% # Class of executed instruction
system.cpu05.op_class::MemWrite                354474      6.14%     99.71% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5774936                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                127                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       31964213                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   4062912                       # Number of instructions committed
system.cpu06.committedOps                     6920151                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             6848051                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu06.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       543671                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    6848051                       # number of integer instructions
system.cpu06.num_fp_insts                       72664                       # number of float instructions
system.cpu06.num_int_register_reads          13652386                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5880560                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3636049                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2927008                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1726682                       # number of memory refs
system.cpu06.num_load_insts                   1287635                       # Number of load instructions
system.cpu06.num_store_insts                   439047                       # Number of store instructions
system.cpu06.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu06.num_busy_cycles             31964212.998000                       # Number of busy cycles
system.cpu06.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu06.Branches                          614707                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22474      0.32%      0.32% # Class of executed instruction
system.cpu06.op_class::IntAlu                 5065194     73.19%     73.52% # Class of executed instruction
system.cpu06.op_class::IntMult                  16838      0.24%     73.76% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36999      0.53%     74.30% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51964      0.75%     75.05% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     75.05% # Class of executed instruction
system.cpu06.op_class::MemRead                1272588     18.39%     93.44% # Class of executed instruction
system.cpu06.op_class::MemWrite                437218      6.32%     99.76% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6920151                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12115621                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664737                       # Number of instructions committed
system.cpu07.committedOps                     4697541                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625656                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378910                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625656                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9289937                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987835                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728597                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104443                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905211                       # number of memory refs
system.cpu07.num_load_insts                    630838                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7523351.757943                       # Number of idle cycles
system.cpu07.num_busy_cycles             4592269.242057                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.379037                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.620963                       # Percentage of idle cycles
system.cpu07.Branches                          449650                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664341     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615811     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697541                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                103                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       27001457                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3331195                       # Number of instructions committed
system.cpu08.committedOps                     5773461                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5701533                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu08.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       460779                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5701533                       # number of integer instructions
system.cpu08.num_fp_insts                       72480                       # number of float instructions
system.cpu08.num_int_register_reads          11391149                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4899960                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3179133                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2513560                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1294763                       # number of memory refs
system.cpu08.num_load_insts                    938536                       # Number of load instructions
system.cpu08.num_store_insts                   356227                       # Number of store instructions
system.cpu08.num_idle_cycles             4192239.701979                       # Number of idle cycles
system.cpu08.num_busy_cycles             22809217.298021                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.844740                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.155260                       # Percentage of idle cycles
system.cpu08.Branches                          531565                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4350647     75.36%     75.74% # Class of executed instruction
system.cpu08.op_class::IntMult                  16814      0.29%     76.04% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36971      0.64%     76.68% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51820      0.90%     77.57% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     77.57% # Class of executed instruction
system.cpu08.op_class::MemRead                 923505     16.00%     93.57% # Class of executed instruction
system.cpu08.op_class::MemWrite                354398      6.14%     99.71% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5773461                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19459335                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2820134                       # Number of instructions committed
system.cpu09.committedOps                     4963930                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4892045                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       401109                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4892045                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9800546                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4209828                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2850686                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2215445                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      994024                       # number of memory refs
system.cpu09.num_load_insts                    697443                       # Number of load instructions
system.cpu09.num_store_insts                   296581                       # Number of store instructions
system.cpu09.num_idle_cycles             7612782.775532                       # Number of idle cycles
system.cpu09.num_busy_cycles             11846552.224468                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.608785                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.391215                       # Percentage of idle cycles
system.cpu09.Branches                          471838                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3841917     77.40%     77.85% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.74%     78.93% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::MemRead                 682416     13.75%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294752      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4963930                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       19404241                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2817894                       # Number of instructions committed
system.cpu10.committedOps                     4960070                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4888185                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       400785                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4888185                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads           9793234                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4206616                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2848890                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2213853                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      992784                       # number of memory refs
system.cpu10.num_load_insts                    696499                       # Number of load instructions
system.cpu10.num_store_insts                   296285                       # Number of store instructions
system.cpu10.num_idle_cycles             7624674.621734                       # Number of idle cycles
system.cpu10.num_busy_cycles             11779566.378266                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.607061                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.392939                       # Percentage of idle cycles
system.cpu10.Branches                          471486                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3839297     77.40%     77.86% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::MemRead                 681472     13.74%     93.72% # Class of executed instruction
system.cpu10.op_class::MemWrite                294456      5.94%     99.66% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4960070                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                103                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       24633748                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3171536                       # Number of instructions committed
system.cpu11.committedOps                     5520352                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5448424                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu11.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       442089                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5448424                       # number of integer instructions
system.cpu11.num_fp_insts                       72480                       # number of float instructions
system.cpu11.num_int_register_reads          10894022                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4684231                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3076336                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2420114                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1200789                       # number of memory refs
system.cpu11.num_load_insts                    863248                       # Number of load instructions
system.cpu11.num_store_insts                   337541                       # Number of store instructions
system.cpu11.num_idle_cycles             5649343.769884                       # Number of idle cycles
system.cpu11.num_busy_cycles             18984404.230116                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.770666                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.229334                       # Percentage of idle cycles
system.cpu11.Branches                          512871                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4191512     75.93%     76.33% # Class of executed instruction
system.cpu11.op_class::IntMult                  16814      0.30%     76.64% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36971      0.67%     77.31% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51820      0.94%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     78.25% # Class of executed instruction
system.cpu11.op_class::MemRead                 848217     15.37%     93.61% # Class of executed instruction
system.cpu11.op_class::MemWrite                335712      6.08%     99.69% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5520352                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                109                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       29396289                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3499878                       # Number of instructions committed
system.cpu12.committedOps                     6042063                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5970092                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu12.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       480737                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5970092                       # number of integer instructions
system.cpu12.num_fp_insts                       72526                       # number of float instructions
system.cpu12.num_int_register_reads          11918237                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5128569                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3289132                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2613141                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1393815                       # number of memory refs
system.cpu12.num_load_insts                   1017603                       # Number of load instructions
system.cpu12.num_store_insts                   376212                       # Number of store instructions
system.cpu12.num_idle_cycles             2361623.484617                       # Number of idle cycles
system.cpu12.num_busy_cycles             27034665.515383                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.919663                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.080337                       # Percentage of idle cycles
system.cpu12.Branches                          551541                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4520141     74.81%     75.18% # Class of executed instruction
system.cpu12.op_class::IntMult                  16820      0.28%     75.46% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36978      0.61%     76.07% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51856      0.86%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     76.93% # Class of executed instruction
system.cpu12.op_class::MemRead                1002568     16.59%     93.52% # Class of executed instruction
system.cpu12.op_class::MemWrite                374383      6.20%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6042063                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       22123640                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   2996585                       # Number of instructions committed
system.cpu13.committedOps                     5243006                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5171121                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       421634                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5171121                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads          10349149                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4447854                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2963564                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2318089                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1098000                       # number of memory refs
system.cpu13.num_load_insts                    780875                       # Number of load instructions
system.cpu13.num_store_insts                   317125                       # Number of store instructions
system.cpu13.num_idle_cycles             6811032.528045                       # Number of idle cycles
system.cpu13.num_busy_cycles             15312607.471955                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.692138                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.307862                       # Percentage of idle cycles
system.cpu13.Branches                          492344                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4017017     76.62%     77.04% # Class of executed instruction
system.cpu13.op_class::IntMult                  16802      0.32%     77.37% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.71%     78.07% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      0.99%     79.06% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     79.06% # Class of executed instruction
system.cpu13.op_class::MemRead                 765848     14.61%     93.66% # Class of executed instruction
system.cpu13.op_class::MemWrite                315296      6.01%     99.68% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5243006                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4669759                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15982106500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4311825                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              544854                       # Transaction distribution
system.piobus.trans_dist::ReadResp             544854                       # Transaction distribution
system.piobus.trans_dist::WriteReq                458                       # Transaction distribution
system.piobus.trans_dist::WriteResp               458                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       137702                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       137702                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       105230                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       105230                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        65874                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        65874                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       124090                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       124090                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        45918                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        45918                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        85340                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        85340                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       167662                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       167662                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3714                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3714                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        85390                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        85390                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25902                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25902                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        25550                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        25550                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        66696                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        66696                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       105148                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       105148                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        46408                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        46408                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1090624                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       550808                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       550808                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       420920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       420920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       263496                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       263496                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       496360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       496360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       183672                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       183672                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       341360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       341360                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       670648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       670648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       341560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       341560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       103608                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       103608                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       102200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       102200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       266784                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       266784                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       420592                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       420592                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       185632                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       185632                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4362496                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           441029500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           315573500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          151386500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          117870000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           72926500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.5                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          135011000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          50847500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          95446500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         178999500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3691000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          95252500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28728500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          28262500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          74464000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         117804000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          51560500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.3                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4719914                       # delay histogram for all message
system.ruby.delayHist::mean                 13.424774                       # delay histogram for all message
system.ruby.delayHist::gmean                11.922329                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.106936                       # delay histogram for all message
system.ruby.delayHist                    |      626298     13.27%     13.27% |     3102223     65.73%     79.00% |      380020      8.05%     87.05% |      424171      8.99%     96.03% |      187075      3.96%    100.00% |         127      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4719914                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78007989                      
system.ruby.outstanding_req_hist_seqr::mean     1.000128                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000089                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011311                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    77998007     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78007989                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78007989                      
system.ruby.latency_hist_seqr::mean          3.374483                      
system.ruby.latency_hist_seqr::gmean         1.494904                      
system.ruby.latency_hist_seqr::stdev        18.416277                      
system.ruby.latency_hist_seqr            |    77977430     99.96%     99.96% |       19417      0.02%     99.99% |       10490      0.01%    100.00% |         468      0.00%    100.00% |         178      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78007989                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77192030                      
system.ruby.hit_latency_hist_seqr::mean      1.769355                      
system.ruby.hit_latency_hist_seqr::gmean     1.426919                      
system.ruby.hit_latency_hist_seqr::stdev     1.310022                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57395998     74.35%     74.35% |           0      0.00%     74.35% |           0      0.00%     74.35% |    19796032     25.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77192030                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       815959                      
system.ruby.miss_latency_hist_seqr::mean   155.224068                      
system.ruby.miss_latency_hist_seqr::gmean   122.155814                      
system.ruby.miss_latency_hist_seqr::stdev    94.658377                      
system.ruby.miss_latency_hist_seqr       |      785400     96.25%     96.25% |       19417      2.38%     98.63% |       10490      1.29%     99.92% |         468      0.06%     99.98% |         178      0.02%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       815959                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1402045                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        86266                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1488311                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4970484                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2531                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4973015                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1273025                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        69727                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1342752                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4631261                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         2517                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4633778                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits       951151                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        29571                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       980722                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3789262                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1667                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3790929                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1117648                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        50506                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1168154                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4224422                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1690                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4226112                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1272057                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        69897                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1341954                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4629234                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         2540                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4631774                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1034982                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        40527                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1075509                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4008305                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         2503                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4010808                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1114210                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        49990                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1164200                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4214687                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1673                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4216360                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1367116                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        79579                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1446695                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4848859                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1734                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4850593                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1033621                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        39975                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1073596                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4004561                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1674                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4006235                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1193314                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        59827                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1253141                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4422045                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1725                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4423770                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1542023                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses       101541                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1643564                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      5309067                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1713                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      5310780                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884752                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19315                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904067                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581348                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583013                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1193017                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        59764                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1252781                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4421157                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1717                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4422874                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       951931                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29855                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       981786                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3791424                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         2492                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3793916                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11760                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        38980                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        50740                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        11955                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        38802                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        50757                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        11797                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        38910                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        50707                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12702                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        38921                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        51623                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        12133                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        39052                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        51185                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12179                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        39121                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        51300                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        16280                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        39094                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        55374                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11200                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        38921                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        50121                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        11738                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        38765                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        50503                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        11718                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        38891                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        50609                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11756                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        38720                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        50476                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11347                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        38935                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        50282                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11484                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        38940                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        50424                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11760                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        38999                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        50759                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11767                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        39111                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        50878                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11558                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        38663                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        50221                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2375285                      
system.ruby.network.routers00.buffer_writes      2375285                      
system.ruby.network.routers00.sw_input_arbiter_activity      2391934                      
system.ruby.network.routers00.sw_output_arbiter_activity      2375285                      
system.ruby.network.routers00.crossbar_activity      2375285                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2846920                      
system.ruby.network.routers01.buffer_writes      2846920                      
system.ruby.network.routers01.sw_input_arbiter_activity      2872451                      
system.ruby.network.routers01.sw_output_arbiter_activity      2846920                      
system.ruby.network.routers01.crossbar_activity      2846920                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2668498                      
system.ruby.network.routers02.buffer_writes      2668498                      
system.ruby.network.routers02.sw_input_arbiter_activity      2692029                      
system.ruby.network.routers02.sw_output_arbiter_activity      2668498                      
system.ruby.network.routers02.crossbar_activity      2668498                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2299186                      
system.ruby.network.routers03.buffer_writes      2299186                      
system.ruby.network.routers03.sw_input_arbiter_activity      2315112                      
system.ruby.network.routers03.sw_output_arbiter_activity      2299186                      
system.ruby.network.routers03.crossbar_activity      2299186                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3749676                      
system.ruby.network.routers04.buffer_writes      3749676                      
system.ruby.network.routers04.sw_input_arbiter_activity      3790675                      
system.ruby.network.routers04.sw_output_arbiter_activity      3749676                      
system.ruby.network.routers04.crossbar_activity      3749676                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2901811                      
system.ruby.network.routers05.buffer_writes      2901811                      
system.ruby.network.routers05.sw_input_arbiter_activity      2941581                      
system.ruby.network.routers05.sw_output_arbiter_activity      2901811                      
system.ruby.network.routers05.crossbar_activity      2901811                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2429445                      
system.ruby.network.routers06.buffer_writes      2429445                      
system.ruby.network.routers06.sw_input_arbiter_activity      2444956                      
system.ruby.network.routers06.sw_output_arbiter_activity      2429445                      
system.ruby.network.routers06.crossbar_activity      2429445                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      3155753                      
system.ruby.network.routers07.buffer_writes      3155753                      
system.ruby.network.routers07.sw_input_arbiter_activity      3216536                      
system.ruby.network.routers07.sw_output_arbiter_activity      3155753                      
system.ruby.network.routers07.crossbar_activity      3155753                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3307388                      
system.ruby.network.routers08.buffer_writes      3307388                      
system.ruby.network.routers08.sw_input_arbiter_activity      3347320                      
system.ruby.network.routers08.sw_output_arbiter_activity      3307388                      
system.ruby.network.routers08.crossbar_activity      3307388                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      2910912                      
system.ruby.network.routers09.buffer_writes      2910912                      
system.ruby.network.routers09.sw_input_arbiter_activity      2936826                      
system.ruby.network.routers09.sw_output_arbiter_activity      2910912                      
system.ruby.network.routers09.crossbar_activity      2910912                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3116702                      
system.ruby.network.routers10.buffer_writes      3116702                      
system.ruby.network.routers10.sw_input_arbiter_activity      3147097                      
system.ruby.network.routers10.sw_output_arbiter_activity      3116702                      
system.ruby.network.routers10.crossbar_activity      3116702                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3063553                      
system.ruby.network.routers11.buffer_writes      3063553                      
system.ruby.network.routers11.sw_input_arbiter_activity      3093435                      
system.ruby.network.routers11.sw_output_arbiter_activity      3063553                      
system.ruby.network.routers11.crossbar_activity      3063553                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2994981                      
system.ruby.network.routers12.buffer_writes      2994981                      
system.ruby.network.routers12.sw_input_arbiter_activity      3048919                      
system.ruby.network.routers12.sw_output_arbiter_activity      2994981                      
system.ruby.network.routers12.crossbar_activity      2994981                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2566197                      
system.ruby.network.routers13.buffer_writes      2566197                      
system.ruby.network.routers13.sw_input_arbiter_activity      2586817                      
system.ruby.network.routers13.sw_output_arbiter_activity      2566197                      
system.ruby.network.routers13.crossbar_activity      2566197                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3378530                      
system.ruby.network.routers14.buffer_writes      3378530                      
system.ruby.network.routers14.sw_input_arbiter_activity      3424855                      
system.ruby.network.routers14.sw_output_arbiter_activity      3378530                      
system.ruby.network.routers14.crossbar_activity      3378530                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      3482908                      
system.ruby.network.routers15.buffer_writes      3482908                      
system.ruby.network.routers15.sw_input_arbiter_activity      3526313                      
system.ruby.network.routers15.sw_output_arbiter_activity      3482908                      
system.ruby.network.routers15.crossbar_activity      3482908                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2207224     40.46%     40.46% |     2448299     44.88%     85.34% |      800009     14.66%    100.00%
system.ruby.network.packets_received::total      5455532                      
system.ruby.network.packets_injected     |     2207224     40.46%     40.46% |     2448299     44.88%     85.34% |      800009     14.66%    100.00%
system.ruby.network.packets_injected::total      5455532                      
system.ruby.network.packet_network_latency |    31959082                       |    29123591                       |     7512570                      
system.ruby.network.packet_queueing_latency |     5184686                       |     2777166                       |      800009                      
system.ruby.network.memory_received      |      621058     84.43%     84.43% |      114560     15.57%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       735618                      
system.ruby.network.memory_network_latency |     4755579                       |     1254272                       |           0                      
system.ruby.network.memory_queueing_latency |     1242131                       |      229120                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.479311                       |   11.895439                       |    9.390607                      
system.ruby.network.average_packet_vqueue_latency |    2.348962                       |    1.134325                       |           1                      
system.ruby.network.average_packet_network_latency    12.573520                      
system.ruby.network.average_packet_queueing_latency     1.606051                      
system.ruby.network.average_packet_latency    14.179571                      
system.ruby.network.average_memory_network_latency     8.169799                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.169819                      
system.ruby.network.flits_received       |     4648764     33.45%     33.45% |     8449027     60.79%     94.24% |      800009      5.76%    100.00%
system.ruby.network.flits_received::total     13897800                      
system.ruby.network.flits_injected       |     4648764     33.45%     33.45% |     8449027     60.79%     94.24% |      800009      5.76%    100.00%
system.ruby.network.flits_injected::total     13897800                      
system.ruby.network.flit_network_latency |    73471948                       |    89973894                       |     7512570                      
system.ruby.network.flit_queueing_latency |    10067790                       |     9820450                       |      800009                      
system.ruby.network.average_flit_vnet_latency |   15.804620                       |   10.649024                       |    9.390607                      
system.ruby.network.average_flit_vqueue_latency |    2.165692                       |    1.162317                       |           1                      
system.ruby.network.average_flit_network_latency    12.301113                      
system.ruby.network.average_flit_queueing_latency     1.488599                      
system.ruby.network.average_flit_latency    13.789712                      
system.ruby.network.ext_in_link_utilization     13897800                      
system.ruby.network.ext_out_link_utilization     13897800                      
system.ruby.network.int_link_utilization     33349945                      
system.ruby.network.avg_link_utilization     1.912938                      
system.ruby.network.avg_vc_load          |    0.446590     23.35%     23.35% |    0.137369      7.18%     30.53% |    0.046226      2.42%     32.94% |    0.034210      1.79%     34.73% |    0.886784     46.36%     81.09% |    0.112222      5.87%     86.96% |    0.065909      3.45%     90.40% |    0.066703      3.49%     93.89% |    0.097548      5.10%     98.99% |    0.006863      0.36%     99.35% |    0.006258      0.33%     99.67% |    0.006257      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.912938                      
system.ruby.network.average_hops             2.399656                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15982106500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2374209                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.901223                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.551298                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.117312                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      397655     16.75%     16.75% |     1312542     55.28%     72.03% |       53561      2.26%     74.29% |      423252     17.83%     92.12% |      187072      7.88%     99.99% |         127      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2374209                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2333739                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.945416                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.334006                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.611111                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      225583      9.67%      9.67% |      874239     37.46%     47.13% |      906702     38.85%     85.98% |      295847     12.68%     98.66% |       30446      1.30%     99.96% |         874      0.04%    100.00% |          45      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2333739                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         11966                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         8.998663                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.562597                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.733060                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |           0      0.00%      0.00% |         747      6.24%      6.24% |        2313     19.33%     25.57% |        3248     27.14%     52.72% |        2944     24.60%     77.32% |        1838     15.36%     92.68% |         710      5.93%     98.61% |         162      1.35%     99.97% |           4      0.03%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           11966                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11517549                      
system.ruby.LD.latency_hist_seqr::mean      10.100787                      
system.ruby.LD.latency_hist_seqr::gmean      1.807227                      
system.ruby.LD.latency_hist_seqr::stdev     41.105486                      
system.ruby.LD.latency_hist_seqr         |    11495253     99.81%     99.81% |       14405      0.13%     99.93% |        7516      0.07%    100.00% |         329      0.00%    100.00% |          45      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11517549                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10884297                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.753742                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.416661                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.301192                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8149645     74.88%     74.88% |           0      0.00%     74.88% |           0      0.00%     74.88% |     2734652     25.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10884297                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       633252                      
system.ruby.LD.miss_latency_hist_seqr::mean   153.569280                      
system.ruby.LD.miss_latency_hist_seqr::gmean   118.735898                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.454307                      
system.ruby.LD.miss_latency_hist_seqr    |      610956     96.48%     96.48% |       14405      2.27%     98.75% |        7516      1.19%     99.94% |         329      0.05%     99.99% |          45      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       633252                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4892352                      
system.ruby.ST.latency_hist_seqr::mean       6.683571                      
system.ruby.ST.latency_hist_seqr::gmean      1.586852                      
system.ruby.ST.latency_hist_seqr::stdev     32.570489                      
system.ruby.ST.latency_hist_seqr         |     4885106     99.85%     99.85% |        4359      0.09%     99.94% |        2624      0.05%     99.99% |         127      0.00%    100.00% |         131      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4892352                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4739372                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.687838                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.374168                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.261108                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3652732     77.07%     77.07% |           0      0.00%     77.07% |           0      0.00%     77.07% |     1086640     22.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4739372                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       152980                      
system.ruby.ST.miss_latency_hist_seqr::mean   161.453059                      
system.ruby.ST.miss_latency_hist_seqr::gmean   136.992448                      
system.ruby.ST.miss_latency_hist_seqr::stdev    95.655197                      
system.ruby.ST.miss_latency_hist_seqr    |      145734     95.26%     95.26% |        4359      2.85%     98.11% |        2624      1.72%     99.83% |         127      0.08%     99.91% |         131      0.09%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       152980                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     60873957                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.857374                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.441085                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.077505                      
system.ruby.IFETCH.latency_hist_seqr     |    60852927     99.97%     99.97% |       20108      0.03%    100.00% |         481      0.00%    100.00% |         119      0.00%    100.00% |         160      0.00%    100.00% |         149      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     60873957                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     60846116                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.786334                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.438158                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.319348                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    44897668     73.79%     73.79% |           0      0.00%     73.79% |           0      0.00%     73.79% |    15948448     26.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     60846116                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        27841                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   157.115729                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   122.596786                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    91.828653                      
system.ruby.IFETCH.miss_latency_hist_seqr |        6811     24.46%     24.46% |       20108     72.22%     96.69% |         481      1.73%     98.42% |         119      0.43%     98.84% |         160      0.57%     99.42% |         149      0.54%     99.95% |          10      0.04%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        27841                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       724131                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.569045                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.065375                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    10.323274                      
system.ruby.RMW_Read.latency_hist_seqr   |      722546     99.78%     99.78% |        1490      0.21%     99.99% |          40      0.01%     99.99% |          13      0.00%     99.99% |          21      0.00%    100.00% |          20      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       724131                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       722245                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.109209                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.051761                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.561874                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      695953     96.36%     96.36% |           0      0.00%     96.36% |           0      0.00%     96.36% |       26292      3.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       722245                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1886                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   177.663309                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   146.711888                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    98.547712                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         301     15.96%     15.96% |        1490     79.00%     94.96% |          40      2.12%     97.08% |          13      0.69%     97.77% |          21      1.11%     98.89% |          20      1.06%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1886                      
system.ruby.Directory_Controller.Fetch   |      155445     25.03%     25.03% |      155061     24.97%     50.00% |      155263     25.00%     75.00% |      155289     25.00%    100.00%
system.ruby.Directory_Controller.Fetch::total       621058                      
system.ruby.Directory_Controller.Data    |       15519     25.10%     25.10% |       15390     24.90%     50.00% |       15475     25.03%     75.03% |       15433     24.97%    100.00%
system.ruby.Directory_Controller.Data::total        61817                      
system.ruby.Directory_Controller.Memory_Data |      155445     25.03%     25.03% |      155061     24.97%     50.00% |      155263     25.00%     75.00% |      155289     25.00%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       621058                      
system.ruby.Directory_Controller.Memory_Ack |       15519     25.10%     25.10% |       15390     24.90%     50.00% |       15475     25.03%     75.03% |       15433     24.97%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        61817                      
system.ruby.Directory_Controller.CleanReplacement |       13304     25.22%     25.22% |       13094     24.83%     50.05% |       13148     24.93%     74.98% |       13197     25.02%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        52743                      
system.ruby.Directory_Controller.I.Fetch |      155445     25.03%     25.03% |      155061     24.97%     50.00% |      155263     25.00%     75.00% |      155289     25.00%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       621058                      
system.ruby.Directory_Controller.M.Data  |       15519     25.10%     25.10% |       15390     24.90%     50.00% |       15475     25.03%     75.03% |       15433     24.97%    100.00%
system.ruby.Directory_Controller.M.Data::total        61817                      
system.ruby.Directory_Controller.M.CleanReplacement |       13304     25.22%     25.22% |       13094     24.83%     50.05% |       13148     24.93%     74.98% |       13197     25.02%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        52743                      
system.ruby.Directory_Controller.IM.Memory_Data |      155445     25.03%     25.03% |      155061     24.97%     50.00% |      155263     25.00%     75.00% |      155289     25.00%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       621058                      
system.ruby.Directory_Controller.MI.Memory_Ack |       15519     25.10%     25.10% |       15390     24.90%     50.00% |       15475     25.03%     75.03% |       15433     24.97%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        61817                      
system.ruby.L1Cache_Controller.Load      |      998022      8.67%      8.67% |      900915      7.82%     16.49% |      781848      6.79%     23.28% |      976694      8.48%     31.76% |      721041      6.26%     38.02% |        4200      0.04%     38.05% |        4200      0.04%     38.09% |      841354      7.30%     45.39% |     1107875      9.62%     55.01% |      615028      5.34%     60.35% |      841037      7.30%     67.66% |      659435      5.73%     73.38% |      658815      5.72%     79.10% |      784439      6.81%     85.91% |      900304      7.82%     93.73% |      722342      6.27%    100.00%
system.ruby.L1Cache_Controller.Load::total     11517549                      
system.ruby.L1Cache_Controller.Ifetch    |     4973016      8.17%      8.17% |     4633779      7.61%     15.78% |     4216361      6.93%     22.71% |     4850594      7.97%     30.68% |     4006236      6.58%     37.26% |           0      0.00%     37.26% |           0      0.00%     37.26% |     4423771      7.27%     44.52% |     5310781      8.72%     53.25% |     3583014      5.89%     59.13% |     4422875      7.27%     66.40% |     3793917      6.23%     72.63% |     3790930      6.23%     78.86% |     4226113      6.94%     85.80% |     4631775      7.61%     93.41% |     4010809      6.59%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     60873971                      
system.ruby.L1Cache_Controller.Store     |      490289      8.73%      8.73% |      441837      7.87%     16.60% |      382352      6.81%     23.40% |      470001      8.37%     31.77% |      352555      6.28%     38.05% |        4200      0.07%     38.12% |        4200      0.07%     38.20% |      411787      7.33%     45.53% |      535689      9.54%     55.07% |      289039      5.15%     60.21% |      411744      7.33%     67.55% |      322351      5.74%     73.29% |      321907      5.73%     79.02% |      383715      6.83%     85.85% |      441650      7.86%     93.71% |      353167      6.29%    100.00%
system.ruby.L1Cache_Controller.Store::total      5616483                      
system.ruby.L1Cache_Controller.Inv       |         495      4.85%      4.85% |         521      5.11%      9.96% |         550      5.39%     15.35% |         522      5.12%     20.47% |         690      6.77%     27.24% |         179      1.76%     28.99% |         230      2.26%     31.25% |         536      5.26%     36.50% |         595      5.83%     42.34% |        1296     12.71%     55.04% |         712      6.98%     62.03% |         869      8.52%     70.55% |         840      8.24%     78.78% |         696      6.82%     85.61% |         679      6.66%     92.26% |         789      7.74%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10199                      
system.ruby.L1Cache_Controller.L1_Replacement |       87221     11.01%     11.01% |       70693      8.92%     19.93% |       50114      6.32%     26.25% |       79751     10.06%     36.32% |       40100      5.06%     41.38% |           0      0.00%     41.38% |           0      0.00%     41.38% |       60004      7.57%     48.95% |      101679     12.83%     61.78% |       19444      2.45%     64.23% |       59924      7.56%     71.80% |       30802      3.89%     75.68% |       29696      3.75%     79.43% |       50649      6.39%     85.82% |       70851      8.94%     94.76% |       41487      5.24%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       792415                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.96%      2.96% |          52      2.96%      5.92% |          50      2.85%      8.77% |          52      2.96%     11.73% |          44      2.51%     14.24% |         525     29.90%     44.13% |         525     29.90%     74.03% |          52      2.96%     76.99% |          44      2.51%     79.50% |          52      2.96%     82.46% |          50      2.85%     85.31% |          52      2.96%     88.27% |          52      2.96%     91.23% |          52      2.96%     94.19% |          50      2.85%     97.04% |          52      2.96%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1756                      
system.ruby.L1Cache_Controller.Data      |          26      7.45%      7.45% |          25      7.16%     14.61% |          25      7.16%     21.78% |          26      7.45%     29.23% |          21      6.02%     35.24% |           0      0.00%     35.24% |           0      0.00%     35.24% |          26      7.45%     42.69% |          22      6.30%     49.00% |          26      7.45%     56.45% |          25      7.16%     63.61% |          26      7.45%     71.06% |          26      7.45%     78.51% |          25      7.16%     85.67% |          25      7.16%     92.84% |          25      7.16%    100.00%
system.ruby.L1Cache_Controller.Data::total          349                      
system.ruby.L1Cache_Controller.Data_Exclusive |       73611     11.66%     11.66% |       56953      9.02%     20.68% |       37051      5.87%     26.55% |       76035     12.04%     38.59% |       26454      4.19%     42.78% |          22      0.00%     42.78% |           0      0.00%     42.78% |       47291      7.49%     50.27% |       97950     15.51%     65.78% |       15884      2.52%     68.30% |       47087      7.46%     75.76% |       15829      2.51%     78.26% |       15656      2.48%     80.74% |       37568      5.95%     86.69% |       56955      9.02%     95.71% |       27075      4.29%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       631421                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.27%      4.27% |          75      4.27%      8.54% |          75      4.27%     12.81% |          75      4.27%     17.08% |          75      4.27%     21.36% |         342     19.48%     40.83% |         364     20.73%     61.56% |          75      4.27%     65.83% |          75      4.27%     70.10% |          75      4.27%     74.37% |          75      4.27%     78.64% |          75      4.27%     82.92% |          75      4.27%     87.19% |          75      4.27%     91.46% |          75      4.27%     95.73% |          75      4.27%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1756                      
system.ruby.L1Cache_Controller.Data_all_Acks |       15084      8.30%      8.30% |       15190      8.36%     16.66% |       14511      7.99%     24.65% |        5176      2.85%     27.49% |       15098      8.31%     35.80% |         175      0.10%     35.90% |         175      0.10%     35.99% |       14159      7.79%     43.79% |        5206      2.86%     46.65% |        4994      2.75%     49.40% |       14293      7.87%     57.26% |       16416      9.03%     66.30% |       15480      8.52%     74.82% |       14527      7.99%     82.81% |       15381      8.46%     91.28% |       15854      8.72%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       181719                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           2      0.28%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |           2      0.28%      0.97% |         350     48.75%     49.72% |         350     48.75%     98.47% |           1      0.14%     98.61% |           1      0.14%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           1      0.14%     99.16% |           1      0.14%     99.30% |           2      0.28%     99.58% |           1      0.14%     99.72% |           2      0.28%    100.00%
system.ruby.L1Cache_Controller.Ack::total          718                      
system.ruby.L1Cache_Controller.Ack_all   |          27      2.54%      2.54% |          26      2.45%      4.99% |          26      2.45%      7.43% |          27      2.54%      9.97% |          22      2.07%     12.04% |         350     32.93%     44.97% |         350     32.93%     77.89% |          27      2.54%     80.43% |          23      2.16%     82.60% |          27      2.54%     85.14% |          26      2.45%     87.58% |          27      2.54%     90.12% |          27      2.54%     92.66% |          26      2.45%     95.11% |          26      2.45%     97.55% |          26      2.45%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1063                      
system.ruby.L1Cache_Controller.WB_Ack    |       85113     11.05%     11.05% |       68574      8.90%     19.95% |       48822      6.34%     26.29% |       78435     10.18%     36.48% |       38830      5.04%     41.52% |           0      0.00%     41.52% |           0      0.00%     41.52% |       58674      7.62%     49.14% |      100401     13.04%     62.17% |       18169      2.36%     64.53% |       58613      7.61%     72.14% |       28702      3.73%     75.87% |       28418      3.69%     79.56% |       49353      6.41%     85.96% |       68729      8.92%     94.89% |       39374      5.11%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       770207                      
system.ruby.L1Cache_Controller.NP.Load   |       73689     11.64%     11.64% |       57031      9.01%     20.65% |       37146      5.87%     26.52% |       76113     12.03%     38.55% |       26532      4.19%     42.74% |         182      0.03%     42.77% |         182      0.03%     42.80% |       47369      7.48%     50.28% |       98027     15.49%     65.77% |       15962      2.52%     68.30% |       47165      7.45%     75.75% |       15907      2.51%     78.26% |       15734      2.49%     80.75% |       37646      5.95%     86.70% |       57050      9.01%     95.71% |       27153      4.29%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       632888                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2491      9.03%      9.03% |        2502      9.07%     18.11% |        1661      6.02%     24.13% |        1708      6.19%     30.33% |        1661      6.02%     36.35% |           0      0.00%     36.35% |           0      0.00%     36.35% |        1711      6.21%     42.56% |        1670      6.06%     48.62% |        1665      6.04%     54.66% |        1695      6.15%     60.80% |        2483      9.01%     69.81% |        1661      6.02%     75.83% |        1677      6.08%     81.92% |        2490      9.03%     90.95% |        2496      9.05%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        27571                      
system.ruby.L1Cache_Controller.NP.Store  |       12576      8.16%      8.16% |       12695      8.24%     16.39% |       12843      8.33%     24.72% |        3465      2.25%     26.97% |       13442      8.72%     35.69% |         175      0.11%     35.81% |         175      0.11%     35.92% |       12457      8.08%     44.00% |        3513      2.28%     46.28% |        3352      2.17%     48.45% |       12598      8.17%     56.63% |       13947      9.05%     65.67% |       13836      8.98%     74.65% |       12859      8.34%     82.99% |       12846      8.33%     91.32% |       13373      8.68%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       154152                      
system.ruby.L1Cache_Controller.NP.Inv    |         343      4.79%      4.79% |         392      5.47%     10.26% |         430      6.00%     16.26% |         379      5.29%     21.54% |         522      7.28%     28.83% |           0      0.00%     28.83% |           0      0.00%     28.83% |         454      6.33%     35.16% |         432      6.03%     41.19% |         709      9.89%     51.08% |         536      7.48%     58.56% |         660      9.21%     67.77% |         606      8.46%     76.22% |         568      7.93%     84.15% |         502      7.00%     91.15% |         634      8.85%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7167                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          40     14.81%     14.81% |          15      5.56%     20.37% |          12      4.44%     24.81% |          26      9.63%     34.44% |          13      4.81%     39.26% |           0      0.00%     39.26% |           0      0.00%     39.26% |          14      5.19%     44.44% |          43     15.93%     60.37% |           0      0.00%     60.37% |          22      8.15%     68.52% |           9      3.33%     71.85% |           6      2.22%     74.07% |          13      4.81%     78.89% |          50     18.52%     97.41% |           7      2.59%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          270                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          43     12.50%     12.50% |          34      9.88%     22.38% |          20      5.81%     28.20% |          31      9.01%     37.21% |          18      5.23%     42.44% |           0      0.00%     42.44% |           0      0.00%     42.44% |          13      3.78%     46.22% |          46     13.37%     59.59% |           0      0.00%     59.59% |          41     11.92%     71.51% |           4      1.16%     72.67% |           2      0.58%     73.26% |          24      6.98%     80.23% |          50     14.53%     94.77% |          18      5.23%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          344                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.54%      3.54% |         522      3.54%      7.07% |         505      3.42%     10.49% |         522      3.54%     14.03% |         522      3.54%     17.56% |        3654     24.75%     42.32% |        3836     25.98%     68.30% |         522      3.54%     71.83% |         521      3.53%     75.36% |         522      3.54%     78.90% |         522      3.54%     82.44% |         522      3.54%     85.97% |         522      3.54%     89.51% |         522      3.54%     93.04% |         505      3.42%     96.46% |         522      3.54%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14763                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4970484      8.17%      8.17% |     4631261      7.61%     15.78% |     4214687      6.93%     22.71% |     4848859      7.97%     30.68% |     4004561      6.58%     37.26% |           0      0.00%     37.26% |           0      0.00%     37.26% |     4422045      7.27%     44.53% |     5309067      8.73%     53.25% |     3581348      5.89%     59.14% |     4421157      7.27%     66.40% |     3791424      6.23%     72.63% |     3789262      6.23%     78.86% |     4224422      6.94%     85.80% |     4629234      7.61%     93.41% |     4008305      6.59%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     60846116                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         152      5.77%      5.77% |         129      4.90%     10.66% |         120      4.55%     15.22% |         143      5.43%     20.65% |         165      6.26%     26.91% |         179      6.79%     33.70% |         230      8.73%     42.43% |          82      3.11%     45.54% |         163      6.19%     51.73% |         277     10.51%     62.24% |         176      6.68%     68.92% |         182      6.91%     75.83% |         180      6.83%     82.66% |         128      4.86%     87.51% |         177      6.72%     94.23% |         152      5.77%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2635                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2065      9.44%      9.44% |        2085      9.54%     18.98% |        1272      5.82%     24.80% |        1285      5.88%     30.68% |        1252      5.73%     36.40% |           0      0.00%     36.40% |           0      0.00%     36.40% |        1317      6.02%     42.43% |        1232      5.63%     48.06% |        1275      5.83%     53.89% |        1270      5.81%     59.70% |        2096      9.59%     69.29% |        1276      5.84%     75.12% |        1272      5.82%     80.94% |        2072      9.48%     90.42% |        2095      9.58%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        21864                      
system.ruby.L1Cache_Controller.E.Load    |      270989      6.92%      6.92% |      267337      6.82%     13.74% |      271594      6.93%     20.67% |      287681      7.34%     28.01% |      291045      7.43%     35.44% |         182      0.00%     35.44% |           0      0.00%     35.44% |      289723      7.39%     42.84% |      287897      7.35%     50.19% |      283710      7.24%     57.43% |      284522      7.26%     64.69% |      290319      7.41%     72.10% |      266998      6.81%     78.91% |      277917      7.09%     86.00% |      279968      7.14%     93.15% |      268498      6.85%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3918380                      
system.ruby.L1Cache_Controller.E.Store   |       61726     13.16%     13.16% |       45306      9.66%     22.82% |       25538      5.45%     28.27% |       64507     13.76%     42.02% |       14985      3.20%     45.22% |           0      0.00%     45.22% |           0      0.00%     45.22% |       35658      7.60%     52.82% |       86210     18.38%     71.21% |        4375      0.93%     72.14% |       35538      7.58%     79.72% |        4327      0.92%     80.64% |        4328      0.92%     81.56% |       25962      5.54%     87.10% |       45171      9.63%     96.73% |       15326      3.27%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       468957                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3      3.30%      3.30% |           0      0.00%      3.30% |           0      0.00%      3.30% |           0      0.00%      3.30% |           0      0.00%      3.30% |          69     75.82%     79.12% |           0      0.00%     79.12% |           7      7.69%     86.81% |          11     12.09%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           1      1.10%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           91                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11700      7.32%      7.32% |       11458      7.17%     14.49% |       11324      7.09%     21.58% |       11337      7.09%     28.67% |       11281      7.06%     35.73% |           0      0.00%     35.73% |           0      0.00%     35.73% |       11443      7.16%     42.89% |       11552      7.23%     50.12% |       11322      7.08%     57.20% |       11363      7.11%     64.31% |       11317      7.08%     71.39% |       11140      6.97%     78.36% |       11418      7.14%     85.50% |       11599      7.26%     92.76% |       11568      7.24%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       159822                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.M.Load    |      652822      9.39%      9.39% |      576025      8.29%     17.68% |      472603      6.80%     24.48% |      612378      8.81%     33.29% |      402942      5.80%     39.08% |           0      0.00%     39.08% |           0      0.00%     39.08% |      503740      7.25%     46.33% |      721430     10.38%     56.71% |      314834      4.53%     61.24% |      508828      7.32%     68.56% |      352687      5.07%     73.63% |      375561      5.40%     79.04% |      468354      6.74%     85.77% |      562781      8.10%     93.87% |      426169      6.13%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      6951154                      
system.ruby.L1Cache_Controller.M.Store   |      415986      8.33%      8.33% |      383835      7.69%     16.02% |      343970      6.89%     22.91% |      402028      8.05%     30.96% |      324127      6.49%     37.45% |        3675      0.07%     37.53% |        3675      0.07%     37.60% |      363671      7.28%     44.89% |      445965      8.93%     53.82% |      281311      5.63%     59.45% |      363607      7.28%     66.73% |      304076      6.09%     72.83% |      303742      6.08%     78.91% |      344893      6.91%     85.82% |      383632      7.68%     93.50% |      324467      6.50%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      4992660                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         241     78.76%     78.76% |           0      0.00%     78.76% |          20      6.54%     85.29% |          43     14.05%     99.35% |           0      0.00%     99.35% |           0      0.00%     99.35% |           2      0.65%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          306                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       73413     12.03%     12.03% |       57116      9.36%     21.38% |       37498      6.14%     27.53% |       67098     10.99%     38.52% |       27549      4.51%     43.03% |           0      0.00%     43.03% |           0      0.00%     43.03% |       47231      7.74%     50.77% |       88849     14.56%     65.33% |        6847      1.12%     66.45% |       47250      7.74%     74.19% |       17385      2.85%     77.04% |       17278      2.83%     79.87% |       37935      6.21%     86.08% |       57130      9.36%     95.44% |       27806      4.56%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       610385                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.96%      2.96% |          52      2.96%      5.92% |          50      2.85%      8.77% |          52      2.96%     11.73% |          44      2.51%     14.24% |         525     29.90%     44.13% |         525     29.90%     74.03% |          52      2.96%     76.99% |          44      2.51%     79.50% |          52      2.96%     82.46% |          50      2.85%     85.31% |          52      2.96%     88.27% |          52      2.96%     91.23% |          52      2.96%     94.19% |          50      2.85%     97.04% |          52      2.96%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1756                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       73611     11.66%     11.66% |       56953      9.02%     20.68% |       37051      5.87%     26.55% |       76035     12.04%     38.59% |       26454      4.19%     42.78% |          22      0.00%     42.78% |           0      0.00%     42.78% |       47291      7.49%     50.27% |       97950     15.51%     65.78% |       15884      2.52%     68.30% |       47087      7.46%     75.76% |       15829      2.51%     78.26% |       15656      2.48%     80.74% |       37568      5.95%     86.69% |       56955      9.02%     95.71% |       27075      4.29%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       631421                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.27%      4.27% |          75      4.27%      8.54% |          75      4.27%     12.81% |          75      4.27%     17.08% |          75      4.27%     21.36% |         342     19.48%     40.83% |         364     20.73%     61.56% |          75      4.27%     65.83% |          75      4.27%     70.10% |          75      4.27%     74.37% |          75      4.27%     78.64% |          75      4.27%     82.92% |          75      4.27%     87.19% |          75      4.27%     91.46% |          75      4.27%     95.73% |          75      4.27%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1756                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2534      9.08%      9.08% |        2520      9.03%     18.10% |        1693      6.06%     24.17% |        1737      6.22%     30.39% |        1677      6.01%     36.40% |           0      0.00%     36.40% |           0      0.00%     36.40% |        1728      6.19%     42.59% |        1715      6.14%     48.73% |        1668      5.98%     54.71% |        1720      6.16%     60.87% |        2495      8.94%     69.81% |        1670      5.98%     75.79% |        1693      6.06%     81.85% |        2560      9.17%     91.02% |        2506      8.98%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27916                      
system.ruby.L1Cache_Controller.IM.Data   |          26      7.45%      7.45% |          25      7.16%     14.61% |          25      7.16%     21.78% |          26      7.45%     29.23% |          21      6.02%     35.24% |           0      0.00%     35.24% |           0      0.00%     35.24% |          26      7.45%     42.69% |          22      6.30%     49.00% |          26      7.45%     56.45% |          25      7.16%     63.61% |          26      7.45%     71.06% |          26      7.45%     78.51% |          25      7.16%     85.67% |          25      7.16%     92.84% |          25      7.16%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          349                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       12550      8.16%      8.16% |       12670      8.24%     16.40% |       12818      8.33%     24.73% |        3439      2.24%     26.97% |       13421      8.73%     35.69% |         175      0.11%     35.81% |         175      0.11%     35.92% |       12431      8.08%     44.00% |        3491      2.27%     46.27% |        3326      2.16%     48.44% |       12573      8.17%     56.61% |       13921      9.05%     65.66% |       13810      8.98%     74.64% |       12834      8.34%     82.99% |       12821      8.34%     91.32% |       13348      8.68%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       153803                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            4                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          27      2.54%      2.54% |          26      2.45%      4.99% |          26      2.45%      7.43% |          27      2.54%      9.97% |          22      2.07%     12.04% |         350     32.93%     44.97% |         350     32.93%     77.89% |          27      2.54%     80.43% |          23      2.16%     82.60% |          27      2.54%     85.14% |          26      2.45%     87.58% |          27      2.54%     90.12% |          27      2.54%     92.66% |          26      2.45%     95.11% |          26      2.45%     97.55% |          26      2.45%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1063                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       85113     11.05%     11.05% |       68574      8.90%     19.95% |       48822      6.34%     26.29% |       78435     10.18%     36.48% |       38830      5.04%     41.52% |           0      0.00%     41.52% |           0      0.00%     41.52% |       58674      7.62%     49.14% |      100401     13.04%     62.17% |       18169      2.36%     64.53% |       58613      7.61%     72.14% |       28702      3.73%     75.87% |       28418      3.69%     79.56% |       49353      6.41%     85.96% |       68729      8.92%     94.89% |       39374      5.11%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       770207                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1602      5.75%      5.75% |        1518      5.45%     11.21% |        1757      6.31%     17.52% |        1353      4.86%     22.38% |        1675      6.02%     28.39% |        1444      5.19%     33.58% |        1484      5.33%     38.91% |        1411      5.07%     43.98% |        1509      5.42%     49.40% |        1288      4.63%     54.02% |        1430      5.14%     59.16% |        1425      5.12%     64.28% |        1381      4.96%     69.24% |        1431      5.14%     74.38% |        5695     20.46%     94.83% |        1438      5.17%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        27841                      
system.ruby.L2Cache_Controller.L1_GETS   |       39515      6.24%      6.24% |       39453      6.23%     12.47% |       38949      6.15%     18.62% |       39602      6.25%     24.87% |       39069      6.17%     31.04% |       39170      6.19%     37.23% |       39300      6.21%     43.44% |       39542      6.24%     49.68% |       39707      6.27%     55.95% |       39264      6.20%     62.15% |       39579      6.25%     68.40% |       40575      6.41%     74.81% |       40200      6.35%     81.16% |       40287      6.36%     87.52% |       40038      6.32%     93.84% |       39002      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       633252                      
system.ruby.L2Cache_Controller.L1_GETX   |        9595      6.22%      6.22% |        9758      6.33%     12.55% |        9755      6.33%     18.88% |        9626      6.24%     25.13% |        9704      6.30%     31.42% |        9612      6.24%     37.66% |        9584      6.22%     43.87% |        9750      6.32%     50.20% |        9606      6.23%     56.43% |        9613      6.24%     62.67% |        9642      6.25%     68.92% |        9567      6.21%     75.13% |        9548      6.19%     81.32% |        9526      6.18%     87.50% |        9613      6.24%     93.74% |        9653      6.26%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       154152                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       48102      6.25%      6.25% |       48203      6.26%     12.50% |       47643      6.19%     18.69% |       48164      6.25%     24.94% |       47711      6.19%     31.14% |       47662      6.19%     37.33% |       47764      6.20%     43.53% |       48175      6.25%     49.78% |       48199      6.26%     56.04% |       47750      6.20%     62.24% |       48106      6.25%     68.49% |       49032      6.37%     74.85% |       48685      6.32%     81.17% |       48718      6.33%     87.50% |       48643      6.32%     93.81% |       47650      6.19%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       770207                      
system.ruby.L2Cache_Controller.L2_Replacement |        3923      6.37%      6.37% |        3845      6.25%     12.62% |        3839      6.24%     18.86% |        3865      6.28%     25.14% |        3788      6.15%     31.29% |        3825      6.21%     37.51% |        3804      6.18%     43.69% |        3838      6.24%     49.92% |        3880      6.30%     56.23% |        3759      6.11%     62.33% |        3864      6.28%     68.61% |        3802      6.18%     74.79% |        3871      6.29%     81.08% |        3888      6.32%     87.39% |        3896      6.33%     93.72% |        3863      6.28%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        61550                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3310      6.24%      6.24% |        3253      6.14%     12.38% |        3217      6.07%     18.45% |        3254      6.14%     24.59% |        3239      6.11%     30.70% |        3361      6.34%     37.04% |        3324      6.27%     43.31% |        3336      6.29%     49.60% |        3420      6.45%     56.05% |        3149      5.94%     61.99% |        3258      6.15%     68.14% |        3330      6.28%     74.42% |        3392      6.40%     80.82% |        3404      6.42%     87.24% |        3421      6.45%     93.70% |        3342      6.30%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        53010                      
system.ruby.L2Cache_Controller.Mem_Data  |       38910      6.27%      6.27% |       38732      6.24%     12.50% |       38667      6.23%     18.73% |       38793      6.25%     24.97% |       38622      6.22%     31.19% |       38795      6.25%     37.44% |       38800      6.25%     43.69% |       38859      6.26%     49.94% |       38973      6.28%     56.22% |       38525      6.20%     62.42% |       38772      6.24%     68.66% |       38786      6.25%     74.91% |       38940      6.27%     81.18% |       39009      6.28%     87.46% |       39024      6.28%     93.74% |       38851      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       621058                      
system.ruby.L2Cache_Controller.Mem_Ack   |        7233      6.31%      6.31% |        7098      6.20%     12.51% |        7056      6.16%     18.67% |        7119      6.21%     24.88% |        7027      6.13%     31.02% |        7186      6.27%     37.29% |        7128      6.22%     43.51% |        7174      6.26%     49.77% |        7300      6.37%     56.15% |        6908      6.03%     62.18% |        7122      6.22%     68.39% |        7132      6.23%     74.62% |        7263      6.34%     80.96% |        7292      6.37%     87.32% |        7317      6.39%     93.71% |        7205      6.29%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       114560                      
system.ruby.L2Cache_Controller.WB_Data   |          83      4.03%      4.03% |          92      4.46%      8.49% |         122      5.92%     14.40% |         116      5.63%     20.03% |         112      5.43%     25.46% |         159      7.71%     33.17% |         163      7.90%     41.08% |         154      7.47%     48.55% |         150      7.27%     55.82% |         156      7.57%     63.39% |         158      7.66%     71.05% |         147      7.13%     78.18% |         133      6.45%     84.63% |         137      6.64%     91.27% |          88      4.27%     95.54% |          92      4.46%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2062                      
system.ruby.L2Cache_Controller.Ack       |           2      4.76%      4.76% |           2      4.76%      9.52% |           0      0.00%      9.52% |           4      9.52%     19.05% |           2      4.76%     23.81% |           4      9.52%     33.33% |           3      7.14%     40.48% |           4      9.52%     50.00% |           4      9.52%     59.52% |           2      4.76%     64.29% |           5     11.90%     76.19% |           4      9.52%     85.71% |           2      4.76%     90.48% |           1      2.38%     92.86% |           1      2.38%     95.24% |           2      4.76%    100.00%
system.ruby.L2Cache_Controller.Ack::total           42                      
system.ruby.L2Cache_Controller.Ack_all   |         525      5.98%      5.98% |         583      6.64%     12.61% |         588      6.69%     19.31% |         510      5.81%     25.11% |         555      6.32%     31.43% |         595      6.77%     38.21% |         567      6.45%     44.66% |         548      6.24%     50.90% |         592      6.74%     57.64% |         451      5.13%     62.77% |         491      5.59%     68.36% |         538      6.12%     74.49% |         567      6.45%     80.94% |         552      6.28%     87.23% |         603      6.86%     94.09% |         519      5.91%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         8784                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.99%      3.99% |          70      3.99%      7.97% |          98      5.58%     13.55% |          98      5.58%     19.13% |          98      5.58%     24.72% |         140      7.97%     32.69% |         140      7.97%     40.66% |         140      7.97%     48.63% |         136      7.74%     56.38% |         136      7.74%     64.12% |         136      7.74%     71.87% |         130      7.40%     79.27% |         112      6.38%     85.65% |         112      6.38%     92.03% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1756                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49068      6.24%      6.24% |       49169      6.25%     12.49% |       48634      6.19%     18.68% |       49158      6.25%     24.93% |       48703      6.19%     31.13% |       48698      6.19%     37.32% |       48800      6.21%     43.52% |       49208      6.26%     49.78% |       49220      6.26%     56.04% |       48783      6.20%     62.25% |       49141      6.25%     68.50% |       50068      6.37%     74.86% |       49692      6.32%     81.18% |       49723      6.32%     87.51% |       49609      6.31%     93.82% |       48613      6.18%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       786287                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1345      6.38%      6.38% |        1350      6.41%     12.79% |        1487      7.06%     19.85% |        1278      6.07%     25.91% |        1341      6.36%     32.28% |        1333      6.33%     38.61% |        1272      6.04%     44.64% |        1288      6.11%     50.76% |        1356      6.44%     57.19% |        1163      5.52%     62.71% |        1247      5.92%     68.63% |        1260      5.98%     74.61% |        1222      5.80%     80.41% |        1294      6.14%     86.55% |        1501      7.12%     93.68% |        1332      6.32%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21069                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29229      6.28%      6.28% |       28948      6.21%     12.49% |       28710      6.16%     18.65% |       29094      6.25%     24.90% |       28854      6.19%     31.10% |       29050      6.24%     37.33% |       29111      6.25%     43.58% |       29158      6.26%     49.84% |       29242      6.28%     56.12% |       29023      6.23%     62.35% |       29153      6.26%     68.61% |       29192      6.27%     74.88% |       29375      6.31%     81.18% |       29344      6.30%     87.48% |       29148      6.26%     93.74% |       29147      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       465778                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        8336      6.21%      6.21% |        8434      6.28%     12.50% |        8470      6.31%     18.81% |        8421      6.27%     25.08% |        8427      6.28%     31.36% |        8412      6.27%     37.63% |        8417      6.27%     43.90% |        8413      6.27%     50.17% |        8375      6.24%     56.41% |        8339      6.21%     62.62% |        8372      6.24%     68.86% |        8334      6.21%     75.07% |        8343      6.22%     81.28% |        8371      6.24%     87.52% |        8375      6.24%     93.76% |        8372      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       134211                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         243      3.62%      3.62% |         168      2.50%      6.12% |         270      4.02%     10.14% |          75      1.12%     11.26% |         334      4.97%     16.23% |         111      1.65%     17.88% |         212      3.16%     21.04% |         123      1.83%     22.87% |         139      2.07%     24.94% |         111      1.65%     26.59% |         183      2.72%     29.32% |         165      2.46%     31.77% |         159      2.37%     34.14% |         137      2.04%     36.18% |        4180     62.24%     98.42% |         106      1.58%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         6716                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     18.67%     18.67% |           0      0.00%     18.67% |           0      0.00%     18.67% |           0      0.00%     18.67% |           0      0.00%     18.67% |           0      0.00%     18.67% |          13     17.33%     36.00% |          14     18.67%     54.67% |           0      0.00%     54.67% |           0      0.00%     54.67% |           0      0.00%     54.67% |          34     45.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           75                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.97%      3.97% |          14      3.97%      7.93% |          28      7.93%     15.86% |          28      7.93%     23.80% |          28      7.93%     31.73% |          28      7.93%     39.66% |          28      7.93%     47.59% |          28      7.93%     55.52% |          26      7.37%     62.89% |          26      7.37%     70.25% |          26      7.37%     77.62% |          23      6.52%     84.14% |          14      3.97%     88.10% |          14      3.97%     92.07% |          14      3.97%     96.03% |          14      3.97%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          353                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           2      4.76%      4.76% |           2      4.76%      9.52% |           0      0.00%      9.52% |           4      9.52%     19.05% |           2      4.76%     23.81% |           4      9.52%     33.33% |           3      7.14%     40.48% |           4      9.52%     50.00% |           4      9.52%     59.52% |           2      4.76%     64.29% |           5     11.90%     76.19% |           4      9.52%     85.71% |           2      4.76%     90.48% |           1      2.38%     92.86% |           1      2.38%     95.24% |           2      4.76%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           42                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         519      6.00%      6.00% |         576      6.66%     12.66% |         582      6.73%     19.39% |         498      5.76%     25.14% |         546      6.31%     31.45% |         584      6.75%     38.20% |         559      6.46%     44.67% |         536      6.20%     50.86% |         581      6.72%     57.58% |         445      5.14%     62.72% |         480      5.55%     68.27% |         528      6.10%     74.37% |         559      6.46%     80.83% |         547      6.32%     87.16% |         595      6.88%     94.04% |         516      5.96%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         8651                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10216      6.17%      6.17% |       10435      6.30%     12.47% |       10127      6.11%     18.58% |       10410      6.28%     24.87% |       10117      6.11%     30.97% |        9980      6.03%     37.00% |       10049      6.07%     43.06% |       10244      6.18%     49.25% |       10316      6.23%     55.48% |       10091      6.09%     61.57% |       10290      6.21%     67.78% |       11253      6.79%     74.57% |       10713      6.47%     81.04% |       10797      6.52%     87.56% |       10820      6.53%     94.09% |        9785      5.91%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       165643                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1245      6.36%      6.36% |        1310      6.69%     13.05% |        1257      6.42%     19.47% |        1177      6.01%     25.48% |        1249      6.38%     31.86% |        1172      5.99%     37.85% |        1139      5.82%     43.67% |        1309      6.69%     50.36% |        1203      6.14%     56.50% |        1246      6.36%     62.86% |        1242      6.34%     69.21% |        1205      6.16%     75.36% |        1191      6.08%     81.45% |        1141      5.83%     87.28% |        1224      6.25%     93.53% |        1267      6.47%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        19577                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        3917      6.38%      6.38% |        3836      6.25%     12.63% |        3826      6.23%     18.86% |        3852      6.27%     25.13% |        3781      6.16%     31.29% |        3811      6.21%     37.49% |        3794      6.18%     43.67% |        3829      6.24%     49.91% |        3868      6.30%     56.21% |        3751      6.11%     62.31% |        3852      6.27%     68.59% |        3790      6.17%     74.76% |        3865      6.29%     81.05% |        3885      6.33%     87.38% |        3889      6.33%     93.71% |        3861      6.29%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        61407                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        2778      6.30%      6.30% |        2657      6.03%     12.33% |        2618      5.94%     18.28% |        2739      6.22%     24.49% |        2677      6.08%     30.57% |        2761      6.27%     36.83% |        2744      6.23%     43.06% |        2783      6.32%     49.38% |        2826      6.41%     55.79% |        2686      6.10%     61.89% |        2757      6.26%     68.14% |        2787      6.33%     74.47% |        2810      6.38%     80.85% |        2830      6.42%     87.27% |        2807      6.37%     93.64% |        2803      6.36%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        44063                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.99%      3.99% |          70      3.99%      7.97% |          98      5.58%     13.55% |          98      5.58%     19.13% |          98      5.58%     24.72% |         140      7.97%     32.69% |         140      7.97%     40.66% |         140      7.97%     48.63% |         136      7.74%     56.38% |         136      7.74%     64.12% |         136      7.74%     71.87% |         130      7.40%     79.27% |         112      6.38%     85.65% |         112      6.38%     92.03% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1756                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     18.18%     18.18% |           2     18.18%     36.36% |           2     18.18%     54.55% |           5     45.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           11                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       48102      6.25%      6.25% |       48203      6.26%     12.50% |       47643      6.19%     18.69% |       48164      6.25%     24.94% |       47711      6.19%     31.14% |       47662      6.19%     37.33% |       47764      6.20%     43.53% |       48175      6.25%     49.78% |       48199      6.26%     56.04% |       47750      6.20%     62.24% |       48106      6.25%     68.49% |       49032      6.37%     74.85% |       48685      6.32%     81.17% |       48718      6.33%     87.50% |       48643      6.32%     93.81% |       47650      6.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       770207                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           4      3.96%      3.96% |           7      6.93%     10.89% |          13     12.87%     23.76% |           9      8.91%     32.67% |           5      4.95%     37.62% |          10      9.90%     47.52% |           7      6.93%     54.46% |           5      4.95%     59.41% |           8      7.92%     67.33% |           6      5.94%     73.27% |           7      6.93%     80.20% |           8      7.92%     88.12% |           4      3.96%     92.08% |           2      1.98%     94.06% |           6      5.94%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          101                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          13      4.39%      4.39% |          20      6.76%     11.15% |          17      5.74%     16.89% |          17      5.74%     22.64% |          16      5.41%     28.04% |          16      5.41%     33.45% |          21      7.09%     40.54% |          17      5.74%     46.28% |          13      4.39%     50.68% |          18      6.08%     56.76% |          21      7.09%     63.85% |          15      5.07%     68.92% |          23      7.77%     76.69% |          27      9.12%     85.81% |          19      6.42%     92.23% |          23      7.77%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          296                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7233      6.31%      6.31% |        7098      6.20%     12.51% |        7056      6.16%     18.67% |        7119      6.21%     24.88% |        7027      6.13%     31.02% |        7186      6.27%     37.29% |        7128      6.22%     43.51% |        7174      6.26%     49.77% |        7300      6.37%     56.15% |        6908      6.03%     62.18% |        7122      6.22%     68.39% |        7132      6.23%     74.62% |        7263      6.34%     80.96% |        7292      6.37%     87.32% |        7317      6.39%     93.71% |        7205      6.29%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       114560                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      2.56%      2.56% |           5     12.82%     15.38% |           7     17.95%     33.33% |           3      7.69%     41.03% |           1      2.56%     43.59% |           5     12.82%     56.41% |           4     10.26%     66.67% |           1      2.56%     69.23% |           2      5.13%     74.36% |           3      7.69%     82.05% |           2      5.13%     87.18% |           2      5.13%     92.31% |           1      2.56%     94.87% |           0      0.00%     94.87% |           2      5.13%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           39                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           3      4.84%      4.84% |           2      3.23%      8.06% |           6      9.68%     17.74% |           6      9.68%     27.42% |           4      6.45%     33.87% |           5      8.06%     41.94% |           3      4.84%     46.77% |           4      6.45%     53.23% |           6      9.68%     62.90% |           3      4.84%     67.74% |           5      8.06%     75.81% |           6      9.68%     85.48% |           3      4.84%     90.32% |           2      3.23%     93.55% |           4      6.45%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           62                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          12      4.49%      4.49% |          17      6.37%     10.86% |          17      6.37%     17.23% |          15      5.62%     22.85% |          13      4.87%     27.72% |          14      5.24%     32.96% |          19      7.12%     40.07% |          13      4.87%     44.94% |          12      4.49%     49.44% |          17      6.37%     55.81% |          20      7.49%     63.30% |          15      5.62%     68.91% |          20      7.49%     76.40% |          25      9.36%     85.77% |          16      5.99%     91.76% |          22      8.24%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          267                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      3.45%      3.45% |           3     10.34%     13.79% |           0      0.00%     13.79% |           2      6.90%     20.69% |           3     10.34%     31.03% |           2      6.90%     37.93% |           2      6.90%     44.83% |           4     13.79%     58.62% |           1      3.45%     62.07% |           1      3.45%     65.52% |           1      3.45%     68.97% |           0      0.00%     68.97% |           3     10.34%     79.31% |           2      6.90%     86.21% |           3     10.34%     96.55% |           1      3.45%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           29                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         519      6.00%      6.00% |         576      6.66%     12.66% |         582      6.73%     19.39% |         498      5.76%     25.14% |         546      6.31%     31.45% |         584      6.75%     38.20% |         559      6.46%     44.67% |         536      6.20%     50.86% |         581      6.72%     57.58% |         445      5.14%     62.72% |         480      5.55%     68.27% |         528      6.10%     74.37% |         559      6.46%     80.83% |         547      6.32%     87.16% |         595      6.88%     94.04% |         516      5.96%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         8651                      
system.ruby.L2Cache_Controller.S_I.Ack   |           2      4.76%      4.76% |           2      4.76%      9.52% |           0      0.00%      9.52% |           4      9.52%     19.05% |           2      4.76%     23.81% |           4      9.52%     33.33% |           3      7.14%     40.48% |           4      9.52%     50.00% |           4      9.52%     59.52% |           2      4.76%     64.29% |           5     11.90%     76.19% |           4      9.52%     85.71% |           2      4.76%     90.48% |           1      2.38%     92.86% |           1      2.38%     95.24% |           2      4.76%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           42                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           2      4.76%      4.76% |           2      4.76%      9.52% |           0      0.00%      9.52% |           4      9.52%     19.05% |           2      4.76%     23.81% |           4      9.52%     33.33% |           3      7.14%     40.48% |           4      9.52%     50.00% |           4      9.52%     59.52% |           2      4.76%     64.29% |           5     11.90%     76.19% |           4      9.52%     85.71% |           2      4.76%     90.48% |           1      2.38%     92.86% |           1      2.38%     95.24% |           2      4.76%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           42                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29229      6.28%      6.28% |       28948      6.21%     12.49% |       28710      6.16%     18.65% |       29094      6.25%     24.90% |       28854      6.19%     31.10% |       29050      6.24%     37.33% |       29111      6.25%     43.58% |       29158      6.26%     49.84% |       29242      6.28%     56.12% |       29023      6.23%     62.35% |       29153      6.26%     68.61% |       29192      6.27%     74.88% |       29375      6.31%     81.18% |       29344      6.30%     87.48% |       29148      6.26%     93.74% |       29147      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       465778                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1345      6.38%      6.38% |        1350      6.41%     12.79% |        1487      7.06%     19.85% |        1278      6.07%     25.91% |        1341      6.36%     32.28% |        1333      6.33%     38.61% |        1272      6.04%     44.64% |        1288      6.11%     50.76% |        1356      6.44%     57.19% |        1163      5.52%     62.71% |        1247      5.92%     68.63% |        1260      5.98%     74.61% |        1222      5.80%     80.41% |        1294      6.14%     86.55% |        1501      7.12%     93.68% |        1332      6.32%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21069                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        8336      6.21%      6.21% |        8434      6.28%     12.50% |        8470      6.31%     18.81% |        8421      6.27%     25.08% |        8427      6.28%     31.36% |        8412      6.27%     37.63% |        8417      6.27%     43.90% |        8413      6.27%     50.17% |        8375      6.24%     56.41% |        8339      6.21%     62.62% |        8372      6.24%     68.86% |        8334      6.21%     75.07% |        8343      6.22%     81.28% |        8371      6.24%     87.52% |        8375      6.24%     93.76% |        8372      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       134211                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.94%      3.94% |          42      3.94%      7.87% |          70      6.56%     14.43% |          56      5.25%     19.68% |          56      5.25%     24.93% |          84      7.87%     32.80% |          84      7.87%     40.67% |          84      7.87%     48.55% |          82      7.69%     56.23% |          82      7.69%     63.92% |          82      7.69%     71.60% |          79      7.40%     79.01% |          70      6.56%     85.57% |          70      6.56%     92.13% |          42      3.94%     96.06% |          42      3.94%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1067                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49026      6.24%      6.24% |       49127      6.26%     12.50% |       48564      6.18%     18.68% |       49102      6.25%     24.94% |       48647      6.20%     31.13% |       48614      6.19%     37.32% |       48716      6.20%     43.53% |       49124      6.26%     49.78% |       49138      6.26%     56.04% |       48701      6.20%     62.24% |       49059      6.25%     68.49% |       49989      6.37%     74.86% |       49622      6.32%     81.18% |       49653      6.32%     87.50% |       49567      6.31%     93.81% |       48571      6.19%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       785220                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          69      3.99%      3.99% |          70      4.04%      8.03% |          96      5.55%     13.58% |          96      5.55%     19.12% |          96      5.55%     24.67% |         139      8.03%     32.70% |         137      7.91%     40.61% |         139      8.03%     48.64% |         136      7.86%     56.50% |         134      7.74%     64.24% |         133      7.68%     71.92% |         126      7.28%     79.20% |         109      6.30%     85.50% |         111      6.41%     91.91% |          70      4.04%     95.96% |          70      4.04%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1731                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           1      4.00%      4.00% |           0      0.00%      4.00% |           2      8.00%     12.00% |           2      8.00%     20.00% |           2      8.00%     28.00% |           1      4.00%     32.00% |           3     12.00%     44.00% |           1      4.00%     48.00% |           0      0.00%     48.00% |           2      8.00%     56.00% |           3     12.00%     68.00% |           4     16.00%     84.00% |           3     12.00%     96.00% |           1      4.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           25                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           1      4.00%      4.00% |           0      0.00%      4.00% |           2      8.00%     12.00% |           2      8.00%     20.00% |           2      8.00%     28.00% |           1      4.00%     32.00% |           3     12.00%     44.00% |           1      4.00%     48.00% |           0      0.00%     48.00% |           2      8.00%     56.00% |           3     12.00%     68.00% |           4     16.00%     84.00% |           3     12.00%     96.00% |           1      4.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           25                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          69      3.99%      3.99% |          70      4.04%      8.03% |          96      5.55%     13.58% |          96      5.55%     19.12% |          96      5.55%     24.67% |         139      8.03%     32.70% |         137      7.91%     40.61% |         139      8.03%     48.64% |         136      7.86%     56.50% |         134      7.74%     64.24% |         133      7.68%     71.92% |         126      7.28%     79.20% |         109      6.30%     85.50% |         111      6.41%     91.91% |          70      4.04%     95.96% |          70      4.04%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1731                      

---------- End Simulation Statistics   ----------
