                                                                      Page 1
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
Command Line: C:\GHS\V800.V2014.1.7\comp_201417\ease850.exe -w -elf -b0 -I../../../../../app/common/dhd -I../../../../../app/gfx_apps/simple_draw/src -I../../../../../app/gfx_apps/simple_draw/lib -I../../../../../bsp/board//config -I../../../../../bsp/board//src/gfx -I../../../../../bsp/board//src/hmi -I../../../../../bsp/board//src/stdio -I../../../../../bsp/board/d1mx_mango/config -I../../../../../bsp/board/d1mx_mango/src -I../../../../../bsp/board/d1mx_mango/src/gfx -I../../../../../bsp/board/d1mx_mango/src/hmi -I../../../../../bsp/board/d1mx_mango/src/stdio -I../../../../../bsp/gfx/lib -I../../../../../bsp/gfx/src -I../../../../../bsp/hmi/lib -I../../../../../bsp/hmi/src -I../../../../../bsp/lib -I../../../../../bsp/stdio/lib -I../../../../../bsp/stdio/src -I../../../../../cdi/lib -I../../../../../cdi/src -I../../../../../compiler/rh850_ghs/inc -I../../../../../device/d1mx/lib -I../../../../../device/d1mx/macro_cfg -I../../../../../device/d1mx/macro_cfg/csisw -I../../../../../device/d1mx/macro_cfg/davehd -I../../../../../device/d1mx/macro_cfg/ddb -I../../../../../device/d1mx/macro_cfg/drw2d -I../../../../../device/d1mx/macro_cfg/gfxbus -I../../../../../device/d1mx/macro_cfg/gpio -I../../../../../device/d1mx/macro_cfg/hypb -I../../../../../device/d1mx/macro_cfg/hypdb -I../../../../../device/d1mx/macro_cfg/jcua -I../../../../../device/d1mx/macro_cfg/nfmabare -I../../../../../device/d1mx/macro_cfg/octa -I../../../../../device/d1mx/macro_cfg/octacdb -I../../../../../device/d1mx/macro_cfg/ostm -I../../../../../device/d1mx/macro_cfg/pbg -I../../../../../device/d1mx/macro_cfg/riic -I../../../../../device/d1mx/macro_cfg/sfcdb -I../../../../../device/d1mx/macro_cfg/sfma -I../../../../../device/d1mx/macro_cfg/spea -I../../../../../device/d1mx/macro_cfg/tauj -I../../../../../device/d1mx/macro_cfg/tick -I../../../../../device/d1mx/macro_cfg/vdce -I../../../../../device/d1mx/macro_cfg/vowe -I../../../../../device/d1mx/macro_cfg/wm -I../../../../../device/d1mx/macro_cfg/xbus -I../../../../../device/d1mx/src/dev -I../../../../../device/d1mx/src/dhd -I../../../../../device/d1mx/src/hypb -I../../../../../device/d1mx/src/jcua -I../../../../../device/d1mx/src/nfmabare -I../../../../../device/d1mx/src/octa -I../../../../../device/d1mx/src/rh850_ghs -I../../../../../device/d1mx/src/vowe -I../../../../../device/d1x_common/macro_cfg -I../../../../../device/d1x_common/macro_cfg/csisw -I../../../../../device/d1x_common/macro_cfg/davehd -I../../../../../device/d1x_common/macro_cfg/ddb -I../../../../../device/d1x_common/macro_cfg/drw2d -I../../../../../device/d1x_common/macro_cfg/gfxbus -I../../../../../device/d1x_common/macro_cfg/gpio -I../../../../../device/d1x_common/macro_cfg/hypb -I../../../../../device/d1x_common/macro_cfg/hypdb -I../../../../../device/d1x_common/macro_cfg/jcua -I../../../../../device/d1x_common/macro_cfg/nfmabare -I../../../../../device/d1x_common/macro_cfg/octa -I../../../../../device/d1x_common/macro_cfg/octacdb -I../../../../../device/d1x_common/macro_cfg/ostm -I../../../../../device/d1x_common/macro_cfg/pbg -I../../../../../device/d1x_common/macro_cfg/riic -I../../../../../device/d1x_common/macro_cfg/sfcdb -I../../../../../device/d1x_common/macro_cfg/sfma -I../../../../../device/d1x_common/macro_cfg/spea -I../../../../../device/d1x_common/macro_cfg/tauj -I../../../../../device/d1x_common/macro_cfg/tick -I../../../../../device/d1x_common/macro_cfg/vdce -I../../../../../device/d1x_common/macro_cfg/vowe -I../../../../../device/d1x_common/macro_cfg/wm -I../../../../../device/d1x_common/macro_cfg/xbus -I../../../../../device/d1x_common/src/csisw -I../../../../../device/d1x_common/src/ddb -I../../../../../device/d1x_common/src/dev -I../../../../../device/d1x_common/src/gfxbus -I../../../../../device/d1x_common/src/gpio -I../../../../../device/d1x_common/src/ostm -I../../../../../device/d1x_common/src/pbg -I../../../../../device/d1x_common/src/riic -I../../../../../device/d1x_common/src/sfma -I../../../../../device/d1x_common/src/spea -I../../../../../device/d1x_common/src/tauj -I../../../../../device/d1x_common/src/tick -I../../../../../device/d1x_common/src/vdce -I../../../../../device/d1x_common/src/wm -I../../../../../device/d1x_common/src/xbus -I../../../../../device/lib -I../../../../../macro/bus/pbg/lib -I../../../../../macro/bus/pbg/src -I../../../../../macro/csi/csisw/lib -I../../../../../macro/csi/csisw/src -I../../../../../macro/drw2d/lib -I../../../../../macro/drw2d/platform/davehd -I../../../../../macro/drw2d/platform/os/no_os -I../../../../../macro/drw2d/src -I../../../../../macro/flashc/hypb/lib -I../../../../../macro/flashc/hypb/src -I../../../../../macro/flashc/hypdb/lib -I../../../../../macro/flashc/hypdb/src -I../../../../../macro/flashc/nfmabare/lib -I../../../../../macro/flashc/nfmabare/src -I../../../../../macro/flashc/octa/lib -I../../../../../macro/flashc/octa/src -I../../../../../macro/flashc/octacdb/lib -I../../../../../macro/flashc/octacdb/src -I../../../../../macro/flashc/sfcdb/lib -I../../../../../macro/flashc/sfcdb/src -I../../../../../macro/flashc/sfma/lib -I../../../../../macro/flashc/sfma/src -I../../../../../macro/gfxbus/lib -I../../../../../macro/gfxbus/src -I../../../../../macro/gfxbus/xbus/lib -I../../../../../macro/gfxbus/xbus/src -I../../../../../macro/gpio/lib -I../../../../../macro/gpio/src -I../../../../../macro/gpu/davehd/common/inc -I../../../../../macro/gpu/davehd/common/inc/platform -I../../../../../macro/gpu/davehd/common/inc/platform/d1mx -I../../../../../macro/gpu/davehd/docs -I../../../../../macro/gpu/davehd/kernel/inc -I../../../../../macro/gpu/davehd/kernel/platform/d1mx -I../../../../../macro/gpu/davehd/kernel/platform/d1mx/bridge -I../../../../../macro/gpu/davehd/kernel/platform/d1mx/non_threaded -I../../../../../macro/gpu/davehd/kernel/platform/ree -I../../../../../macro/gpu/davehd/kernel/src -I../../../../../macro/gpu/davehd/user/inc -I../../../../../macro/gpu/davehd/user/platform/d1mx/no_os -I../../../../../macro/gpu/davehd/user/src -I../../../../../macro/gpu/jcua/lib -I../../../../../macro/gpu/jcua/src -I../../../../../macro/i2c/riic/lib -I../../../../../macro/i2c/riic/src -I../../../../../macro/tick/lib -I../../../../../macro/tick/src -I../../../../../macro/timer/ostm/lib -I../../../../../macro/timer/ostm/src -I../../../../../macro/timer/tauj/lib -I../../../../../macro/timer/tauj/src -I../../../../../macro/vdce/lib -I../../../../../macro/vdce/src -I../../../../../macro/vo/ddb/lib -I../../../../../macro/vo/ddb/src -I../../../../../macro/vo/spea/lib -I../../../../../macro/vo/spea/src -I../../../../../macro/vo/vowe/lib -I../../../../../macro/vo/vowe/src -I../../../../../macro/wm/lib -I../../../../../macro/wm/src -I../../../../../macro/pwm/lib -I../../../../../macro/reset/lib -I../../../../../macro/rscan/lib -I../../../../../macro/uart/rlin3/lib -I../../../../../macro/uart/rlin3/src -I../../../../../device/d1x_common/macro_cfg/rlin3 -I../../../../../macro/stbc/lib -I../../../../../macro/adc/lib -I../../../../../device/d1x_common/macro_cfg/adc7010 -IC:\GHS\V800.V2014.1.7\comp_201417\lib\rh850_22 -cg_underscore -cpu=rh850g3m -no_v850_simd -rh850_fpsimd=none -nomacro -patch_dbo=C:\git\rh850\src\app\gfx_apps\simple_draw\target\d1mx_mango_ghs\obj\r_bsp_sys_gfx_d1m1.dbo -source=r_bsp_sys_gfx_d1m1.c -o .\obj\gh_0000pbo1.o -list=.\obj\r_bsp_sys_gfx_d1m1.lst C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si 
Original File: C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
Source File: r_bsp_sys_gfx_d1m1.c
Directory: C:\git\rh850\src\app\gfx_apps\simple_draw\target\d1mx_mango_ghs
Host OS: Windows
EASE: Copyright (C) 1983-2014 Green Hills Software.  All Rights Reversed.
Release: Compiler v2014.1.7
Build Directory: [Directory] BTOWINBOX:c:/build_2014_1_bto/2014-09-04.2200-2014_1_bto/win32-comp-ecom
Revision: [VCInfo] http://toolsvc/branches/release-branch-2014-1-bto/src@515859 (built by build)
Revision Date: Fri Sep 05 14:05:06 2014

Release Date: Fri Sep 05 14:43:29 2014

                           1 --Driver Command: ccv850 -c -MD -I../../../../../app/common/dhd
                           2 --		-I../../../../../app/gfx_apps/simple_draw/src
                           3 --		-I../../../../../app/gfx_apps/simple_draw/lib
                           4 --		-I../../../../../bsp/board//config
                           5 --		-I../../../../../bsp/board//src/gfx
                           6 --		-I../../../../../bsp/board//src/hmi
                           7 --		-I../../../../../bsp/board//src/stdio
                           8 --		-I../../../../../bsp/board/d1mx_mango/config
                           9 --		-I../../../../../bsp/board/d1mx_mango/src
                          10 --		-I../../../../../bsp/board/d1mx_mango/src/gfx
                          11 --		-I../../../../../bsp/board/d1mx_mango/src/hmi
                          12 --		-I../../../../../bsp/board/d1mx_mango/src/stdio
                          13 --		-I../../../../../bsp/gfx/lib -I../../../../../bsp/gfx/src
                          14 --		-I../../../../../bsp/hmi/lib -I../../../../../bsp/hmi/src
                          15 --		-I../../../../../bsp/lib -I../../../../../bsp/stdio/lib
                          16 --		-I../../../../../bsp/stdio/src -I../../../../../cdi/lib
                          17 --		-I../../../../../cdi/src -I../../../../../compiler/rh850_ghs/inc
                          18 --		-I../../../../../device/d1mx/lib
                          19 --		-I../../../../../device/d1mx/macro_cfg
                          20 --		-I../../../../../device/d1mx/macro_cfg/csisw
                          21 --		-I../../../../../device/d1mx/macro_cfg/davehd
                          22 --		-I../../../../../device/d1mx/macro_cfg/ddb
                          23 --		-I../../../../../device/d1mx/macro_cfg/drw2d
                          24 --		-I../../../../../device/d1mx/macro_cfg/gfxbus
                          25 --		-I../../../../../device/d1mx/macro_cfg/gpio
                          26 --		-I../../../../../device/d1mx/macro_cfg/hypb
                          27 --		-I../../../../../device/d1mx/macro_cfg/hypdb
                          28 --		-I../../../../../device/d1mx/macro_cfg/jcua
                          29 --		-I../../../../../device/d1mx/macro_cfg/nfmabare
                          30 --		-I../../../../../device/d1mx/macro_cfg/octa
                          31 --		-I../../../../../device/d1mx/macro_cfg/octacdb
                          32 --		-I../../../../../device/d1mx/macro_cfg/ostm
                          33 --		-I../../../../../device/d1mx/macro_cfg/pbg
                          34 --		-I../../../../../device/d1mx/macro_cfg/riic
                          35 --		-I../../../../../device/d1mx/macro_cfg/sfcdb
                          36 --		-I../../../../../device/d1mx/macro_cfg/sfma
                          37 --		-I../../../../../device/d1mx/macro_cfg/spea
                          38 --		-I../../../../../device/d1mx/macro_cfg/tauj
                          39 --		-I../../../../../device/d1mx/macro_cfg/tick
                          40 --		-I../../../../../device/d1mx/macro_cfg/vdce
                          41 --		-I../../../../../device/d1mx/macro_cfg/vowe
                          42 --		-I../../../../../device/d1mx/macro_cfg/wm
                          43 --		-I../../../../../device/d1mx/macro_cfg/xbus
                          44 --		-I../../../../../device/d1mx/src/dev
                          45 --		-I../../../../../device/d1mx/src/dhd
                          46 --		-I../../../../../device/d1mx/src/hypb
                          47 --		-I../../../../../device/d1mx/src/jcua
                          48 --		-I../../../../../device/d1mx/src/nfmabare
                          49 --		-I../../../../../device/d1mx/src/octa
                          50 --		-I../../../../../device/d1mx/src/rh850_ghs

                                                                      Page 2
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                          51 --		-I../../../../../device/d1mx/src/vowe
                          52 --		-I../../../../../device/d1x_common/macro_cfg
                          53 --		-I../../../../../device/d1x_common/macro_cfg/csisw
                          54 --		-I../../../../../device/d1x_common/macro_cfg/davehd
                          55 --		-I../../../../../device/d1x_common/macro_cfg/ddb
                          56 --		-I../../../../../device/d1x_common/macro_cfg/drw2d
                          57 --		-I../../../../../device/d1x_common/macro_cfg/gfxbus
                          58 --		-I../../../../../device/d1x_common/macro_cfg/gpio
                          59 --		-I../../../../../device/d1x_common/macro_cfg/hypb
                          60 --		-I../../../../../device/d1x_common/macro_cfg/hypdb
                          61 --		-I../../../../../device/d1x_common/macro_cfg/jcua
                          62 --		-I../../../../../device/d1x_common/macro_cfg/nfmabare
                          63 --		-I../../../../../device/d1x_common/macro_cfg/octa
                          64 --		-I../../../../../device/d1x_common/macro_cfg/octacdb
                          65 --		-I../../../../../device/d1x_common/macro_cfg/ostm
                          66 --		-I../../../../../device/d1x_common/macro_cfg/pbg
                          67 --		-I../../../../../device/d1x_common/macro_cfg/riic
                          68 --		-I../../../../../device/d1x_common/macro_cfg/sfcdb
                          69 --		-I../../../../../device/d1x_common/macro_cfg/sfma
                          70 --		-I../../../../../device/d1x_common/macro_cfg/spea
                          71 --		-I../../../../../device/d1x_common/macro_cfg/tauj
                          72 --		-I../../../../../device/d1x_common/macro_cfg/tick
                          73 --		-I../../../../../device/d1x_common/macro_cfg/vdce
                          74 --		-I../../../../../device/d1x_common/macro_cfg/vowe
                          75 --		-I../../../../../device/d1x_common/macro_cfg/wm
                          76 --		-I../../../../../device/d1x_common/macro_cfg/xbus
                          77 --		-I../../../../../device/d1x_common/src/csisw
                          78 --		-I../../../../../device/d1x_common/src/ddb
                          79 --		-I../../../../../device/d1x_common/src/dev
                          80 --		-I../../../../../device/d1x_common/src/gfxbus
                          81 --		-I../../../../../device/d1x_common/src/gpio
                          82 --		-I../../../../../device/d1x_common/src/ostm
                          83 --		-I../../../../../device/d1x_common/src/pbg
                          84 --		-I../../../../../device/d1x_common/src/riic
                          85 --		-I../../../../../device/d1x_common/src/sfma
                          86 --		-I../../../../../device/d1x_common/src/spea
                          87 --		-I../../../../../device/d1x_common/src/tauj
                          88 --		-I../../../../../device/d1x_common/src/tick
                          89 --		-I../../../../../device/d1x_common/src/vdce
                          90 --		-I../../../../../device/d1x_common/src/wm
                          91 --		-I../../../../../device/d1x_common/src/xbus
                          92 --		-I../../../../../device/lib -I../../../../../macro/bus/pbg/lib
                          93 --		-I../../../../../macro/bus/pbg/src
                          94 --		-I../../../../../macro/csi/csisw/lib
                          95 --		-I../../../../../macro/csi/csisw/src
                          96 --		-I../../../../../macro/drw2d/lib
                          97 --		-I../../../../../macro/drw2d/platform/davehd
                          98 --		-I../../../../../macro/drw2d/platform/os/no_os
                          99 --		-I../../../../../macro/drw2d/src
                         100 --		-I../../../../../macro/flashc/hypb/lib
                         101 --		-I../../../../../macro/flashc/hypb/src
                         102 --		-I../../../../../macro/flashc/hypdb/lib
                         103 --		-I../../../../../macro/flashc/hypdb/src
                         104 --		-I../../../../../macro/flashc/nfmabare/lib
                         105 --		-I../../../../../macro/flashc/nfmabare/src
                         106 --		-I../../../../../macro/flashc/octa/lib
                         107 --		-I../../../../../macro/flashc/octa/src
                         108 --		-I../../../../../macro/flashc/octacdb/lib
                         109 --		-I../../../../../macro/flashc/octacdb/src
                         110 --		-I../../../../../macro/flashc/sfcdb/lib
                         111 --		-I../../../../../macro/flashc/sfcdb/src

                                                                      Page 3
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                         112 --		-I../../../../../macro/flashc/sfma/lib
                         113 --		-I../../../../../macro/flashc/sfma/src
                         114 --		-I../../../../../macro/gfxbus/lib
                         115 --		-I../../../../../macro/gfxbus/src
                         116 --		-I../../../../../macro/gfxbus/xbus/lib
                         117 --		-I../../../../../macro/gfxbus/xbus/src
                         118 --		-I../../../../../macro/gpio/lib -I../../../../../macro/gpio/src
                         119 --		-I../../../../../macro/gpu/davehd/common/inc
                         120 --		-I../../../../../macro/gpu/davehd/common/inc/platform
                         121 --		-I../../../../../macro/gpu/davehd/common/inc/platform/d1mx
                         122 --		-I../../../../../macro/gpu/davehd/docs
                         123 --		-I../../../../../macro/gpu/davehd/kernel/inc
                         124 --		-I../../../../../macro/gpu/davehd/kernel/platform/d1mx
                         125 --		-I../../../../../macro/gpu/davehd/kernel/platform/d1mx/bridge
                         126 --		-I../../../../../macro/gpu/davehd/kernel/platform/d1mx/non_threaded
                         127 --		-I../../../../../macro/gpu/davehd/kernel/platform/ree
                         128 --		-I../../../../../macro/gpu/davehd/kernel/src
                         129 --		-I../../../../../macro/gpu/davehd/user/inc
                         130 --		-I../../../../../macro/gpu/davehd/user/platform/d1mx/no_os
                         131 --		-I../../../../../macro/gpu/davehd/user/src
                         132 --		-I../../../../../macro/gpu/jcua/lib
                         133 --		-I../../../../../macro/gpu/jcua/src
                         134 --		-I../../../../../macro/i2c/riic/lib
                         135 --		-I../../../../../macro/i2c/riic/src
                         136 --		-I../../../../../macro/tick/lib -I../../../../../macro/tick/src
                         137 --		-I../../../../../macro/timer/ostm/lib
                         138 --		-I../../../../../macro/timer/ostm/src
                         139 --		-I../../../../../macro/timer/tauj/lib
                         140 --		-I../../../../../macro/timer/tauj/src
                         141 --		-I../../../../../macro/vdce/lib -I../../../../../macro/vdce/src
                         142 --		-I../../../../../macro/vo/ddb/lib
                         143 --		-I../../../../../macro/vo/ddb/src
                         144 --		-I../../../../../macro/vo/spea/lib
                         145 --		-I../../../../../macro/vo/spea/src
                         146 --		-I../../../../../macro/vo/vowe/lib
                         147 --		-I../../../../../macro/vo/vowe/src -I../../../../../macro/wm/lib
                         148 --		-I../../../../../macro/wm/src -I../../../../../macro/pwm/lib
                         149 --		-I../../../../../macro/i2c/riic/lib
                         150 --		-I../../../../../macro/reset/lib -I../../../../../macro/rscan/lib
                         151 --		-I../../../../../macro/uart/rlin3/lib
                         152 --		-I../../../../../macro/uart/rlin3/src
                         153 --		-I../../../../../device/d1x_common/macro_cfg/rlin3
                         154 --		-I../../../../../macro/stbc/lib
                         155 --		-I../../../../../app/gfx_apps/simple_draw/lib
                         156 --		-I../../../../../macro/adc/lib
                         157 --		-I../../../../../device/d1x_common/macro_cfg/adc7010 -G
                         158 --		--no_commons --no_implicit_include --prototype_errors
                         159 --		-DRENESAS_D1X -DR_DRW2D_OS_NO_OS -DR_DRW2D_SYS_DHD
                         160 --		-DUSED_CPU=RH850G3M -DUSE_BSP_GFX -DUSE_BSP_HMI -DUSE_BSP_STDIO
                         161 --		-DUSE_CDI -DUSE_CSISW -DUSE_DAVEHD -DUSE_DDB -DUSE_DRW2D
                         162 --		-DUSE_GFXBUS -DUSE_GPIO -DUSE_HYPB -DUSE_HYPDB -DUSE_JCUA
                         163 --		-DUSE_NFMABARE -DUSE_OCTA -DUSE_OCTACDB -DUSE_OSTM -DUSE_PBG
                         164 --		-DUSE_RIIC -DUSE_SFCDB -DUSE_SFMA -DUSE_SPEA -DUSE_TAUJ
                         165 --		-DUSE_TICK -DUSE_VDCE -DUSE_WM -DUSE_XBUS -DMAG -MD -Zuse1bit
                         166 --		-allocate_ep -cpu=rh850g3m -large_sda -list -no_callt -notda
                         167 --		-passsource -preprocess_assembly_files -registermode=22
                         168 --		-reserve_r2 --diag_warning 1 -object_dir=./obj -DUSE_VDCE_OPENLDI
                         169 --		-gnu99 -filetype.c
                         170 --		..\..\..\..\..\bsp\board\d1mx_mango\src\gfx\r_bsp_sys_gfx_d1m1.c
                         171 --		-o .\obj\r_bsp_sys_gfx_d1m1.o
                         172 --Source File:   ..\..\..\..\..\bsp\board\d1mx_mango\src\gfx\r_bsp_sys_gfx_d1m1.c

                                                                      Page 4
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                         173 --Directory:     
                         174 --		C:\git\rh850\src\app\gfx_apps\simple_draw\target\d1mx_mango_ghs
                         175 --Compile Date:  Tue Oct 16 19:48:53 2018
                         176 --Host OS:       Win32
                         177 --Version:       C-RH850 2014.1.7 RELEASE VERSION
                         178 --Release:       Compiler v2014.1.7
                         179 --Revision Date: Fri Sep 05 14:10:46 2014
                         180 --Release Date:  Fri Sep 05 14:44:23 2014
                         181 -- ecom  -g -w
                         182 
                         183 --1: /*
                         184 --2: ****************************************************************************
                         185 --3: PROJECT : BSP - GFX 
                         186 --4: FILE    : $Id: r_bsp_sys_gfx_d1m1.c 13765 2017-06-08 10:55:30Z florian.zimmermann $
                         187 --5: ============================================================================
                         188 --6: DESCRIPTION
                         189 --7: BSP Implementation D1X MANGO Board
                         190 --8: ============================================================================
                         191 --9:                             C O P Y R I G H T
                         192 --10: ============================================================================
                         193 --11:                            Copyright (c) 2017
                         194 --12:                                   by
                         195 --13:                     Renesas Electronics (Europe) GmbH. 
                         196 --14:                            Arcadiastrasse 10
                         197 --15:                           D-40472 Duesseldorf
                         198 --16:                                Germany
                         199 --17:                           All rights reserved.
                         200 --18: ============================================================================
                         201 --19: Purpose: only for testing
                         202 --21: DISCLAIMER                                                                   
                         203 --22: This software is supplied by Renesas Electronics Corporation and is only     
                         204 --23: intended for use with Renesas products. No other uses are authorized. This   
                         205 --24: software is owned by Renesas Electronics Corporation and is protected under  
                         206 --25: all applicable laws, including copyright laws.                               
                         207 --26: THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING  
                         208 --27: THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT      
                         209 --28: LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE   
                         210 --29: AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.          
                         211 --30: TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS       
                         212 --31: ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE  
                         213 --32: FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR   
                         214 --33: ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE  
                         215 --34: BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.                             
                         216 --35: Renesas reserves the right, without notice, to make changes to this software 
                         217 --36: and to discontinue the availability of this software. By using this software,
                         218 --37: you agree to the additional terms and conditions found by accessing the      
                         219 --38: following link:                                                              
                         220 --39: http://www.renesas.com/disclaimer *                                          
                         221 --40: Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved.     
                         222 --42: ****************************************************************************
                         223 --43: */
                         224 --45: /*
                         225 --46:   Section: BSP SYS GFX description 
                         226 --47:   
                         227 --48:   This is the board specific GFX implementation for the BSP. 
                         228 --49:         
                         229 --50: */
                         230 --53: /*******************************************************************************
                         231 --54:   Section: Includes
                         232 --55: */
                         233 --57: #include "r_typedefs.h"     /* Renesas basic types, e.g. uint32_t */

                                                                      Page 5
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                         234 --59: #include "r_tick_api.h"
                         235 --60: #include "r_dev_api.h"
                         236 --61: #include "r_gpio_api.h"
                         237 --62: #include "r_xbus_api.h"
                         238 --64: #include "r_bsp_api.h"
                         239 --65: #include "r_bsp_stdio_api.h"
                         240 --66: #include "r_bsp_gfx_api.h"
                         241 --67: #include "r_bsp_gfx_sys.h"
                         242 --68: #include "r_bsp_board_config.h"
                         243 --69: #include "main.h"
                         244 --72: /*******************************************************************************
                         245 --73:   Section: Local Defines
                         246 --74: */
                         247 --76: /*
                         248 --77: The following flags are used in several files.
                         249 --78: Thus, please set these flags globally, e.g. in a Makefile.
                         250 --80:     USE_VDCE_SERIALRGB  -   Configure VDCE to use Serial RGB on Pins "VDCE1 Out"
                         251 --81:     USE_VDCE_OPENLDI    -   Configure VDCE to use Open LDI on Pins "VDCE0 Out"
                         252 --82:     USE_VDCE_VODDR      -   Configure VDCE to use VO-DDR on Pins "VDCE0 Out"
                         253 --83: */
                         254 --85: /* USE_VDCE_SERIALRGB
                         255 --86:     0 = Parallel Video Output (default, if undefined)
                         256 --87:     1 = Serial RGB
                         257 --88: */
                         258 --89: #ifndef USE_VDCE_SERIALRGB
                         259 --90:     #define USE_VDCE_SERIALRGB  (0u)
                         260 --91: #endif
                         261 --93: /* USE_VDCE_OPENLDI
                         262 --94:     0 = Parallel Video Output (default, if undefined)
                         263 --95:     1 = Open LDI
                         264 --96: */
                         265 --97: #ifndef USE_VDCE_OPENLDI
                         266 --98:     #define USE_VDCE_OPENLDI    (1u)
                         267 --99: #endif
                         268 --101: /* USE_VDCE_VODDR
                         269 --102:     0 = Parallel Video Output (default, if undefined)
                         270 --103:     1 = VO DDR Video Output
                         271 --104: */
                         272 --105: #ifndef USE_VDCE_VODDR
                         273 --106:     #define USE_VDCE_VODDR      (0u)
                         274 --107: #endif
                         275 --109: #if (USE_VDCE_SERIALRGB | USE_VDCE_OPENLDI) & USE_VDCE_VODDR
                         276 --110:     #error "VO-DDR must not be enabled together with SerialRGB and OpenLDI"
                         277 --111: #endif
                         278 --113: /* Module reset control register */
                         279 --114: #define LOC_MRSTC           0xFFF8F400u
                         280 --115: #define LOC_PROTSMRST       0xFFF8F484u
                         281 --116: #define LOC_PROTCMDMRST     0xFFF8F480u
                         282 --118: /* Module reset control register bits (only for SDRA) */
                         283 --119: #define MRSTC_SDRB0RES      ((uint32_t)(1ul<<12u))
                         284 --122: /* SDRA (DBSC2) SDR-SDRAM MemC registers (for D1M1H + D1M1A MANGO) */
                         285 --124: #define SDRA_BASE       (0xf2fe0000u)
                         286 --126:  #define DBSVCR           (SDRA_BASE + 0x0004u)
                         287 --127:  #define DBKIND           (SDRA_BASE + 0x0008u)
                         288 --128:  #define DBSTATE          (SDRA_BASE + 0x000cu)
                         289 --129:  #define DBEN             (SDRA_BASE + 0x0010u)
                         290 --130:  #define DBCMDCNT         (SDRA_BASE + 0x0014u)
                         291 --131:  #define DBCKECNT         (SDRA_BASE + 0x0018u)
                         292 --132:  #define DBAXICNT         (SDRA_BASE + 0x001cu)
                         293 --133:  #define DBCONF           (SDRA_BASE + 0x0020u)
                         294 --134:  #define DBTR0            (SDRA_BASE + 0x0030u)

                                                                      Page 6
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                         295 --135:  #define DBTR1            (SDRA_BASE + 0x0034u)
                         296 --136:  #define DBTR2            (SDRA_BASE + 0x0038u)
                         297 --137:  #define DBRFPDN0         (SDRA_BASE + 0x0040u)
                         298 --138:  #define DBRFPDN1         (SDRA_BASE + 0x0044u)
                         299 --139:  #define DBRFPDN2         (SDRA_BASE + 0x0048u)
                         300 --140:  #define DBRFSTS          (SDRA_BASE + 0x004cu)
                         301 --141:  #define DBMRCNT          (SDRA_BASE + 0x0060u)
                         302 --142:  #define DBRSET           (SDRA_BASE + 0x0070u)
                         303 --143:  #define DBRCHOICE0       (SDRA_BASE + 0x0074u)
                         304 --144:  #define DBRCHOICE1       (SDRA_BASE + 0x0078u)
                         305 --145:  #define DBTTR            (SDRA_BASE + 0x007cu)
                         306 --146:  #define DBPDCNT0         (SDRA_BASE + 0x0108u)
                         307 --148: /* SDRA (DBSC2) SDR-SDRAM Transaction Restrictor Registers (for D1M1A MANGO) */
                         308 --150:  #define SDRATRCTL        (0xFFFD3000u)
                         309 --151:  #define SDRATRINTVL      (0xFFFD3004u)
                         310 --155: /* XC1 QoS Registers (D1M1(H) only) */
                         311 --157: #define QOS_BASE       (0xffcd2300u)
                         312 --159: #define QOS_MODE       (QOS_BASE + 0x0000u)
                         313 --160: #define QOS_MAX_COUNT  (QOS_BASE + 0x0004u)
                         314 --161: #define QOS_MAX_RACC   (QOS_BASE + 0x0008u)
                         315 --162: #define QOS_MAX_WACC   (QOS_BASE + 0x000cu)
                         316 --164: #define QOS_PORT_CPU0   0x0
                         317 --165: #define QOS_PORT_CPU1   0x1
                         318 --166: #define QOS_PORT_VACC0  0x2
                         319 --167: #define QOS_PORT_VACC1  0x3
                         320 --168: #define QOS_PORT_JCUA   0x4
                         321 --169: #define QOS_PORT_GPU2D  0x5
                         322 --170: #define QOS_PORT_ETNB   0x6
                         323 --172: /* video config */
                         324 --174: /* video selection registers */
                         325 --175: #define VDCECTL         0xFFC0601Cu
                         326 --177: #define VDCECTL_UPDT1   (1ul<<5)
                         327 --178: #define VDCECTL_UPDT0   (1ul<<4)
                         328 --179: #define VDCECTL_PXSL    (1ul<<3)
                         329 --180: #define VDCECTL_VOSL    (1ul<<2)
                         330 --181: #define VDCECTL_VISL0   (1ul<<0)
                         331 --183: /* RSDS and other video output control register */
                         332 --184: #define RSDSCFG                 (0xFFC06020u)
                         333 --186: #define RSDSCFG_VODDR_OEN       (1ul<<4)
                         334 --187: #define RSDSCFG_OLDI_OEN        (1ul<<5)
                         335 --188: #define RSDSCFG_SRGB1_OEN       (1ul<<8)
                         336 --191: /* preload buffer (PRLB) control registers */
                         337 --192: #define PRL0REG                 0xF200A000u
                         338 --193: #define PRL1REG                 0xF200A004u
                         339 --194: #define PRL2REG                 0xF200A008u
                         340 --195: #define PRL3REG                 0xF200A00Cu
                         341 --196: #define PRLnREG_PRLEN           (0x1ul<<0)
                         342 --197: #define PRLnREG_PRLID0_EN       (0x0ul<<4)
                         343 --198: #define PRLnREG_PRLID1_EN       (0x1ul<<8)
                         344 --199: #define PRLnREG_PRLID2_EN       (0x2ul<<12)
                         345 --200: #define PRLnREG_PRLID0_DIS      (0xful<<4)
                         346 --201: #define PRLnREG_PRLID1_DIS      (0xful<<8)
                         347 --202: #define PRLnREG_PRLID2_DIS      (0xful<<12)
                         348 --203: #define PRLnREG_PRLISS          (0x2ul<<16)
                         349 --204: #define PRLnREG_PRLTO           (0x0ul<<24)
                         350 --205: /* Configure PRLB here */
                         351 --206: #ifndef PRLB_EN_VDCE0_LAYER0
                         352 --207:   #define PRLB_EN_VDCE0_LAYER0    (1u)
                         353 --208: #endif
                         354 --209: #ifndef PRLB_EN_VDCE0_LAYER1
                         355 --210:   #define PRLB_EN_VDCE0_LAYER1    (1u)

                                                                      Page 7
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                         356 --211: #endif
                         357 --212: #ifndef PRLB_EN_VDCE0_LAYER2
                         358 --213:   #define PRLB_EN_VDCE0_LAYER2    (1u)
                         359 --214: #endif
                         360 --215: #ifndef PRLB_EN_VDCE0_LAYER3
                         361 --216:   #define PRLB_EN_VDCE0_LAYER3    (1u)
                         362 --217: #endif
                         363 --218: #ifndef PRLB_EN_VDCE0_OIR
                         364 --219:   #define PRLB_EN_VDCE0_OIR       (1u)
                         365 --220: #endif
                         366 --221: #ifndef PRLB_EN_VDCE1_LAYER0
                         367 --222:   #define PRLB_EN_VDCE1_LAYER0    (1u)
                         368 --223: #endif
                         369 --224: #ifndef PRLB_EN_VDCE1_LAYER1
                         370 --225:   #define PRLB_EN_VDCE1_LAYER1    (1u)
                         371 --226: #endif
                         372 --227: #ifndef PRLB_EN_VDCE1_LAYER2
                         373 --228:   #define PRLB_EN_VDCE1_LAYER2    (1u)
                         374 --229: #endif
                         375 --230: #ifndef PRLB_EN_VDCE1_LAYER3
                         376 --231:   #define PRLB_EN_VDCE1_LAYER3    (1u)
                         377 --232: #endif
                         378 --234: /* OpenLDI interface */
                         379 --235: #define OLDI0CR0                    (0xF2002000u)
                         380 --236: #define OLDI0CR1                    (0xF2002004u)
                         381 --237: #define OLDI0CTRCR                  (0xF200200Cu)
                         382 --238: #define OLDI0CHCR                   (0xF2002010u)
                         383 --239: #define OLDI0SKEWCTR                (0xF2002070u)
                         384 --240:                                     
                         385 --241: #define OLDI0CR0_LVRES              (0x1ul<<0)
                         386 --242: #define OLDI0CR0_LVEN               (0x1ul<<1)
                         387 --243: #define OLDI0CR0_LVMD(mode)         ((mode)<<8) /* Possible modes: 0 - 7 */
                         388 --244:                                     
                         389 --245: #define OLDI0CR1_CLKSTBY(ctrl)      ((ctrl)<<0) /* STBY: Standby Mode, EN: Operating Mode */
                         390 --246: #define OLDI0CR1_CH1STBY(ctrl)      ((ctrl)<<2) /* STBY: Standby Mode, EN: Operating Mode */
                         391 --247: #define OLDI0CR1_CH2STBY(ctrl)      ((ctrl)<<4) /* STBY: Standby Mode, EN: Operating Mode */
                         392 --248: #define OLDI0CR1_CH3STBY(ctrl)      ((ctrl)<<6) /* STBY: Standby Mode, EN: Operating Mode */
                         393 --249: #define OLDI0CR1_CH4STBY(ctrl)      ((ctrl)<<8) /* STBY: Standby Mode, EN: Operating Mode */
                         394 --250: #define OLDI0CR1_CHnSTBY_EN         (0x3ul)
                         395 --251: #define OLDI0CR1_CHnSTBY_STBY       (0x0ul)
                         396 --252:                                     
                         397 --253: #define OLDI0CTRCR_CTR0SEL(sel)     ((sel)<<0)  /* 0: HSYNC, 1: VSYNC, 2: DE    Attention: Different values allowed for each CTR0 to CTR2! */
                         398 --254: #define OLDI0CTRCR_CTR1SEL(sel)     ((sel)<<4)  /* 0: VSYNC, 1: DE,    4: HSYNC */
                         399 --255: #define OLDI0CTRCR_CTR2SEL(sel)     ((sel)<<8)  /* 0: DE,    3: HSYNC, 4: VSYNC */
                         400 --256:                                     
                         401 --257: #define OLDI0CHCR_CH1SEL(ch)        ((ch)<<0)  /* 0: CH1, 1: CH2, 2: CH3, 3: CH4 */
                         402 --258: #define OLDI0CHCR_CH2SEL(ch)        ((ch)<<4)  /* 0: CH2, 1: CH3, 2: CH4, 3: CH1 */
                         403 --259: #define OLDI0CHCR_CH3SEL(ch)        ((ch)<<8)  /* 0: CH3, 1: CH4, 2: CH1, 3: CH2 */
                         404 --260: #define OLDI0CHCR_CH4SEL(ch)        ((ch)<<12) /* 0: CH4, 1: CH1, 2: CH2, 3: CH3 */
                         405 --262: #define OLDI0SKEWCTR_SKEW1(skew)    ((skew)<<0)
                         406 --263: #define OLDI0SKEWCTR_SKEW2(skew)    ((skew)<<3)
                         407 --264: #define OLDI0SKEWCTR_SKEW3(skew)    ((skew)<<6)
                         408 --265: #define OLDI0SKEWCTR_SKEW4(skew)    ((skew)<<9)
                         409 --266: #define OLDI0SKEWCTR_SKEWC(skew)    ((skew)<<12)
                         410 --267: #define OLDI0SKEWCTR_SKEWn_150PS    (3ul) /* +150ps */
                         411 --268: #define OLDI0SKEWCTR_SKEWn_100PS    (2ul) /* +100ps */
                         412 --269: #define OLDI0SKEWCTR_SKEWn_50PS     (1ul) /* + 50ps */
                         413 --270: #define OLDI0SKEWCTR_SKEWn_0PS      (0ul) /*    0ps */
                         414 --271: #define OLDI0SKEWCTR_SKEWn_M50PS    (5ul) /* - 50ps */
                         415 --272: #define OLDI0SKEWCTR_SKEWn_M100PS   (6ul) /* -100ps */
                         416 --273: #define OLDI0SKEWCTR_SKEWn_M150PS   (7ul) /* -150ps */

                                                                      Page 8
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                         417 --275: /* VO-DDR Interface */
                         418 --276: #define VODDR0_SYSCNT               (0xF2001000ul)
                         419 --277: #define VODDR0_CLKDIV               (0xF2001004ul)
                         420 --278: #define VODDR0_TIMCNT1              (0xF200100Cul)
                         421 --280: #define VODDR0_SYSCNT_CLK_START     (1ul<<0)
                         422 --281: #define VODDR0_SYSCNT_VO1_ENABLE    (1ul<<16)
                         423 --283: #define VODDR0_CLKDIV_CLKDIV0(div)  ((div)&0xFFu<<0)  /* Set clock divider of 2..254 of PLLCLK */
                         424 --284: #define VODDR0_CLKDIV_CLKDIV1(div)  ((div)&0xFFu<<16) /* Set clock divider of 2..254 of PLLCLK */
                         425 --286: #define VODDR0_TIMCNT1_CONFIG0(cyc) ((cyc)<<0)  /* Set delay of 0..7 cycles of PLLCLK */
                         426 --287: #define VODDR0_TIMCNT1_CONFIG1(cyc) ((cyc)<<8)  /* Set delay of 0..7 cycles of PLLCLK */
                         427 --288: #define VODDR0_TIMCNT1_OUTTIM0(cyc) ((cyc)<<16) /* Set delay of 0..7 cycles of PLLCLK */
                         428 --289: #define VODDR0_TIMCNT1_OUTTIM1(cyc) ((cyc)<<24) /* Set delay of 0..7 cycles of PLLCLK */
                         429 --296: /*******************************************************************************
                         430 --297:   Section: Local Types 
                         431 --298: */
                         432 --300: /* XC1 QoS configuration */
                         433 --302: typedef struct {
                         434 --303:     uint32_t mode; 
                         435 --304:     uint32_t max_cnt; 
                         436 --305:     uint32_t max_racc;
                         437 --306:     uint32_t max_wacc;
                         438 --307: } r_xc1_qos_config_t;
                         439 --309: /* SDRA-SDRAM configuration values */
                         440 --311: typedef struct {
                         441 --312:     uint32_t    vDBCONF;     /* SDRAM Address Configuration */
                         442 --313:     uint32_t    vDBTR0;      /* SDRAM Timing Configuration (1) */
                         443 --314:     uint32_t    vDBTR1;      /* SDRAM Timing Configuration (2) */
                         444 --315:     uint32_t    vDBTR2;      /* SDRAM Timing Configuration (3) */
                         445 --316:     uint32_t    vDBRFPDN1;   /* Refresh time: (tREF_AT*fRAM/nROWS) - SSCG_factor */
                         446 --317:     uint32_t    vDBRFPDN2;   /* Idle- and Busy-thresholds */
                         447 --318: } r_sdra_params_t;
                         448 --320: /*******************************************************************************
                         449 --321:   Section: Local Constants
                         450 --322: */
                         451 --324: static const r_dev_PinConfig_t loc_D1M1_D1M1H_VoDefaultPinConfig[] = 
                         452 --325: /*  Port Pin Func      Dir      Feedback     Pull        OpenDrain   HiCurr   HiSpeed  InputType */
                         453 --326: {
                         454 --327:     /* VDCE0 Output 24bit parallel, HSync+VSync */
                         455 --328:     {44, 0,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 Out Data 23 */
                         456 --329:     {44, 1,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         457 --330:     {44, 2,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         458 --331:     {44, 3,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         459 --332:     {44, 4,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         460 --333:     {44, 5,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         461 --334:     {44, 6,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         462 --335:     {44, 7,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         463 --336:     {44, 8,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         464 --337:     {44, 9,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         465 --338:     {44, 10, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         466 --339:     {44, 11, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 Out Data 12 */
                         467 --340:     {45, 0,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 Out CLKP */
                         468 --341: /*   45, 1,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1,  VDCE0 Out CLKN */
                         469 --342:     {45, 1,  4u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 Out Tcon3 DE (shared on same pin as CLKN) */
                         470 --343:     {45, 2,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 Out Data 11 */
                         471 --344:     {45, 3,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         472 --345:     {45, 4,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         473 --346:     {45, 5,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         474 --347:     {45, 6,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         475 --348:     {45, 7,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         476 --349:     {45, 8,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         477 --350:     {45, 9,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},

                                                                      Page 9
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                         478 --351:     {45, 10, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         479 --352:     {45, 11, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         480 --353:     {45, 12, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         481 --354:     {45, 13, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 Out Data 0 */
                         482 --355:     {43, 0,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 Out TCON2 HS */
                         483 --356: /*   43, 0,  2u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1,  VDCE0 Out Tcon3 DE (shared on same pin as TCON2 HS) */
                         484 --357:     {43, 1,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 Out TCON0 VS */
                         485 --358:     {42, 11, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 Out TCON3 DE */
                         486 --359:     
                         487 --360:     /* delimiter - do not remove */
                         488 --361:     {0u, R_DEV_PIN_LAST,0u,R_DEV_PIN_OUT,0u,R_DEV_PIN_PULLNO,   0u, 0u, 0u, R_DEV_PIN_CMOS1} 
                         489 --362: };
                         490 --364: static const r_dev_PinConfig_t loc_D1M1_D1M1H_ViDefaultPinConfig[] = 
                         491 --365: /*  Port Pin Func      Dir      Feedback     Pull        OpenDrain   HiCurr   HiSpeed  InputType */
                         492 --366: {
                         493 --367:     /* VDCE0 Input ITU on P42_[10:0] AF2_In; BT656 from CVBS source via SAA71xx video converter */
                         494 --368:     {42, 0,  2u, R_DEV_PIN_IN,  0u, R_DEV_PIN_PULLNO, 0u, 0u, 0u, R_DEV_PIN_CMOS1}, /* VDCE1 In ITU DATA7 */
                         495 --369:     {42, 1,  2u, R_DEV_PIN_IN,  0u, R_DEV_PIN_PULLNO, 0u, 0u, 0u, R_DEV_PIN_CMOS1},
                         496 --370:     {42, 2,  2u, R_DEV_PIN_IN,  0u, R_DEV_PIN_PULLNO, 0u, 0u, 0u, R_DEV_PIN_CMOS1},
                         497 --371:     {42, 3,  2u, R_DEV_PIN_IN,  0u, R_DEV_PIN_PULLNO, 0u, 0u, 0u, R_DEV_PIN_CMOS1},
                         498 --372:     {42, 4,  2u, R_DEV_PIN_IN,  0u, R_DEV_PIN_PULLNO, 0u, 0u, 0u, R_DEV_PIN_CMOS1},
                         499 --373:     {42, 5,  2u, R_DEV_PIN_IN,  0u, R_DEV_PIN_PULLNO, 0u, 0u, 0u, R_DEV_PIN_CMOS1},
                         500 --374:     {42, 6,  2u, R_DEV_PIN_IN,  0u, R_DEV_PIN_PULLNO, 0u, 0u, 0u, R_DEV_PIN_CMOS1},
                         501 --375:     {42, 7,  2u, R_DEV_PIN_IN,  0u, R_DEV_PIN_PULLNO, 0u, 0u, 0u, R_DEV_PIN_CMOS1}, /* VDCE1 In ITU DATA0 */
                         502 --376:     {42, 8,  2u, R_DEV_PIN_IN,  0u, R_DEV_PIN_PULLNO, 0u, 0u, 0u, R_DEV_PIN_CMOS1}, /* VDCE1 In ITU CLK */
                         503 --377:     {42, 9,  2u, R_DEV_PIN_IN,  0u, R_DEV_PIN_PULLNO, 0u, 0u, 0u, R_DEV_PIN_CMOS1}, /* VDCE1 In ITU HSYNC */
                         504 --378:     {42, 10, 2u, R_DEV_PIN_IN,  0u, R_DEV_PIN_PULLNO, 0u, 0u, 0u, R_DEV_PIN_CMOS1}, /* VDCE1 In ITU VSYNC */
                         505 --379:     
                         506 --380:     /* delimiter - do not remove */
                         507 --381:     {0u, R_DEV_PIN_LAST,0u,R_DEV_PIN_OUT,0u,R_DEV_PIN_PULLNO,   0u, 0u, 0u, R_DEV_PIN_CMOS1} 
                         508 --382: };
                         509 --384: #if (USE_VDCE_OPENLDI == 1) && (USE_VDCE_SERIALRGB == 0)
                         510 --385: static const r_dev_PinConfig_t loc_D1M1A_VoOpenLdiPinConfig[] = 
                         511 --386: /*  Port Pin Func      Dir      Feedback     Pull        OpenDrain   HiCurr   HiSpeed  InputType */
                         512 --387: {
                         513 --388:     /* VDCE0 Output 24bit OpenLDI */
                         514 --389:     /* $$$: TODO Check pin-out esp. alternative function */
                         515 --390:     {45, 0,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch0_p (clk_p) */
                         516 --391:     {45, 1,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch0_n (clk_n) */
                         517 --392:     {45, 2,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch1_p */
                         518 --393:     {45, 3,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch1_n */
                         519 --394:     {45, 4,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch2_p */
                         520 --395:     {45, 5,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch2_n */
                         521 --396:     {45, 6,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch3_p */
                         522 --397:     {45, 7,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch3_n */
                         523 --398:     {45, 8,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch4_p */
                         524 --399:     {45, 9,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch4_n */
                         525 --400:     /* Special for R7F701460 POD that emulates D1M1A with different pin-out */
                         526 --401:     /* Replacement pin config of OpenLDI at R7F701460 POD
                         527 --402:         that replaces P45_8 and P45_9 of D1M1A real device
                         528 --403:         by P44_10 and P44_11 (also channels 1-4 are shifted) */
                         529 --404:     //{44, 10, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch1_p */
                         530 --405:     //{44, 11, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch1_n */
                         531 --407:     /* delimiter - do not remove */
                         532 --408:     {0u, R_DEV_PIN_LAST,0u,R_DEV_PIN_OUT,0u,R_DEV_PIN_PULLNO,   0u, 0u, 0u, R_DEV_PIN_CMOS1} 
                         533 --409: };
                         534 --410: #endif /* (USE_VDCE_OPENLDI == 1) && (USE_VDCE_SERIALRGB == 0) */
                         535 --413: #if (USE_VDCE_SERIALRGB == 1) && (USE_VDCE_OPENLDI == 0)
                         536 --414: static const r_dev_PinConfig_t loc_D1M1A_VoSerialRgbPinConfig[] = 
                         537 --415: /*  Port Pin Func      Dir      Feedback     Pull        OpenDrain   HiCurr   HiSpeed  InputType */
                         538 --416: {

                                                                      Page 10
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                         539 --417:     /* VDCE0 Output SerialRGB */
                         540 --418:     /* $$$: TODO Check pin-out esp. alternative function */
                         541 --419:     {42, 11, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE1 Out TCON3 DE */
                         542 --420:     {43, 0,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE1 Out TCON2 HS */
                         543 --421:     {43, 1,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE1 Out TCON0 VS */
                         544 --422:     {44, 0,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE1 Out Data 7 */
                         545 --423:     {44, 1,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         546 --424:     {44, 2,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         547 --425:     {44, 3,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         548 --426:     {44, 4,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         549 --427:     {44, 5,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         550 --428:     {44, 6,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         551 --429:     {44, 7,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE1 Out Data 0 */
                         552 --430:     {44, 8,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE1 Out CLKP */
                         553 --431:     
                         554 --432:     /* delimiter - do not remove */
                         555 --433:     {0u, R_DEV_PIN_LAST,0u,R_DEV_PIN_OUT,0u,R_DEV_PIN_PULLNO,   0u, 0u, 0u, R_DEV_PIN_CMOS1} 
                         556 --434: };
                         557 --435: #endif /* (USE_VDCE_SERIALRGB == 1) && (USE_VDCE_OPENLDI == 0) */
                         558 --437: #if (USE_VDCE_SERIALRGB == 1) && (USE_VDCE_OPENLDI == 1)
                         559 --438: static const r_dev_PinConfig_t loc_D1M1A_VoOpenLdiSerialRgbPinConfig[] = 
                         560 --439: /*  Port Pin Func      Dir      Feedback     Pull        OpenDrain   HiCurr   HiSpeed  InputType */
                         561 --440: {
                         562 --441:     /* VDCE0 Output 24bit OpenLDI */
                         563 --442:     /* $$$: TODO Check pin-out esp. alternative function */
                         564 --443:     {45, 0,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch0_p (clk_p) */
                         565 --444:     {45, 1,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch0_n (clk_n) */
                         566 --445:     {45, 2,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch1_p */
                         567 --446:     {45, 3,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch1_n */
                         568 --447:     {45, 4,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch2_p */
                         569 --448:     {45, 5,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch2_n */
                         570 --449:     {45, 6,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch3_p */
                         571 --450:     {45, 7,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch3_n */
                         572 --451:     {45, 8,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch4_p */
                         573 --452:     {45, 9,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch4_n */
                         574 --453:     /* Special for R7F701460 POD that emulates D1M1A with different pin-out */
                         575 --454:     /* Replacement pin config of OpenLDI at R7F701460 POD
                         576 --455:         that replaces P45_8 and P45_9 of D1M1A real device
                         577 --456:         by P44_10 and P44_11 (also channels 1-4 are shifted) */
                         578 --457:     {44, 10, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch1_p */
                         579 --458:     {44, 11, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE0 OpenLDI ch1_n */
                         580 --459:     
                         581 --460:     /* VDCE0 Output Serial RGB */
                         582 --461:     /* $$$: TODO Check pin-out esp. alternative function */
                         583 --462:     {42, 11, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE1 Out TCON3 DE */
                         584 --463:     {43, 0,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE1 Out TCON2 HS */
                         585 --464:     {43, 1,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE1 Out TCON0 VS */
                         586 --465:     {44, 0,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE1 Out Data 7 */
                         587 --466:     {44, 1,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         588 --467:     {44, 2,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         589 --468:     {44, 3,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         590 --469:     {44, 4,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         591 --470:     {44, 5,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         592 --471:     {44, 6,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         593 --472:     {44, 7,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE1 Out Data 0 */
                         594 --473:     {44, 8,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VDCE1 Out CLKP */
                         595 --476:     /* delimiter - do not remove */
                         596 --477:     {0u, R_DEV_PIN_LAST,0u,R_DEV_PIN_OUT,0u,R_DEV_PIN_PULLNO,   0u, 0u, 0u, R_DEV_PIN_CMOS1} 
                         597 --478: };
                         598 --479: #endif /* (USE_VDCE_SERIALRGB == 1) && (USE_VDCE_OPENLDI == 1) */
                         599 --482: #if USE_VDCE_VODDR

                                                                      Page 11
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                         600 --483: static const r_dev_PinConfig_t loc_D1M1A_VoVoDdrPinConfig[] = 
                         601 --484: /*  Port Pin Func      Dir      Feedback     Pull        OpenDrain   HiCurr   HiSpeed  InputType */
                         602 --485: {
                         603 --486:     /* VDCE0 Output 24bit VO-DDR + VDCE1 Output 24bit VO-DDR */
                         604 --487:     /* VODDR 24bit parallel, HSync+VSync, CLK0+CLK1 */
                         605 --488:     {44, 0,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VODDR Out Data 23 */
                         606 --489:     {44, 1,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         607 --490:     {44, 2,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         608 --491:     {44, 3,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         609 --492:     {44, 4,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         610 --493:     {44, 5,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         611 --494:     {44, 6,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         612 --495:     {44, 7,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         613 --496:     {44, 8,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         614 --497:     {44, 9,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         615 --498:     {44, 10, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         616 --499:     {44, 11, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VODDR Out Data 12 */
                         617 --500:     {45, 0,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VODDR Out OUT0_CLK */
                         618 --501:     {45, 1,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VODDR Out OUT1_CLK */
                         619 --502:     {45, 2,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VODDR Out Data 11 */
                         620 --503:     {45, 3,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         621 --504:     {45, 4,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         622 --505:     {45, 5,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         623 --506:     {45, 6,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         624 --507:     {45, 7,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         625 --508:     {45, 8,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         626 --509:     {45, 9,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         627 --510:     {45, 10, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         628 --511:     {45, 11, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         629 --512:     {45, 12, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1},
                         630 --513:     {45, 13, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VODDR Out Data 0 */
                         631 --514:     {43, 0,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VODDR Out TCON2 HS */
                         632 --515: /*   43, 0,  2u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1,     VODDR Out TCON3 DE (shared on same pin as TCON2 HS) */
                         633 --516:     {43, 1,  1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VODDR Out TCON0 VS */
                         634 --517:     {42, 11, 1u, R_DEV_PIN_OUT, 0u, R_DEV_PIN_PULLNO, 0u, 0u, 1u, R_DEV_PIN_CMOS1}, /* VODDR Out TCON3 DE */
                         635 --518:     
                         636 --519:     /* delimiter - do not remove */
                         637 --520:     {0u, R_DEV_PIN_LAST,0u,R_DEV_PIN_OUT,0u,R_DEV_PIN_PULLNO,   0u, 0u, 0u, R_DEV_PIN_CMOS1} 
                         638 --521: };
                         639 --522: #endif /* USE_VDCE_VODDR */
                         640 --525: #if defined (BSP_INIT_QOS_SDRAM) || defined (BSP_INIT_QOS_VRAM)
                         641 --527: /* XC1 QoS Configuration for maximum speed at master port */ 
                         642 --528: static const r_xc1_qos_config_t qos_config_max[] = 
                         643 --529: {
                         644 --530:     0x3u,   /* Threshold mode */
                         645 --531:     0x7u,   /* Initial cycle count: 8 cycles */
                         646 --532:     0x7u,   /* 8 read bursts permitted within 8 cycles */
                         647 --533:     0x7u,   /* 8 write bursts permitted within 8 cycles */
                         648 --534: };
                         649 --535: #endif
                         650 --537: #ifdef BSP_INIT_QOS_SDRAM
                         651 --538: /* XC1 QoS Configuration for D/AVE HD SDRAM access (assuming single layer VDCE pixel clock of 30MHz) */
                         652 --539: /* This mode roughly divides the bandwidth between: D/AVE HD -> 33% read, 33% write
                         653 --540:                                                     VDCE: 33% read
                         654 --541:     At 100MHz SDRAM clock, this scheme locks maximum VDCE pixel clock at ~30MHz.
                         655 --542:     For other pixel clocks / layers, different values should be used!
                         656 --543: */
                         657 --544: static const r_xc1_qos_config_t qos_config_dhd_sdram[] = 
                         658 --545: {
                         659 --546:     0x3u,   /* Threshold mode */
                         660 --547:     0x7fu,  /* Initial cycle count: 96 cycles */

                                                                      Page 12
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                         661 --548:     0x0u,   /* 1 read burst permitted within 96 cycles */
                         662 --549:     0x7u,   /* 8 write burst permitted within 96 cycles (D/AVE HD write is limited by read ratio) */    
                         663 --550: };
                         664 --551: #endif
                         665 --553: #ifdef BSP_INIT_QOS_VRAM
                         666 --554: /* XC1 QoS Configuration for D/AVE HD VRAM access (assuming VDCE pixel clock of 30MHz) */
                         667 --555: static const r_xc1_qos_config_t qos_config_dhd_vram[] = 
                         668 --556: {
                         669 --557:     0x3u,
                         670 --558:     0x5fu,
                         671 --559:     0x0u,   
                         672 --560:     0x7u,       
                         673 --561: };
                         674 --562: #endif
                         675 --565: /*******************************************************************************
                         676 --566:   SDRA-SDRAM configuration values
                         677 --567:   
                         678 --568:   These are the configuration values specific to Micron SDRAM "MT48LC4M32B2P-6A"
                         679 --569:   running with 100MHz.
                         680 --570:   
                         681 --571:   Init SDRA(DBSC2) SDR-SDRAM Memc of D1M1H Mango with 16 MByte
                         682 --572:   (SDRA supports up to 128 MByte, but D1M1H Mango Board only implements 16 MByte.)
                         683 --573:   1 piece of external Micron SDRAM "MT48LC4M32B2P".
                         684 --574:   (1x 4Mx32bit = 1x 128Mbit = 16 MByte)
                         685 --575:   Use the register based setup.
                         686 --576: */
                         687 --577: static const r_sdra_params_t MT48LC4M32B2P_100MHz = {
                         688 --578:     /* DBCONF */ 0x01110a02u,   /* SDRAM Address Configuration
                         689 --579:                                    ===========================
                         690 --580:                                    - 32-bit width, 12-bit row, 8-bit col
                         691 --582:                                    - BA[1:0] = A[11:10]
                         692 --584:                                    - MA[11:0] = A[23:12] -> RAS
                         693 --585:                                    - MA[ 7:0] = A[ 9:2]  -> CAS
                         694 --586:                                  */
                         695 --587:     /* DBTR0 */  0x02040501u,   /* SDRAM Timing Configuration (1)
                         696 --588:                                    ==============================
                         697 --589:                                    - CL   = 2 clk
                         698 --590:                                    - tRAS = 5 clk
                         699 --591:                                    - tRFC = 6 clk
                         700 --592:                                    - tRCD = 2 clk
                         701 --593:                                  */
                         702 --594:     /* DBTR1 */  0x00010102u,   /* SDRAM Timing Configuration (2)
                         703 --595:                                    ==============================
                         704 --596:                                    - CKEH = 1 clk                                           ???  testing 1
                         705 --597:                                    - tRP  = 2 clk
                         706 --598:                                    - tRRD = 2 clk
                         707 --599:                                    - tWR  = 2 clk                                           ??? different value mapping, changed
                         708 --600:                                  */
                         709 --601:     /* DBTR2 */  0x01050504u,   /* SDRAM Timing Configuration (3)
                         710 --602:                                    ==============================
                         711 --603:                                    - tRTP = 2 clk
                         712 --604:                                    - tRC  = 6 clk
                         713 --605:                                    - RDWR = 6 clk       (BL=Burst Length + CL=CAS Latency)  ??? would be 6
                         714 --606:                                    - WRRD = 5 clk       (BL=Burst Length)                   ??? would be 4
                         715 --607:                                  */ 
                         716 --608:     /* DBRFPDN1*/ 0x00000173u,  /* Refresh time of 16ms: 
                         717 --609:                                           (tREF_AT*fRAM/nROWS)-SSCG_factor
                         718 --610:                                           (16ms*100MHz/4096rows) - 5%SSCG = 0x173; 
                         719 --611:                                           0x186 would be 16ms without SSCG
                         720 --612:                                           With SSCG 0x186 corresponds to 16.8ms.
                         721 --613:                                  */

                                                                      Page 13
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                         722 --614:     /* DBRFPDN2*/ 0x0aaa002Du,  /* LV1TH: tREFI  <= LV1TH <= tREFI x 9         
                         723 --615:                                           tREFI  =  tREF/ (#rows*tCLK) = 16ms/(4096*10ns)=390,6
                         724 --616:                                           391    <= LV1TH <= 3515
                         725 --617:                                           0x0aaa == 2730
                         726 --618:                                    LV0TH: LV0TH =  (tRP + tRCD + tWR + 3) x 5 = 45
                         727 --619:                                           0x02d =  45
                         728 --620:                                  */
                         729 --621: };
                         730 --625: /*******************************************************************************
                         731 --626:   SDRA-SDRAM configuration values
                         732 --627:   
                         733 --628:   These are the configuration values specific to 2x Micron SDRAM "MT48LC16M16A2P-6A:G"
                         734 --629:   running with 120MHz.
                         735 --630:   
                         736 --631:   Init SDRA(DBSC2) SDR-SDRAM Memc of D1M1A Mango with 2 x 32 MByte
                         737 --632:   (SDRA supports up to 128 MByte, but D1M1A Mango Board only implements 64 MByte.)
                         738 --633:   2 pieces of external Micron SDRAM "MT48LC4M32B2P".
                         739 --634:   (2x 16Mx16bit = 1x 512Mbit = 64 MByte)
                         740 --635:   Use the register based setup.
                         741 --636: */
                         742 --637: static const r_sdra_params_t MT48LC16M16A2P_120MHz = {
                         743 --638:     /* 0x00920c01u 256mb 16 bit one chip */
                         744 --639:     /* DBCONF */ 0x011a0c02u,   /* SDRAM Address Configuration
                         745 --640:                                    ===========================
                         746 --641:                                    - 32-bit width, 13-bit row, 10-bit col
                         747 --643:                                    - BA[1:0] = A[13:12]
                         748 --645:                                    - MA[11:0] = A[25:14] -> RAS
                         749 --646:                                    - MA[ 7:0] = A[11:2]  -> CAS
                         750 --647:                                  */
                         751 --648:     /* DBTR0 */  0x02040701u,   /* SDRAM Timing Configuration (1)
                         752 --649:                                    ==============================
                         753 --650:                                    - CL   = 2 clk
                         754 --651:                                    - tRAS = 6 clk       (42ns / 8.33ns = 5.04clk)
                         755 --652:                                    - tRFC = 8 clk       (60ns / 8.33ns = 7.2clk)
                         756 --653:                                    - tRCD = 3 clk       (18ns / 8.33ns = 2.16clk)
                         757 --654:                                  */
                         758 --655:     /* DBTR1 */  0x00010102u,   /* SDRAM Timing Configuration (2)
                         759 --656:                                    ==============================
                         760 --657:                                    - CKEH = 1 clk
                         761 --658:                                    - tRP  = 3 clk       (18ns)
                         762 --659:                                    - tRRD = 2 clk       (12ns)
                         763 --660:                                    - tWR  = 2 clk       (1 clk + 6ns)
                         764 --661:                                  */
                         765 --662:     /* DBTR2 */  0x01050504u,   /* SDRAM Timing Configuration (3)
                         766 --663:                                    ==============================
                         767 --664:                                    - tRTP = 2 clk
                         768 --665:                                    - tRC  = 7 clk       (60ns)
                         769 --666:                                    - RDWR = 6 clk       (BL=Burst Length + CL=CAS Latency + 1)  Would be 7 acc to formula. Hand optimised.
                         770 --667:                                    - WRRD = 5 clk       (BL=Burst Length + 1)
                         771 --668:                                  */ 
                         772 --669:     /* DBRFPDN1*/ 0x000000EAu,  /* Refresh time of 16ms: 
                         773 --670:                                           (tREF_AT*fRAM/nROWS) - SSCG_factor
                         774 --671:                                           SSCG is downspread only, so there is no correction needed.
                         775 --672:                                           (16ms*120MHz/8192rows) - 0%SSCG = 0xEA
                         776 --673:                                  */
                         777 --674:     /* DBRFPDN2*/ 0x0555002Du,  /* LV1TH: tREFI  <= LV1TH <= tREFI x 9         
                         778 --675:                                           tREFI  =  tREF/ (#rows*tCLK) = 16ms/(4096*8.33ns)=0xEA
                         779 --676:                                           234    <= LV1TH <= 2106
                         780 --677:                                           0x0555 == 1365
                         781 --678:                                    LV0TH: LV0TH =  (tRP + tRCD + tWR + 3) x 5 = 45
                         782 --679:                                           0x02d =  45

                                                                      Page 14
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                         783 --680:                                  */
                         784 --681: };
                         785 --682: /*******************************************************************************
                         786 --683:   Section: Local Functions declarations 
                         787 --684: */
                         788 --686: void loc_SysGfxInitD1M1(void);
                         789 --687: void loc_SysLowInitD1M1(void);
                         790 --689: void loc_InitVideoIOPortD1M1(uint32_t *VoPinsAddr, uint32_t *ViPinsAddr);
                         791 --690: void loc_InitVideoIOPortD1M1A(uint32_t *VoPinsAddr, uint32_t *ViPinsAddr);
                         792 --692: static void loc_InitSDRAMemMangoRaw(const r_sdra_params_t *params);
                         793 --693: static void loc_SDRA_SelectIoDriveStrength(void);
                         794 --694: #if defined BSP_SDRA_QOS_WRITE_RESTRICT || defined BSP_SDRA_QOS_READ_RESTRICT
                         795 --695: static void loc_InitSDRATransactionRestrictor(void);
                         796 --696: #endif
                         797 --698: /*******************************************************************************
                         798 --699:   Function: loc_InitVideoIOPortD1M1 / loc_InitVideoIOPortD1M1A
                         799 --700:   
                         800 --701:   Init port pins of Video I/O and select a video configuration.
                         801 --702: */
                         802 --704: void loc_InitVideoIOPortD1M1(uint32_t *VoPinsAddr, uint32_t *ViPinsAddr)
                         803 	.text
                         804 ..bof.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1...43.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs..5BC5D026..0::
                         805 	.align	2
                         806 	.global	_loc_InitVideoIOPortD1M1
                         807 _loc_InitVideoIOPortD1M1:
00000000 06f0            808 	mov	r6,ep
00000002 0770            809 	mov	r7,r14
                         810 --	    .bf
                         811 .LDW01:
                         812 --705: {
                         813 --706:     uint32_t val;
                         814 --707:     
                         815 --708:     *VoPinsAddr = (uint32_t) &(loc_D1M1_D1M1H_VoDefaultPinConfig[0]);
00000004 210600000000*   816 	mov	_loc_D1M1_D1M1H_VoDefaultPinConfig,r1
0000000a 010d            817 	sst.w	r1,0[ep]
                         818 --709:     *ViPinsAddr = (uint32_t) &(loc_D1M1_D1M1H_ViDefaultPinConfig[0]);
0000000c 210600000000*   819 	mov	_loc_D1M1_D1M1H_ViDefaultPinConfig,r1
00000012 6e0f0100        820 	st.w	r1,0[r14]
                         821 --710:     
                         822 --711:     val = 0;
00000016 000a            823 	mov	0,r1
                         824 --712:     /* video input selection VDCE0 */
                         825 --713: #if 1
                         826 --714:     /* select BT656 on 2nd alternative input on VDCE0 Input
                         827 --715:         (i.e. ITU port pins P42_[10..0] */
                         828 --716:     val &= ~VDCECTL_PXSL;
00000018 176a            829 	mov	-9,r13
0000001a 4d09            830 	and	r13,r1
                         831 --717:     val &= ~VDCECTL_VISL0;
0000001c 1e6a            832 	mov	-2,r13
0000001e 4d09            833 	and	r13,r1
                         834 --718: #else
                         835 --719:     /* select RGB on 3rd alternative input on VDCE0 Input
                         836 --720:         (i.e. RGB666 port pins P42_[15..0] + P44_[5..1] */
                         837 --721:     val &= ~VDCECTL_PXSL;
                         838 --722:     val |= VDCECTL_VISL0;
                         839 --723: #endif
                         840 --724:     R_DEV_WRITE_REG(32, VDCECTL, ((val & 0x3Fu) | 0x10000u));
00000020 c16e3f00        841 	andi	63,r1,r13
00000024 40660100        842 	movhi	hi(65536),zero,r12
00000028 0c69            843 	or	r12,r13

                                                                      Page 15
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
0000002a 8007cf69c080    844 	st.w	r13,4290797596[zero]
                         845 --726:     
                         846 --727:     /* video output assignment */
                         847 --728:      /* nothing to select for D1M1(H) */
                         848 --729: }
                         849 --	    .ef
                         850 .LDW11:
00000030 7f00            851 	jmp	[lp]
                         852 	.type	_loc_InitVideoIOPortD1M1,@function
                         853 	.size	_loc_InitVideoIOPortD1M1,.-_loc_InitVideoIOPortD1M1
                         854 	.align	2
                         855 .LDW21:
                         856 --_val	r1	local
                         857 
                         858 --_VoPinsAddr	ep	param
                         859 --_ViPinsAddr	r14	param
                         860 
                         861 	.section ".bss","awb"
                         862 .L54:
                         863 	.type	.L54,@object
                         864 	.size	.L54,0
                         865 	.section ".rodata","a"
                         866 	.align	4
                         867 	.global	_MT48LC4M32B2P_100MHz..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.
                         868 _MT48LC4M32B2P_100MHz..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.:
00000000 020a1101        869 _MT48LC4M32B2P_100MHz:	.byte	2,10,17,1
00000004 01050402        870 	.byte	1,5,4,2
00000008 02010100        871 	.byte	2,1,1,0
0000000c 04050501        872 	.byte	4,5,5,1
00000010 73010000        873 	.byte	115,1,0,0
00000014 2d00aa0a        874 	.byte	45,0,170,10
                         875 	.type	_MT48LC4M32B2P_100MHz..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,@object
                         876 	.size	_MT48LC4M32B2P_100MHz..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,24
                         877 	.type	_MT48LC4M32B2P_100MHz,@object
                         878 	.size	_MT48LC4M32B2P_100MHz,24
                         879 	.global	_MT48LC16M16A2P_120MHz..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.
                         880 _MT48LC16M16A2P_120MHz..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.:
00000018 020c1a01        881 _MT48LC16M16A2P_120MHz:	.byte	2,12,26,1
0000001c 01070402        882 	.byte	1,7,4,2
00000020 02010100        883 	.byte	2,1,1,0
00000024 04050501        884 	.byte	4,5,5,1
00000028 ea000000        885 	.byte	234,0,0,0
0000002c 2d005505        886 	.byte	45,0,85,5
                         887 	.type	_MT48LC16M16A2P_120MHz..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,@object
                         888 	.size	_MT48LC16M16A2P_120MHz..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,24
                         889 	.type	_MT48LC16M16A2P_120MHz,@object
                         890 	.size	_MT48LC16M16A2P_120MHz,24
                         891 	.global	_loc_D1M1_D1M1H_VoDefaultPinConfig..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.
                         892 _loc_D1M1_D1M1H_VoDefaultPinConfig..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.:
00000030 2c              893 _loc_D1M1_D1M1H_VoDefaultPinConfig:	.byte	44
00000031 00              894 	.space	1
00000032 01              895 	.byte	1
00000033 00              896 	.space	1
00000034 00000000        897 	.space	4
00000038 00              898 	.space	1
00000039 000000          899 	.space	3
0000003c 00000000        900 	.space	4
00000040 00              901 	.space	1
00000041 00              902 	.space	1
00000042 0101            903 	.byte	1,1
00000044 2c01            904 	.byte	44,1

                                                                      Page 16
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
00000046 01              905 	.byte	1
00000047 00              906 	.space	1
00000048 00000000        907 	.space	4
0000004c 00              908 	.space	1
0000004d 000000          909 	.space	3
00000050 00000000        910 	.space	4
00000054 00              911 	.space	1
00000055 00              912 	.space	1
00000056 0101            913 	.byte	1,1
00000058 2c02            914 	.byte	44,2
0000005a 01              915 	.byte	1
0000005b 00              916 	.space	1
0000005c 00000000        917 	.space	4
00000060 00              918 	.space	1
00000061 000000          919 	.space	3
00000064 00000000        920 	.space	4
00000068 00              921 	.space	1
00000069 00              922 	.space	1
0000006a 0101            923 	.byte	1,1
0000006c 2c03            924 	.byte	44,3
0000006e 01              925 	.byte	1
0000006f 00              926 	.space	1
00000070 00000000        927 	.space	4
00000074 00              928 	.space	1
00000075 000000          929 	.space	3
00000078 00000000        930 	.space	4
0000007c 00              931 	.space	1
0000007d 00              932 	.space	1
0000007e 0101            933 	.byte	1,1
00000080 2c04            934 	.byte	44,4
00000082 01              935 	.byte	1
00000083 00              936 	.space	1
00000084 00000000        937 	.space	4
00000088 00              938 	.space	1
00000089 000000          939 	.space	3
0000008c 00000000        940 	.space	4
00000090 00              941 	.space	1
00000091 00              942 	.space	1
00000092 0101            943 	.byte	1,1
00000094 2c05            944 	.byte	44,5
00000096 01              945 	.byte	1
00000097 00              946 	.space	1
00000098 00000000        947 	.space	4
0000009c 00              948 	.space	1
0000009d 000000          949 	.space	3
000000a0 00000000        950 	.space	4
000000a4 00              951 	.space	1
000000a5 00              952 	.space	1
000000a6 0101            953 	.byte	1,1
000000a8 2c06            954 	.byte	44,6
000000aa 01              955 	.byte	1
000000ab 00              956 	.space	1
000000ac 00000000        957 	.space	4
000000b0 00              958 	.space	1
000000b1 000000          959 	.space	3
000000b4 00000000        960 	.space	4
000000b8 00              961 	.space	1
000000b9 00              962 	.space	1
000000ba 0101            963 	.byte	1,1
000000bc 2c07            964 	.byte	44,7
000000be 01              965 	.byte	1

                                                                      Page 17
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
000000bf 00              966 	.space	1
000000c0 00000000        967 	.space	4
000000c4 00              968 	.space	1
000000c5 000000          969 	.space	3
000000c8 00000000        970 	.space	4
000000cc 00              971 	.space	1
000000cd 00              972 	.space	1
000000ce 0101            973 	.byte	1,1
000000d0 2c08            974 	.byte	44,8
000000d2 01              975 	.byte	1
000000d3 00              976 	.space	1
000000d4 00000000        977 	.space	4
000000d8 00              978 	.space	1
000000d9 000000          979 	.space	3
000000dc 00000000        980 	.space	4
000000e0 00              981 	.space	1
000000e1 00              982 	.space	1
000000e2 0101            983 	.byte	1,1
000000e4 2c09            984 	.byte	44,9
000000e6 01              985 	.byte	1
000000e7 00              986 	.space	1
000000e8 00000000        987 	.space	4
000000ec 00              988 	.space	1
000000ed 000000          989 	.space	3
000000f0 00000000        990 	.space	4
000000f4 00              991 	.space	1
000000f5 00              992 	.space	1
000000f6 0101            993 	.byte	1,1
000000f8 2c0a            994 	.byte	44,10
000000fa 01              995 	.byte	1
000000fb 00              996 	.space	1
000000fc 00000000        997 	.space	4
00000100 00              998 	.space	1
00000101 000000          999 	.space	3
00000104 00000000       1000 	.space	4
00000108 00             1001 	.space	1
00000109 00             1002 	.space	1
0000010a 0101           1003 	.byte	1,1
0000010c 2c0b           1004 	.byte	44,11
0000010e 01             1005 	.byte	1
0000010f 00             1006 	.space	1
00000110 00000000       1007 	.space	4
00000114 00             1008 	.space	1
00000115 000000         1009 	.space	3
00000118 00000000       1010 	.space	4
0000011c 00             1011 	.space	1
0000011d 00             1012 	.space	1
0000011e 0101           1013 	.byte	1,1
00000120 2d             1014 	.byte	45
00000121 00             1015 	.space	1
00000122 01             1016 	.byte	1
00000123 00             1017 	.space	1
00000124 00000000       1018 	.space	4
00000128 00             1019 	.space	1
00000129 000000         1020 	.space	3
0000012c 00000000       1021 	.space	4
00000130 00             1022 	.space	1
00000131 00             1023 	.space	1
00000132 0101           1024 	.byte	1,1
00000134 2d01           1025 	.byte	45,1
00000136 04             1026 	.byte	4

                                                                      Page 18
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
00000137 00             1027 	.space	1
00000138 00000000       1028 	.space	4
0000013c 00             1029 	.space	1
0000013d 000000         1030 	.space	3
00000140 00000000       1031 	.space	4
00000144 00             1032 	.space	1
00000145 00             1033 	.space	1
00000146 0101           1034 	.byte	1,1
00000148 2d02           1035 	.byte	45,2
0000014a 01             1036 	.byte	1
0000014b 00             1037 	.space	1
0000014c 00000000       1038 	.space	4
00000150 00             1039 	.space	1
00000151 000000         1040 	.space	3
00000154 00000000       1041 	.space	4
00000158 00             1042 	.space	1
00000159 00             1043 	.space	1
0000015a 0101           1044 	.byte	1,1
0000015c 2d03           1045 	.byte	45,3
0000015e 01             1046 	.byte	1
0000015f 00             1047 	.space	1
00000160 00000000       1048 	.space	4
00000164 00             1049 	.space	1
00000165 000000         1050 	.space	3
00000168 00000000       1051 	.space	4
0000016c 00             1052 	.space	1
0000016d 00             1053 	.space	1
0000016e 0101           1054 	.byte	1,1
00000170 2d04           1055 	.byte	45,4
00000172 01             1056 	.byte	1
00000173 00             1057 	.space	1
00000174 00000000       1058 	.space	4
00000178 00             1059 	.space	1
00000179 000000         1060 	.space	3
0000017c 00000000       1061 	.space	4
00000180 00             1062 	.space	1
00000181 00             1063 	.space	1
00000182 0101           1064 	.byte	1,1
00000184 2d05           1065 	.byte	45,5
00000186 01             1066 	.byte	1
00000187 00             1067 	.space	1
00000188 00000000       1068 	.space	4
0000018c 00             1069 	.space	1
0000018d 000000         1070 	.space	3
00000190 00000000       1071 	.space	4
00000194 00             1072 	.space	1
00000195 00             1073 	.space	1
00000196 0101           1074 	.byte	1,1
00000198 2d06           1075 	.byte	45,6
0000019a 01             1076 	.byte	1
0000019b 00             1077 	.space	1
0000019c 00000000       1078 	.space	4
000001a0 00             1079 	.space	1
000001a1 000000         1080 	.space	3
000001a4 00000000       1081 	.space	4
000001a8 00             1082 	.space	1
000001a9 00             1083 	.space	1
000001aa 0101           1084 	.byte	1,1
000001ac 2d07           1085 	.byte	45,7
000001ae 01             1086 	.byte	1
000001af 00             1087 	.space	1

                                                                      Page 19
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
000001b0 00000000       1088 	.space	4
000001b4 00             1089 	.space	1
000001b5 000000         1090 	.space	3
000001b8 00000000       1091 	.space	4
000001bc 00             1092 	.space	1
000001bd 00             1093 	.space	1
000001be 0101           1094 	.byte	1,1
000001c0 2d08           1095 	.byte	45,8
000001c2 01             1096 	.byte	1
000001c3 00             1097 	.space	1
000001c4 00000000       1098 	.space	4
000001c8 00             1099 	.space	1
000001c9 000000         1100 	.space	3
000001cc 00000000       1101 	.space	4
000001d0 00             1102 	.space	1
000001d1 00             1103 	.space	1
000001d2 0101           1104 	.byte	1,1
000001d4 2d09           1105 	.byte	45,9
000001d6 01             1106 	.byte	1
000001d7 00             1107 	.space	1
000001d8 00000000       1108 	.space	4
000001dc 00             1109 	.space	1
000001dd 000000         1110 	.space	3
000001e0 00000000       1111 	.space	4
000001e4 00             1112 	.space	1
000001e5 00             1113 	.space	1
000001e6 0101           1114 	.byte	1,1
000001e8 2d0a           1115 	.byte	45,10
000001ea 01             1116 	.byte	1
000001eb 00             1117 	.space	1
000001ec 00000000       1118 	.space	4
000001f0 00             1119 	.space	1
000001f1 000000         1120 	.space	3
000001f4 00000000       1121 	.space	4
000001f8 00             1122 	.space	1
000001f9 00             1123 	.space	1
000001fa 0101           1124 	.byte	1,1
000001fc 2d0b           1125 	.byte	45,11
000001fe 01             1126 	.byte	1
000001ff 00             1127 	.space	1
00000200 00000000       1128 	.space	4
00000204 00             1129 	.space	1
00000205 000000         1130 	.space	3
00000208 00000000       1131 	.space	4
0000020c 00             1132 	.space	1
0000020d 00             1133 	.space	1
0000020e 0101           1134 	.byte	1,1
00000210 2d0c           1135 	.byte	45,12
00000212 01             1136 	.byte	1
00000213 00             1137 	.space	1
00000214 00000000       1138 	.space	4
00000218 00             1139 	.space	1
00000219 000000         1140 	.space	3
0000021c 00000000       1141 	.space	4
00000220 00             1142 	.space	1
00000221 00             1143 	.space	1
00000222 0101           1144 	.byte	1,1
00000224 2d0d           1145 	.byte	45,13
00000226 01             1146 	.byte	1
00000227 00             1147 	.space	1
00000228 00000000       1148 	.space	4

                                                                      Page 20
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
0000022c 00             1149 	.space	1
0000022d 000000         1150 	.space	3
00000230 00000000       1151 	.space	4
00000234 00             1152 	.space	1
00000235 00             1153 	.space	1
00000236 0101           1154 	.byte	1,1
00000238 2b             1155 	.byte	43
00000239 00             1156 	.space	1
0000023a 01             1157 	.byte	1
0000023b 00             1158 	.space	1
0000023c 00000000       1159 	.space	4
00000240 00             1160 	.space	1
00000241 000000         1161 	.space	3
00000244 00000000       1162 	.space	4
00000248 00             1163 	.space	1
00000249 00             1164 	.space	1
0000024a 0101           1165 	.byte	1,1
0000024c 2b01           1166 	.byte	43,1
0000024e 01             1167 	.byte	1
0000024f 00             1168 	.space	1
00000250 00000000       1169 	.space	4
00000254 00             1170 	.space	1
00000255 000000         1171 	.space	3
00000258 00000000       1172 	.space	4
0000025c 00             1173 	.space	1
0000025d 00             1174 	.space	1
0000025e 0101           1175 	.byte	1,1
00000260 2a0b           1176 	.byte	42,11
00000262 01             1177 	.byte	1
00000263 00             1178 	.space	1
00000264 00000000       1179 	.space	4
00000268 00             1180 	.space	1
00000269 000000         1181 	.space	3
0000026c 00000000       1182 	.space	4
00000270 00             1183 	.space	1
00000271 00             1184 	.space	1
00000272 0101           1185 	.byte	1,1
00000274 00             1186 	.space	1
00000275 ff             1187 	.byte	255
00000276 00             1188 	.space	1
00000277 00             1189 	.space	1
00000278 00000000       1190 	.space	4
0000027c 00             1191 	.space	1
0000027d 000000         1192 	.space	3
00000280 00000000       1193 	.space	4
00000284 00             1194 	.space	1
00000285 00             1195 	.space	1
00000286 00             1196 	.space	1
00000287 01             1197 	.byte	1
                        1198 	.type	_loc_D1M1_D1M1H_VoDefaultPinConfig..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,@object
                        1199 	.size	_loc_D1M1_D1M1H_VoDefaultPinConfig..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,600
                        1200 	.type	_loc_D1M1_D1M1H_VoDefaultPinConfig,@object
                        1201 	.size	_loc_D1M1_D1M1H_VoDefaultPinConfig,600
                        1202 	.global	_loc_D1M1_D1M1H_ViDefaultPinConfig..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.
                        1203 _loc_D1M1_D1M1H_ViDefaultPinConfig..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.:
00000288 2a             1204 _loc_D1M1_D1M1H_ViDefaultPinConfig:	.byte	42
00000289 00             1205 	.space	1
0000028a 02             1206 	.byte	2
0000028b 00             1207 	.space	1
0000028c 01000000       1208 	.byte	1,0,0,0
00000290 00             1209 	.space	1

                                                                      Page 21
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
00000291 000000         1210 	.space	3
00000294 00000000       1211 	.space	4
00000298 00             1212 	.space	1
00000299 00             1213 	.space	1
0000029a 00             1214 	.space	1
0000029b 01             1215 	.byte	1
0000029c 2a01           1216 	.byte	42,1
0000029e 02             1217 	.byte	2
0000029f 00             1218 	.space	1
000002a0 01000000       1219 	.byte	1,0,0,0
000002a4 00             1220 	.space	1
000002a5 000000         1221 	.space	3
000002a8 00000000       1222 	.space	4
000002ac 00             1223 	.space	1
000002ad 00             1224 	.space	1
000002ae 00             1225 	.space	1
000002af 01             1226 	.byte	1
000002b0 2a02           1227 	.byte	42,2
000002b2 02             1228 	.byte	2
000002b3 00             1229 	.space	1
000002b4 01000000       1230 	.byte	1,0,0,0
000002b8 00             1231 	.space	1
000002b9 000000         1232 	.space	3
000002bc 00000000       1233 	.space	4
000002c0 00             1234 	.space	1
000002c1 00             1235 	.space	1
000002c2 00             1236 	.space	1
000002c3 01             1237 	.byte	1
000002c4 2a03           1238 	.byte	42,3
000002c6 02             1239 	.byte	2
000002c7 00             1240 	.space	1
000002c8 01000000       1241 	.byte	1,0,0,0
000002cc 00             1242 	.space	1
000002cd 000000         1243 	.space	3
000002d0 00000000       1244 	.space	4
000002d4 00             1245 	.space	1
000002d5 00             1246 	.space	1
000002d6 00             1247 	.space	1
000002d7 01             1248 	.byte	1
000002d8 2a04           1249 	.byte	42,4
000002da 02             1250 	.byte	2
000002db 00             1251 	.space	1
000002dc 01000000       1252 	.byte	1,0,0,0
000002e0 00             1253 	.space	1
000002e1 000000         1254 	.space	3
000002e4 00000000       1255 	.space	4
000002e8 00             1256 	.space	1
000002e9 00             1257 	.space	1
000002ea 00             1258 	.space	1
000002eb 01             1259 	.byte	1
000002ec 2a05           1260 	.byte	42,5
000002ee 02             1261 	.byte	2
000002ef 00             1262 	.space	1
000002f0 01000000       1263 	.byte	1,0,0,0
000002f4 00             1264 	.space	1
000002f5 000000         1265 	.space	3
000002f8 00000000       1266 	.space	4
000002fc 00             1267 	.space	1
000002fd 00             1268 	.space	1
000002fe 00             1269 	.space	1
000002ff 01             1270 	.byte	1

                                                                      Page 22
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
00000300 2a06           1271 	.byte	42,6
00000302 02             1272 	.byte	2
00000303 00             1273 	.space	1
00000304 01000000       1274 	.byte	1,0,0,0
00000308 00             1275 	.space	1
00000309 000000         1276 	.space	3
0000030c 00000000       1277 	.space	4
00000310 00             1278 	.space	1
00000311 00             1279 	.space	1
00000312 00             1280 	.space	1
00000313 01             1281 	.byte	1
00000314 2a07           1282 	.byte	42,7
00000316 02             1283 	.byte	2
00000317 00             1284 	.space	1
00000318 01000000       1285 	.byte	1,0,0,0
0000031c 00             1286 	.space	1
0000031d 000000         1287 	.space	3
00000320 00000000       1288 	.space	4
00000324 00             1289 	.space	1
00000325 00             1290 	.space	1
00000326 00             1291 	.space	1
00000327 01             1292 	.byte	1
00000328 2a08           1293 	.byte	42,8
0000032a 02             1294 	.byte	2
0000032b 00             1295 	.space	1
0000032c 01000000       1296 	.byte	1,0,0,0
00000330 00             1297 	.space	1
00000331 000000         1298 	.space	3
00000334 00000000       1299 	.space	4
00000338 00             1300 	.space	1
00000339 00             1301 	.space	1
0000033a 00             1302 	.space	1
0000033b 01             1303 	.byte	1
0000033c 2a09           1304 	.byte	42,9
0000033e 02             1305 	.byte	2
0000033f 00             1306 	.space	1
00000340 01000000       1307 	.byte	1,0,0,0
00000344 00             1308 	.space	1
00000345 000000         1309 	.space	3
00000348 00000000       1310 	.space	4
0000034c 00             1311 	.space	1
0000034d 00             1312 	.space	1
0000034e 00             1313 	.space	1
0000034f 01             1314 	.byte	1
00000350 2a0a           1315 	.byte	42,10
00000352 02             1316 	.byte	2
00000353 00             1317 	.space	1
00000354 01000000       1318 	.byte	1,0,0,0
00000358 00             1319 	.space	1
00000359 000000         1320 	.space	3
0000035c 00000000       1321 	.space	4
00000360 00             1322 	.space	1
00000361 00             1323 	.space	1
00000362 00             1324 	.space	1
00000363 01             1325 	.byte	1
00000364 00             1326 	.space	1
00000365 ff             1327 	.byte	255
00000366 00             1328 	.space	1
00000367 00             1329 	.space	1
00000368 00000000       1330 	.space	4
0000036c 00             1331 	.space	1

                                                                      Page 23
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
0000036d 000000         1332 	.space	3
00000370 00000000       1333 	.space	4
00000374 00             1334 	.space	1
00000375 00             1335 	.space	1
00000376 00             1336 	.space	1
00000377 01             1337 	.byte	1
                        1338 	.type	_loc_D1M1_D1M1H_ViDefaultPinConfig..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,@object
                        1339 	.size	_loc_D1M1_D1M1H_ViDefaultPinConfig..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,240
                        1340 	.type	_loc_D1M1_D1M1H_ViDefaultPinConfig,@object
                        1341 	.size	_loc_D1M1_D1M1H_ViDefaultPinConfig,240
                        1342 	.global	_loc_D1M1A_VoOpenLdiPinConfig..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.
                        1343 _loc_D1M1A_VoOpenLdiPinConfig..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.:
00000378 2d             1344 _loc_D1M1A_VoOpenLdiPinConfig:	.byte	45
00000379 00             1345 	.space	1
0000037a 01             1346 	.byte	1
0000037b 00             1347 	.space	1
0000037c 00000000       1348 	.space	4
00000380 00             1349 	.space	1
00000381 000000         1350 	.space	3
00000384 00000000       1351 	.space	4
00000388 00             1352 	.space	1
00000389 00             1353 	.space	1
0000038a 0101           1354 	.byte	1,1
0000038c 2d01           1355 	.byte	45,1
0000038e 01             1356 	.byte	1
0000038f 00             1357 	.space	1
00000390 00000000       1358 	.space	4
00000394 00             1359 	.space	1
00000395 000000         1360 	.space	3
00000398 00000000       1361 	.space	4
0000039c 00             1362 	.space	1
0000039d 00             1363 	.space	1
0000039e 0101           1364 	.byte	1,1
000003a0 2d02           1365 	.byte	45,2
000003a2 01             1366 	.byte	1
000003a3 00             1367 	.space	1
000003a4 00000000       1368 	.space	4
000003a8 00             1369 	.space	1
000003a9 000000         1370 	.space	3
000003ac 00000000       1371 	.space	4
000003b0 00             1372 	.space	1
000003b1 00             1373 	.space	1
000003b2 0101           1374 	.byte	1,1
000003b4 2d03           1375 	.byte	45,3
000003b6 01             1376 	.byte	1
000003b7 00             1377 	.space	1
000003b8 00000000       1378 	.space	4
000003bc 00             1379 	.space	1
000003bd 000000         1380 	.space	3
000003c0 00000000       1381 	.space	4
000003c4 00             1382 	.space	1
000003c5 00             1383 	.space	1
000003c6 0101           1384 	.byte	1,1
000003c8 2d04           1385 	.byte	45,4
000003ca 01             1386 	.byte	1
000003cb 00             1387 	.space	1
000003cc 00000000       1388 	.space	4
000003d0 00             1389 	.space	1
000003d1 000000         1390 	.space	3
000003d4 00000000       1391 	.space	4
000003d8 00             1392 	.space	1

                                                                      Page 24
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
000003d9 00             1393 	.space	1
000003da 0101           1394 	.byte	1,1
000003dc 2d05           1395 	.byte	45,5
000003de 01             1396 	.byte	1
000003df 00             1397 	.space	1
000003e0 00000000       1398 	.space	4
000003e4 00             1399 	.space	1
000003e5 000000         1400 	.space	3
000003e8 00000000       1401 	.space	4
000003ec 00             1402 	.space	1
000003ed 00             1403 	.space	1
000003ee 0101           1404 	.byte	1,1
000003f0 2d06           1405 	.byte	45,6
000003f2 01             1406 	.byte	1
000003f3 00             1407 	.space	1
000003f4 00000000       1408 	.space	4
000003f8 00             1409 	.space	1
000003f9 000000         1410 	.space	3
000003fc 00000000       1411 	.space	4
00000400 00             1412 	.space	1
00000401 00             1413 	.space	1
00000402 0101           1414 	.byte	1,1
00000404 2d07           1415 	.byte	45,7
00000406 01             1416 	.byte	1
00000407 00             1417 	.space	1
00000408 00000000       1418 	.space	4
0000040c 00             1419 	.space	1
0000040d 000000         1420 	.space	3
00000410 00000000       1421 	.space	4
00000414 00             1422 	.space	1
00000415 00             1423 	.space	1
00000416 0101           1424 	.byte	1,1
00000418 2d08           1425 	.byte	45,8
0000041a 01             1426 	.byte	1
0000041b 00             1427 	.space	1
0000041c 00000000       1428 	.space	4
00000420 00             1429 	.space	1
00000421 000000         1430 	.space	3
00000424 00000000       1431 	.space	4
00000428 00             1432 	.space	1
00000429 00             1433 	.space	1
0000042a 0101           1434 	.byte	1,1
0000042c 2d09           1435 	.byte	45,9
0000042e 01             1436 	.byte	1
0000042f 00             1437 	.space	1
00000430 00000000       1438 	.space	4
00000434 00             1439 	.space	1
00000435 000000         1440 	.space	3
00000438 00000000       1441 	.space	4
0000043c 00             1442 	.space	1
0000043d 00             1443 	.space	1
0000043e 0101           1444 	.byte	1,1
00000440 00             1445 	.space	1
00000441 ff             1446 	.byte	255
00000442 00             1447 	.space	1
00000443 00             1448 	.space	1
00000444 00000000       1449 	.space	4
00000448 00             1450 	.space	1
00000449 000000         1451 	.space	3
0000044c 00000000       1452 	.space	4
00000450 00             1453 	.space	1

                                                                      Page 25
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
00000451 00             1454 	.space	1
00000452 00             1455 	.space	1
00000453 01             1456 	.byte	1
                        1457 	.type	_loc_D1M1A_VoOpenLdiPinConfig..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,@object
                        1458 	.size	_loc_D1M1A_VoOpenLdiPinConfig..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,220
                        1459 	.type	_loc_D1M1A_VoOpenLdiPinConfig,@object
                        1460 	.size	_loc_D1M1A_VoOpenLdiPinConfig,220
                        1461 	.data
                        1462 	.text
                        1463 
                        1464 
                        1465 --731: void W_InitVideoIOReg(uint32_t *VoPinsAddr, uint32_t *ViPinsAddr)
                        1466 	.align	2
                        1467 	.align	2
                        1468 	.global	_W_InitVideoIOReg
                        1469 _W_InitVideoIOReg:
00000032 0660           1470 	mov	r6,r12
00000034 0758           1471 	mov	r7,r11
00000036 2106002000f2   1472 	mov	-234872832,r1
                        1473 --	    .bf
                        1474 .LDW31:
                        1475 --732: {
                        1476 --733:     uint32_t val;
                        1477 --734:     uint32_t chSelValD1M1A = 0;
0000003c 006a           1478 	mov	0,r13
                        1479 --735:     (void)chSelValD1M1A;
0000003e 0000           1480 	nop
                        1481 --738:     R_DEV_WRITE_REG(32, RSDSCFG, 0x0);
00000040 80070f02c080   1482 	st.w	zero,4290797600[zero]
                        1483 --740:      /* Set all channels to operating mode */
                        1484 --741:     R_DEV_WRITE_REG(32, OLDI0CR1,       OLDI0CR1_CLKSTBY(OLDI0CR1_CHnSTBY_EN) | 
00000046 01f60400       1485 	addi	4,r1,ep
0000004a 2076ff03       1486 	movea	1023,zero,r14
0000004e 0175           1487 	sst.w	r14,0[ep]
                        1488 --742:                                         OLDI0CR1_CH1STBY(OLDI0CR1_CHnSTBY_EN) |
                        1489 --743:                                         OLDI0CR1_CH2STBY(OLDI0CR1_CHnSTBY_EN) |
                        1490 --744:                                         OLDI0CR1_CH3STBY(OLDI0CR1_CHnSTBY_EN) |
                        1491 --745:                                         OLDI0CR1_CH4STBY(OLDI0CR1_CHnSTBY_EN) );
                        1492 --746:     /* Set CTRL0 to HSYNC, CTRL1 to VSYNC, CTRL2 to DE */
                        1493 --747:     R_DEV_WRITE_REG(32, OLDI0CTRCR,     OLDI0CTRCR_CTR0SEL(0ul) |
00000050 01f60c00       1494 	addi	12,r1,ep
00000054 0105           1495 	sst.w	zero,0[ep]
                        1496 --748:                                         OLDI0CTRCR_CTR1SEL(0ul) |
                        1497 --749:                                         OLDI0CTRCR_CTR2SEL(0ul) );
                        1498 --750:     /* Set CH0 to output CH0, CH1 to CH1, CH2 to CH2, CH3 to CH3 */
                        1499 --751:     chSelValD1M1A = (OLDI0CHCR_CH1SEL(0ul) | OLDI0CHCR_CH2SEL(0ul)
00000056 006a           1500 	mov	0,r13
                        1501 --752:                    | OLDI0CHCR_CH3SEL(0ul) | OLDI0CHCR_CH4SEL(0ul) );
                        1502 --754:     R_DEV_WRITE_REG(32, OLDI0CHCR,      chSelValD1M1A);
00000058 01f61000       1503 	addi	16,r1,ep
0000005c 016d           1504 	sst.w	r13,0[ep]
                        1505 --756:     /* Set SKEW of all channels to 0ps */
                        1506 --757:     R_DEV_WRITE_REG(32, OLDI0SKEWCTR,   OLDI0SKEWCTR_SKEWC(OLDI0SKEWCTR_SKEWn_0PS) |
0000005e 01f67000       1507 	addi	112,r1,ep
00000062 0105           1508 	sst.w	zero,0[ep]
                        1509 --758:                                         OLDI0SKEWCTR_SKEW1(OLDI0SKEWCTR_SKEWn_0PS) |
                        1510 --759:                                         OLDI0SKEWCTR_SKEW2(OLDI0SKEWCTR_SKEWn_0PS) |
                        1511 --760:                                         OLDI0SKEWCTR_SKEW3(OLDI0SKEWCTR_SKEWn_0PS) |
                        1512 --761:                                         OLDI0SKEWCTR_SKEW4(OLDI0SKEWCTR_SKEWn_0PS) );
                        1513 --762:     /* Activate outputs; Start Operation; Select Mode 0 */
                        1514 --763: #ifdef _MARS

                                                                      Page 26
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        1515 --764:     R_DEV_WRITE_REG(32, OLDI0CR0,       OLDI0CR0_LVRES|OLDI0CR0_LVEN|OLDI0CR0_LVMD(0ul) );
                        1516 --765: #else if _MAG
                        1517 --766:     R_DEV_WRITE_REG(32, OLDI0CR0,       OLDI0CR0_LVRES|OLDI0CR0_LVEN|OLDI0CR0_LVMD(4ul) );
00000064 20760304       1518 	movea	1027,zero,r14
00000068 61770100       1519 	st.w	r14,0[r1]
                        1520 --767: #endif
                        1521 --768:    //VI  use interface: VDCE0_BT656
                        1522 --769:     *ViPinsAddr = (uint32_t) &(loc_D1M1_D1M1H_ViDefaultPinConfig[0]);
0000006c 2e0600000000*  1523 	mov	_loc_D1M1_D1M1H_ViDefaultPinConfig,r14
00000072 6b770100       1524 	st.w	r14,0[r11]
                        1525 --770:     #if USE_VDCE_SERIALRGB    
                        1526 --771:     *VoPinsAddr = (uint32_t) &(loc_D1M1A_VoOpenLdiSerialRgbPinConfig[0]);
                        1527 --772:     R_DEV_WRITE_REG(32, RSDSCFG, RSDSCFG_OLDI_OEN | RSDSCFG_SRGB1_OEN);
                        1528 --773:     #else
                        1529 --774:     *VoPinsAddr = (uint32_t) &(loc_D1M1A_VoOpenLdiPinConfig[0]);
00000076 2e0600000000*  1530 	mov	_loc_D1M1A_VoOpenLdiPinConfig,r14
0000007c 6c770100       1531 	st.w	r14,0[r12]
                        1532 --775:     R_DEV_WRITE_REG(32, RSDSCFG, RSDSCFG_OLDI_OEN);
00000080 20762000       1533 	movea	32,zero,r14
00000084 80070f72c080   1534 	st.w	r14,4290797600[zero]
                        1535 --776:     #endif
                        1536 --777:     val = 0;
0000008a 0072           1537 	mov	0,r14
                        1538 --778:     // video input selection VDCE0 
                        1539 --779: #if 1
                        1540 --780:     // select BT656 on 2nd alternative input on VDCE0 Input
                        1541 --781:     // (i.e. ITU port pins P42_[10..0] 
                        1542 --782:     val &= ~VDCECTL_VISL0;
0000008c 1e52           1543 	mov	-2,r10
0000008e 4a71           1544 	and	r10,r14
                        1545 --783: #else
                        1546 --784:     /* select RGB on 3rd alternative input on VDCE0 Input
                        1547 --785:         (i.e. RGB666 port pins P42_[15..0] + P44_[5..1] */
                        1548 --786:     val |= VDCECTL_VISL0;
                        1549 --787: #endif
                        1550 --789:     // video output assignment 
                        1551 --790: #if 1
                        1552 --791:     // staight assignment 
                        1553 --792:     // VDCE0 video channel 0 to VDCE0_VO port pins 
                        1554 --793:     // VDCE1 video channel 1 to VDCE1_VO port pins
                        1555 --794:     val &= ~VDCECTL_VOSL;
00000090 1b52           1556 	mov	-5,r10
00000092 4a71           1557 	and	r10,r14
                        1558 --795: #else
                        1559 --796:     /* swapped channel assignment */
                        1560 --797:     /* VDCE0 video channel 0 to VDCE1_VO port pins */
                        1561 --798:     /* VDCE1 video channel 1 to VDCE0_VO port pins */
                        1562 --799:     val |= VDCECTL_VOSL;
                        1563 --800: #endif
                        1564 --801:     R_DEV_WRITE_REG(32, VDCECTL, ((val & 0x35u) | 0x10000u));
00000094 ce563500       1565 	andi	53,r14,r10
00000098 404e0100       1566 	movhi	hi(65536),zero,r9
0000009c 0951           1567 	or	r9,r10
0000009e 8007cf51c080   1568 	st.w	r10,4290797596[zero]
                        1569 --802: }
                        1570 --	    .ef
                        1571 .LDW41:
000000a4 7f00           1572 	jmp	[lp]
                        1573 	.type	_W_InitVideoIOReg,@function
                        1574 	.size	_W_InitVideoIOReg,.-_W_InitVideoIOReg
                        1575 	.align	2

                                                                      Page 27
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        1576 .LDW51:
                        1577 --_val	r14	local
                        1578 --_chSelValD1M1A	r13	local
                        1579 
                        1580 --_VoPinsAddr	r12	param
                        1581 --_ViPinsAddr	r11	param
                        1582 
                        1583 	.section ".bss","awb"
                        1584 .L174:
                        1585 	.type	.L174,@object
                        1586 	.size	.L174,0
                        1587 	.data
                        1588 	.text
                        1589 
                        1590 
                        1591 --804: void loc_InitVideoIOPortD1M1A(uint32_t *VoPinsAddr, uint32_t *ViPinsAddr)
                        1592 	.align	2
                        1593 	.align	2
                        1594 	.global	_loc_InitVideoIOPortD1M1A
                        1595 _loc_InitVideoIOPortD1M1A:
000000a6 8007e130       1596 	prepare	{r26,r27,r28,r29,r31},0
000000aa 06d8           1597 	mov	r6,r27
000000ac 07d0           1598 	mov	r7,r26
000000ae 3d06002000f2   1599 	mov	-234872832,r29
                        1600 --	    .bf
                        1601 .LDW61:
                        1602 --805: {
                        1603 --806:     uint32_t val;
                        1604 --807:     uint32_t chSelValD1M1A = 0;
000000b4 00e2           1605 	mov	0,r28
                        1606 --808:     (void)chSelValD1M1A;
000000b6 0000           1607 	nop
                        1608 --809:     
                        1609 --810:     /* D1M1A default VO/VI interface is same as for D1M1(H) */
                        1610 --811:     *VoPinsAddr = (uint32_t) &(loc_D1M1_D1M1H_VoDefaultPinConfig[0]);
000000b8 210600000000*  1611 	mov	_loc_D1M1_D1M1H_VoDefaultPinConfig,r1
000000be 7b0f0100       1612 	st.w	r1,0[r27]
                        1613 --812:     *ViPinsAddr = (uint32_t) &(loc_D1M1_D1M1H_ViDefaultPinConfig[0]);
000000c2 210600000000*  1614 	mov	_loc_D1M1_D1M1H_ViDefaultPinConfig,r1
000000c8 7a0f0100       1615 	st.w	r1,0[r26]
                        1616 --813:     R_DEV_WRITE_REG(32, RSDSCFG, 0x0);
000000cc 80070f02c080   1617 	st.w	zero,4290797600[zero]
                        1618 --816: #if USE_VDCE_OPENLDI
                        1619 --817:   #if USE_VDCE_SERIALRGB == 0
                        1620 --818:     /* VO0 use interface: OpenLDI
                        1621 --819:        VO1 use interface: N/A
                        1622 --820:        VI  use interface: N/A
                        1623 --821:     */
                        1624 --822:     *VoPinsAddr = (uint32_t) &(loc_D1M1A_VoOpenLdiPinConfig[0]);
000000d2 210600000000*  1625 	mov	_loc_D1M1A_VoOpenLdiPinConfig,r1
000000d8 7b0f0100       1626 	st.w	r1,0[r27]
                        1627 --823:     *ViPinsAddr = 0;
000000dc 7a070100       1628 	st.w	zero,0[r26]
                        1629 --824:     R_DEV_WRITE_REG(32, RSDSCFG, RSDSCFG_OLDI_OEN);
000000e0 200e2000       1630 	movea	32,zero,r1
000000e4 80070f0ac080   1631 	st.w	r1,4290797600[zero]
                        1632 --825:   #else
                        1633 --826:     /* Combined Port setting of OpenLDI + SerialRGB will be set below */
                        1634 --827:   #endif /* USE_VDCE_SERIALRGB == 0 */
                        1635 --828:   
                        1636 --829:     /* Set all channels to operating mode */

                                                                      Page 28
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        1637 --830:     R_DEV_WRITE_REG(32, OLDI0CR1,       OLDI0CR1_CLKSTBY(OLDI0CR1_CHnSTBY_EN) | 
000000ea 1df60400       1638 	addi	4,r29,ep
000000ee 200eff03       1639 	movea	1023,zero,r1
000000f2 010d           1640 	sst.w	r1,0[ep]
                        1641 --831:                                         OLDI0CR1_CH1STBY(OLDI0CR1_CHnSTBY_EN) |
                        1642 --832:                                         OLDI0CR1_CH2STBY(OLDI0CR1_CHnSTBY_EN) |
                        1643 --833:                                         OLDI0CR1_CH3STBY(OLDI0CR1_CHnSTBY_EN) |
                        1644 --834:                                         OLDI0CR1_CH4STBY(OLDI0CR1_CHnSTBY_EN) );
                        1645 --835:     /* Set CTRL0 to HSYNC, CTRL1 to VSYNC, CTRL2 to DE */
                        1646 --836:     R_DEV_WRITE_REG(32, OLDI0CTRCR,     OLDI0CTRCR_CTR0SEL(0ul) |
000000f4 1df60c00       1647 	addi	12,r29,ep
000000f8 0105           1648 	sst.w	zero,0[ep]
                        1649 --837:                                         OLDI0CTRCR_CTR1SEL(0ul) |
                        1650 --838:                                         OLDI0CTRCR_CTR2SEL(0ul) );
                        1651 --839:     /* Set CH0 to output CH0, CH1 to CH1, CH2 to CH2, CH3 to CH3 */
                        1652 --840:     chSelValD1M1A = (OLDI0CHCR_CH1SEL(0ul) | OLDI0CHCR_CH2SEL(0ul)
000000fa 00e2           1653 	mov	0,r28
                        1654 --841:                    | OLDI0CHCR_CH3SEL(0ul) | OLDI0CHCR_CH4SEL(0ul) );
                        1655 --842:     if (R_DEV_REVISION_EMU == R_DEV_GetVersion())
                        1656 	jarl	_R_DEV_GetVersion,lp
                        1656 <EXPANSION BEGIN>
                        1656 jarl22 _R_DEV_GetVersion , lp 
000000fc 80ff0000*      1656 <EXPANSION END>
00000100 0a0601f0       1657 	addi	-4095,r10,zero
00000104 ba0d*          1658 	bne	.L236
                        1659 --843:     {
                        1660 --844: #if 1
                        1661 --845:         R_BSP_STDIO_Printf("Use native OpenLDI channel assignment of R7F701460 POD.\n");
                        1662 --line845
                        1663 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.1::
                        1664 .LDWlin1:
00000106 260600000000*  1665 	mov	.L391,r6
                        1666 	jarl	_R_BSP_STDIO_Printf,lp
                        1666 <EXPANSION BEGIN>
                        1666 jarl22 _R_BSP_STDIO_Printf , lp 
0000010c 80ff0000*      1666 <EXPANSION END>
                        1667 --846:         R_BSP_STDIO_Printf(" Do not use OpenLDI channel re-assignment to fit to D1M1A assignment now.\n");
                        1668 --line846
                        1669 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.2::
                        1670 .LDWlin2:
00000110 260600000000*  1671 	mov	.L392,r6
                        1672 	jarl	_R_BSP_STDIO_Printf,lp
                        1672 <EXPANSION BEGIN>
                        1672 jarl22 _R_BSP_STDIO_Printf , lp 
00000116 80ff0000*      1672 <EXPANSION END>
                        1673 .L236:
                        1674 --847: #else
                        1675 --848:         /* OpenLDI workaround for R7F701460 POD */
                        1676 --849:         /* Reassign channel setting:
                        1677 --850:             Set CH1 to output CH4, CH2 to CH1, CH3 to CH2, CH4 to CH3 */
                        1678 --851:         /* On Exchange Adapter select switch SW for [P45_8, P45_9]
                        1679 --852:            to "o" : OpenLDI emulation [pin assign to P44_10, P44_11] */
                        1680 --853:         R_BSP_STDIO_Printf("OpenLDI workaround for R7F701460 POD by channel re-assignment.\n");
                        1681 --854:         R_BSP_STDIO_Printf(" On Exchange set switch SW for [P45_8, P45_9] to 'o': OpenLDI emulation\n");
                        1682 --855:         chSelValD1M1A =   ((chSelValD1M1A + 0x0003) & 0x0003)
                        1683 --856:                         | ((chSelValD1M1A + 0x0030) & 0x0030)
                        1684 --857:                         | ((chSelValD1M1A + 0x0300) & 0x0300)
                        1685 --858:                         | ((chSelValD1M1A + 0x3000) & 0x3000);
                        1686 --859: #endif
                        1687 --860:     }
                        1688 --861:     R_DEV_WRITE_REG(32, OLDI0CHCR,      chSelValD1M1A);

                                                                      Page 29
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        1689 --line861
                        1690 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.3::
                        1691 .LDWlin3:
0000011a 1df61000       1692 	addi	16,r29,ep
0000011e 01e5           1693 	sst.w	r28,0[ep]
                        1694 --863:     /* Set SKEW of all channels to 0ps */
                        1695 --864:     R_DEV_WRITE_REG(32, OLDI0SKEWCTR,   OLDI0SKEWCTR_SKEWC(OLDI0SKEWCTR_SKEWn_0PS) |
00000120 1df67000       1696 	addi	112,r29,ep
00000124 0105           1697 	sst.w	zero,0[ep]
                        1698 --865:                                         OLDI0SKEWCTR_SKEW1(OLDI0SKEWCTR_SKEWn_0PS) |
                        1699 --866:                                         OLDI0SKEWCTR_SKEW2(OLDI0SKEWCTR_SKEWn_0PS) |
                        1700 --867:                                         OLDI0SKEWCTR_SKEW3(OLDI0SKEWCTR_SKEWn_0PS) |
                        1701 --868:                                         OLDI0SKEWCTR_SKEW4(OLDI0SKEWCTR_SKEWn_0PS) );
                        1702 --869:     /* Activate outputs; Start Operation; Select Mode 0 */
                        1703 --870:     R_DEV_WRITE_REG(32, OLDI0CR0,       OLDI0CR0_LVRES|OLDI0CR0_LVEN|OLDI0CR0_LVMD(0ul) );
00000126 030a           1704 	mov	3,r1
00000128 7d0f0100       1705 	st.w	r1,0[r29]
                        1706 --871: #endif /* USE_VDCE_OPENLDI */
                        1707 --873: #if USE_VDCE_VODDR
                        1708 --874:     /* VO0 use interface: VO-DDR
                        1709 --875:        VO1 use interface: VO-DDR
                        1710 --876:        VI  use interface: N/A
                        1711 --877:     */
                        1712 --878:     *VoPinsAddr = (uint32_t) &(loc_D1M1A_VoVoDdrPinConfig[0]);
                        1713 --879:     *ViPinsAddr = 0;
                        1714 --881:     /* Set DDR output timing */
                        1715 --882:     R_DEV_WRITE_REG(32, VODDR0_TIMCNT1, VODDR0_TIMCNT1_CONFIG0(0ul) | 
                        1716 --883:                                         VODDR0_TIMCNT1_CONFIG1(0ul) |
                        1717 --884:                                         VODDR0_TIMCNT1_OUTTIM0(0ul) |
                        1718 --885:                                         VODDR0_TIMCNT1_OUTTIM1(0ul) );
                        1719 --886:     
                        1720 --887:     /* Set multiplexer to supply VDCE0 and VDCE1 blocks with VODDR_SYSCLK */
                        1721 --888:     R_DEV_WRITE_REG(32, RSDSCFG, RSDSCFG_VODDR_OEN);
                        1722 --890:     #if 0 /* Set by r_sys_vdce.c :: loc_Vdce_Pixel_SetClockM1A */
                        1723 --891:         /* Enable VO1 and start clock generation */
                        1724 --892:         R_DEV_WRITE_REG(32, VODDR0_SYSCNT,  VODDR0_SYSCNT_CLK_START | 
                        1725 --893:                                             VODDR0_SYSCNT_VO1_ENABLE);
                        1726 --894:     #endif
                        1727 --895: #endif /* USE_VDCE_VODDR */
                        1728 --898: #if USE_VDCE_SERIALRGB
                        1729 --899:   /* As there is only one <VoPinsAddr>, OpenLDI and SerialRGB Pin Configuration will 
                        1730 --900:      be merged into one array if both switches are active.  */
                        1731 --901:   #if USE_VDCE_OPENLDI
                        1732 --902:     /* VO0 use interface: OpenLDI
                        1733 --903:        VO1 use interface: SerialRGB
                        1734 --904:        VI  use interface: N/A
                        1735 --905:     */
                        1736 --906:     *VoPinsAddr = (uint32_t) &(loc_D1M1A_VoOpenLdiSerialRgbPinConfig[0]);
                        1737 --907:     R_DEV_WRITE_REG(32, RSDSCFG, RSDSCFG_OLDI_OEN | RSDSCFG_SRGB1_OEN);
                        1738 --908:   #else
                        1739 --909:     /* VO0 use interface: N/A
                        1740 --910:        VO1 use interface: SerialRGB
                        1741 --911:        VI  use interface: N/A
                        1742 --912:     */
                        1743 --913:     *VoPinsAddr = (uint32_t) &(loc_D1M1A_VoSerialRgbPinConfig[0]);
                        1744 --914:     R_DEV_WRITE_REG(32, RSDSCFG, RSDSCFG_SRGB1_OEN);
                        1745 --915:   #endif /* USE_VDCE_OPENLDI */
                        1746 --916: #endif /* USE_VDCE_SERIALRGB */
                        1747 --919:     val = 0;
0000012c 000a           1748 	mov	0,r1
                        1749 --920:     /* video input selection VDCE0 */    

                                                                      Page 30
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        1750 --921: #if 1
                        1751 --922:     /* select BT656 on 2nd alternative input on VDCE0 Input
                        1752 --923:         (i.e. ITU port pins P42_[10..0] */
                        1753 --924:     val &= ~VDCECTL_VISL0;
0000012e 1e72           1754 	mov	-2,r14
00000130 4e09           1755 	and	r14,r1
                        1756 --925: #else
                        1757 --926:     /* select RGB on 3rd alternative input on VDCE0 Input
                        1758 --927:         (i.e. RGB666 port pins P42_[15..0] + P44_[5..1] */
                        1759 --928:     val |= VDCECTL_VISL0;
                        1760 --929: #endif
                        1761 --931:     /* video output assignment */
                        1762 --932: #if 1
                        1763 --933:     /* staight assignment */
                        1764 --934:     /* VDCE0 video channel 0 to VDCE0_VO port pins */
                        1765 --935:     /* VDCE1 video channel 1 to VDCE1_VO port pins */
                        1766 --936:     val &= ~VDCECTL_VOSL;
00000132 1b72           1767 	mov	-5,r14
00000134 4e09           1768 	and	r14,r1
                        1769 --937: #else
                        1770 --938:     /* swapped channel assignment */
                        1771 --939:     /* VDCE0 video channel 0 to VDCE1_VO port pins */
                        1772 --940:     /* VDCE1 video channel 1 to VDCE0_VO port pins */
                        1773 --941:     val |= VDCECTL_VOSL;
                        1774 --942: #endif
                        1775 --943:     R_DEV_WRITE_REG(32, VDCECTL, ((val & 0x35u) | 0x10000u));
00000136 c1763500       1776 	andi	53,r1,r14
0000013a 406e0100       1777 	movhi	hi(65536),zero,r13
0000013e 0d71           1778 	or	r13,r14
00000140 8007cf71c080   1779 	st.w	r14,4290797596[zero]
                        1780 --944: }
                        1781 --	    .ef
                        1782 .LDW71:
00000146 4006ff30       1783 	dispose	0,{r26,r27,r28,r29,r31},[lp]
                        1784 	.type	_loc_InitVideoIOPortD1M1A,@function
                        1785 	.size	_loc_InitVideoIOPortD1M1A,.-_loc_InitVideoIOPortD1M1A
                        1786 	.align	2
                        1787 .LDW81:
                        1788 --_val	r1	local
                        1789 --_chSelValD1M1A	r28	local
                        1790 --.L339	.L391	static
                        1791 --.L340	.L392	static
                        1792 
                        1793 --_VoPinsAddr	r27	param
                        1794 --_ViPinsAddr	r26	param
                        1795 
                        1796 	.section ".bss","awb"
                        1797 .L338:
                        1798 	.type	.L338,@object
                        1799 	.size	.L338,0
                        1800 	.section ".rodata","a"
                        1801 .L391:--	"Use native OpenLDI channel assignment of R7F701460 POD.\n"
00000454 55736520       1802 	.byte	85,115,101,32
00000458 6e617469       1803 	.byte	110,97,116,105
0000045c 7665204f       1804 	.byte	118,101,32,79
00000460 70656e4c       1805 	.byte	112,101,110,76
00000464 44492063       1806 	.byte	68,73,32,99
00000468 68616e6e       1807 	.byte	104,97,110,110
0000046c 656c2061       1808 	.byte	101,108,32,97
00000470 73736967       1809 	.byte	115,115,105,103
00000474 6e6d656e       1810 	.byte	110,109,101,110

                                                                      Page 31
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
00000478 74206f66       1811 	.byte	116,32,111,102
0000047c 20523746       1812 	.byte	32,82,55,70
00000480 37303134       1813 	.byte	55,48,49,52
00000484 36302050       1814 	.byte	54,48,32,80
00000488 4f442e0a       1815 	.byte	79,68,46,10
0000048c 00             1816 	.byte	0
                        1817 	.type	.L391,@object
                        1818 	.size	.L391,57
                        1819 .L392:--	" Do not use OpenLDI channel re-assignment to fit to D1M1A assignment ..."
0000048d 20446f20       1820 	.byte	32,68,111,32
00000491 6e6f7420       1821 	.byte	110,111,116,32
00000495 75736520       1822 	.byte	117,115,101,32
00000499 4f70656e       1823 	.byte	79,112,101,110
0000049d 4c444920       1824 	.byte	76,68,73,32
000004a1 6368616e       1825 	.byte	99,104,97,110
000004a5 6e656c20       1826 	.byte	110,101,108,32
000004a9 72652d61       1827 	.byte	114,101,45,97
000004ad 73736967       1828 	.byte	115,115,105,103
000004b1 6e6d656e       1829 	.byte	110,109,101,110
000004b5 7420746f       1830 	.byte	116,32,116,111
000004b9 20666974       1831 	.byte	32,102,105,116
000004bd 20746f20       1832 	.byte	32,116,111,32
000004c1 44314d31       1833 	.byte	68,49,77,49
000004c5 41206173       1834 	.byte	65,32,97,115
000004c9 7369676e       1835 	.byte	115,105,103,110
000004cd 6d656e74       1836 	.byte	109,101,110,116
000004d1 206e6f77       1837 	.byte	32,110,111,119
000004d5 2e0a           1838 	.byte	46,10
000004d7 00             1839 	.byte	0
                        1840 	.type	.L392,@object
                        1841 	.size	.L392,75
                        1842 	.data
                        1843 	.text
                        1844 
                        1845 
                        1846 --948: /*******************************************************************************
                        1847 --949:   Function: loc_InitSDRAMemMangoRaw
                        1848 --950:   
                        1849 --951:   Init SDRA(DBSC2) SDR-SDRAM Memc of D1M1H/D1M1A Mango with provided configuration.
                        1850 --952:   (SDRA supports up to 128 MByte)
                        1851 --953:   Use the register based setup.
                        1852 --954: */
                        1853 --955: static void loc_InitSDRAMemMangoRaw(const r_sdra_params_t *params)
                        1854 	.align	2
                        1855 	.align	2
                        1856 	.global	_loc_InitSDRAMemMangoRaw..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.
                        1857 _loc_InitSDRAMemMangoRaw..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.:
                        1858 _loc_InitSDRAMemMangoRaw:
0000014a 8207e170       1859 	prepare	{r25,r26,r27,r28,r29,r31},1
0000014e 06d0           1860 	mov	r6,r26
00000150 3c060800fef2   1861 	mov	-218234872,r28
                        1862 --	    .bf
                        1863 .LDW91:
                        1864 --956: {
                        1865 --957:     uint32_t regval;
                        1866 --958:     uint32_t i;
                        1867 --960:     /* reset release MRSTC */   
                        1868 --961:     /* - Release reset for SDRA */
                        1869 --962:     regval  = R_DEV_READ_REG(32, LOC_MRSTC);
00000156 800709d8e8f1   1870 	ld.w	4294505472[zero],r27
                        1871 --963:     regval |= MRSTC_SDRB0RES;

                                                                      Page 32
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
0000015c 9bde0010       1872 	ori	4096,r27,r27
                        1873 --964:     R_DEV_WRITE_PROT_REG(LOC_PROTCMDMRST, LOC_MRSTC, regval);
                        1874 --	    .bs
                        1875 .LDW02:
00000160 00ca           1876 	mov	0,r25
00000162 63070100       1877 	st.w	zero,0[sp]
00000166 005a           1878 	mov	0,r11
                        1879 .L421:
00000168 200ea500       1880 	movea	165,zero,r1
0000016c 80070f08e9f1   1881 	st.w	r1,4294505600[zero]
00000172 80070fd8e8f1   1882 	st.w	r27,4294505472[zero]
00000178 3b08           1883 	not	r27,r1
0000017a 80070f08e8f1   1884 	st.w	r1,4294505472[zero]
00000180 80070fd8e8f1   1885 	st.w	r27,4294505472[zero]
00000186 800749c8e9f1   1886 	ld.w	4294505604[zero],r25
0000018c 80070958e8f1   1887 	ld.w	4294505472[zero],r11
00000192 635f0100       1888 	st.w	r11,0[sp]
00000196 235f0100       1889 	ld.w	0[sp],r11
0000019a fb59           1890 	cmp	r27,r11
0000019c b205*          1891 	be	.L419
0000019e e0c9           1892 	cmp	zero,r25
000001a0 cae5*          1893 	bne	.L421
                        1894 .L419:
                        1895 --	    .es
                        1896 .LDW12:
                        1897 --965:     while (0 != R_DEV_READ_REG(32, LOC_PROTSMRST))  /* Read PROTSMRST */
                        1898 .L423:
                        1899 --966:     {
                        1900 --line965
                        1901 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.4::
                        1902 .LDWlin4:
000001a2 80074908e9f1   1903 	ld.w	4294505604[zero],r1
000001a8 e009           1904 	cmp	zero,r1
000001aa cafd*          1905 	bne	.L423
                        1906 --967:         /* PROTSMRST - register protection sequence fail */
                        1907 --968:     }
                        1908 --970:     R_DEV_WRITE_REG(32,DBPDCNT0,0x23000000);
                        1909 --line970
                        1910 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.5::
                        1911 .LDWlin5:
000001ac 1cf60001       1912 	addi	256,r28,ep
000001b0 400e0023       1913 	movhi	hi(587202560),zero,r1
000001b4 010d           1914 	sst.w	r1,0[ep]
                        1915 --971:     R_DEV_WRITE_REG(32,DBPDCNT0,0x23000001);
000001b6 1cf60001       1916 	addi	256,r28,ep
000001ba 210601000023   1917 	mov	587202561,r1
000001c0 010d           1918 	sst.w	r1,0[ep]
                        1919 --973:     R_DEV_WRITE_REG(32,DBCMDCNT,0x00000003);
000001c2 1cf60c00       1920 	addi	12,r28,ep
000001c6 030a           1921 	mov	3,r1
000001c8 010d           1922 	sst.w	r1,0[ep]
                        1923 --974:     
                        1924 --975:     /* Wait 200 us (0.2 ms)
                        1925 --976:        - SDRA Initialization sequence step 4 (UM section 15.4.2) 
                        1926 --977:         R_TICK_WaitMS(0, 1); */
                        1927 --978:     for(i = 0; i < 48000; i++)
000001ca 00ea           1928 	mov	0,r29
000001cc 0000           1929 	nop
                        1930 .L428:
                        1931 --979:     {
                        1932 --980:         R_DEV_Nop();    /* => 48000 CPU cycles x 4.167ns */

                                                                      Page 33
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        1933 	jarl	_R_DEV_Nop,lp
                        1933 <EXPANSION BEGIN>
                        1933 jarl22 _R_DEV_Nop , lp 
000001ce 80ff0000*      1933 <EXPANSION END>
                        1934 --line978
                        1935 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.6::
                        1936 .LDWlin6:
000001d2 41ea           1937 	add	1,r29
000001d4 800e80bb       1938 	ori	48000,zero,r1
000001d8 e1e9           1939 	cmp	r1,r29
000001da a1fd*          1940 	bl	.L428
                        1941 --981:     }
                        1942 --982:     
                        1943 --983:     R_DEV_WRITE_REG(32,DBCONF,params->vDBCONF); /* SDRAM Address Configuration */
                        1944 --line983
                        1945 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.7::
                        1946 .LDWlin7:
000001dc 3a0f0100       1947 	ld.w	0[r26],r1
000001e0 1cf61800       1948 	addi	24,r28,ep
000001e4 010d           1949 	sst.w	r1,0[ep]
                        1950 --984:     R_DEV_WRITE_REG(32,DBTR0, params->vDBTR0);  /* SDRAM Timing Configuration (1) */
000001e6 3a0f0500       1951 	ld.w	4[r26],r1
000001ea 1cf62800       1952 	addi	40,r28,ep
000001ee 010d           1953 	sst.w	r1,0[ep]
                        1954 --985:     R_DEV_WRITE_REG(32,DBTR1, params->vDBTR1);  /* SDRAM Timing Configuration (2) */
000001f0 3a0f0900       1955 	ld.w	8[r26],r1
000001f4 1cf62c00       1956 	addi	44,r28,ep
000001f8 010d           1957 	sst.w	r1,0[ep]
                        1958 --986:     R_DEV_WRITE_REG(32,DBTR2, params->vDBTR2);  /* SDRAM Timing Configuration (3) */ 
000001fa 3a0f0d00       1959 	ld.w	12[r26],r1
000001fe 1cf63000       1960 	addi	48,r28,ep
00000202 010d           1961 	sst.w	r1,0[ep]
                        1962 --987:     
                        1963 --988:     R_DEV_WRITE_REG(32,DBKIND,0x00000001);  /* Set SDR SDRAM operation */
00000204 010a           1964 	mov	1,r1
00000206 7c0f0100       1965 	st.w	r1,0[r28]
                        1966 --989:     
                        1967 --990:     R_DEV_WRITE_REG(32,DBCMDCNT,0x00000002);/* Execute "Precharge All" */
0000020a 1cf60c00       1968 	addi	12,r28,ep
0000020e 020a           1969 	mov	2,r1
00000210 010d           1970 	sst.w	r1,0[ep]
                        1971 --991:     /* Wait 20 ns (0.00002 ms)
                        1972 --992:         - MT48LC4M32B2P DS SDRAM init sequence step 7
                        1973 --993:           Wait at least tRP time (min. 20ns wait after PRECHARGE ALL command)
                        1974 --994:         R_TICK_WaitMS(0, 1); */
                        1975 --995:     for(i = 0; i < 5; i++)
00000212 00ea           1976 	mov	0,r29
00000214 0000           1977 	nop
                        1978 .L431:
                        1979 --996:     {
                        1980 --997:         R_DEV_Nop();    /* => 5 CPU cycles x 4.167ns */
                        1981 	jarl	_R_DEV_Nop,lp
                        1981 <EXPANSION BEGIN>
                        1981 jarl22 _R_DEV_Nop , lp 
00000216 80ff0000*      1981 <EXPANSION END>
                        1982 --line995
                        1983 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.8::
                        1984 .LDWlin8:
0000021a 41ea           1985 	add	1,r29
0000021c 65ea           1986 	cmp	5,r29
0000021e c1fd*          1987 	bl	.L431

                                                                      Page 34
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        1988 --998:     }
                        1989 --999:     
                        1990 --1000:     
                        1991 --1001:     R_DEV_WRITE_REG(32,DBCMDCNT,0x00000004);/* Execute "Refresh" */
                        1992 --line1001
                        1993 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.9::
                        1994 .LDWlin9:
00000220 1cf60c00       1995 	addi	12,r28,ep
00000224 040a           1996 	mov	4,r1
00000226 010d           1997 	sst.w	r1,0[ep]
                        1998 --1002:     /* Wait 70 ns (0.00007 ms)
                        1999 --1003:         - MT48LC4M32B2P DS SDRAM init sequence step 9
                        2000 --1004:           Wait at least tRFC time (min. 70ns wait after Issue an AUTO REFRESH command)
                        2001 --1005:         R_TICK_WaitMS(0, 1); */
                        2002 --1006:     for(i = 0; i < 17; i++)
00000228 00ea           2003 	mov	0,r29
0000022a 0000           2004 	nop
                        2005 .L434:
                        2006 --1007:     {
                        2007 --1008:         R_DEV_Nop();    /* => 17 CPU cycles x 4.167ns */
                        2008 	jarl	_R_DEV_Nop,lp
                        2008 <EXPANSION BEGIN>
                        2008 jarl22 _R_DEV_Nop , lp 
0000022c 80ff0000*      2008 <EXPANSION END>
                        2009 --line1006
                        2010 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.10::
                        2011 .LDWlin10:
00000230 41ea           2012 	add	1,r29
00000232 1d06efff       2013 	addi	-17,r29,zero
00000236 b9fd*          2014 	bnl	.L434
                        2015 --1009:     }
                        2016 --1010:     
                        2017 --1011:         
                        2018 --1012:     R_DEV_WRITE_REG(32,DBCMDCNT,0x00000004);/* Execute "Refresh" */
                        2019 --line1012
                        2020 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.11::
                        2021 .LDWlin11:
00000238 1cf60c00       2022 	addi	12,r28,ep
0000023c 040a           2023 	mov	4,r1
0000023e 010d           2024 	sst.w	r1,0[ep]
                        2025 --1013:     /* Wait 70 ns (0.00007 ms)
                        2026 --1014:         - MT48LC4M32B2P DS SDRAM init sequence step 11
                        2027 --1015:           Wait at least tRFC time (min. 70ns wait after Issue an AUTO REFRESH command)
                        2028 --1016:         R_TICK_WaitMS(0, 1); */
                        2029 --1017:     for(i = 0; i < 17; i++)
00000240 00ea           2030 	mov	0,r29
00000242 0000           2031 	nop
                        2032 .L437:
                        2033 --1018:     {
                        2034 --1019:         R_DEV_Nop();    /* => 17 CPU cycles x 4.167ns */
                        2035 	jarl	_R_DEV_Nop,lp
                        2035 <EXPANSION BEGIN>
                        2035 jarl22 _R_DEV_Nop , lp 
00000244 80ff0000*      2035 <EXPANSION END>
                        2036 --line1017
                        2037 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.12::
                        2038 .LDWlin12:
00000248 41ea           2039 	add	1,r29
0000024a 1d06efff       2040 	addi	-17,r29,zero
0000024e b9fd*          2041 	bnl	.L437
                        2042 --1020:     }

                                                                      Page 35
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        2043 --1021:     
                        2044 --1022:     
                        2045 --1023:     R_DEV_WRITE_REG(32,DBMRCNT,0x00000022); /* Execute "Mode Register Set" */
                        2046 --line1023
                        2047 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.13::
                        2048 .LDWlin13:
00000250 1cf65800       2049 	addi	88,r28,ep
00000254 200e2200       2050 	movea	34,zero,r1
00000258 010d           2051 	sst.w	r1,0[ep]
                        2052 --1024:     /* Wait 20 ns (0.00002 ms)
                        2053 --1025:         - MT48LC4M32B2P DS SDRAM init sequence step 13
                        2054 --1026:           Wait at least tMRD time
                        2055 --1027:           (tMRD = 2x tCK = 2x 6..10ns = min. 20ns wait after mode register programming)
                        2056 --1028:         R_TICK_WaitMS(0, 1); */
                        2057 --1029:     for(i = 0; i < 5; i++)
0000025a 00ea           2058 	mov	0,r29
0000025c 0000           2059 	nop
                        2060 .L440:
                        2061 --1030:     {
                        2062 --1031:         R_DEV_Nop();    /* => 5 CPU cycles x 4.167ns */
                        2063 	jarl	_R_DEV_Nop,lp
                        2063 <EXPANSION BEGIN>
                        2063 jarl22 _R_DEV_Nop , lp 
0000025e 80ff0000*      2063 <EXPANSION END>
                        2064 --line1029
                        2065 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.14::
                        2066 .LDWlin14:
00000262 41ea           2067 	add	1,r29
00000264 65ea           2068 	cmp	5,r29
00000266 c1fd*          2069 	bl	.L440
                        2070 --1032:     }
                        2071 --1033:     
                        2072 --1034:     
                        2073 --1035:     R_DEV_WRITE_REG(32,DBEN,0x00000001);    /* Enable SDRAM data operations */
                        2074 --line1035
                        2075 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.15::
                        2076 .LDWlin15:
00000268 1cf60800       2077 	addi	8,r28,ep
0000026c 010a           2078 	mov	1,r1
0000026e 010d           2079 	sst.w	r1,0[ep]
                        2080 --1036:     
                        2081 --1037:     R_DEV_WRITE_REG(32,DBRFPDN1,params->vDBRFPDN1);  /* Refresh time: (tREF_AT/fRAM/nROWS)-SSCG_factor */
00000270 3a0f1100       2082 	ld.w	16[r26],r1
00000274 1cf63c00       2083 	addi	60,r28,ep
00000278 010d           2084 	sst.w	r1,0[ep]
                        2085 --1038:     R_DEV_WRITE_REG(32,DBRFPDN2,params->vDBRFPDN2);  /* Level 1 and Level 0 thrensholds */
0000027a 3a0f1500       2086 	ld.w	20[r26],r1
0000027e 1cf64000       2087 	addi	64,r28,ep
00000282 010d           2088 	sst.w	r1,0[ep]
                        2089 --1039:     R_DEV_WRITE_REG(32,DBRFPDN0,0x00010000);         /* - Enable auto refresh
00000284 1cf63800       2090 	addi	56,r28,ep
00000288 400e0100       2091 	movhi	hi(65536),zero,r1
0000028c 010d           2092 	sst.w	r1,0[ep]
                        2093 --1040:                                                         - No power-down
                        2094 --1041:                                                       */
                        2095 --1042: }
                        2096 --	    .ef
                        2097 .LDW22:
0000028e 4206ff70       2098 	dispose	1,{r25,r26,r27,r28,r29,r31},[lp]
                        2099 	.type	_loc_InitSDRAMemMangoRaw,@function
                        2100 	.size	_loc_InitSDRAMemMangoRaw,.-_loc_InitSDRAMemMangoRaw

                                                                      Page 36
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        2101 	.type	_loc_InitSDRAMemMangoRaw..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,@function
                        2102 	.size	_loc_InitSDRAMemMangoRaw..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,.-_loc_InitSDRAMemMangoRaw..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.
                        2103 	.align	2
                        2104 .LDW32:
                        2105 --_regval	r27	local
                        2106 --_i	r29	local
                        2107 --_prot_stat	r25	local
                        2108 --_new_val	0[sp]	local
                        2109 
                        2110 --_params	r26	param
                        2111 
                        2112 	.section ".bss","awb"
                        2113 .L686:
                        2114 	.type	.L686,@object
                        2115 	.size	.L686,0
                        2116 	.data
                        2117 	.text
                        2118 
                        2119 
                        2120 --1045: #if defined BSP_SDRA_QOS_WRITE_RESTRICT || defined BSP_SDRA_QOS_READ_RESTRICT
                        2121 --1046: /*******************************************************************************
                        2122 --1047:   Function: loc_InitSDRATransactionRestrictor
                        2123 --1048:   
                        2124 --1049:   Set SDRA Transaction Restrictor via define BSP_SDRA_QOS_WRITE_RESTRICT
                        2125 --1051:   When enabled, the restrictor will pause either the read or write path in order 
                        2126 --1052:   increase throughput for the other path.
                        2127 --1053:   
                        2128 --1054:   Examplarily for write restriction:
                        2129 --1055:   - After processing <WTOVFL> read words, one write transaction is accepted during a period of <ITVLTIM> XCCLK Cycles.
                        2130 --1056:   - If there are no read transactions for a specific timeout of <IDLTIM> XCCLK cycles, 
                        2131 --1057:     the writes will be unrestricted.
                        2132 --1058:   - So, write will only be restricted if read transactions are pending. 
                        2133 --1059:   - The restrictor will not split burts if above conditions are met within a burst access.
                        2134 --1060:     It will wait for their completion before changing states.
                        2135 --1061:   
                        2136 --1062: */
                        2137 --1063: void loc_InitSDRATransactionRestrictor(void)
                        2138 --1064: {
                        2139 --1065:   /* Set other define to zero */
                        2140 --1066:   #ifdef BSP_SDRA_QOS_WRITE_RESTRICT
                        2141 --1067:     #define BSP_SDRA_QOS_READ_RESTRICT  (0)
                        2142 --1068:     #define LOC_RCTL                    (1)
                        2143 --1069:   #else
                        2144 --1070:     #define BSP_SDRA_QOS_WRITE_RESTRICT (0)
                        2145 --1071:     #define LOC_RCTL                    (2)
                        2146 --1072:   #endif
                        2147 --1074:     uint32_t regval = 0;
                        2148 --1076:     /* WTOVFL: Number of read operations before allowing single write operation WTOVFL = 2*ReadTransactions */
                        2149 --1077:     regval |= ((BSP_SDRA_QOS_WRITE_RESTRICT) <<  1u);   /* WTOVFL: (0..127) */
                        2150 --1079:     /* RTOVFL: Number of write operations before allowing single read operation. RTOVFL = 2*WriteTransactions */
                        2151 --1080:     regval |= ((BSP_SDRA_QOS_READ_RESTRICT) <<  9u);    /* RTOVFL: (0..127) */
                        2152 --1082:     /* RCTL: Restrictor mode */
                        2153 --1083:     regval |= ((LOC_RCTL) <<  16u);                     /* RCTL: 0b01 = write restrict; 0b10 = read restrict */
                        2154 --1085:     /* IDLTIM: Timeout before switching back to unrestricted mode. IDLTIM = XCCLK Cycles */
                        2155 --1086:     /*     High values may waste time that could already be used by restricted masters to 'catch up', 
                        2156 --1087:            while unrestricted master is not requesting. Low values may cause a stead but slowly 
                        2157 --1088:            requesting unrestricted master to be interrupted unintentionally. */
                        2158 --1089:     regval |= (0x80u << 24u);                           /* IDLTIM: (0..255) */
                        2159 --1090:     R_DEV_WRITE_REG(32, SDRATRCTL,   regval);
                        2160 --1091:     
                        2161 --1092:     /* ITVLTIM: Timeslot to accept single request of restricted path. ITVLTIM = XCCLK Cycles */

                                                                      Page 37
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        2162 --1093:     /*          If no single request is coming, unrestricted path is blocked fro ITVLTIM. Choose small value. */
                        2163 --1094:     regval = 0x8u;                                      /* ITVLTIM: (0..255) */
                        2164 --1095:     R_DEV_WRITE_REG(32, SDRATRINTVL, regval);
                        2165 --1096: }
                        2166 --1097: #endif /* BSP_SDRA_QOS_WRITE_RESTRICT || defined BSP_SDRA_QOS_READ_RESTRICT */
                        2167 --1101: /*******************************************************************************
                        2168 --1102:   Function: loc_SDRA_SelectIoDriveStrength
                        2169 --1103:   
                        2170 --1104:   SDRA(DBSC2) SDR-SDRAM Memc of D1M1A
                        2171 --1105:   - Select driver strength of I/O buffers
                        2172 --1106: */
                        2173 --1107: /* SDRA/SFMA I/O drive strength control Register (DSCTRL) */
                        2174 --1108: #define DSCTRL_REG                  0xFFC06054u
                        2175 --1109: #define DSCTRL_SDRA_BIT_CTLMASK     0x00003FFCuL
                        2176 --1110: #define DSCTRL_SDRA_BIT_CTL5(val)   ((uint32_t)((val)<<12u))
                        2177 --1111: #define DSCTRL_SDRA_BIT_CTL4(val)   ((uint32_t)((val)<<10u))
                        2178 --1112: #define DSCTRL_SDRA_BIT_CTL3(val)   ((uint32_t)((val)<<8u))
                        2179 --1113: #define DSCTRL_SDRA_BIT_CTL2(val)   ((uint32_t)((val)<<6u))
                        2180 --1114: #define DSCTRL_SDRA_BIT_CTL1(val)   ((uint32_t)((val)<<4u))
                        2181 --1115: #define DSCTRL_SDRA_BIT_CTL0(val)   ((uint32_t)((val)<<2u))
                        2182 --1117: static void loc_SDRA_SelectIoDriveStrength(void)
                        2183 	.align	2
                        2184 	.align	2
                        2185 	.global	_loc_SDRA_SelectIoDriveStrength..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.
                        2186 _loc_SDRA_SelectIoDriveStrength..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.:
                        2187 _loc_SDRA_SelectIoDriveStrength:
                        2188 --	    .bf
                        2189 .LDW42:
                        2190 --1118: {
                        2191 --1119:     uint32_t regval = 0;
00000292 000a           2192 	mov	0,r1
                        2193 --1120:     uint32_t strength;
                        2194 --1121:     /*
                        2195 --1122:         strength = 0:   output buffer 25ohm/120MHz/3.3V
                        2196 --1123:                          - IBIS model P2HUF120_CM0_3V_33VN
                        2197 --1124:                          - Same as D1M1H V1.2.
                        2198 --1125:         strength = 1:   output buffer 33ohm/120MHz/3.3V
                        2199 --1126:                          - IBIS model P2HUF090_CM0_3V_33VN
                        2200 --1127:         strength = 2:   output buffer 50ohm/120MHz/3.3V
                        2201 --1128:                          - IBIS model P2HUF060_CM0_3V_33VN
                        2202 --1129:         strength = 3:   output buffer 100ohm/120MHz/3.3V
                        2203 --1130:                          - IBIS model P2HUF030_CM0_3V_33VN
                        2204 --1131:     */
                        2205 --1132:     strength = 0;
00000294 0072           2206 	mov	0,r14
                        2207 --1133:     
                        2208 --1134:     regval = R_DEV_READ_REG(32, DSCTRL_REG);
00000296 8007490dc080   2209 	ld.w	4290797652[zero],r1
                        2210 --1135:     regval &= ~(DSCTRL_SDRA_BIT_CTLMASK);
0000029c 206e03c0       2211 	movea	-16381,zero,r13
000002a0 4d09           2212 	and	r13,r1
                        2213 --1136:     regval |= DSCTRL_SDRA_BIT_CTL5(strength);   /* ctrl group 5: Add[12:0], BA[1:0], CS, RAS, CAS, WE signals */
000002a2 0e68           2214 	mov	r14,r13
000002a4 cc6a           2215 	shl	12,r13
000002a6 0d09           2216 	or	r13,r1
                        2217 --1137:     regval |= DSCTRL_SDRA_BIT_CTL4(strength);   /* ctrl group 4: Data[31:24], DQM[3] signals */
000002a8 0e68           2218 	mov	r14,r13
000002aa ca6a           2219 	shl	10,r13
000002ac 0d09           2220 	or	r13,r1
                        2221 --1138:     regval |= DSCTRL_SDRA_BIT_CTL3(strength);   /* ctrl group 3: Data[23:16], DQM[2] signals */
000002ae 0e68           2222 	mov	r14,r13

                                                                      Page 38
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
000002b0 c86a           2223 	shl	8,r13
000002b2 0d09           2224 	or	r13,r1
                        2225 --1139:     regval |= DSCTRL_SDRA_BIT_CTL2(strength);   /* ctrl group 2: Data[15:8], DQM[1] signals */
000002b4 0e68           2226 	mov	r14,r13
000002b6 c66a           2227 	shl	6,r13
000002b8 0d09           2228 	or	r13,r1
                        2229 --1140:     regval |= DSCTRL_SDRA_BIT_CTL1(strength);   /* ctrl group 1: Data[7:0], DQM[0] signals */
000002ba 0e68           2230 	mov	r14,r13
000002bc c46a           2231 	shl	4,r13
000002be 0d09           2232 	or	r13,r1
                        2233 --1141:     regval |= DSCTRL_SDRA_BIT_CTL0(strength);   /* ctrl group 0: CLK, CKE signals */
000002c0 0e68           2234 	mov	r14,r13
000002c2 c26a           2235 	shl	2,r13
000002c4 0d09           2236 	or	r13,r1
                        2237 --1142:     
                        2238 --1143:     R_DEV_WRITE_REG(32, DSCTRL_REG, regval);
000002c6 80074f0dc080   2239 	st.w	r1,4290797652[zero]
                        2240 --1144: }
                        2241 --	    .ef
                        2242 .LDW52:
000002cc 7f00           2243 	jmp	[lp]
                        2244 	.type	_loc_SDRA_SelectIoDriveStrength,@function
                        2245 	.size	_loc_SDRA_SelectIoDriveStrength,.-_loc_SDRA_SelectIoDriveStrength
                        2246 	.type	_loc_SDRA_SelectIoDriveStrength..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,@function
                        2247 	.size	_loc_SDRA_SelectIoDriveStrength..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.,.-_loc_SDRA_SelectIoDriveStrength..C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.
                        2248 	.align	2
                        2249 .LDW62:
                        2250 --_regval	r1	local
                        2251 --_strength	r14	local
                        2252 
                        2253 	.section ".bss","awb"
                        2254 .L938:
                        2255 	.type	.L938,@object
                        2256 	.size	.L938,0
                        2257 	.data
                        2258 	.text
                        2259 
                        2260 
                        2261 --1147: #if defined (BSP_INIT_QOS_SDRAM) || defined (BSP_INIT_QOS_VRAM)
                        2262 --1149: /*******************************************************************************
                        2263 --1150:   Function: loc_XC1_ConfigureQoS
                        2264 --1151:   
                        2265 --1152:   Configure XC1 arbiter to control bandwidth distribution in D1M1
                        2266 --1153:   - Bandwidth distribution is static, and therefore requires to be adjusted
                        2267 --1154:     according to the use-case.
                        2268 --1155: */
                        2269 --1157: static void loc_XC1_ConfigureQoS(uint32_t port, r_xc1_qos_config_t *config)
                        2270 --1158: {
                        2271 --1159:     uint32_t addr_offset = 0x10 * port;
                        2272 --1160:     
                        2273 --1161:     R_DEV_WRITE_REG(32, QOS_MODE      + addr_offset, config->mode);
                        2274 --1162:     R_DEV_WRITE_REG(32, QOS_MAX_COUNT + addr_offset, config->max_cnt);  
                        2275 --1163:     R_DEV_WRITE_REG(32, QOS_MAX_RACC  + addr_offset, config->max_racc); 
                        2276 --1164:     R_DEV_WRITE_REG(32, QOS_MAX_WACC  + addr_offset, config->max_wacc);
                        2277 --1165: }
                        2278 --1166: #endif
                        2279 --1167: #ifdef BSP_INIT_QOS_SDRAM
                        2280 --1168: static void loc_InitXC1QosSDRAM(void){
                        2281 --1169:     loc_XC1_ConfigureQoS(QOS_PORT_CPU0, (r_xc1_qos_config_t *)&qos_config_max[0]);
                        2282 --1170:     loc_XC1_ConfigureQoS(QOS_PORT_CPU1, (r_xc1_qos_config_t *)&qos_config_max[0]);
                        2283 --1171:     loc_XC1_ConfigureQoS(QOS_PORT_VACC0,(r_xc1_qos_config_t *)&qos_config_max[0]);

                                                                      Page 39
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        2284 --1172:     loc_XC1_ConfigureQoS(QOS_PORT_VACC1,(r_xc1_qos_config_t *)&qos_config_max[0]);
                        2285 --1173:     loc_XC1_ConfigureQoS(QOS_PORT_JCUA, (r_xc1_qos_config_t *)&qos_config_max[0]);
                        2286 --1174:     loc_XC1_ConfigureQoS(QOS_PORT_GPU2D,(r_xc1_qos_config_t *)&qos_config_dhd_sdram[0]);
                        2287 --1175:     loc_XC1_ConfigureQoS(QOS_PORT_ETNB, (r_xc1_qos_config_t *)&qos_config_max[0]);
                        2288 --1176: }
                        2289 --1177: #endif
                        2290 --1178: #ifdef BSP_INIT_QOS_VRAM
                        2291 --1179: static void loc_InitXC1QosVRAM(void){
                        2292 --1180:     loc_XC1_ConfigureQoS(QOS_PORT_CPU0, (r_xc1_qos_config_t *)&qos_config_max[0]);
                        2293 --1181:     loc_XC1_ConfigureQoS(QOS_PORT_CPU1, (r_xc1_qos_config_t *)&qos_config_max[0]);
                        2294 --1182:     loc_XC1_ConfigureQoS(QOS_PORT_VACC0,(r_xc1_qos_config_t *)&qos_config_max[0]);
                        2295 --1183:     loc_XC1_ConfigureQoS(QOS_PORT_VACC1,(r_xc1_qos_config_t *)&qos_config_max[0]);
                        2296 --1184:     loc_XC1_ConfigureQoS(QOS_PORT_JCUA, (r_xc1_qos_config_t *)&qos_config_max[0]);
                        2297 --1185:     loc_XC1_ConfigureQoS(QOS_PORT_GPU2D,(r_xc1_qos_config_t *)&qos_config_dhd_vram[0]);
                        2298 --1186:     loc_XC1_ConfigureQoS(QOS_PORT_ETNB, (r_xc1_qos_config_t *)&qos_config_max[0]);
                        2299 --1187: }
                        2300 --1188: #endif
                        2301 --1190: /*******************************************************************************
                        2302 --1191:   Function: loc_SysGfxInitD1M1
                        2303 --1192:   
                        2304 --1193:     Board and device specific init 
                        2305 --1194: */
                        2306 --1195: void loc_SysGfxInitD1M1(void) 
                        2307 	.align	2
                        2308 	.align	2
                        2309 	.global	_loc_SysGfxInitD1M1
                        2310 _loc_SysGfxInitD1M1:
000002ce 8007e100       2311 	prepare	{r28,r29,r31},0
000002d2 3c0600a000f2   2312 	mov	-234840064,r28
                        2313 --	    .bf
                        2314 .LDW72:
                        2315 --1196: {
                        2316 --1197:     /* get the device type  */
                        2317 --1198:     r_dev_Device_t device = R_DEV_GetDev();
                        2318 	jarl	_R_DEV_GetDev,lp
                        2318 <EXPANSION BEGIN>
                        2318 jarl22 _R_DEV_GetDev , lp 
000002d8 80ff0000*      2318 <EXPANSION END>
000002dc 0ae8           2319 	mov	r10,r29
                        2320 --1200:     if (0 != (R_BSP_Capabilities() & R_BSP_HAS_SDRAM))
                        2321 --line1200
                        2322 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.16::
                        2323 .LDWlin16:
                        2324 	jarl	_R_BSP_Capabilities,lp
                        2324 <EXPANSION BEGIN>
                        2324 jarl22 _R_BSP_Capabilities , lp 
000002de 80ff0000*      2324 <EXPANSION END>
000002e2 8152           2325 	shr	1,r10
000002e4 c915*          2326 	bnl	.L985
                        2327 --1201:     {
                        2328 --1202:         if ((device == R_DEV_R7F701441)
                        2329 --line1202
                        2330 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.17::
                        2331 .LDWlin17:
000002e6 1d065ffa       2332 	addi	-1441,r29,zero
000002ea c205*          2333 	be	.L988
000002ec 1d0676fa       2334 	addi	-1418,r29,zero
000002f0 9a0d*          2335 	bne	.L987
                        2336 .L988:
                        2337 --1203:             || (device == R_DEV_R7F701418))
                        2338 --1204:         {

                                                                      Page 40
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        2339 --1205:             /* SDRAM controller (SDRA) in D1M1A
                        2340 --1206:                w/ 2x 16-bit SDRAM
                        2341 --1207:                Micron MT48LC16M16A2P-6A:G size: 64 MByte (2x 32 MByte) */
                        2342 --1208:             loc_SDRA_SelectIoDriveStrength();
                        2343 --line1208
                        2344 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.18::
                        2345 .LDWlin18:
                        2346 	jarl	_loc_SDRA_SelectIoDriveStrength,lp
                        2346 <EXPANSION BEGIN>
                        2346 jarl22 _loc_SDRA_SelectIoDriveStrength , lp 
000002f2 bfffa0ff*      2346 <EXPANSION END>
                        2347 --1209:             loc_InitSDRAMemMangoRaw( &MT48LC16M16A2P_120MHz );
                        2348 --line1209
                        2349 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.19::
                        2350 .LDWlin19:
000002f6 260600000000*  2351 	mov	_MT48LC16M16A2P_120MHz,r6
                        2352 	jarl	_loc_InitSDRAMemMangoRaw,lp
                        2352 <EXPANSION BEGIN>
                        2352 jarl22 _loc_InitSDRAMemMangoRaw , lp 
000002fc bfff4efe*      2352 <EXPANSION END>
00000300 e505*          2353 	br	.L985
                        2354 .L987:
                        2355 --1210:         }
                        2356 --1211:         else
                        2357 --1212:         {
                        2358 --1213:             /* SDRAM controller (SDRA) in D1M1H
                        2359 --1214:                w/ 1x 32-bit SDRAM
                        2360 --1215:                Micron MT48LC4M32B2P size: 16 MByte */
                        2361 --1216:             loc_InitSDRAMemMangoRaw( &MT48LC4M32B2P_100MHz );
                        2362 --line1216
                        2363 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.20::
                        2364 .LDWlin20:
00000302 260600000000*  2365 	mov	_MT48LC4M32B2P_100MHz,r6
                        2366 	jarl	_loc_InitSDRAMemMangoRaw,lp
                        2366 <EXPANSION BEGIN>
                        2366 jarl22 _loc_InitSDRAMemMangoRaw , lp 
00000308 bfff42fe*      2366 <EXPANSION END>
                        2367 .L985:
                        2368 --1217:         }
                        2369 --1219: #ifdef BSP_INIT_QOS_SDRAM
                        2370 --1220:         loc_InitXC1QosSDRAM(); /* Configure QoS so that D/AVE HD doesn't distort video output (SDRAM case) */
                        2371 --1221: #endif
                        2372 --1222:     }
                        2373 --1224: #ifdef BSP_INIT_QOS_VRAM
                        2374 --1225:     loc_InitXC1QosVRAM();   /* Configure QoS so that D/AVE HD doesn't distort video output (VRAM case) */
                        2375 --1226: #endif
                        2376 --1228:     /* Enable the preload buffer PRLB for D1M1A or D1M1-V2 */
                        2377 --1229:     #ifndef BSP_PRLB_DISABLE
                        2378 --1230:         if ((device == R_DEV_R7F701441)
                        2379 --line1230
                        2380 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.21::
                        2381 .LDWlin21:
0000030c 1d065ffa       2382 	addi	-1441,r29,zero
00000310 f205*          2383 	be	.L992
00000312 1d065efa       2384 	addi	-1442,r29,zero
00000316 c205*          2385 	be	.L992
00000318 1d0676fa       2386 	addi	-1418,r29,zero
0000031c 8a25*          2387 	bne	.L991
                        2388 .L992:
                        2389 --1231:             || (device == R_DEV_R7F701442)
                        2390 --1232:             || (device == R_DEV_R7F701418))

                                                                      Page 41
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        2391 --1233:         {
                        2392 --	    .bs
                        2393 .LDW82:
                        2394 --1234:             uint32_t u32_temp;
                        2395 --1235:             
                        2396 --1236:             u32_temp = PRLnREG_PRLEN | PRLnREG_PRLISS | PRLnREG_PRLTO
                        2397 --line1236
                        2398 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.22::
                        2399 .LDWlin22:
0000031e 210601f10200   2400 	mov	192769,r1
                        2401 --1237:                 #if 1 == PRLB_EN_VDCE0_LAYER0
                        2402 --1238:                     | PRLnREG_PRLID0_EN
                        2403 --1239:                 #else
                        2404 --1240:                     | PRLnREG_PRLID0_DIS
                        2405 --1241:                 #endif
                        2406 --1242:                 #if 1 == PRLB_EN_VDCE1_LAYER0
                        2407 --1243:                     | PRLnREG_PRLID1_EN
                        2408 --1244:                 #else
                        2409 --1245:                     | PRLnREG_PRLID1_DIS
                        2410 --1246:                 #endif
                        2411 --1247:                     | PRLnREG_PRLID2_DIS
                        2412 --1248:               ; /* All OR'ed into <u32_temp> */
                        2413 --1249:             R_DEV_WRITE_REG(32, PRL0REG, u32_temp|PRLnREG_PRLEN);
00000324 81760100       2414 	ori	1,r1,r14
00000328 7c770100       2415 	st.w	r14,0[r28]
                        2416 --1250:             
                        2417 --1251:             u32_temp = PRLnREG_PRLEN | PRLnREG_PRLISS | PRLnREG_PRLTO
0000032c 210601210200   2418 	mov	139521,r1
                        2419 --1252:                 #if 1 == PRLB_EN_VDCE0_LAYER1
                        2420 --1253:                     | PRLnREG_PRLID0_EN
                        2421 --1254:                 #else
                        2422 --1255:                     | PRLnREG_PRLID0_DIS
                        2423 --1256:                 #endif
                        2424 --1257:                 #if 1 == PRLB_EN_VDCE1_LAYER3
                        2425 --1258:                     | PRLnREG_PRLID1_EN
                        2426 --1259:                 #else
                        2427 --1260:                     | PRLnREG_PRLID1_DIS
                        2428 --1261:                 #endif
                        2429 --1262:                 #if 1 == PRLB_EN_VDCE0_OIR
                        2430 --1263:                     | PRLnREG_PRLID2_EN
                        2431 --1264:                 #else
                        2432 --1265:                     | PRLnREG_PRLID2_DIS
                        2433 --1266:                 #endif
                        2434 --1267:               ; /* All OR'ed into <u32_temp> */
                        2435 --1268:             R_DEV_WRITE_REG(32, PRL1REG, u32_temp|PRLnREG_PRLEN);
00000332 1cf60400       2436 	addi	4,r28,ep
00000336 81760100       2437 	ori	1,r1,r14
0000033a 0175           2438 	sst.w	r14,0[ep]
                        2439 --1269:             
                        2440 --1270:             
                        2441 --1271:             u32_temp = PRLnREG_PRLEN | PRLnREG_PRLISS | PRLnREG_PRLTO
0000033c 210601f10200   2442 	mov	192769,r1
                        2443 --1272:                 #if 1 == PRLB_EN_VDCE0_LAYER2
                        2444 --1273:                     | PRLnREG_PRLID0_EN
                        2445 --1274:                 #else
                        2446 --1275:                     | PRLnREG_PRLID0_DIS
                        2447 --1276:                 #endif
                        2448 --1277:                 #if 1 == PRLB_EN_VDCE1_LAYER2
                        2449 --1278:                     | PRLnREG_PRLID1_EN
                        2450 --1279:                 #else
                        2451 --1280:                     | PRLnREG_PRLID1_DIS

                                                                      Page 42
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        2452 --1281:                 #endif
                        2453 --1282:                     | PRLnREG_PRLID2_DIS
                        2454 --1283:               ; /* All OR'ed into <u32_temp> */
                        2455 --1284:             R_DEV_WRITE_REG(32, PRL2REG, u32_temp|PRLnREG_PRLEN);
00000342 1cf60800       2456 	addi	8,r28,ep
00000346 81760100       2457 	ori	1,r1,r14
0000034a 0175           2458 	sst.w	r14,0[ep]
                        2459 --1285:             
                        2460 --1286:             
                        2461 --1287:             u32_temp = PRLnREG_PRLEN | PRLnREG_PRLISS | PRLnREG_PRLTO
0000034c 210601f10200   2462 	mov	192769,r1
                        2463 --1288:                 #if 1 == PRLB_EN_VDCE0_LAYER3
                        2464 --1289:                     | PRLnREG_PRLID0_EN
                        2465 --1290:                 #else
                        2466 --1291:                     | PRLnREG_PRLID0_DIS
                        2467 --1292:                 #endif
                        2468 --1293:                 #if 1 == PRLB_EN_VDCE1_LAYER1
                        2469 --1294:                     | PRLnREG_PRLID1_EN
                        2470 --1295:                 #else
                        2471 --1296:                     | PRLnREG_PRLID1_DIS
                        2472 --1297:                 #endif
                        2473 --1298:                     | PRLnREG_PRLID2_DIS
                        2474 --1299:               ; /* All OR'ed into <u32_temp> */
                        2475 --1300:             R_DEV_WRITE_REG(32, PRL3REG, u32_temp|PRLnREG_PRLEN);
00000352 1cf60c00       2476 	addi	12,r28,ep
00000356 81760100       2477 	ori	1,r1,r14
0000035a 0175           2478 	sst.w	r14,0[ep]
                        2479 --	    .es
                        2480 .LDW92:
                        2481 .L991:
                        2482 --1301:         }
                        2483 --1302:     #endif /*BSP_PRLB_DISABLE*/
                        2484 --1303:     
                        2485 --1304:     
                        2486 --1305: }
                        2487 --	    .ef
                        2488 .LDW03:
0000035c 4006ff00       2489 	dispose	0,{r28,r29,r31},[lp]
                        2490 	.type	_loc_SysGfxInitD1M1,@function
                        2491 	.size	_loc_SysGfxInitD1M1,.-_loc_SysGfxInitD1M1
                        2492 	.align	2
                        2493 .LDW13:
                        2494 --_device	r29	local
                        2495 --_u32_temp	r1	local
                        2496 
                        2497 	.section ".bss","awb"
                        2498 .L1094:
                        2499 	.type	.L1094,@object
                        2500 	.size	.L1094,0
                        2501 	.data
                        2502 	.text
                        2503 
                        2504 
                        2505 --1307: /*******************************************************************************
                        2506 --1308:   Function: R_BSP_SYS_GFX_LowInitD1M1
                        2507 --1310:     Board and device specific init
                        2508 --1311: */
                        2509 --1312: void loc_SysLowInitD1M1(void)
                        2510 	.align	2
                        2511 	.align	2
                        2512 	.global	_loc_SysLowInitD1M1

                                                                      Page 43
                                                              C:\Users\Frank\AppData\Local\Temp\gh_0000pbo1.si
                        2513 _loc_SysLowInitD1M1:
00000360 80072100       2514 	prepare	{r31},0
                        2515 --	    .bf
                        2516 .LDW23:
                        2517 --1313: {
                        2518 --1314:     loc_SysGfxInitD1M1();
                        2519 	jarl	_loc_SysGfxInitD1M1,lp
                        2519 <EXPANSION BEGIN>
                        2519 jarl22 _loc_SysGfxInitD1M1 , lp 
00000364 bfff6aff*      2519 <EXPANSION END>
                        2520 --1315: }
                        2521 --	    .ef
                        2522 .LDW33:
                        2523 --line1315
                        2524 ..lin.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1.23::
                        2525 .LDWlin23:
00000368 40063f00       2526 	dispose	0,{r31},[lp]
                        2527 	.type	_loc_SysLowInitD1M1,@function
                        2528 	.size	_loc_SysLowInitD1M1,.-_loc_SysLowInitD1M1
                        2529 	.align	2
                        2530 .LDW43:
                        2531 
                        2532 	.section ".bss","awb"
                        2533 .L1186:
                        2534 	.type	.L1186,@object
                        2535 	.size	.L1186,0
                        2536 	.data
                        2537 	.text
                        2538 
                        2539 	.align	2
                        2540 --_loc_D1M1_D1M1H_VoDefaultPinConfig	_loc_D1M1_D1M1H_VoDefaultPinConfig	static
                        2541 --_loc_D1M1_D1M1H_ViDefaultPinConfig	_loc_D1M1_D1M1H_ViDefaultPinConfig	static
                        2542 --_loc_D1M1A_VoOpenLdiPinConfig	_loc_D1M1A_VoOpenLdiPinConfig	static
                        2543 --_MT48LC4M32B2P_100MHz	_MT48LC4M32B2P_100MHz	static
                        2544 --_MT48LC16M16A2P_120MHz	_MT48LC16M16A2P_120MHz	static
                        2545 
                        2546 	.data
                        2547 	.ghsnote version,15
                        2548 	.ghsnote tools,3
                        2549 	.ghsnote options,144
                        2550 	.text
                        2551 	.align	2
                        2552 ..eof.C.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs.5Cobj.5Cr_bsp_sys_gfx_d1m1...43.3A.5Cgit.5Crh850.5Csrc.5Capp.5Cgfx_apps.5Csimple_draw.5Ctarget.5Cd1mx_mango_ghs..5BC5D026..0::
                        2553 .rh850_flags REGMODE22,DATA_ALIGN8,GP_FIX,EP_NONFIX,TP_FIX,REG2_RESERVE,G3M
