

================================================================
== Vitis HLS Report for 'pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6'
================================================================
* Date:           Tue Jan 13 03:02:36 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu080_CIV-ffvb2104-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |      150|      150|  1.500 us|  1.500 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6  |      148|      148|         6|          1|          1|   144|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_ln96 = alloca i32 1"   --->   Operation 9 'alloca' 'phi_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [pipeline.cpp:89->pipeline.cpp:224]   --->   Operation 10 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ky = alloca i32 1" [pipeline.cpp:94->pipeline.cpp:224]   --->   Operation 11 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kx = alloca i32 1" [pipeline.cpp:93->pipeline.cpp:224]   --->   Operation 12 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten84 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 14 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten106 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty"   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %y_3"   --->   Operation 17 'read' 'y_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %x_3"   --->   Operation 18 'read' 'x_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln92_31_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_31"   --->   Operation 19 'read' 'sext_ln92_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln92_30_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_30"   --->   Operation 20 'read' 'sext_ln92_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln92_29_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_29"   --->   Operation 21 'read' 'sext_ln92_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln92_28_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_28"   --->   Operation 22 'read' 'sext_ln92_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln92_27_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_27"   --->   Operation 23 'read' 'sext_ln92_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln92_26_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_26"   --->   Operation 24 'read' 'sext_ln92_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln92_25_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_25"   --->   Operation 25 'read' 'sext_ln92_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln92_24_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_24"   --->   Operation 26 'read' 'sext_ln92_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln92_23_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_23"   --->   Operation 27 'read' 'sext_ln92_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln92_22_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_22"   --->   Operation 28 'read' 'sext_ln92_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln92_21_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_21"   --->   Operation 29 'read' 'sext_ln92_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln92_20_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_20"   --->   Operation 30 'read' 'sext_ln92_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln92_19_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_19"   --->   Operation 31 'read' 'sext_ln92_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln92_18_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_18"   --->   Operation 32 'read' 'sext_ln92_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln92_17_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_17"   --->   Operation 33 'read' 'sext_ln92_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln92_16_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_16"   --->   Operation 34 'read' 'sext_ln92_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln92_15_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_15"   --->   Operation 35 'read' 'sext_ln92_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln92_14_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_14"   --->   Operation 36 'read' 'sext_ln92_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln92_13_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_13"   --->   Operation 37 'read' 'sext_ln92_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln92_12_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_12"   --->   Operation 38 'read' 'sext_ln92_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln92_11_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_11"   --->   Operation 39 'read' 'sext_ln92_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln92_10_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_10"   --->   Operation 40 'read' 'sext_ln92_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln92_9_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_9"   --->   Operation 41 'read' 'sext_ln92_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln92_8_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_8"   --->   Operation 42 'read' 'sext_ln92_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln92_7_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_7"   --->   Operation 43 'read' 'sext_ln92_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln92_6_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_6"   --->   Operation 44 'read' 'sext_ln92_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln92_5_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_5"   --->   Operation 45 'read' 'sext_ln92_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln92_4_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_4"   --->   Operation 46 'read' 'sext_ln92_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln92_3_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_3"   --->   Operation 47 'read' 'sext_ln92_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln92_2_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_2"   --->   Operation 48 'read' 'sext_ln92_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln92_1_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92_1"   --->   Operation 49 'read' 'sext_ln92_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln92_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln92"   --->   Operation 50 'read' 'sext_ln92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln89_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sext_ln89_1"   --->   Operation 51 'read' 'sext_ln89_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln92_31_cast = sext i63 %sext_ln92_31_read"   --->   Operation 52 'sext' 'sext_ln92_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln92_30_cast = sext i63 %sext_ln92_30_read"   --->   Operation 53 'sext' 'sext_ln92_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln92_29_cast = sext i63 %sext_ln92_29_read"   --->   Operation 54 'sext' 'sext_ln92_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln92_28_cast = sext i63 %sext_ln92_28_read"   --->   Operation 55 'sext' 'sext_ln92_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln92_27_cast = sext i63 %sext_ln92_27_read"   --->   Operation 56 'sext' 'sext_ln92_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln92_26_cast = sext i63 %sext_ln92_26_read"   --->   Operation 57 'sext' 'sext_ln92_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln92_25_cast = sext i63 %sext_ln92_25_read"   --->   Operation 58 'sext' 'sext_ln92_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln92_24_cast = sext i63 %sext_ln92_24_read"   --->   Operation 59 'sext' 'sext_ln92_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln92_23_cast = sext i63 %sext_ln92_23_read"   --->   Operation 60 'sext' 'sext_ln92_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln92_22_cast = sext i63 %sext_ln92_22_read"   --->   Operation 61 'sext' 'sext_ln92_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln92_21_cast = sext i63 %sext_ln92_21_read"   --->   Operation 62 'sext' 'sext_ln92_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln92_20_cast = sext i63 %sext_ln92_20_read"   --->   Operation 63 'sext' 'sext_ln92_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln92_19_cast = sext i63 %sext_ln92_19_read"   --->   Operation 64 'sext' 'sext_ln92_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln92_18_cast = sext i63 %sext_ln92_18_read"   --->   Operation 65 'sext' 'sext_ln92_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln92_17_cast = sext i63 %sext_ln92_17_read"   --->   Operation 66 'sext' 'sext_ln92_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln92_16_cast = sext i63 %sext_ln92_16_read"   --->   Operation 67 'sext' 'sext_ln92_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln92_15_cast = sext i63 %sext_ln92_15_read"   --->   Operation 68 'sext' 'sext_ln92_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln92_14_cast = sext i63 %sext_ln92_14_read"   --->   Operation 69 'sext' 'sext_ln92_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln92_13_cast = sext i63 %sext_ln92_13_read"   --->   Operation 70 'sext' 'sext_ln92_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln92_12_cast = sext i63 %sext_ln92_12_read"   --->   Operation 71 'sext' 'sext_ln92_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln92_11_cast = sext i63 %sext_ln92_11_read"   --->   Operation 72 'sext' 'sext_ln92_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln92_10_cast = sext i63 %sext_ln92_10_read"   --->   Operation 73 'sext' 'sext_ln92_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln92_9_cast = sext i63 %sext_ln92_9_read"   --->   Operation 74 'sext' 'sext_ln92_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln92_8_cast = sext i63 %sext_ln92_8_read"   --->   Operation 75 'sext' 'sext_ln92_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln92_7_cast = sext i63 %sext_ln92_7_read"   --->   Operation 76 'sext' 'sext_ln92_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln92_6_cast = sext i63 %sext_ln92_6_read"   --->   Operation 77 'sext' 'sext_ln92_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln92_5_cast = sext i63 %sext_ln92_5_read"   --->   Operation 78 'sext' 'sext_ln92_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln92_4_cast = sext i63 %sext_ln92_4_read"   --->   Operation 79 'sext' 'sext_ln92_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln92_3_cast = sext i63 %sext_ln92_3_read"   --->   Operation 80 'sext' 'sext_ln92_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln92_2_cast = sext i63 %sext_ln92_2_read"   --->   Operation 81 'sext' 'sext_ln92_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln92_1_cast = sext i63 %sext_ln92_1_read"   --->   Operation 82 'sext' 'sext_ln92_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln92_cast = sext i63 %sext_ln92_read"   --->   Operation 83 'sext' 'sext_ln92_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln89_1_cast = sext i14 %sext_ln89_1_read"   --->   Operation 84 'sext' 'sext_ln89_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_31, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_128, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_30, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_127, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_29, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_126, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_28, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_136, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_27, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_44, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_26, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_70, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_25, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_71, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_24, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_72, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_23, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_73, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_22, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_75, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_21, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_197, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_20, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_175, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_19, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_174, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_18, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_173, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_17, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_172, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_16, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_171, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_15, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_170, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_14, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_169, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_13, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_168, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_12, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_167, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_11, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_166, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_10, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_210, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_9, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_164, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_8, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_163, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_7, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_162, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_6, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_161, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_5, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_160, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_4, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_159, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_3, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_158, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_2, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_156, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_1, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_155, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_0, void @empty_109, i32 0, i32 0, void @empty_108, i32 0, i32 0, void @empty_154, void @empty_106, void @empty_108, i32 16, i32 16, i32 16, i32 16, void @empty_108, void @empty_108, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.49ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten106"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 118 [1/1] (0.49ns)   --->   "%store_ln92 = store i5 0, i5 %ic" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 118 'store' 'store_ln92' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 119 [1/1] (0.49ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten84"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 120 [1/1] (0.49ns)   --->   "%store_ln93 = store i2 0, i2 %kx" [pipeline.cpp:93->pipeline.cpp:224]   --->   Operation 120 'store' 'store_ln93' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 121 [1/1] (0.49ns)   --->   "%store_ln94 = store i2 0, i2 %ky" [pipeline.cpp:94->pipeline.cpp:224]   --->   Operation 121 'store' 'store_ln94' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 122 [1/1] (0.49ns)   --->   "%store_ln89 = store i16 %sext_ln89_1_cast, i16 %acc" [pipeline.cpp:89->pipeline.cpp:224]   --->   Operation 122 'store' 'store_ln89' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 123 [1/1] (0.49ns)   --->   "%store_ln0 = store i16 0, i16 %phi_ln96"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body20.i"   --->   Operation 124 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%indvar_flatten106_load = load i8 %indvar_flatten106" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 125 'load' 'indvar_flatten106_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_31"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_30"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_29"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_28"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_27"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_26"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_25"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_24"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_23"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_22"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_21"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_20"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_19"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_18"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_17"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_16"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_15"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_14"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_13"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_12"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_11"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_10"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_9"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_8"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_7"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_6"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_5"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_4"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_3"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_2"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_1"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_0"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.92ns)   --->   "%icmp_ln92 = icmp_eq  i8 %indvar_flatten106_load, i8 144" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 158 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.92ns)   --->   "%add_ln92_1 = add i8 %indvar_flatten106_load, i8 1" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 159 'add' 'add_ln92_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.inc40.i, void %for.end42.i.exitStub" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 160 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.49ns)   --->   "%store_ln92 = store i8 %add_ln92_1, i8 %indvar_flatten106" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 161 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.49>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%ky_load = load i2 %ky" [pipeline.cpp:94->pipeline.cpp:224]   --->   Operation 162 'load' 'ky_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%kx_load = load i2 %kx" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 163 'load' 'kx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%indvar_flatten84_load = load i4 %indvar_flatten84" [pipeline.cpp:93->pipeline.cpp:224]   --->   Operation 164 'load' 'indvar_flatten84_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%gmem_0_addr = getelementptr i16 %gmem_0, i64 %sext_ln92_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 165 'getelementptr' 'gmem_0_addr' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%gmem_1_addr = getelementptr i16 %gmem_1, i64 %sext_ln92_1_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 166 'getelementptr' 'gmem_1_addr' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%gmem_2_addr = getelementptr i16 %gmem_2, i64 %sext_ln92_2_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 167 'getelementptr' 'gmem_2_addr' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%gmem_3_addr = getelementptr i16 %gmem_3, i64 %sext_ln92_3_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 168 'getelementptr' 'gmem_3_addr' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%gmem_4_addr = getelementptr i16 %gmem_4, i64 %sext_ln92_4_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 169 'getelementptr' 'gmem_4_addr' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%gmem_5_addr = getelementptr i16 %gmem_5, i64 %sext_ln92_5_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 170 'getelementptr' 'gmem_5_addr' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%gmem_6_addr = getelementptr i16 %gmem_6, i64 %sext_ln92_6_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 171 'getelementptr' 'gmem_6_addr' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%gmem_7_addr = getelementptr i16 %gmem_7, i64 %sext_ln92_7_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 172 'getelementptr' 'gmem_7_addr' <Predicate = (tmp == 7)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%gmem_8_addr = getelementptr i16 %gmem_8, i64 %sext_ln92_8_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 173 'getelementptr' 'gmem_8_addr' <Predicate = (tmp == 8)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%gmem_9_addr = getelementptr i16 %gmem_9, i64 %sext_ln92_9_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 174 'getelementptr' 'gmem_9_addr' <Predicate = (tmp == 9)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%gmem_10_addr = getelementptr i16 %gmem_10, i64 %sext_ln92_10_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 175 'getelementptr' 'gmem_10_addr' <Predicate = (tmp == 10)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%gmem_11_addr = getelementptr i16 %gmem_11, i64 %sext_ln92_11_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 176 'getelementptr' 'gmem_11_addr' <Predicate = (tmp == 11)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%gmem_12_addr = getelementptr i16 %gmem_12, i64 %sext_ln92_12_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 177 'getelementptr' 'gmem_12_addr' <Predicate = (tmp == 12)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%gmem_13_addr = getelementptr i16 %gmem_13, i64 %sext_ln92_13_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 178 'getelementptr' 'gmem_13_addr' <Predicate = (tmp == 13)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%gmem_14_addr = getelementptr i16 %gmem_14, i64 %sext_ln92_14_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 179 'getelementptr' 'gmem_14_addr' <Predicate = (tmp == 14)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%gmem_15_addr = getelementptr i16 %gmem_15, i64 %sext_ln92_15_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 180 'getelementptr' 'gmem_15_addr' <Predicate = (tmp == 15)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%gmem_16_addr = getelementptr i16 %gmem_16, i64 %sext_ln92_16_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 181 'getelementptr' 'gmem_16_addr' <Predicate = (tmp == 16)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%gmem_17_addr = getelementptr i16 %gmem_17, i64 %sext_ln92_17_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 182 'getelementptr' 'gmem_17_addr' <Predicate = (tmp == 17)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%gmem_18_addr = getelementptr i16 %gmem_18, i64 %sext_ln92_18_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 183 'getelementptr' 'gmem_18_addr' <Predicate = (tmp == 18)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%gmem_19_addr = getelementptr i16 %gmem_19, i64 %sext_ln92_19_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 184 'getelementptr' 'gmem_19_addr' <Predicate = (tmp == 19)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%gmem_20_addr = getelementptr i16 %gmem_20, i64 %sext_ln92_20_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 185 'getelementptr' 'gmem_20_addr' <Predicate = (tmp == 20)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%gmem_21_addr = getelementptr i16 %gmem_21, i64 %sext_ln92_21_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 186 'getelementptr' 'gmem_21_addr' <Predicate = (tmp == 21)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%gmem_22_addr = getelementptr i16 %gmem_22, i64 %sext_ln92_22_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 187 'getelementptr' 'gmem_22_addr' <Predicate = (tmp == 22)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%gmem_23_addr = getelementptr i16 %gmem_23, i64 %sext_ln92_23_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 188 'getelementptr' 'gmem_23_addr' <Predicate = (tmp == 23)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%gmem_24_addr = getelementptr i16 %gmem_24, i64 %sext_ln92_24_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 189 'getelementptr' 'gmem_24_addr' <Predicate = (tmp == 24)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%gmem_25_addr = getelementptr i16 %gmem_25, i64 %sext_ln92_25_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 190 'getelementptr' 'gmem_25_addr' <Predicate = (tmp == 25)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%gmem_26_addr = getelementptr i16 %gmem_26, i64 %sext_ln92_26_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 191 'getelementptr' 'gmem_26_addr' <Predicate = (tmp == 26)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%gmem_27_addr = getelementptr i16 %gmem_27, i64 %sext_ln92_27_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 192 'getelementptr' 'gmem_27_addr' <Predicate = (tmp == 27)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%gmem_28_addr = getelementptr i16 %gmem_28, i64 %sext_ln92_28_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 193 'getelementptr' 'gmem_28_addr' <Predicate = (tmp == 28)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%gmem_29_addr = getelementptr i16 %gmem_29, i64 %sext_ln92_29_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 194 'getelementptr' 'gmem_29_addr' <Predicate = (tmp == 29)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%gmem_30_addr = getelementptr i16 %gmem_30, i64 %sext_ln92_30_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 195 'getelementptr' 'gmem_30_addr' <Predicate = (tmp == 30)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%gmem_31_addr = getelementptr i16 %gmem_31, i64 %sext_ln92_31_cast" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 196 'getelementptr' 'gmem_31_addr' <Predicate = (tmp == 31)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (1.01ns)   --->   "%icmp_ln93 = icmp_eq  i4 %indvar_flatten84_load, i4 9" [pipeline.cpp:93->pipeline.cpp:224]   --->   Operation 197 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.37ns)   --->   "%select_ln92 = select i1 %icmp_ln93, i2 0, i2 %kx_load" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 198 'select' 'select_ln92' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%xor_ln92 = xor i1 %icmp_ln93, i1 1" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 199 'xor' 'xor_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.54ns)   --->   "%icmp_ln94 = icmp_eq  i2 %ky_load, i2 3" [pipeline.cpp:94->pipeline.cpp:224]   --->   Operation 200 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln92 = and i1 %icmp_ln94, i1 %xor_ln92" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 201 'and' 'and_ln92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.54ns)   --->   "%add_ln93 = add i2 %select_ln92, i2 1" [pipeline.cpp:93->pipeline.cpp:224]   --->   Operation 202 'add' 'add_ln93' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node ky_mid2)   --->   "%empty_234 = or i1 %and_ln92, i1 %icmp_ln93" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 203 'or' 'empty_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.37ns) (out node of the LUT)   --->   "%ky_mid2 = select i1 %empty_234, i2 0, i2 %ky_load" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 204 'select' 'ky_mid2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.37ns)   --->   "%select_ln93 = select i1 %and_ln92, i2 %add_ln93, i2 %select_ln92" [pipeline.cpp:93->pipeline.cpp:224]   --->   Operation 205 'select' 'select_ln93' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.54ns)   --->   "%add_ln96 = add i2 %select_ln93, i2 3" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 206 'add' 'add_ln96' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i2 %add_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 207 'sext' 'sext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.97ns)   --->   "%add_ln96_1 = add i6 %sext_ln96_1, i6 %x_3_read" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 208 'add' 'add_ln96_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.54ns)   --->   "%add_ln96_2 = add i2 %ky_mid2, i2 3" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 209 'add' 'add_ln96_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln96_2 = sext i2 %add_ln96_2" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 210 'sext' 'sext_ln96_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.97ns)   --->   "%add_ln96_3 = add i6 %sext_ln96_2, i6 %y_3_read" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 211 'add' 'add_ln96_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln96_1, i6 %add_ln96_3" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 212 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i12 %tmp_s" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 213 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_42 = getelementptr i15 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_5, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 214 'getelementptr' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_43 = getelementptr i15 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_4, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 215 'getelementptr' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_44 = getelementptr i15 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_3, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 216 'getelementptr' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_45 = getelementptr i15 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_2, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 217 'getelementptr' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_46 = getelementptr i15 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_1, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 218 'getelementptr' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_47 = getelementptr i15 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 219 'getelementptr' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_569 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 220 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_570 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_335, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 221 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_571 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_336, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 222 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_572 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_337, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 223 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_573 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_338, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 224 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_574 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_339, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 225 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_575 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_340, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 226 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_576 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_341, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 227 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_577 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_342, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 228 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_578 = getelementptr i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_343, i64 0, i64 %zext_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 229 'getelementptr' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_579 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_569" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 230 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_579' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 231 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_580 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_570" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 231 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_580' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 232 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_581 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_571" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 232 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_581' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 233 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_582 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_572" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 233 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_582' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 234 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_583 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_573" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 234 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_583' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 235 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_584 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_574" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 235 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_584' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 236 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_585 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_575" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 236 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_585' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 237 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_586 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_576" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 237 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_586' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 238 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_587 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_577" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 238 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_587' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 239 [2/2] (1.42ns)   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_588 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_578" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 239 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_588' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 240 [2/2] (1.42ns)   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_48 = load i12 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_42" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 240 'load' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_48' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 241 [2/2] (1.42ns)   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_49 = load i12 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_43" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 241 'load' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_49' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 242 [2/2] (1.42ns)   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_50 = load i12 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_44" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 242 'load' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_50' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 243 [2/2] (1.42ns)   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_51 = load i12 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_45" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 243 'load' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_51' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 244 [2/2] (1.42ns)   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_52 = load i12 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_46" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 244 'load' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_52' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 245 [2/2] (1.42ns)   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_53 = load i12 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_47" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 245 'load' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_53' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_2 : Operation 246 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_0_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_0_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 246 'read' 'gmem_0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 247 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_1_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_1_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 247 'read' 'gmem_1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 248 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_2_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_2_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 248 'read' 'gmem_2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 249 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_3_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_3_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 249 'read' 'gmem_3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 250 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_4_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_4_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 250 'read' 'gmem_4_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 251 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_5_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_5_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 251 'read' 'gmem_5_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 252 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_6_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_6_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 252 'read' 'gmem_6_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 253 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_7_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_7_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 253 'read' 'gmem_7_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 254 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_8_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_8_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 254 'read' 'gmem_8_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 255 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_9_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_9_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 255 'read' 'gmem_9_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 256 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_10_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_10_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 256 'read' 'gmem_10_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 257 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_11_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_11_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 257 'read' 'gmem_11_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 258 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_12_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_12_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 258 'read' 'gmem_12_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 259 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_13_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_13_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 259 'read' 'gmem_13_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 260 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_14_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_14_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 260 'read' 'gmem_14_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 261 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_15_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_15_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 261 'read' 'gmem_15_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 262 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_16_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_16_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 262 'read' 'gmem_16_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 263 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_17_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_17_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 263 'read' 'gmem_17_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 264 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_18_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_18_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 264 'read' 'gmem_18_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 265 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_19_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_19_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 265 'read' 'gmem_19_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 266 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_20_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_20_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 266 'read' 'gmem_20_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 267 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_21_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_21_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 267 'read' 'gmem_21_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 268 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_22_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_22_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 268 'read' 'gmem_22_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 269 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_23_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_23_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 269 'read' 'gmem_23_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 270 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_24_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_24_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 270 'read' 'gmem_24_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 271 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_25_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_25_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 271 'read' 'gmem_25_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 272 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_26_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_26_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 272 'read' 'gmem_26_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 273 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_27_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_27_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 273 'read' 'gmem_27_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 274 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_28_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_28_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 274 'read' 'gmem_28_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 275 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_29_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_29_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 275 'read' 'gmem_29_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 276 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_30_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_30_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 276 'read' 'gmem_30_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 277 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_31_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_31_addr" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 277 'read' 'gmem_31_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 278 [1/1] (0.54ns)   --->   "%add_ln94 = add i2 %ky_mid2, i2 1" [pipeline.cpp:94->pipeline.cpp:224]   --->   Operation 278 'add' 'add_ln94' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (1.01ns)   --->   "%add_ln93_1 = add i4 %indvar_flatten84_load, i4 1" [pipeline.cpp:93->pipeline.cpp:224]   --->   Operation 279 'add' 'add_ln93_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.25ns)   --->   "%select_ln93_1 = select i1 %icmp_ln93, i4 1, i4 %add_ln93_1" [pipeline.cpp:93->pipeline.cpp:224]   --->   Operation 280 'select' 'select_ln93_1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.49ns)   --->   "%store_ln93 = store i4 %select_ln93_1, i4 %indvar_flatten84" [pipeline.cpp:93->pipeline.cpp:224]   --->   Operation 281 'store' 'store_ln93' <Predicate = true> <Delay = 0.49>
ST_2 : Operation 282 [1/1] (0.49ns)   --->   "%store_ln93 = store i2 %select_ln93, i2 %kx" [pipeline.cpp:93->pipeline.cpp:224]   --->   Operation 282 'store' 'store_ln93' <Predicate = true> <Delay = 0.49>
ST_2 : Operation 283 [1/1] (0.49ns)   --->   "%store_ln94 = store i2 %add_ln94, i2 %ky" [pipeline.cpp:94->pipeline.cpp:224]   --->   Operation 283 'store' 'store_ln94' <Predicate = true> <Delay = 0.49>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%ic_load = load i5 %ic" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 284 'load' 'ic_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.99ns)   --->   "%add_ln92 = add i5 %ic_load, i5 1" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 285 'add' 'add_ln92' <Predicate = (icmp_ln93)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.40ns)   --->   "%select_ln92_1 = select i1 %icmp_ln93, i5 %add_ln92, i5 %ic_load" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 286 'select' 'select_ln92_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i5 %select_ln92_1" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 287 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_579 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_569" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 288 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_579' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 289 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_580 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_570" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 289 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_580' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 290 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_581 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_571" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 290 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_581' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 291 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_582 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_572" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 291 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_582' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 292 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_583 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_573" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 292 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_583' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 293 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_584 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_574" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 293 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_584' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 294 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_585 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_575" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 294 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_585' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 295 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_586 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_576" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 295 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_586' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 296 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_587 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_577" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 296 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_587' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 297 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_588 = load i12 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_578" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 297 'load' 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_588' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 298 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_48 = load i12 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_42" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 298 'load' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_48' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 299 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_49 = load i12 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_43" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 299 'load' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_49' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 300 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_50 = load i12 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_44" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 300 'load' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_50' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 301 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_51 = load i12 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_45" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 301 'load' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_51' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 302 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_52 = load i12 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_46" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 302 'load' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_52' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 303 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_53 = load i12 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_47" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 303 'load' 'p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_53' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4096> <RAM>
ST_3 : Operation 304 [1/1] (0.72ns)   --->   "%sext_ln = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.16i15.i15.i4, i4 0, i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_579, i4 1, i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_580, i4 2, i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_581, i4 3, i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_582, i4 4, i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_583, i4 5, i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_584, i4 6, i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_585, i4 7, i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_586, i4 8, i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_587, i4 9, i15 %pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_588, i4 10, i15 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_48, i4 11, i15 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_49, i4 12, i15 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_50, i4 13, i15 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_51, i4 14, i15 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_52, i4 15, i15 %p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9ap_q_m_53, i15 0, i4 %trunc_ln92" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 304 'sparsemux' 'sext_ln' <Predicate = true> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 145 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i15 %sext_ln" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 305 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.92ns)   --->   "%tmp_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.32i16.i16.i5, i5 0, i16 %gmem_0_addr_read, i5 1, i16 %gmem_1_addr_read, i5 2, i16 %gmem_2_addr_read, i5 3, i16 %gmem_3_addr_read, i5 4, i16 %gmem_4_addr_read, i5 5, i16 %gmem_5_addr_read, i5 6, i16 %gmem_6_addr_read, i5 7, i16 %gmem_7_addr_read, i5 8, i16 %gmem_8_addr_read, i5 9, i16 %gmem_9_addr_read, i5 10, i16 %gmem_10_addr_read, i5 11, i16 %gmem_11_addr_read, i5 12, i16 %gmem_12_addr_read, i5 13, i16 %gmem_13_addr_read, i5 14, i16 %gmem_14_addr_read, i5 15, i16 %gmem_15_addr_read, i5 16, i16 %gmem_16_addr_read, i5 17, i16 %gmem_17_addr_read, i5 18, i16 %gmem_18_addr_read, i5 19, i16 %gmem_19_addr_read, i5 20, i16 %gmem_20_addr_read, i5 21, i16 %gmem_21_addr_read, i5 22, i16 %gmem_22_addr_read, i5 23, i16 %gmem_23_addr_read, i5 24, i16 %gmem_24_addr_read, i5 25, i16 %gmem_25_addr_read, i5 26, i16 %gmem_26_addr_read, i5 27, i16 %gmem_27_addr_read, i5 28, i16 %gmem_28_addr_read, i5 29, i16 %gmem_29_addr_read, i5 30, i16 %gmem_30_addr_read, i5 31, i16 %gmem_31_addr_read, i16 0, i5 %tmp" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 306 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.92> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 145 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i16 %tmp_1" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 307 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [3/3] (0.83ns) (grouped into DSP with root node add_ln96_4)   --->   "%mul_ln96 = mul i26 %sext_ln96, i26 %zext_ln96_1" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 308 'mul' 'mul_ln96' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 309 [1/1] (0.49ns)   --->   "%store_ln92 = store i5 %select_ln92_1, i5 %ic" [pipeline.cpp:92->pipeline.cpp:224]   --->   Operation 309 'store' 'store_ln92' <Predicate = true> <Delay = 0.49>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 310 [2/3] (0.83ns) (grouped into DSP with root node add_ln96_4)   --->   "%mul_ln96 = mul i26 %sext_ln96, i26 %zext_ln96_1" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 310 'mul' 'mul_ln96' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.06>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%acc_load = load i16 %acc" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 311 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/3] (0.00ns) (grouped into DSP with root node add_ln96_4)   --->   "%mul_ln96 = mul i26 %sext_ln96, i26 %zext_ln96_1" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 312 'mul' 'mul_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %acc_load, i10 0" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 313 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln96_4 = add i26 %shl_ln3, i26 %mul_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 314 'add' 'add_ln96_4' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%phi_ln96_load = load i16 %phi_ln96"   --->   Operation 323 'load' 'phi_ln96_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %phi_ln96_out, i16 %phi_ln96_load"   --->   Operation 324 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.49ns)   --->   "%ret_ln0 = ret"   --->   Operation 325 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.49>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6_str"   --->   Operation 315 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 316 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_108" [pipeline.cpp:95->pipeline.cpp:224]   --->   Operation 317 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 318 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln96_4 = add i26 %shl_ln3, i26 %mul_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 318 'add' 'add_ln96_4' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%acc_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln96_4, i32 10, i32 25" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 319 'partselect' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.49ns)   --->   "%store_ln89 = store i16 %acc_1, i16 %acc" [pipeline.cpp:89->pipeline.cpp:224]   --->   Operation 320 'store' 'store_ln89' <Predicate = true> <Delay = 0.49>
ST_6 : Operation 321 [1/1] (0.49ns)   --->   "%store_ln96 = store i16 %acc_1, i16 %phi_ln96" [pipeline.cpp:96->pipeline.cpp:224]   --->   Operation 321 'store' 'store_ln96' <Predicate = true> <Delay = 0.49>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.body20.i" [pipeline.cpp:94->pipeline.cpp:224]   --->   Operation 322 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.916ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 8 bit on local variable 'indvar_flatten106' [194]  (0.494 ns)
	'load' operation 8 bit ('indvar_flatten106_load', pipeline.cpp:92->pipeline.cpp:224) on local variable 'indvar_flatten106' [203]  (0.000 ns)
	'add' operation 8 bit ('add_ln92_1', pipeline.cpp:92->pipeline.cpp:224) [237]  (0.928 ns)
	'store' operation ('store_ln92', pipeline.cpp:92->pipeline.cpp:224) of variable 'add_ln92_1', pipeline.cpp:92->pipeline.cpp:224 8 bit on local variable 'indvar_flatten106' [375]  (0.494 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('gmem_0_addr', pipeline.cpp:92->pipeline.cpp:224) [245]  (0.000 ns)
	bus read operation ('gmem_0_addr_read', pipeline.cpp:96->pipeline.cpp:224) on port 'gmem_0' (pipeline.cpp:96->pipeline.cpp:224) [334]  (7.300 ns)

 <State 3>: 2.981ns
The critical path consists of the following:
	'load' operation 15 bit ('pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_579', pipeline.cpp:96->pipeline.cpp:224) on array 'pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334' [316]  (1.426 ns)
	'sparsemux' operation 15 bit ('sext_ln', pipeline.cpp:96->pipeline.cpp:224) [332]  (0.722 ns)
	'mul' operation 26 bit of DSP[370] ('mul_ln96', pipeline.cpp:96->pipeline.cpp:224) [368]  (0.833 ns)

 <State 4>: 0.833ns
The critical path consists of the following:
	'mul' operation 26 bit of DSP[370] ('mul_ln96', pipeline.cpp:96->pipeline.cpp:224) [368]  (0.833 ns)

 <State 5>: 1.066ns
The critical path consists of the following:
	'load' operation 16 bit ('acc_load', pipeline.cpp:96->pipeline.cpp:224) on local variable 'acc', pipeline.cpp:89->pipeline.cpp:224 [240]  (0.000 ns)
	'add' operation 26 bit of DSP[370] ('add_ln96_4', pipeline.cpp:96->pipeline.cpp:224) [370]  (1.066 ns)

 <State 6>: 2.626ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[370] ('add_ln96_4', pipeline.cpp:96->pipeline.cpp:224) [370]  (1.066 ns)
	'store' operation ('store_ln89', pipeline.cpp:89->pipeline.cpp:224) of variable 'acc_1', pipeline.cpp:96->pipeline.cpp:224 16 bit on local variable 'acc', pipeline.cpp:89->pipeline.cpp:224 [380]  (0.494 ns)
	'load' operation 16 bit ('acc_load', pipeline.cpp:96->pipeline.cpp:224) on local variable 'acc', pipeline.cpp:89->pipeline.cpp:224 [240]  (0.000 ns)
	'add' operation 26 bit of DSP[370] ('add_ln96_4', pipeline.cpp:96->pipeline.cpp:224) [370]  (1.066 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
