

================================================================
== Vitis HLS Report for 'post_process_unit'
================================================================
* Date:           Tue Nov 19 23:11:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_acc_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.205 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%leaky_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leaky"   --->   Operation 6 'read' 'leaky_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bias_en_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %bias_en"   --->   Operation 7 'read' 'bias_en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bias_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias"   --->   Operation 8 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_in_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_in"   --->   Operation 9 'read' 'data_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i16 %data_in_read"   --->   Operation 10 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i16 %bias_read"   --->   Operation 11 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.07ns)   --->   "%ret_V = add i17 %sext_ln813_8, i17 %sext_ln813"   --->   Operation 12 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 13 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.07ns)   --->   "%p_Val2_8 = add i16 %bias_read, i16 %data_in_read"   --->   Operation 14 'add' 'p_Val2_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 15"   --->   Operation 15 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node biased_output_V)   --->   "%xor_ln895 = xor i1 %p_Result_8, i1 1"   --->   Operation 16 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node biased_output_V)   --->   "%overflow = and i1 %p_Result_9, i1 %xor_ln895"   --->   Operation 17 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node biased_output_V)   --->   "%xor_ln302 = xor i1 %p_Result_8, i1 %p_Result_9"   --->   Operation 18 'xor' 'xor_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node biased_output_V)   --->   "%select_ln346 = select i1 %overflow, i16 32767, i16 32768"   --->   Operation 19 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.97ns) (out node of the LUT)   --->   "%biased_output_V = select i1 %xor_ln302, i16 %select_ln346, i16 %p_Val2_8"   --->   Operation 20 'select' 'biased_output_V' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %biased_output_V"   --->   Operation 21 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i22 %sext_ln1270, i22 26"   --->   Operation 22 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 23 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i22 %sext_ln1270, i22 26"   --->   Operation 23 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 24 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i22 %sext_ln1270, i22 26"   --->   Operation 24 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.30>
ST_4 : Operation 25 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i22 %sext_ln1270, i22 26"   --->   Operation 25 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_Val2_10 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %r_V, i32 8, i32 21"   --->   Operation 26 'partselect' 'p_Val2_10' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%sext_ln823 = sext i14 %p_Val2_10"   --->   Operation 27 'sext' 'sext_ln823' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %r_V, i32 8"   --->   Operation 28 'bitselect' 'p_Result_s' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %r_V, i32 7"   --->   Operation 29 'bitselect' 'p_Result_10' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i22 %r_V"   --->   Operation 30 'trunc' 'trunc_ln828' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.48ns)   --->   "%r = icmp_ne  i7 %trunc_ln828, i7 0"   --->   Operation 31 'icmp' 'r' <Predicate = (bias_en_read)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %r_V, i32 21"   --->   Operation 32 'bitselect' 'p_Result_11' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 33 'or' 'or_ln374' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_10"   --->   Operation 34 'and' 'and_ln374' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 35 'zext' 'zext_ln377' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.81ns) (out node of the LUT)   --->   "%p_Val2_11 = add i15 %sext_ln823, i15 %zext_ln377"   --->   Operation 36 'add' 'p_Val2_11' <Predicate = (bias_en_read)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %p_Val2_11, i32 14"   --->   Operation 37 'bitselect' 'tmp_4' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%Range2_all_ones = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %r_V, i32 21"   --->   Operation 38 'bitselect' 'Range2_all_ones' <Predicate = (bias_en_read)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.71>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %biased_output_V, i32 15"   --->   Operation 39 'bitselect' 'tmp' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%sext_ln896 = sext i15 %p_Val2_11"   --->   Operation 40 'sext' 'sext_ln896' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.97ns)   --->   "%xor_ln896_1 = xor i1 %tmp_4, i1 1"   --->   Operation 41 'xor' 'xor_ln896_1' <Predicate = (bias_en_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%carry_1 = and i1 %p_Result_11, i1 %xor_ln896_1"   --->   Operation 42 'and' 'carry_1' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %r_V, i32 21"   --->   Operation 43 'bitselect' 'tmp_6' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%xor_ln890_1 = xor i1 %tmp_6, i1 1"   --->   Operation 44 'xor' 'xor_ln890_1' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%xor_ln890_2 = xor i1 %p_Result_11, i1 1"   --->   Operation 45 'xor' 'xor_ln890_2' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%or_ln890_1 = or i1 %tmp_4, i1 %xor_ln890_2"   --->   Operation 46 'or' 'or_ln890_1' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%or_ln890 = or i1 %or_ln890_1, i1 %xor_ln890_1"   --->   Operation 47 'or' 'or_ln890' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%deleted_ones = and i1 %Range2_all_ones, i1 %or_ln890"   --->   Operation 48 'and' 'deleted_ones' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%and_ln891 = and i1 %carry_1, i1 %Range2_all_ones"   --->   Operation 49 'and' 'and_ln891' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%xor_ln896 = xor i1 %deleted_ones, i1 1"   --->   Operation 50 'xor' 'xor_ln896' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln896 = or i1 %xor_ln896_1, i1 %xor_ln896"   --->   Operation 51 'or' 'or_ln896' <Predicate = (bias_en_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%underflow = xor i1 %and_ln891, i1 %or_ln896"   --->   Operation 52 'xor' 'underflow' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%activated_output_V = select i1 %underflow, i16 32768, i16 %sext_ln896"   --->   Operation 53 'select' 'activated_output_V' <Predicate = (bias_en_read)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%and_ln99 = and i1 %leaky_read, i1 %bias_en_read" [src/yolo_acc.cpp:99]   --->   Operation 54 'and' 'and_ln99' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%and_ln99_1 = and i1 %and_ln99, i1 %tmp" [src/yolo_acc.cpp:99]   --->   Operation 55 'and' 'and_ln99_1' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln99 = select i1 %and_ln99_1, i16 %activated_output_V, i16 %biased_output_V" [src/yolo_acc.cpp:99]   --->   Operation 56 'select' 'select_ln99' <Predicate = (bias_en_read)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln99_1 = select i1 %bias_en_read, i16 %select_ln99, i16 %data_in_read" [src/yolo_acc.cpp:99]   --->   Operation 57 'select' 'select_ln99_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln114 = ret i16 %select_ln99_1" [src/yolo_acc.cpp:114]   --->   Operation 58 'ret' 'ret_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.21ns
The critical path consists of the following:
	wire read operation ('bias_read') on port 'bias' [7]  (0 ns)
	'add' operation ('__Val2__') [13]  (2.08 ns)
	'select' operation ('biased_output.V') [19]  (0.978 ns)
	'mul' operation of DSP[22] ('r.V') [22]  (2.15 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[22] ('r.V') [22]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[22] ('r.V') [22]  (2.15 ns)

 <State 4>: 3.3ns
The critical path consists of the following:
	'mul' operation of DSP[22] ('r.V') [22]  (0 ns)
	'icmp' operation ('r') [28]  (1.49 ns)
	'or' operation ('or_ln374') [30]  (0 ns)
	'and' operation ('qb') [31]  (0 ns)
	'add' operation ('__Val2__') [33]  (1.81 ns)

 <State 5>: 4.72ns
The critical path consists of the following:
	'xor' operation ('xor_ln896_1') [36]  (0.978 ns)
	'or' operation ('or_ln896') [47]  (0.978 ns)
	'xor' operation ('underflow') [48]  (0 ns)
	'select' operation ('activated_output.V') [49]  (0.978 ns)
	'select' operation ('select_ln99', src/yolo_acc.cpp:99) [52]  (0.978 ns)
	'select' operation ('select_ln99_1', src/yolo_acc.cpp:99) [53]  (0.805 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
