# mips_5_stage
mips 5 stage pipeline project in verilog
