
Constraints file: test.pcf

Loading device database for application Par from file "test_map.ncd".
   "test" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolved that IOB <LEDS<0>> must be placed at site P10.
Resolved that IOB <LEDS<1>> must be placed at site P14.
Resolved that IOB <LEDS<2>> must be placed at site P15.
Resolved that IOB <LEDS<3>> must be placed at site P16.
Resolved that IOB <LEDS<4>> must be placed at site P17.
Resolved that IOB <LEDS<5>> must be placed at site P18.
Resolved that IOB <LEDS<6>> must be placed at site P20.
Resolved that IOB <LEDS<7>> must be placed at site P21.
Resolved that IOB <LWR> must be placed at site P160.
Resolved that IOB <LAD<0>> must be placed at site P153.
Resolved that IOB <LAD<1>> must be placed at site P146.
Resolved that IOB <ADS> must be placed at site P98.
Resolved that IOB <LAD<2>> must be placed at site P142.
Resolved that IOB <LAD<3>> must be placed at site P135.
Resolved that GCLKIOB <LClk> must be placed at site P182.


Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            14 out of 140    10%
      Number of LOCed External IOBs   14 out of 14    100%


   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9896af) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
Phase 5.8 (Checksum:9946dd) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 25 unrouted;       REAL time: 0 secs 

Phase 2: 17 unrouted;       REAL time: 0 secs 

Phase 3: 0 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|        LClk_BUFGP          |  Global  |    8   |  0.008     |  0.440      |
+----------------------------+----------+--------+------------+-------------+


   The Delay Summary Report

   The SCORE FOR THIS DESIGN is: 257


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        2.171
   The MAXIMUM PIN DELAY IS:                               4.740
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   1.978

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 5.00  d >= 5.00
   ---------   ---------   ---------   ---------   ---------   ---------
           9           2           7           3           4           0

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test.ncd.


PAR done.
