<stg><name>snn_get_synaptic_conductances_Pipeline_input_synapses_cache</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i3 0, i3 %y

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %y_1 = load i3 %y

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:2 %icmp_ln150 = icmp_eq  i3 %y_1, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:3 %add_ln150 = add i3 %y_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln150 = br i1 %icmp_ln150, void %for.inc.split, void %for.body9.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="3">
<![CDATA[
for.inc.split:0 %zext_ln151 = zext i3 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:1 %add_ln151 = add i4 %zext_ln151, i4 6

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:2 %zext_ln151_1 = zext i4 %add_ln151

]]></Node>
<StgValue><ssdm name="zext_ln151_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %synapse_s_mem_addr = getelementptr i32 %synapse_s_mem, i64 0, i64 %zext_ln151_1

]]></Node>
<StgValue><ssdm name="synapse_s_mem_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:6 %synapse_s_mem_load = load i4 %synapse_s_mem_addr

]]></Node>
<StgValue><ssdm name="synapse_s_mem_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
for.inc.split:7 %switch_ln151 = switch i3 %y_1, void %arrayidx3.case.5, i3 0, void %arrayidx3.case.0, i3 1, void %arrayidx3.case.1, i3 2, void %arrayidx3.case.2, i3 3, void %arrayidx3.case.3, i3 4, void %arrayidx3.case.4

]]></Node>
<StgValue><ssdm name="switch_ln151"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3.exit:0 %store_ln150 = store i3 %add_ln150, i3 %y

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.exit:1 %br_ln150 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.body9.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:4 %speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln140"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:5 %specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln150"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:6 %synapse_s_mem_load = load i4 %synapse_s_mem_addr

]]></Node>
<StgValue><ssdm name="synapse_s_mem_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3.case.4:0 %store_ln151 = store i32 %synapse_s_mem_load, i32 %snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.4:1 %br_ln151 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3.case.3:0 %store_ln151 = store i32 %synapse_s_mem_load, i32 %snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.3:1 %br_ln151 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3.case.2:0 %store_ln151 = store i32 %synapse_s_mem_load, i32 %snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.2:1 %br_ln151 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3.case.1:0 %store_ln151 = store i32 %synapse_s_mem_load, i32 %snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.1:1 %br_ln151 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3.case.0:0 %store_ln151 = store i32 %synapse_s_mem_load, i32 %snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.0:1 %br_ln151 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_1" val="-1"/>
</and_exp><and_exp><literal name="y_1" val="-2"/>
</and_exp><and_exp><literal name="y_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3.case.5:0 %store_ln151 = store i32 %synapse_s_mem_load, i32 %snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="y_1" val="-1"/>
</and_exp><and_exp><literal name="y_1" val="-2"/>
</and_exp><and_exp><literal name="y_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.5:1 %br_ln151 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11"/></StgValue>
</port>
<port id="47" name="synapse_s_mem" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="synapse_s_mem"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9"/></StgValue>
</port>
<port id="49" name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8"/></StgValue>
</port>
<port id="50" name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7"/></StgValue>
</port>
<port id="51" name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6"/></StgValue>
</port>
<port id="52" name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="y" fromId="53" toId="5">
</dataflow>
<dataflow id="56" from="StgValue_55" to="store_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="57" from="y" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="58" from="y" to="y_1" fromId="5" toId="8">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="68" from="p_str" to="specpipeline_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="y_1" to="icmp_ln150" fromId="8" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="icmp_ln150" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="y_1" to="add_ln150" fromId="8" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_73" to="add_ln150" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="icmp_ln150" to="br_ln150" fromId="10" toId="12">
</dataflow>
<dataflow id="76" from="y_1" to="zext_ln151" fromId="8" toId="13">
</dataflow>
<dataflow id="77" from="zext_ln151" to="add_ln151" fromId="13" toId="14">
</dataflow>
<dataflow id="79" from="StgValue_78" to="add_ln151" fromId="78" toId="14">
</dataflow>
<dataflow id="80" from="add_ln151" to="zext_ln151_1" fromId="14" toId="15">
</dataflow>
<dataflow id="81" from="synapse_s_mem" to="synapse_s_mem_addr" fromId="47" toId="16">
</dataflow>
<dataflow id="83" from="StgValue_82" to="synapse_s_mem_addr" fromId="82" toId="16">
</dataflow>
<dataflow id="84" from="zext_ln151_1" to="synapse_s_mem_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="85" from="synapse_s_mem_addr" to="synapse_s_mem_load" fromId="16" toId="17">
</dataflow>
<dataflow id="86" from="y_1" to="switch_ln151" fromId="8" toId="18">
</dataflow>
<dataflow id="87" from="StgValue_55" to="switch_ln151" fromId="55" toId="18">
</dataflow>
<dataflow id="88" from="StgValue_73" to="switch_ln151" fromId="73" toId="18">
</dataflow>
<dataflow id="90" from="StgValue_89" to="switch_ln151" fromId="89" toId="18">
</dataflow>
<dataflow id="92" from="StgValue_91" to="switch_ln151" fromId="91" toId="18">
</dataflow>
<dataflow id="94" from="StgValue_93" to="switch_ln151" fromId="93" toId="18">
</dataflow>
<dataflow id="95" from="add_ln150" to="store_ln150" fromId="11" toId="19">
</dataflow>
<dataflow id="96" from="y" to="store_ln150" fromId="5" toId="19">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln140" fromId="97" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_99" to="speclooptripcount_ln140" fromId="99" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_99" to="speclooptripcount_ln140" fromId="99" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_99" to="speclooptripcount_ln140" fromId="99" toId="21">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopName" to="specloopname_ln150" fromId="103" toId="22">
</dataflow>
<dataflow id="106" from="empty_28" to="specloopname_ln150" fromId="105" toId="22">
</dataflow>
<dataflow id="107" from="synapse_s_mem_addr" to="synapse_s_mem_load" fromId="16" toId="23">
</dataflow>
<dataflow id="108" from="synapse_s_mem_load" to="store_ln151" fromId="23" toId="24">
</dataflow>
<dataflow id="109" from="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6" to="store_ln151" fromId="51" toId="24">
</dataflow>
<dataflow id="110" from="synapse_s_mem_load" to="store_ln151" fromId="23" toId="26">
</dataflow>
<dataflow id="111" from="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7" to="store_ln151" fromId="50" toId="26">
</dataflow>
<dataflow id="112" from="synapse_s_mem_load" to="store_ln151" fromId="23" toId="28">
</dataflow>
<dataflow id="113" from="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8" to="store_ln151" fromId="49" toId="28">
</dataflow>
<dataflow id="114" from="synapse_s_mem_load" to="store_ln151" fromId="23" toId="30">
</dataflow>
<dataflow id="115" from="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9" to="store_ln151" fromId="48" toId="30">
</dataflow>
<dataflow id="116" from="synapse_s_mem_load" to="store_ln151" fromId="23" toId="32">
</dataflow>
<dataflow id="117" from="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11" to="store_ln151" fromId="46" toId="32">
</dataflow>
<dataflow id="118" from="synapse_s_mem_load" to="store_ln151" fromId="23" toId="34">
</dataflow>
<dataflow id="119" from="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10" to="store_ln151" fromId="52" toId="34">
</dataflow>
<dataflow id="120" from="icmp_ln150" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="121" from="y_1" to="StgValue_3" fromId="8" toId="3">
</dataflow>
</dataflows>


</stg>
