
Game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004008  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  080041e8  080041e8  000051e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004308  08004308  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004308  08004308  00005308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004310  08004310  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004310  08004310  00005310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004314  08004314  00005314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004318  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  20000068  08004380  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d8  08004380  000062d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e73d  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002042  00000000  00000000  000147d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  00016818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000975  00000000  00000000  00017468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025d52  00000000  00000000  00017ddd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e779  00000000  00000000  0003db2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ed39c  00000000  00000000  0004c2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00139644  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b70  00000000  00000000  00139688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0013d1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	080041d0 	.word	0x080041d0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	080041d0 	.word	0x080041d0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b4:	f000 fbaf 	bl	8000d16 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b8:	f000 f80a 	bl	80005d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005bc:	f000 f8dc 	bl	8000778 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80005c0:	f000 f852 	bl	8000668 <MX_LPUART1_UART_Init>
  MX_SPI3_Init();
 80005c4:	f000 f89a 	bl	80006fc <MX_SPI3_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  random_std();
 80005c8:	f000 f986 	bl	80008d8 <random_std>
  {
 80005cc:	bf00      	nop
 80005ce:	e7fb      	b.n	80005c8 <main+0x18>

080005d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b094      	sub	sp, #80	@ 0x50
 80005d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d6:	f107 0318 	add.w	r3, r7, #24
 80005da:	2238      	movs	r2, #56	@ 0x38
 80005dc:	2100      	movs	r1, #0
 80005de:	4618      	mov	r0, r3
 80005e0:	f002 ff16 	bl	8003410 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	605a      	str	r2, [r3, #4]
 80005ec:	609a      	str	r2, [r3, #8]
 80005ee:	60da      	str	r2, [r3, #12]
 80005f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80005f2:	2000      	movs	r0, #0
 80005f4:	f000 fec2 	bl	800137c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005f8:	2302      	movs	r3, #2
 80005fa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000600:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000602:	2340      	movs	r3, #64	@ 0x40
 8000604:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000606:	2302      	movs	r3, #2
 8000608:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800060a:	2302      	movs	r3, #2
 800060c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800060e:	2304      	movs	r3, #4
 8000610:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000612:	2355      	movs	r3, #85	@ 0x55
 8000614:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000616:	2302      	movs	r3, #2
 8000618:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800061a:	2302      	movs	r3, #2
 800061c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800061e:	2302      	movs	r3, #2
 8000620:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000622:	f107 0318 	add.w	r3, r7, #24
 8000626:	4618      	mov	r0, r3
 8000628:	f000 ff5c 	bl	80014e4 <HAL_RCC_OscConfig>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d001      	beq.n	8000636 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000632:	f000 f971 	bl	8000918 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000636:	230f      	movs	r3, #15
 8000638:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063a:	2303      	movs	r3, #3
 800063c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800063e:	2300      	movs	r3, #0
 8000640:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000642:	2300      	movs	r3, #0
 8000644:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000646:	2300      	movs	r3, #0
 8000648:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800064a:	1d3b      	adds	r3, r7, #4
 800064c:	2104      	movs	r1, #4
 800064e:	4618      	mov	r0, r3
 8000650:	f001 fa5a 	bl	8001b08 <HAL_RCC_ClockConfig>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800065a:	f000 f95d 	bl	8000918 <Error_Handler>
  }
}
 800065e:	bf00      	nop
 8000660:	3750      	adds	r7, #80	@ 0x50
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800066c:	4b21      	ldr	r3, [pc, #132]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 800066e:	4a22      	ldr	r2, [pc, #136]	@ (80006f8 <MX_LPUART1_UART_Init+0x90>)
 8000670:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000672:	4b20      	ldr	r3, [pc, #128]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 8000674:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000678:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800067a:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 800067c:	2200      	movs	r2, #0
 800067e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000680:	4b1c      	ldr	r3, [pc, #112]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 8000682:	2200      	movs	r2, #0
 8000684:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000686:	4b1b      	ldr	r3, [pc, #108]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 8000688:	2200      	movs	r2, #0
 800068a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800068c:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 800068e:	220c      	movs	r2, #12
 8000690:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000692:	4b18      	ldr	r3, [pc, #96]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 8000694:	2200      	movs	r2, #0
 8000696:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000698:	4b16      	ldr	r3, [pc, #88]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 800069a:	2200      	movs	r2, #0
 800069c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800069e:	4b15      	ldr	r3, [pc, #84]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006a4:	4b13      	ldr	r3, [pc, #76]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80006aa:	4812      	ldr	r0, [pc, #72]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 80006ac:	f001 ff41 	bl	8002532 <HAL_UART_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80006b6:	f000 f92f 	bl	8000918 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006ba:	2100      	movs	r1, #0
 80006bc:	480d      	ldr	r0, [pc, #52]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 80006be:	f002 fcdd 	bl	800307c <HAL_UARTEx_SetTxFifoThreshold>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80006c8:	f000 f926 	bl	8000918 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006cc:	2100      	movs	r1, #0
 80006ce:	4809      	ldr	r0, [pc, #36]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 80006d0:	f002 fd12 	bl	80030f8 <HAL_UARTEx_SetRxFifoThreshold>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80006da:	f000 f91d 	bl	8000918 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80006de:	4805      	ldr	r0, [pc, #20]	@ (80006f4 <MX_LPUART1_UART_Init+0x8c>)
 80006e0:	f002 fc93 	bl	800300a <HAL_UARTEx_DisableFifoMode>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80006ea:	f000 f915 	bl	8000918 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80006ee:	bf00      	nop
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	20000084 	.word	0x20000084
 80006f8:	40008000 	.word	0x40008000

080006fc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000700:	4b1b      	ldr	r3, [pc, #108]	@ (8000770 <MX_SPI3_Init+0x74>)
 8000702:	4a1c      	ldr	r2, [pc, #112]	@ (8000774 <MX_SPI3_Init+0x78>)
 8000704:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000706:	4b1a      	ldr	r3, [pc, #104]	@ (8000770 <MX_SPI3_Init+0x74>)
 8000708:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800070c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800070e:	4b18      	ldr	r3, [pc, #96]	@ (8000770 <MX_SPI3_Init+0x74>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000714:	4b16      	ldr	r3, [pc, #88]	@ (8000770 <MX_SPI3_Init+0x74>)
 8000716:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800071a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800071c:	4b14      	ldr	r3, [pc, #80]	@ (8000770 <MX_SPI3_Init+0x74>)
 800071e:	2200      	movs	r2, #0
 8000720:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000722:	4b13      	ldr	r3, [pc, #76]	@ (8000770 <MX_SPI3_Init+0x74>)
 8000724:	2200      	movs	r2, #0
 8000726:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000728:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <MX_SPI3_Init+0x74>)
 800072a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800072e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000730:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <MX_SPI3_Init+0x74>)
 8000732:	2238      	movs	r2, #56	@ 0x38
 8000734:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000736:	4b0e      	ldr	r3, [pc, #56]	@ (8000770 <MX_SPI3_Init+0x74>)
 8000738:	2200      	movs	r2, #0
 800073a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800073c:	4b0c      	ldr	r3, [pc, #48]	@ (8000770 <MX_SPI3_Init+0x74>)
 800073e:	2200      	movs	r2, #0
 8000740:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000742:	4b0b      	ldr	r3, [pc, #44]	@ (8000770 <MX_SPI3_Init+0x74>)
 8000744:	2200      	movs	r2, #0
 8000746:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000748:	4b09      	ldr	r3, [pc, #36]	@ (8000770 <MX_SPI3_Init+0x74>)
 800074a:	2207      	movs	r2, #7
 800074c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800074e:	4b08      	ldr	r3, [pc, #32]	@ (8000770 <MX_SPI3_Init+0x74>)
 8000750:	2200      	movs	r2, #0
 8000752:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000754:	4b06      	ldr	r3, [pc, #24]	@ (8000770 <MX_SPI3_Init+0x74>)
 8000756:	2208      	movs	r2, #8
 8000758:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800075a:	4805      	ldr	r0, [pc, #20]	@ (8000770 <MX_SPI3_Init+0x74>)
 800075c:	f001 fe3e 	bl	80023dc <HAL_SPI_Init>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000766:	f000 f8d7 	bl	8000918 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	20000118 	.word	0x20000118
 8000774:	40003c00 	.word	0x40003c00

08000778 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b08a      	sub	sp, #40	@ 0x28
 800077c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077e:	f107 0314 	add.w	r3, r7, #20
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
 800078c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800078e:	4b3f      	ldr	r3, [pc, #252]	@ (800088c <MX_GPIO_Init+0x114>)
 8000790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000792:	4a3e      	ldr	r2, [pc, #248]	@ (800088c <MX_GPIO_Init+0x114>)
 8000794:	f043 0304 	orr.w	r3, r3, #4
 8000798:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800079a:	4b3c      	ldr	r3, [pc, #240]	@ (800088c <MX_GPIO_Init+0x114>)
 800079c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800079e:	f003 0304 	and.w	r3, r3, #4
 80007a2:	613b      	str	r3, [r7, #16]
 80007a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007a6:	4b39      	ldr	r3, [pc, #228]	@ (800088c <MX_GPIO_Init+0x114>)
 80007a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007aa:	4a38      	ldr	r2, [pc, #224]	@ (800088c <MX_GPIO_Init+0x114>)
 80007ac:	f043 0320 	orr.w	r3, r3, #32
 80007b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007b2:	4b36      	ldr	r3, [pc, #216]	@ (800088c <MX_GPIO_Init+0x114>)
 80007b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007b6:	f003 0320 	and.w	r3, r3, #32
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007be:	4b33      	ldr	r3, [pc, #204]	@ (800088c <MX_GPIO_Init+0x114>)
 80007c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007c2:	4a32      	ldr	r2, [pc, #200]	@ (800088c <MX_GPIO_Init+0x114>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ca:	4b30      	ldr	r3, [pc, #192]	@ (800088c <MX_GPIO_Init+0x114>)
 80007cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	60bb      	str	r3, [r7, #8]
 80007d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007d6:	4b2d      	ldr	r3, [pc, #180]	@ (800088c <MX_GPIO_Init+0x114>)
 80007d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007da:	4a2c      	ldr	r2, [pc, #176]	@ (800088c <MX_GPIO_Init+0x114>)
 80007dc:	f043 0308 	orr.w	r3, r3, #8
 80007e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007e2:	4b2a      	ldr	r3, [pc, #168]	@ (800088c <MX_GPIO_Init+0x114>)
 80007e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e6:	f003 0308 	and.w	r3, r3, #8
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ee:	4b27      	ldr	r3, [pc, #156]	@ (800088c <MX_GPIO_Init+0x114>)
 80007f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f2:	4a26      	ldr	r2, [pc, #152]	@ (800088c <MX_GPIO_Init+0x114>)
 80007f4:	f043 0302 	orr.w	r3, r3, #2
 80007f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007fa:	4b24      	ldr	r3, [pc, #144]	@ (800088c <MX_GPIO_Init+0x114>)
 80007fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fe:	f003 0302 	and.w	r3, r3, #2
 8000802:	603b      	str	r3, [r7, #0]
 8000804:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	2120      	movs	r1, #32
 800080a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800080e:	f000 fd85 	bl	800131c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8000812:	2201      	movs	r2, #1
 8000814:	2104      	movs	r1, #4
 8000816:	481e      	ldr	r0, [pc, #120]	@ (8000890 <MX_GPIO_Init+0x118>)
 8000818:	f000 fd80 	bl	800131c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800081c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000822:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000826:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800082c:	f107 0314 	add.w	r3, r7, #20
 8000830:	4619      	mov	r1, r3
 8000832:	4818      	ldr	r0, [pc, #96]	@ (8000894 <MX_GPIO_Init+0x11c>)
 8000834:	f000 fbf0 	bl	8001018 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000838:	2320      	movs	r3, #32
 800083a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083c:	2301      	movs	r3, #1
 800083e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	2300      	movs	r3, #0
 8000842:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000844:	2300      	movs	r3, #0
 8000846:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000848:	f107 0314 	add.w	r3, r7, #20
 800084c:	4619      	mov	r1, r3
 800084e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000852:	f000 fbe1 	bl	8001018 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000856:	2304      	movs	r3, #4
 8000858:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800085a:	2301      	movs	r3, #1
 800085c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	2300      	movs	r3, #0
 8000860:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000862:	2300      	movs	r3, #0
 8000864:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	4619      	mov	r1, r3
 800086c:	4808      	ldr	r0, [pc, #32]	@ (8000890 <MX_GPIO_Init+0x118>)
 800086e:	f000 fbd3 	bl	8001018 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000872:	2200      	movs	r2, #0
 8000874:	2100      	movs	r1, #0
 8000876:	2028      	movs	r0, #40	@ 0x28
 8000878:	f000 fb99 	bl	8000fae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800087c:	2028      	movs	r0, #40	@ 0x28
 800087e:	f000 fbb0 	bl	8000fe2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000882:	bf00      	nop
 8000884:	3728      	adds	r7, #40	@ 0x28
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40021000 	.word	0x40021000
 8000890:	48000c00 	.word	0x48000c00
 8000894:	48000800 	.word	0x48000800

08000898 <HAL_GPIO_EXTI_Callback>:
{

}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
	{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	80fb      	strh	r3, [r7, #6]
		if(GPIO_Pin == GPIO_PIN_13)
 80008a2:	88fb      	ldrh	r3, [r7, #6]
 80008a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008a8:	d10e      	bne.n	80008c8 <HAL_GPIO_EXTI_Callback+0x30>
		{
			if (control_rand == 1)
 80008aa:	4b0a      	ldr	r3, [pc, #40]	@ (80008d4 <HAL_GPIO_EXTI_Callback+0x3c>)
 80008ac:	881b      	ldrh	r3, [r3, #0]
 80008ae:	2b01      	cmp	r3, #1
 80008b0:	d103      	bne.n	80008ba <HAL_GPIO_EXTI_Callback+0x22>
				{
					control_rand = 0;
 80008b2:	4b08      	ldr	r3, [pc, #32]	@ (80008d4 <HAL_GPIO_EXTI_Callback+0x3c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	801a      	strh	r2, [r3, #0]
					control_rand = 1;
				}
		}


	}
 80008b8:	e006      	b.n	80008c8 <HAL_GPIO_EXTI_Callback+0x30>
			else if (control_rand == 0)
 80008ba:	4b06      	ldr	r3, [pc, #24]	@ (80008d4 <HAL_GPIO_EXTI_Callback+0x3c>)
 80008bc:	881b      	ldrh	r3, [r3, #0]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d102      	bne.n	80008c8 <HAL_GPIO_EXTI_Callback+0x30>
					control_rand = 1;
 80008c2:	4b04      	ldr	r3, [pc, #16]	@ (80008d4 <HAL_GPIO_EXTI_Callback+0x3c>)
 80008c4:	2201      	movs	r2, #1
 80008c6:	801a      	strh	r2, [r3, #0]
	}
 80008c8:	bf00      	nop
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr
 80008d4:	20000180 	.word	0x20000180

080008d8 <random_std>:
void random_std()
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
	if(control_rand == 1)
 80008dc:	4b0b      	ldr	r3, [pc, #44]	@ (800090c <random_std+0x34>)
 80008de:	881b      	ldrh	r3, [r3, #0]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d110      	bne.n	8000906 <random_std+0x2e>
	{
		Random = rand() % 20;
 80008e4:	f002 fc94 	bl	8003210 <rand>
 80008e8:	4602      	mov	r2, r0
 80008ea:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <random_std+0x38>)
 80008ec:	fb83 1302 	smull	r1, r3, r3, r2
 80008f0:	10d9      	asrs	r1, r3, #3
 80008f2:	17d3      	asrs	r3, r2, #31
 80008f4:	1ac9      	subs	r1, r1, r3
 80008f6:	460b      	mov	r3, r1
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	440b      	add	r3, r1
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	1ad1      	subs	r1, r2, r3
 8000900:	460a      	mov	r2, r1
 8000902:	4b04      	ldr	r3, [pc, #16]	@ (8000914 <random_std+0x3c>)
 8000904:	601a      	str	r2, [r3, #0]
	}
}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	20000180 	.word	0x20000180
 8000910:	66666667 	.word	0x66666667
 8000914:	2000017c 	.word	0x2000017c

08000918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800091c:	b672      	cpsid	i
}
 800091e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <Error_Handler+0x8>

08000924 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092a:	4b0f      	ldr	r3, [pc, #60]	@ (8000968 <HAL_MspInit+0x44>)
 800092c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800092e:	4a0e      	ldr	r2, [pc, #56]	@ (8000968 <HAL_MspInit+0x44>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6613      	str	r3, [r2, #96]	@ 0x60
 8000936:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <HAL_MspInit+0x44>)
 8000938:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000942:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <HAL_MspInit+0x44>)
 8000944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000946:	4a08      	ldr	r2, [pc, #32]	@ (8000968 <HAL_MspInit+0x44>)
 8000948:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800094c:	6593      	str	r3, [r2, #88]	@ 0x58
 800094e:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <HAL_MspInit+0x44>)
 8000950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000956:	603b      	str	r3, [r7, #0]
 8000958:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800095a:	f000 fdb3 	bl	80014c4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40021000 	.word	0x40021000

0800096c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b09e      	sub	sp, #120	@ 0x78
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000974:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	605a      	str	r2, [r3, #4]
 800097e:	609a      	str	r2, [r3, #8]
 8000980:	60da      	str	r2, [r3, #12]
 8000982:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000984:	f107 0310 	add.w	r3, r7, #16
 8000988:	2254      	movs	r2, #84	@ 0x54
 800098a:	2100      	movs	r1, #0
 800098c:	4618      	mov	r0, r3
 800098e:	f002 fd3f 	bl	8003410 <memset>
  if(huart->Instance==LPUART1)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a1f      	ldr	r2, [pc, #124]	@ (8000a14 <HAL_UART_MspInit+0xa8>)
 8000998:	4293      	cmp	r3, r2
 800099a:	d136      	bne.n	8000a0a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800099c:	2320      	movs	r3, #32
 800099e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80009a0:	2300      	movs	r3, #0
 80009a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009a4:	f107 0310 	add.w	r3, r7, #16
 80009a8:	4618      	mov	r0, r3
 80009aa:	f001 fac9 	bl	8001f40 <HAL_RCCEx_PeriphCLKConfig>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009b4:	f7ff ffb0 	bl	8000918 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80009b8:	4b17      	ldr	r3, [pc, #92]	@ (8000a18 <HAL_UART_MspInit+0xac>)
 80009ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80009bc:	4a16      	ldr	r2, [pc, #88]	@ (8000a18 <HAL_UART_MspInit+0xac>)
 80009be:	f043 0301 	orr.w	r3, r3, #1
 80009c2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80009c4:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <HAL_UART_MspInit+0xac>)
 80009c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80009c8:	f003 0301 	and.w	r3, r3, #1
 80009cc:	60fb      	str	r3, [r7, #12]
 80009ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d0:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <HAL_UART_MspInit+0xac>)
 80009d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d4:	4a10      	ldr	r2, [pc, #64]	@ (8000a18 <HAL_UART_MspInit+0xac>)
 80009d6:	f043 0301 	orr.w	r3, r3, #1
 80009da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <HAL_UART_MspInit+0xac>)
 80009de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e0:	f003 0301 	and.w	r3, r3, #1
 80009e4:	60bb      	str	r3, [r7, #8]
 80009e6:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80009e8:	230c      	movs	r3, #12
 80009ea:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ec:	2302      	movs	r3, #2
 80009ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80009f8:	230c      	movs	r3, #12
 80009fa:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a00:	4619      	mov	r1, r3
 8000a02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a06:	f000 fb07 	bl	8001018 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000a0a:	bf00      	nop
 8000a0c:	3778      	adds	r7, #120	@ 0x78
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40008000 	.word	0x40008000
 8000a18:	40021000 	.word	0x40021000

08000a1c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08a      	sub	sp, #40	@ 0x28
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a24:	f107 0314 	add.w	r3, r7, #20
 8000a28:	2200      	movs	r2, #0
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	605a      	str	r2, [r3, #4]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	60da      	str	r2, [r3, #12]
 8000a32:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a17      	ldr	r2, [pc, #92]	@ (8000a98 <HAL_SPI_MspInit+0x7c>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d128      	bne.n	8000a90 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a3e:	4b17      	ldr	r3, [pc, #92]	@ (8000a9c <HAL_SPI_MspInit+0x80>)
 8000a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a42:	4a16      	ldr	r2, [pc, #88]	@ (8000a9c <HAL_SPI_MspInit+0x80>)
 8000a44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a48:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a4a:	4b14      	ldr	r3, [pc, #80]	@ (8000a9c <HAL_SPI_MspInit+0x80>)
 8000a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a52:	613b      	str	r3, [r7, #16]
 8000a54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a56:	4b11      	ldr	r3, [pc, #68]	@ (8000a9c <HAL_SPI_MspInit+0x80>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5a:	4a10      	ldr	r2, [pc, #64]	@ (8000a9c <HAL_SPI_MspInit+0x80>)
 8000a5c:	f043 0304 	orr.w	r3, r3, #4
 8000a60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a62:	4b0e      	ldr	r3, [pc, #56]	@ (8000a9c <HAL_SPI_MspInit+0x80>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a66:	f003 0304 	and.w	r3, r3, #4
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000a6e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a74:	2302      	movs	r3, #2
 8000a76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a80:	2306      	movs	r3, #6
 8000a82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a84:	f107 0314 	add.w	r3, r7, #20
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4805      	ldr	r0, [pc, #20]	@ (8000aa0 <HAL_SPI_MspInit+0x84>)
 8000a8c:	f000 fac4 	bl	8001018 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000a90:	bf00      	nop
 8000a92:	3728      	adds	r7, #40	@ 0x28
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	40003c00 	.word	0x40003c00
 8000a9c:	40021000 	.word	0x40021000
 8000aa0:	48000800 	.word	0x48000800

08000aa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <NMI_Handler+0x4>

08000aac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <HardFault_Handler+0x4>

08000ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <MemManage_Handler+0x4>

08000abc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <BusFault_Handler+0x4>

08000ac4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <UsageFault_Handler+0x4>

08000acc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr

08000ada <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ada:	b480      	push	{r7}
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr

08000ae8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aec:	bf00      	nop
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr

08000af6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af6:	b580      	push	{r7, lr}
 8000af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000afa:	f000 f95f 	bl	8000dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000b06:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000b0a:	f000 fc1f 	bl	800134c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b12:	b480      	push	{r7}
 8000b14:	af00      	add	r7, sp, #0
  return 1;
 8000b16:	2301      	movs	r3, #1
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr

08000b22 <_kill>:

int _kill(int pid, int sig)
{
 8000b22:	b580      	push	{r7, lr}
 8000b24:	b082      	sub	sp, #8
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
 8000b2a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000b2c:	f002 fc78 	bl	8003420 <__errno>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2216      	movs	r2, #22
 8000b34:	601a      	str	r2, [r3, #0]
  return -1;
 8000b36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}

08000b42 <_exit>:

void _exit (int status)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	b082      	sub	sp, #8
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000b4a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f7ff ffe7 	bl	8000b22 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <_exit+0x12>

08000b58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b64:	2300      	movs	r3, #0
 8000b66:	617b      	str	r3, [r7, #20]
 8000b68:	e00a      	b.n	8000b80 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b6a:	f3af 8000 	nop.w
 8000b6e:	4601      	mov	r1, r0
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	1c5a      	adds	r2, r3, #1
 8000b74:	60ba      	str	r2, [r7, #8]
 8000b76:	b2ca      	uxtb	r2, r1
 8000b78:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	617b      	str	r3, [r7, #20]
 8000b80:	697a      	ldr	r2, [r7, #20]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	429a      	cmp	r2, r3
 8000b86:	dbf0      	blt.n	8000b6a <_read+0x12>
  }

  return len;
 8000b88:	687b      	ldr	r3, [r7, #4]
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3718      	adds	r7, #24
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b92:	b580      	push	{r7, lr}
 8000b94:	b086      	sub	sp, #24
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	60f8      	str	r0, [r7, #12]
 8000b9a:	60b9      	str	r1, [r7, #8]
 8000b9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	617b      	str	r3, [r7, #20]
 8000ba2:	e009      	b.n	8000bb8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	1c5a      	adds	r2, r3, #1
 8000ba8:	60ba      	str	r2, [r7, #8]
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	4618      	mov	r0, r3
 8000bae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	617b      	str	r3, [r7, #20]
 8000bb8:	697a      	ldr	r2, [r7, #20]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	dbf1      	blt.n	8000ba4 <_write+0x12>
  }
  return len;
 8000bc0:	687b      	ldr	r3, [r7, #4]
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3718      	adds	r7, #24
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <_close>:

int _close(int file)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	b083      	sub	sp, #12
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	370c      	adds	r7, #12
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr

08000be2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000be2:	b480      	push	{r7}
 8000be4:	b083      	sub	sp, #12
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	6078      	str	r0, [r7, #4]
 8000bea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bf2:	605a      	str	r2, [r3, #4]
  return 0;
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <_isatty>:

int _isatty(int file)
{
 8000c02:	b480      	push	{r7}
 8000c04:	b083      	sub	sp, #12
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c0a:	2301      	movs	r3, #1
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	60f8      	str	r0, [r7, #12]
 8000c20:	60b9      	str	r1, [r7, #8]
 8000c22:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3714      	adds	r7, #20
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
	...

08000c34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c3c:	4a14      	ldr	r2, [pc, #80]	@ (8000c90 <_sbrk+0x5c>)
 8000c3e:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <_sbrk+0x60>)
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c48:	4b13      	ldr	r3, [pc, #76]	@ (8000c98 <_sbrk+0x64>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d102      	bne.n	8000c56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c50:	4b11      	ldr	r3, [pc, #68]	@ (8000c98 <_sbrk+0x64>)
 8000c52:	4a12      	ldr	r2, [pc, #72]	@ (8000c9c <_sbrk+0x68>)
 8000c54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c56:	4b10      	ldr	r3, [pc, #64]	@ (8000c98 <_sbrk+0x64>)
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d207      	bcs.n	8000c74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c64:	f002 fbdc 	bl	8003420 <__errno>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	220c      	movs	r2, #12
 8000c6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c72:	e009      	b.n	8000c88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c74:	4b08      	ldr	r3, [pc, #32]	@ (8000c98 <_sbrk+0x64>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c7a:	4b07      	ldr	r3, [pc, #28]	@ (8000c98 <_sbrk+0x64>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4413      	add	r3, r2
 8000c82:	4a05      	ldr	r2, [pc, #20]	@ (8000c98 <_sbrk+0x64>)
 8000c84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c86:	68fb      	ldr	r3, [r7, #12]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20020000 	.word	0x20020000
 8000c94:	00000400 	.word	0x00000400
 8000c98:	20000184 	.word	0x20000184
 8000c9c:	200002d8 	.word	0x200002d8

08000ca0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ca4:	4b06      	ldr	r3, [pc, #24]	@ (8000cc0 <SystemInit+0x20>)
 8000ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000caa:	4a05      	ldr	r2, [pc, #20]	@ (8000cc0 <SystemInit+0x20>)
 8000cac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cc4:	480d      	ldr	r0, [pc, #52]	@ (8000cfc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cc6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cc8:	f7ff ffea 	bl	8000ca0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ccc:	480c      	ldr	r0, [pc, #48]	@ (8000d00 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cce:	490d      	ldr	r1, [pc, #52]	@ (8000d04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8000d08 <LoopForever+0xe>)
  movs r3, #0
 8000cd2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000cd4:	e002      	b.n	8000cdc <LoopCopyDataInit>

08000cd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cda:	3304      	adds	r3, #4

08000cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ce0:	d3f9      	bcc.n	8000cd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8000d0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ce4:	4c0a      	ldr	r4, [pc, #40]	@ (8000d10 <LoopForever+0x16>)
  movs r3, #0
 8000ce6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ce8:	e001      	b.n	8000cee <LoopFillZerobss>

08000cea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cec:	3204      	adds	r2, #4

08000cee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cf0:	d3fb      	bcc.n	8000cea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cf2:	f002 fb9b 	bl	800342c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cf6:	f7ff fc5b 	bl	80005b0 <main>

08000cfa <LoopForever>:

LoopForever:
    b LoopForever
 8000cfa:	e7fe      	b.n	8000cfa <LoopForever>
  ldr   r0, =_estack
 8000cfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d04:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d08:	08004318 	.word	0x08004318
  ldr r2, =_sbss
 8000d0c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d10:	200002d8 	.word	0x200002d8

08000d14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d14:	e7fe      	b.n	8000d14 <ADC1_2_IRQHandler>

08000d16 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b082      	sub	sp, #8
 8000d1a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d20:	2003      	movs	r0, #3
 8000d22:	f000 f939 	bl	8000f98 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d26:	2000      	movs	r0, #0
 8000d28:	f000 f80e 	bl	8000d48 <HAL_InitTick>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d002      	beq.n	8000d38 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	71fb      	strb	r3, [r7, #7]
 8000d36:	e001      	b.n	8000d3c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d38:	f7ff fdf4 	bl	8000924 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d3c:	79fb      	ldrb	r3, [r7, #7]

}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
	...

08000d48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d50:	2300      	movs	r3, #0
 8000d52:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000d54:	4b16      	ldr	r3, [pc, #88]	@ (8000db0 <HAL_InitTick+0x68>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d022      	beq.n	8000da2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000d5c:	4b15      	ldr	r3, [pc, #84]	@ (8000db4 <HAL_InitTick+0x6c>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4b13      	ldr	r3, [pc, #76]	@ (8000db0 <HAL_InitTick+0x68>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000d68:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d70:	4618      	mov	r0, r3
 8000d72:	f000 f944 	bl	8000ffe <HAL_SYSTICK_Config>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d10f      	bne.n	8000d9c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2b0f      	cmp	r3, #15
 8000d80:	d809      	bhi.n	8000d96 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d82:	2200      	movs	r2, #0
 8000d84:	6879      	ldr	r1, [r7, #4]
 8000d86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d8a:	f000 f910 	bl	8000fae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000db8 <HAL_InitTick+0x70>)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	6013      	str	r3, [r2, #0]
 8000d94:	e007      	b.n	8000da6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	73fb      	strb	r3, [r7, #15]
 8000d9a:	e004      	b.n	8000da6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	73fb      	strb	r3, [r7, #15]
 8000da0:	e001      	b.n	8000da6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	3710      	adds	r7, #16
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	20000008 	.word	0x20000008
 8000db4:	20000000 	.word	0x20000000
 8000db8:	20000004 	.word	0x20000004

08000dbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dc0:	4b05      	ldr	r3, [pc, #20]	@ (8000dd8 <HAL_IncTick+0x1c>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b05      	ldr	r3, [pc, #20]	@ (8000ddc <HAL_IncTick+0x20>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4413      	add	r3, r2
 8000dca:	4a03      	ldr	r2, [pc, #12]	@ (8000dd8 <HAL_IncTick+0x1c>)
 8000dcc:	6013      	str	r3, [r2, #0]
}
 8000dce:	bf00      	nop
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	20000188 	.word	0x20000188
 8000ddc:	20000008 	.word	0x20000008

08000de0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  return uwTick;
 8000de4:	4b03      	ldr	r3, [pc, #12]	@ (8000df4 <HAL_GetTick+0x14>)
 8000de6:	681b      	ldr	r3, [r3, #0]
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	20000188 	.word	0x20000188

08000df8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	f003 0307 	and.w	r3, r3, #7
 8000e06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e08:	4b0c      	ldr	r3, [pc, #48]	@ (8000e3c <__NVIC_SetPriorityGrouping+0x44>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e0e:	68ba      	ldr	r2, [r7, #8]
 8000e10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e14:	4013      	ands	r3, r2
 8000e16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e2a:	4a04      	ldr	r2, [pc, #16]	@ (8000e3c <__NVIC_SetPriorityGrouping+0x44>)
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	60d3      	str	r3, [r2, #12]
}
 8000e30:	bf00      	nop
 8000e32:	3714      	adds	r7, #20
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr
 8000e3c:	e000ed00 	.word	0xe000ed00

08000e40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e44:	4b04      	ldr	r3, [pc, #16]	@ (8000e58 <__NVIC_GetPriorityGrouping+0x18>)
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	0a1b      	lsrs	r3, r3, #8
 8000e4a:	f003 0307 	and.w	r3, r3, #7
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	db0b      	blt.n	8000e86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	f003 021f 	and.w	r2, r3, #31
 8000e74:	4907      	ldr	r1, [pc, #28]	@ (8000e94 <__NVIC_EnableIRQ+0x38>)
 8000e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7a:	095b      	lsrs	r3, r3, #5
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e86:	bf00      	nop
 8000e88:	370c      	adds	r7, #12
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	e000e100 	.word	0xe000e100

08000e98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	6039      	str	r1, [r7, #0]
 8000ea2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	db0a      	blt.n	8000ec2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	b2da      	uxtb	r2, r3
 8000eb0:	490c      	ldr	r1, [pc, #48]	@ (8000ee4 <__NVIC_SetPriority+0x4c>)
 8000eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb6:	0112      	lsls	r2, r2, #4
 8000eb8:	b2d2      	uxtb	r2, r2
 8000eba:	440b      	add	r3, r1
 8000ebc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ec0:	e00a      	b.n	8000ed8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	b2da      	uxtb	r2, r3
 8000ec6:	4908      	ldr	r1, [pc, #32]	@ (8000ee8 <__NVIC_SetPriority+0x50>)
 8000ec8:	79fb      	ldrb	r3, [r7, #7]
 8000eca:	f003 030f 	and.w	r3, r3, #15
 8000ece:	3b04      	subs	r3, #4
 8000ed0:	0112      	lsls	r2, r2, #4
 8000ed2:	b2d2      	uxtb	r2, r2
 8000ed4:	440b      	add	r3, r1
 8000ed6:	761a      	strb	r2, [r3, #24]
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	e000e100 	.word	0xe000e100
 8000ee8:	e000ed00 	.word	0xe000ed00

08000eec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b089      	sub	sp, #36	@ 0x24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	f003 0307 	and.w	r3, r3, #7
 8000efe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f00:	69fb      	ldr	r3, [r7, #28]
 8000f02:	f1c3 0307 	rsb	r3, r3, #7
 8000f06:	2b04      	cmp	r3, #4
 8000f08:	bf28      	it	cs
 8000f0a:	2304      	movcs	r3, #4
 8000f0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	3304      	adds	r3, #4
 8000f12:	2b06      	cmp	r3, #6
 8000f14:	d902      	bls.n	8000f1c <NVIC_EncodePriority+0x30>
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	3b03      	subs	r3, #3
 8000f1a:	e000      	b.n	8000f1e <NVIC_EncodePriority+0x32>
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f24:	69bb      	ldr	r3, [r7, #24]
 8000f26:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2a:	43da      	mvns	r2, r3
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	401a      	ands	r2, r3
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f34:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3e:	43d9      	mvns	r1, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f44:	4313      	orrs	r3, r2
         );
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3724      	adds	r7, #36	@ 0x24
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
	...

08000f54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f64:	d301      	bcc.n	8000f6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f66:	2301      	movs	r3, #1
 8000f68:	e00f      	b.n	8000f8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f94 <SysTick_Config+0x40>)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	3b01      	subs	r3, #1
 8000f70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f72:	210f      	movs	r1, #15
 8000f74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f78:	f7ff ff8e 	bl	8000e98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f7c:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <SysTick_Config+0x40>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f82:	4b04      	ldr	r3, [pc, #16]	@ (8000f94 <SysTick_Config+0x40>)
 8000f84:	2207      	movs	r2, #7
 8000f86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	e000e010 	.word	0xe000e010

08000f98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff ff29 	bl	8000df8 <__NVIC_SetPriorityGrouping>
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b086      	sub	sp, #24
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	60b9      	str	r1, [r7, #8]
 8000fb8:	607a      	str	r2, [r7, #4]
 8000fba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fbc:	f7ff ff40 	bl	8000e40 <__NVIC_GetPriorityGrouping>
 8000fc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	68b9      	ldr	r1, [r7, #8]
 8000fc6:	6978      	ldr	r0, [r7, #20]
 8000fc8:	f7ff ff90 	bl	8000eec <NVIC_EncodePriority>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fd2:	4611      	mov	r1, r2
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff ff5f 	bl	8000e98 <__NVIC_SetPriority>
}
 8000fda:	bf00      	nop
 8000fdc:	3718      	adds	r7, #24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	4603      	mov	r3, r0
 8000fea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff ff33 	bl	8000e5c <__NVIC_EnableIRQ>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b082      	sub	sp, #8
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff ffa4 	bl	8000f54 <SysTick_Config>
 800100c:	4603      	mov	r3, r0
}
 800100e:	4618      	mov	r0, r3
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001018:	b480      	push	{r7}
 800101a:	b087      	sub	sp, #28
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001026:	e15a      	b.n	80012de <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	2101      	movs	r1, #1
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	fa01 f303 	lsl.w	r3, r1, r3
 8001034:	4013      	ands	r3, r2
 8001036:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	2b00      	cmp	r3, #0
 800103c:	f000 814c 	beq.w	80012d8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f003 0303 	and.w	r3, r3, #3
 8001048:	2b01      	cmp	r3, #1
 800104a:	d005      	beq.n	8001058 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001054:	2b02      	cmp	r3, #2
 8001056:	d130      	bne.n	80010ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	2203      	movs	r2, #3
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	43db      	mvns	r3, r3
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	4013      	ands	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	68da      	ldr	r2, [r3, #12]
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	4313      	orrs	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800108e:	2201      	movs	r2, #1
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	fa02 f303 	lsl.w	r3, r2, r3
 8001096:	43db      	mvns	r3, r3
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	4013      	ands	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	091b      	lsrs	r3, r3, #4
 80010a4:	f003 0201 	and.w	r2, r3, #1
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f003 0303 	and.w	r3, r3, #3
 80010c2:	2b03      	cmp	r3, #3
 80010c4:	d017      	beq.n	80010f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	68db      	ldr	r3, [r3, #12]
 80010ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	2203      	movs	r2, #3
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	43db      	mvns	r3, r3
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	4013      	ands	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	689a      	ldr	r2, [r3, #8]
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	693a      	ldr	r2, [r7, #16]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f003 0303 	and.w	r3, r3, #3
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d123      	bne.n	800114a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	08da      	lsrs	r2, r3, #3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	3208      	adds	r2, #8
 800110a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800110e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	f003 0307 	and.w	r3, r3, #7
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	220f      	movs	r2, #15
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43db      	mvns	r3, r3
 8001120:	693a      	ldr	r2, [r7, #16]
 8001122:	4013      	ands	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	691a      	ldr	r2, [r3, #16]
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	f003 0307 	and.w	r3, r3, #7
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	4313      	orrs	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	08da      	lsrs	r2, r3, #3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	3208      	adds	r2, #8
 8001144:	6939      	ldr	r1, [r7, #16]
 8001146:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	2203      	movs	r2, #3
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43db      	mvns	r3, r3
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	4013      	ands	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f003 0203 	and.w	r2, r3, #3
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4313      	orrs	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001186:	2b00      	cmp	r3, #0
 8001188:	f000 80a6 	beq.w	80012d8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800118c:	4b5b      	ldr	r3, [pc, #364]	@ (80012fc <HAL_GPIO_Init+0x2e4>)
 800118e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001190:	4a5a      	ldr	r2, [pc, #360]	@ (80012fc <HAL_GPIO_Init+0x2e4>)
 8001192:	f043 0301 	orr.w	r3, r3, #1
 8001196:	6613      	str	r3, [r2, #96]	@ 0x60
 8001198:	4b58      	ldr	r3, [pc, #352]	@ (80012fc <HAL_GPIO_Init+0x2e4>)
 800119a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800119c:	f003 0301 	and.w	r3, r3, #1
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011a4:	4a56      	ldr	r2, [pc, #344]	@ (8001300 <HAL_GPIO_Init+0x2e8>)
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	089b      	lsrs	r3, r3, #2
 80011aa:	3302      	adds	r3, #2
 80011ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	f003 0303 	and.w	r3, r3, #3
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	220f      	movs	r2, #15
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	43db      	mvns	r3, r3
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	4013      	ands	r3, r2
 80011c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80011ce:	d01f      	beq.n	8001210 <HAL_GPIO_Init+0x1f8>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4a4c      	ldr	r2, [pc, #304]	@ (8001304 <HAL_GPIO_Init+0x2ec>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d019      	beq.n	800120c <HAL_GPIO_Init+0x1f4>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	4a4b      	ldr	r2, [pc, #300]	@ (8001308 <HAL_GPIO_Init+0x2f0>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d013      	beq.n	8001208 <HAL_GPIO_Init+0x1f0>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4a4a      	ldr	r2, [pc, #296]	@ (800130c <HAL_GPIO_Init+0x2f4>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d00d      	beq.n	8001204 <HAL_GPIO_Init+0x1ec>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4a49      	ldr	r2, [pc, #292]	@ (8001310 <HAL_GPIO_Init+0x2f8>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d007      	beq.n	8001200 <HAL_GPIO_Init+0x1e8>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4a48      	ldr	r2, [pc, #288]	@ (8001314 <HAL_GPIO_Init+0x2fc>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d101      	bne.n	80011fc <HAL_GPIO_Init+0x1e4>
 80011f8:	2305      	movs	r3, #5
 80011fa:	e00a      	b.n	8001212 <HAL_GPIO_Init+0x1fa>
 80011fc:	2306      	movs	r3, #6
 80011fe:	e008      	b.n	8001212 <HAL_GPIO_Init+0x1fa>
 8001200:	2304      	movs	r3, #4
 8001202:	e006      	b.n	8001212 <HAL_GPIO_Init+0x1fa>
 8001204:	2303      	movs	r3, #3
 8001206:	e004      	b.n	8001212 <HAL_GPIO_Init+0x1fa>
 8001208:	2302      	movs	r3, #2
 800120a:	e002      	b.n	8001212 <HAL_GPIO_Init+0x1fa>
 800120c:	2301      	movs	r3, #1
 800120e:	e000      	b.n	8001212 <HAL_GPIO_Init+0x1fa>
 8001210:	2300      	movs	r3, #0
 8001212:	697a      	ldr	r2, [r7, #20]
 8001214:	f002 0203 	and.w	r2, r2, #3
 8001218:	0092      	lsls	r2, r2, #2
 800121a:	4093      	lsls	r3, r2
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	4313      	orrs	r3, r2
 8001220:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001222:	4937      	ldr	r1, [pc, #220]	@ (8001300 <HAL_GPIO_Init+0x2e8>)
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	089b      	lsrs	r3, r3, #2
 8001228:	3302      	adds	r3, #2
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001230:	4b39      	ldr	r3, [pc, #228]	@ (8001318 <HAL_GPIO_Init+0x300>)
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	43db      	mvns	r3, r3
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	4013      	ands	r3, r2
 800123e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001248:	2b00      	cmp	r3, #0
 800124a:	d003      	beq.n	8001254 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800124c:	693a      	ldr	r2, [r7, #16]
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	4313      	orrs	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001254:	4a30      	ldr	r2, [pc, #192]	@ (8001318 <HAL_GPIO_Init+0x300>)
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800125a:	4b2f      	ldr	r3, [pc, #188]	@ (8001318 <HAL_GPIO_Init+0x300>)
 800125c:	68db      	ldr	r3, [r3, #12]
 800125e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	43db      	mvns	r3, r3
 8001264:	693a      	ldr	r2, [r7, #16]
 8001266:	4013      	ands	r3, r2
 8001268:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001272:	2b00      	cmp	r3, #0
 8001274:	d003      	beq.n	800127e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	4313      	orrs	r3, r2
 800127c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800127e:	4a26      	ldr	r2, [pc, #152]	@ (8001318 <HAL_GPIO_Init+0x300>)
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001284:	4b24      	ldr	r3, [pc, #144]	@ (8001318 <HAL_GPIO_Init+0x300>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	43db      	mvns	r3, r3
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	4013      	ands	r3, r2
 8001292:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d003      	beq.n	80012a8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80012a0:	693a      	ldr	r2, [r7, #16]
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001318 <HAL_GPIO_Init+0x300>)
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80012ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001318 <HAL_GPIO_Init+0x300>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	43db      	mvns	r3, r3
 80012b8:	693a      	ldr	r2, [r7, #16]
 80012ba:	4013      	ands	r3, r2
 80012bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d003      	beq.n	80012d2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80012d2:	4a11      	ldr	r2, [pc, #68]	@ (8001318 <HAL_GPIO_Init+0x300>)
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	3301      	adds	r3, #1
 80012dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	fa22 f303 	lsr.w	r3, r2, r3
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	f47f ae9d 	bne.w	8001028 <HAL_GPIO_Init+0x10>
  }
}
 80012ee:	bf00      	nop
 80012f0:	bf00      	nop
 80012f2:	371c      	adds	r7, #28
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	40021000 	.word	0x40021000
 8001300:	40010000 	.word	0x40010000
 8001304:	48000400 	.word	0x48000400
 8001308:	48000800 	.word	0x48000800
 800130c:	48000c00 	.word	0x48000c00
 8001310:	48001000 	.word	0x48001000
 8001314:	48001400 	.word	0x48001400
 8001318:	40010400 	.word	0x40010400

0800131c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	460b      	mov	r3, r1
 8001326:	807b      	strh	r3, [r7, #2]
 8001328:	4613      	mov	r3, r2
 800132a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800132c:	787b      	ldrb	r3, [r7, #1]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d003      	beq.n	800133a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001332:	887a      	ldrh	r2, [r7, #2]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001338:	e002      	b.n	8001340 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800133a:	887a      	ldrh	r2, [r7, #2]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001356:	4b08      	ldr	r3, [pc, #32]	@ (8001378 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001358:	695a      	ldr	r2, [r3, #20]
 800135a:	88fb      	ldrh	r3, [r7, #6]
 800135c:	4013      	ands	r3, r2
 800135e:	2b00      	cmp	r3, #0
 8001360:	d006      	beq.n	8001370 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001362:	4a05      	ldr	r2, [pc, #20]	@ (8001378 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001364:	88fb      	ldrh	r3, [r7, #6]
 8001366:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001368:	88fb      	ldrh	r3, [r7, #6]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff fa94 	bl	8000898 <HAL_GPIO_EXTI_Callback>
  }
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40010400 	.word	0x40010400

0800137c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d141      	bne.n	800140e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800138a:	4b4b      	ldr	r3, [pc, #300]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001392:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001396:	d131      	bne.n	80013fc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001398:	4b47      	ldr	r3, [pc, #284]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800139a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800139e:	4a46      	ldr	r2, [pc, #280]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80013a8:	4b43      	ldr	r3, [pc, #268]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80013b0:	4a41      	ldr	r2, [pc, #260]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80013b8:	4b40      	ldr	r3, [pc, #256]	@ (80014bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2232      	movs	r2, #50	@ 0x32
 80013be:	fb02 f303 	mul.w	r3, r2, r3
 80013c2:	4a3f      	ldr	r2, [pc, #252]	@ (80014c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80013c4:	fba2 2303 	umull	r2, r3, r2, r3
 80013c8:	0c9b      	lsrs	r3, r3, #18
 80013ca:	3301      	adds	r3, #1
 80013cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013ce:	e002      	b.n	80013d6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013d6:	4b38      	ldr	r3, [pc, #224]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013e2:	d102      	bne.n	80013ea <HAL_PWREx_ControlVoltageScaling+0x6e>
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1f2      	bne.n	80013d0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013ea:	4b33      	ldr	r3, [pc, #204]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013f6:	d158      	bne.n	80014aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80013f8:	2303      	movs	r3, #3
 80013fa:	e057      	b.n	80014ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013fc:	4b2e      	ldr	r3, [pc, #184]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001402:	4a2d      	ldr	r2, [pc, #180]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001404:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001408:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800140c:	e04d      	b.n	80014aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001414:	d141      	bne.n	800149a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001416:	4b28      	ldr	r3, [pc, #160]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800141e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001422:	d131      	bne.n	8001488 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001424:	4b24      	ldr	r3, [pc, #144]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001426:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800142a:	4a23      	ldr	r2, [pc, #140]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800142c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001430:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001434:	4b20      	ldr	r3, [pc, #128]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800143c:	4a1e      	ldr	r2, [pc, #120]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800143e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001442:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001444:	4b1d      	ldr	r3, [pc, #116]	@ (80014bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2232      	movs	r2, #50	@ 0x32
 800144a:	fb02 f303 	mul.w	r3, r2, r3
 800144e:	4a1c      	ldr	r2, [pc, #112]	@ (80014c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001450:	fba2 2303 	umull	r2, r3, r2, r3
 8001454:	0c9b      	lsrs	r3, r3, #18
 8001456:	3301      	adds	r3, #1
 8001458:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800145a:	e002      	b.n	8001462 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	3b01      	subs	r3, #1
 8001460:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001462:	4b15      	ldr	r3, [pc, #84]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001464:	695b      	ldr	r3, [r3, #20]
 8001466:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800146a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800146e:	d102      	bne.n	8001476 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1f2      	bne.n	800145c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001476:	4b10      	ldr	r3, [pc, #64]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001478:	695b      	ldr	r3, [r3, #20]
 800147a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800147e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001482:	d112      	bne.n	80014aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e011      	b.n	80014ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001488:	4b0b      	ldr	r3, [pc, #44]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800148a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800148e:	4a0a      	ldr	r2, [pc, #40]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001490:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001494:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001498:	e007      	b.n	80014aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800149a:	4b07      	ldr	r3, [pc, #28]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80014a2:	4a05      	ldr	r2, [pc, #20]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014a4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014a8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80014aa:	2300      	movs	r3, #0
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3714      	adds	r7, #20
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	40007000 	.word	0x40007000
 80014bc:	20000000 	.word	0x20000000
 80014c0:	431bde83 	.word	0x431bde83

080014c4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80014c8:	4b05      	ldr	r3, [pc, #20]	@ (80014e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	4a04      	ldr	r2, [pc, #16]	@ (80014e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80014ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014d2:	6093      	str	r3, [r2, #8]
}
 80014d4:	bf00      	nop
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	40007000 	.word	0x40007000

080014e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b088      	sub	sp, #32
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d101      	bne.n	80014f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e2fe      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d075      	beq.n	80015ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001502:	4b97      	ldr	r3, [pc, #604]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	f003 030c 	and.w	r3, r3, #12
 800150a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800150c:	4b94      	ldr	r3, [pc, #592]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	f003 0303 	and.w	r3, r3, #3
 8001514:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	2b0c      	cmp	r3, #12
 800151a:	d102      	bne.n	8001522 <HAL_RCC_OscConfig+0x3e>
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	2b03      	cmp	r3, #3
 8001520:	d002      	beq.n	8001528 <HAL_RCC_OscConfig+0x44>
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	2b08      	cmp	r3, #8
 8001526:	d10b      	bne.n	8001540 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001528:	4b8d      	ldr	r3, [pc, #564]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001530:	2b00      	cmp	r3, #0
 8001532:	d05b      	beq.n	80015ec <HAL_RCC_OscConfig+0x108>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d157      	bne.n	80015ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e2d9      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001548:	d106      	bne.n	8001558 <HAL_RCC_OscConfig+0x74>
 800154a:	4b85      	ldr	r3, [pc, #532]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a84      	ldr	r2, [pc, #528]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001550:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001554:	6013      	str	r3, [r2, #0]
 8001556:	e01d      	b.n	8001594 <HAL_RCC_OscConfig+0xb0>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001560:	d10c      	bne.n	800157c <HAL_RCC_OscConfig+0x98>
 8001562:	4b7f      	ldr	r3, [pc, #508]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a7e      	ldr	r2, [pc, #504]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001568:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800156c:	6013      	str	r3, [r2, #0]
 800156e:	4b7c      	ldr	r3, [pc, #496]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a7b      	ldr	r2, [pc, #492]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001578:	6013      	str	r3, [r2, #0]
 800157a:	e00b      	b.n	8001594 <HAL_RCC_OscConfig+0xb0>
 800157c:	4b78      	ldr	r3, [pc, #480]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a77      	ldr	r2, [pc, #476]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001586:	6013      	str	r3, [r2, #0]
 8001588:	4b75      	ldr	r3, [pc, #468]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a74      	ldr	r2, [pc, #464]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 800158e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001592:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d013      	beq.n	80015c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800159c:	f7ff fc20 	bl	8000de0 <HAL_GetTick>
 80015a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015a2:	e008      	b.n	80015b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015a4:	f7ff fc1c 	bl	8000de0 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	2b64      	cmp	r3, #100	@ 0x64
 80015b0:	d901      	bls.n	80015b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015b2:	2303      	movs	r3, #3
 80015b4:	e29e      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015b6:	4b6a      	ldr	r3, [pc, #424]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d0f0      	beq.n	80015a4 <HAL_RCC_OscConfig+0xc0>
 80015c2:	e014      	b.n	80015ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c4:	f7ff fc0c 	bl	8000de0 <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015cc:	f7ff fc08 	bl	8000de0 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b64      	cmp	r3, #100	@ 0x64
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e28a      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015de:	4b60      	ldr	r3, [pc, #384]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1f0      	bne.n	80015cc <HAL_RCC_OscConfig+0xe8>
 80015ea:	e000      	b.n	80015ee <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d075      	beq.n	80016e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015fa:	4b59      	ldr	r3, [pc, #356]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f003 030c 	and.w	r3, r3, #12
 8001602:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001604:	4b56      	ldr	r3, [pc, #344]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	f003 0303 	and.w	r3, r3, #3
 800160c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800160e:	69bb      	ldr	r3, [r7, #24]
 8001610:	2b0c      	cmp	r3, #12
 8001612:	d102      	bne.n	800161a <HAL_RCC_OscConfig+0x136>
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	2b02      	cmp	r3, #2
 8001618:	d002      	beq.n	8001620 <HAL_RCC_OscConfig+0x13c>
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	2b04      	cmp	r3, #4
 800161e:	d11f      	bne.n	8001660 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001620:	4b4f      	ldr	r3, [pc, #316]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <HAL_RCC_OscConfig+0x154>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d101      	bne.n	8001638 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	e25d      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001638:	4b49      	ldr	r3, [pc, #292]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	691b      	ldr	r3, [r3, #16]
 8001644:	061b      	lsls	r3, r3, #24
 8001646:	4946      	ldr	r1, [pc, #280]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001648:	4313      	orrs	r3, r2
 800164a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800164c:	4b45      	ldr	r3, [pc, #276]	@ (8001764 <HAL_RCC_OscConfig+0x280>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff fb79 	bl	8000d48 <HAL_InitTick>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d043      	beq.n	80016e4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e249      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d023      	beq.n	80016b0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001668:	4b3d      	ldr	r3, [pc, #244]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a3c      	ldr	r2, [pc, #240]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 800166e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001672:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001674:	f7ff fbb4 	bl	8000de0 <HAL_GetTick>
 8001678:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800167a:	e008      	b.n	800168e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800167c:	f7ff fbb0 	bl	8000de0 <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b02      	cmp	r3, #2
 8001688:	d901      	bls.n	800168e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e232      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800168e:	4b34      	ldr	r3, [pc, #208]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001696:	2b00      	cmp	r3, #0
 8001698:	d0f0      	beq.n	800167c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800169a:	4b31      	ldr	r3, [pc, #196]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	691b      	ldr	r3, [r3, #16]
 80016a6:	061b      	lsls	r3, r3, #24
 80016a8:	492d      	ldr	r1, [pc, #180]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 80016aa:	4313      	orrs	r3, r2
 80016ac:	604b      	str	r3, [r1, #4]
 80016ae:	e01a      	b.n	80016e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a2a      	ldr	r2, [pc, #168]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 80016b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80016ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016bc:	f7ff fb90 	bl	8000de0 <HAL_GetTick>
 80016c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016c2:	e008      	b.n	80016d6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016c4:	f7ff fb8c 	bl	8000de0 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e20e      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016d6:	4b22      	ldr	r3, [pc, #136]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1f0      	bne.n	80016c4 <HAL_RCC_OscConfig+0x1e0>
 80016e2:	e000      	b.n	80016e6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0308 	and.w	r3, r3, #8
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d041      	beq.n	8001776 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	695b      	ldr	r3, [r3, #20]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d01c      	beq.n	8001734 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016fa:	4b19      	ldr	r3, [pc, #100]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 80016fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001700:	4a17      	ldr	r2, [pc, #92]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001702:	f043 0301 	orr.w	r3, r3, #1
 8001706:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800170a:	f7ff fb69 	bl	8000de0 <HAL_GetTick>
 800170e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001710:	e008      	b.n	8001724 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001712:	f7ff fb65 	bl	8000de0 <HAL_GetTick>
 8001716:	4602      	mov	r2, r0
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d901      	bls.n	8001724 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e1e7      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001724:	4b0e      	ldr	r3, [pc, #56]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001726:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d0ef      	beq.n	8001712 <HAL_RCC_OscConfig+0x22e>
 8001732:	e020      	b.n	8001776 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001734:	4b0a      	ldr	r3, [pc, #40]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 8001736:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800173a:	4a09      	ldr	r2, [pc, #36]	@ (8001760 <HAL_RCC_OscConfig+0x27c>)
 800173c:	f023 0301 	bic.w	r3, r3, #1
 8001740:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001744:	f7ff fb4c 	bl	8000de0 <HAL_GetTick>
 8001748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800174a:	e00d      	b.n	8001768 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800174c:	f7ff fb48 	bl	8000de0 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d906      	bls.n	8001768 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e1ca      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
 800175e:	bf00      	nop
 8001760:	40021000 	.word	0x40021000
 8001764:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001768:	4b8c      	ldr	r3, [pc, #560]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 800176a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d1ea      	bne.n	800174c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0304 	and.w	r3, r3, #4
 800177e:	2b00      	cmp	r3, #0
 8001780:	f000 80a6 	beq.w	80018d0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001784:	2300      	movs	r3, #0
 8001786:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001788:	4b84      	ldr	r3, [pc, #528]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 800178a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d101      	bne.n	8001798 <HAL_RCC_OscConfig+0x2b4>
 8001794:	2301      	movs	r3, #1
 8001796:	e000      	b.n	800179a <HAL_RCC_OscConfig+0x2b6>
 8001798:	2300      	movs	r3, #0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d00d      	beq.n	80017ba <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800179e:	4b7f      	ldr	r3, [pc, #508]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 80017a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a2:	4a7e      	ldr	r2, [pc, #504]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 80017a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80017aa:	4b7c      	ldr	r3, [pc, #496]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 80017ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80017b6:	2301      	movs	r3, #1
 80017b8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017ba:	4b79      	ldr	r3, [pc, #484]	@ (80019a0 <HAL_RCC_OscConfig+0x4bc>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d118      	bne.n	80017f8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017c6:	4b76      	ldr	r3, [pc, #472]	@ (80019a0 <HAL_RCC_OscConfig+0x4bc>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a75      	ldr	r2, [pc, #468]	@ (80019a0 <HAL_RCC_OscConfig+0x4bc>)
 80017cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017d2:	f7ff fb05 	bl	8000de0 <HAL_GetTick>
 80017d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017d8:	e008      	b.n	80017ec <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017da:	f7ff fb01 	bl	8000de0 <HAL_GetTick>
 80017de:	4602      	mov	r2, r0
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d901      	bls.n	80017ec <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e183      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017ec:	4b6c      	ldr	r3, [pc, #432]	@ (80019a0 <HAL_RCC_OscConfig+0x4bc>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d0f0      	beq.n	80017da <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d108      	bne.n	8001812 <HAL_RCC_OscConfig+0x32e>
 8001800:	4b66      	ldr	r3, [pc, #408]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 8001802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001806:	4a65      	ldr	r2, [pc, #404]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001810:	e024      	b.n	800185c <HAL_RCC_OscConfig+0x378>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	2b05      	cmp	r3, #5
 8001818:	d110      	bne.n	800183c <HAL_RCC_OscConfig+0x358>
 800181a:	4b60      	ldr	r3, [pc, #384]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 800181c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001820:	4a5e      	ldr	r2, [pc, #376]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 8001822:	f043 0304 	orr.w	r3, r3, #4
 8001826:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800182a:	4b5c      	ldr	r3, [pc, #368]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 800182c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001830:	4a5a      	ldr	r2, [pc, #360]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 8001832:	f043 0301 	orr.w	r3, r3, #1
 8001836:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800183a:	e00f      	b.n	800185c <HAL_RCC_OscConfig+0x378>
 800183c:	4b57      	ldr	r3, [pc, #348]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 800183e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001842:	4a56      	ldr	r2, [pc, #344]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 8001844:	f023 0301 	bic.w	r3, r3, #1
 8001848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800184c:	4b53      	ldr	r3, [pc, #332]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 800184e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001852:	4a52      	ldr	r2, [pc, #328]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 8001854:	f023 0304 	bic.w	r3, r3, #4
 8001858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d016      	beq.n	8001892 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001864:	f7ff fabc 	bl	8000de0 <HAL_GetTick>
 8001868:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800186a:	e00a      	b.n	8001882 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800186c:	f7ff fab8 	bl	8000de0 <HAL_GetTick>
 8001870:	4602      	mov	r2, r0
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800187a:	4293      	cmp	r3, r2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e138      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001882:	4b46      	ldr	r3, [pc, #280]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 8001884:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001888:	f003 0302 	and.w	r3, r3, #2
 800188c:	2b00      	cmp	r3, #0
 800188e:	d0ed      	beq.n	800186c <HAL_RCC_OscConfig+0x388>
 8001890:	e015      	b.n	80018be <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001892:	f7ff faa5 	bl	8000de0 <HAL_GetTick>
 8001896:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001898:	e00a      	b.n	80018b0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800189a:	f7ff faa1 	bl	8000de0 <HAL_GetTick>
 800189e:	4602      	mov	r2, r0
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e121      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018b0:	4b3a      	ldr	r3, [pc, #232]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 80018b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d1ed      	bne.n	800189a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80018be:	7ffb      	ldrb	r3, [r7, #31]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d105      	bne.n	80018d0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018c4:	4b35      	ldr	r3, [pc, #212]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 80018c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c8:	4a34      	ldr	r2, [pc, #208]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 80018ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018ce:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0320 	and.w	r3, r3, #32
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d03c      	beq.n	8001956 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d01c      	beq.n	800191e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80018e4:	4b2d      	ldr	r3, [pc, #180]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 80018e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018ea:	4a2c      	ldr	r2, [pc, #176]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018f4:	f7ff fa74 	bl	8000de0 <HAL_GetTick>
 80018f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018fa:	e008      	b.n	800190e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018fc:	f7ff fa70 	bl	8000de0 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b02      	cmp	r3, #2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e0f2      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800190e:	4b23      	ldr	r3, [pc, #140]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 8001910:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001914:	f003 0302 	and.w	r3, r3, #2
 8001918:	2b00      	cmp	r3, #0
 800191a:	d0ef      	beq.n	80018fc <HAL_RCC_OscConfig+0x418>
 800191c:	e01b      	b.n	8001956 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800191e:	4b1f      	ldr	r3, [pc, #124]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 8001920:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001924:	4a1d      	ldr	r2, [pc, #116]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 8001926:	f023 0301 	bic.w	r3, r3, #1
 800192a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800192e:	f7ff fa57 	bl	8000de0 <HAL_GetTick>
 8001932:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001934:	e008      	b.n	8001948 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001936:	f7ff fa53 	bl	8000de0 <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b02      	cmp	r3, #2
 8001942:	d901      	bls.n	8001948 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e0d5      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001948:	4b14      	ldr	r3, [pc, #80]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 800194a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1ef      	bne.n	8001936 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	2b00      	cmp	r3, #0
 800195c:	f000 80c9 	beq.w	8001af2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001960:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	f003 030c 	and.w	r3, r3, #12
 8001968:	2b0c      	cmp	r3, #12
 800196a:	f000 8083 	beq.w	8001a74 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	2b02      	cmp	r3, #2
 8001974:	d15e      	bne.n	8001a34 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001976:	4b09      	ldr	r3, [pc, #36]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a08      	ldr	r2, [pc, #32]	@ (800199c <HAL_RCC_OscConfig+0x4b8>)
 800197c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001980:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001982:	f7ff fa2d 	bl	8000de0 <HAL_GetTick>
 8001986:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001988:	e00c      	b.n	80019a4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800198a:	f7ff fa29 	bl	8000de0 <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	2b02      	cmp	r3, #2
 8001996:	d905      	bls.n	80019a4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001998:	2303      	movs	r3, #3
 800199a:	e0ab      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
 800199c:	40021000 	.word	0x40021000
 80019a0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019a4:	4b55      	ldr	r3, [pc, #340]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d1ec      	bne.n	800198a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019b0:	4b52      	ldr	r3, [pc, #328]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 80019b2:	68da      	ldr	r2, [r3, #12]
 80019b4:	4b52      	ldr	r3, [pc, #328]	@ (8001b00 <HAL_RCC_OscConfig+0x61c>)
 80019b6:	4013      	ands	r3, r2
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	6a11      	ldr	r1, [r2, #32]
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80019c0:	3a01      	subs	r2, #1
 80019c2:	0112      	lsls	r2, r2, #4
 80019c4:	4311      	orrs	r1, r2
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80019ca:	0212      	lsls	r2, r2, #8
 80019cc:	4311      	orrs	r1, r2
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80019d2:	0852      	lsrs	r2, r2, #1
 80019d4:	3a01      	subs	r2, #1
 80019d6:	0552      	lsls	r2, r2, #21
 80019d8:	4311      	orrs	r1, r2
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80019de:	0852      	lsrs	r2, r2, #1
 80019e0:	3a01      	subs	r2, #1
 80019e2:	0652      	lsls	r2, r2, #25
 80019e4:	4311      	orrs	r1, r2
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80019ea:	06d2      	lsls	r2, r2, #27
 80019ec:	430a      	orrs	r2, r1
 80019ee:	4943      	ldr	r1, [pc, #268]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 80019f0:	4313      	orrs	r3, r2
 80019f2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019f4:	4b41      	ldr	r3, [pc, #260]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a40      	ldr	r2, [pc, #256]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 80019fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019fe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a00:	4b3e      	ldr	r3, [pc, #248]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	4a3d      	ldr	r2, [pc, #244]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 8001a06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a0a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0c:	f7ff f9e8 	bl	8000de0 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a14:	f7ff f9e4 	bl	8000de0 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e066      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a26:	4b35      	ldr	r3, [pc, #212]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d0f0      	beq.n	8001a14 <HAL_RCC_OscConfig+0x530>
 8001a32:	e05e      	b.n	8001af2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a34:	4b31      	ldr	r3, [pc, #196]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a30      	ldr	r2, [pc, #192]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 8001a3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a40:	f7ff f9ce 	bl	8000de0 <HAL_GetTick>
 8001a44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a46:	e008      	b.n	8001a5a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a48:	f7ff f9ca 	bl	8000de0 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e04c      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a5a:	4b28      	ldr	r3, [pc, #160]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d1f0      	bne.n	8001a48 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001a66:	4b25      	ldr	r3, [pc, #148]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 8001a68:	68da      	ldr	r2, [r3, #12]
 8001a6a:	4924      	ldr	r1, [pc, #144]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 8001a6c:	4b25      	ldr	r3, [pc, #148]	@ (8001b04 <HAL_RCC_OscConfig+0x620>)
 8001a6e:	4013      	ands	r3, r2
 8001a70:	60cb      	str	r3, [r1, #12]
 8001a72:	e03e      	b.n	8001af2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69db      	ldr	r3, [r3, #28]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d101      	bne.n	8001a80 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e039      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001a80:	4b1e      	ldr	r3, [pc, #120]	@ (8001afc <HAL_RCC_OscConfig+0x618>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	f003 0203 	and.w	r2, r3, #3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d12c      	bne.n	8001aee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d123      	bne.n	8001aee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d11b      	bne.n	8001aee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ac0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d113      	bne.n	8001aee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad0:	085b      	lsrs	r3, r3, #1
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d109      	bne.n	8001aee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ae4:	085b      	lsrs	r3, r3, #1
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d001      	beq.n	8001af2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e000      	b.n	8001af4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001af2:	2300      	movs	r3, #0
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3720      	adds	r7, #32
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40021000 	.word	0x40021000
 8001b00:	019f800c 	.word	0x019f800c
 8001b04:	feeefffc 	.word	0xfeeefffc

08001b08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001b12:	2300      	movs	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d101      	bne.n	8001b20 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e11e      	b.n	8001d5e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b20:	4b91      	ldr	r3, [pc, #580]	@ (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 030f 	and.w	r3, r3, #15
 8001b28:	683a      	ldr	r2, [r7, #0]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d910      	bls.n	8001b50 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b2e:	4b8e      	ldr	r3, [pc, #568]	@ (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f023 020f 	bic.w	r2, r3, #15
 8001b36:	498c      	ldr	r1, [pc, #560]	@ (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b3e:	4b8a      	ldr	r3, [pc, #552]	@ (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 030f 	and.w	r3, r3, #15
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d001      	beq.n	8001b50 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e106      	b.n	8001d5e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0301 	and.w	r3, r3, #1
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d073      	beq.n	8001c44 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	2b03      	cmp	r3, #3
 8001b62:	d129      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b64:	4b81      	ldr	r3, [pc, #516]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d101      	bne.n	8001b74 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e0f4      	b.n	8001d5e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001b74:	f000 f99e 	bl	8001eb4 <RCC_GetSysClockFreqFromPLLSource>
 8001b78:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	4a7c      	ldr	r2, [pc, #496]	@ (8001d70 <HAL_RCC_ClockConfig+0x268>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d93f      	bls.n	8001c02 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001b82:	4b7a      	ldr	r3, [pc, #488]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d009      	beq.n	8001ba2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d033      	beq.n	8001c02 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d12f      	bne.n	8001c02 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001ba2:	4b72      	ldr	r3, [pc, #456]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001baa:	4a70      	ldr	r2, [pc, #448]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001bac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bb0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001bb2:	2380      	movs	r3, #128	@ 0x80
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	e024      	b.n	8001c02 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d107      	bne.n	8001bd0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bc0:	4b6a      	ldr	r3, [pc, #424]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d109      	bne.n	8001be0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e0c6      	b.n	8001d5e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bd0:	4b66      	ldr	r3, [pc, #408]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d101      	bne.n	8001be0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e0be      	b.n	8001d5e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001be0:	f000 f8ce 	bl	8001d80 <HAL_RCC_GetSysClockFreq>
 8001be4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	4a61      	ldr	r2, [pc, #388]	@ (8001d70 <HAL_RCC_ClockConfig+0x268>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d909      	bls.n	8001c02 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001bee:	4b5f      	ldr	r3, [pc, #380]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001bf6:	4a5d      	ldr	r2, [pc, #372]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001bf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bfc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001bfe:	2380      	movs	r3, #128	@ 0x80
 8001c00:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c02:	4b5a      	ldr	r3, [pc, #360]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	f023 0203 	bic.w	r2, r3, #3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	4957      	ldr	r1, [pc, #348]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c14:	f7ff f8e4 	bl	8000de0 <HAL_GetTick>
 8001c18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c1a:	e00a      	b.n	8001c32 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c1c:	f7ff f8e0 	bl	8000de0 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e095      	b.n	8001d5e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c32:	4b4e      	ldr	r3, [pc, #312]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 020c 	and.w	r2, r3, #12
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d1eb      	bne.n	8001c1c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d023      	beq.n	8001c98 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d005      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c5c:	4b43      	ldr	r3, [pc, #268]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	4a42      	ldr	r2, [pc, #264]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001c62:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001c66:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0308 	and.w	r3, r3, #8
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d007      	beq.n	8001c84 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001c74:	4b3d      	ldr	r3, [pc, #244]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001c7c:	4a3b      	ldr	r2, [pc, #236]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001c7e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001c82:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c84:	4b39      	ldr	r3, [pc, #228]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	4936      	ldr	r1, [pc, #216]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	608b      	str	r3, [r1, #8]
 8001c96:	e008      	b.n	8001caa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	2b80      	cmp	r3, #128	@ 0x80
 8001c9c:	d105      	bne.n	8001caa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001c9e:	4b33      	ldr	r3, [pc, #204]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	4a32      	ldr	r2, [pc, #200]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001ca4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ca8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001caa:	4b2f      	ldr	r3, [pc, #188]	@ (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 030f 	and.w	r3, r3, #15
 8001cb2:	683a      	ldr	r2, [r7, #0]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d21d      	bcs.n	8001cf4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cb8:	4b2b      	ldr	r3, [pc, #172]	@ (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f023 020f 	bic.w	r2, r3, #15
 8001cc0:	4929      	ldr	r1, [pc, #164]	@ (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001cc8:	f7ff f88a 	bl	8000de0 <HAL_GetTick>
 8001ccc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cce:	e00a      	b.n	8001ce6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cd0:	f7ff f886 	bl	8000de0 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e03b      	b.n	8001d5e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce6:	4b20      	ldr	r3, [pc, #128]	@ (8001d68 <HAL_RCC_ClockConfig+0x260>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 030f 	and.w	r3, r3, #15
 8001cee:	683a      	ldr	r2, [r7, #0]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d1ed      	bne.n	8001cd0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0304 	and.w	r3, r3, #4
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d008      	beq.n	8001d12 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d00:	4b1a      	ldr	r3, [pc, #104]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	4917      	ldr	r1, [pc, #92]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0308 	and.w	r3, r3, #8
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d009      	beq.n	8001d32 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d1e:	4b13      	ldr	r3, [pc, #76]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	00db      	lsls	r3, r3, #3
 8001d2c:	490f      	ldr	r1, [pc, #60]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d32:	f000 f825 	bl	8001d80 <HAL_RCC_GetSysClockFreq>
 8001d36:	4602      	mov	r2, r0
 8001d38:	4b0c      	ldr	r3, [pc, #48]	@ (8001d6c <HAL_RCC_ClockConfig+0x264>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	091b      	lsrs	r3, r3, #4
 8001d3e:	f003 030f 	and.w	r3, r3, #15
 8001d42:	490c      	ldr	r1, [pc, #48]	@ (8001d74 <HAL_RCC_ClockConfig+0x26c>)
 8001d44:	5ccb      	ldrb	r3, [r1, r3]
 8001d46:	f003 031f 	and.w	r3, r3, #31
 8001d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d78 <HAL_RCC_ClockConfig+0x270>)
 8001d50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d52:	4b0a      	ldr	r3, [pc, #40]	@ (8001d7c <HAL_RCC_ClockConfig+0x274>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7fe fff6 	bl	8000d48 <HAL_InitTick>
 8001d5c:	4603      	mov	r3, r0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3718      	adds	r7, #24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40022000 	.word	0x40022000
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	04c4b400 	.word	0x04c4b400
 8001d74:	080041e8 	.word	0x080041e8
 8001d78:	20000000 	.word	0x20000000
 8001d7c:	20000004 	.word	0x20000004

08001d80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b087      	sub	sp, #28
 8001d84:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001d86:	4b2c      	ldr	r3, [pc, #176]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 030c 	and.w	r3, r3, #12
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	d102      	bne.n	8001d98 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d92:	4b2a      	ldr	r3, [pc, #168]	@ (8001e3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d94:	613b      	str	r3, [r7, #16]
 8001d96:	e047      	b.n	8001e28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001d98:	4b27      	ldr	r3, [pc, #156]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f003 030c 	and.w	r3, r3, #12
 8001da0:	2b08      	cmp	r3, #8
 8001da2:	d102      	bne.n	8001daa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001da4:	4b26      	ldr	r3, [pc, #152]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001da6:	613b      	str	r3, [r7, #16]
 8001da8:	e03e      	b.n	8001e28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001daa:	4b23      	ldr	r3, [pc, #140]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f003 030c 	and.w	r3, r3, #12
 8001db2:	2b0c      	cmp	r3, #12
 8001db4:	d136      	bne.n	8001e24 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001db6:	4b20      	ldr	r3, [pc, #128]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	f003 0303 	and.w	r3, r3, #3
 8001dbe:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	091b      	lsrs	r3, r3, #4
 8001dc6:	f003 030f 	and.w	r3, r3, #15
 8001dca:	3301      	adds	r3, #1
 8001dcc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2b03      	cmp	r3, #3
 8001dd2:	d10c      	bne.n	8001dee <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dd4:	4a1a      	ldr	r2, [pc, #104]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ddc:	4a16      	ldr	r2, [pc, #88]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dde:	68d2      	ldr	r2, [r2, #12]
 8001de0:	0a12      	lsrs	r2, r2, #8
 8001de2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001de6:	fb02 f303 	mul.w	r3, r2, r3
 8001dea:	617b      	str	r3, [r7, #20]
      break;
 8001dec:	e00c      	b.n	8001e08 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dee:	4a13      	ldr	r2, [pc, #76]	@ (8001e3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df6:	4a10      	ldr	r2, [pc, #64]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001df8:	68d2      	ldr	r2, [r2, #12]
 8001dfa:	0a12      	lsrs	r2, r2, #8
 8001dfc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001e00:	fb02 f303 	mul.w	r3, r2, r3
 8001e04:	617b      	str	r3, [r7, #20]
      break;
 8001e06:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e08:	4b0b      	ldr	r3, [pc, #44]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	0e5b      	lsrs	r3, r3, #25
 8001e0e:	f003 0303 	and.w	r3, r3, #3
 8001e12:	3301      	adds	r3, #1
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001e18:	697a      	ldr	r2, [r7, #20]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	e001      	b.n	8001e28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001e24:	2300      	movs	r3, #0
 8001e26:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001e28:	693b      	ldr	r3, [r7, #16]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	371c      	adds	r7, #28
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	00f42400 	.word	0x00f42400
 8001e40:	016e3600 	.word	0x016e3600

08001e44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e48:	4b03      	ldr	r3, [pc, #12]	@ (8001e58 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	20000000 	.word	0x20000000

08001e5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e60:	f7ff fff0 	bl	8001e44 <HAL_RCC_GetHCLKFreq>
 8001e64:	4602      	mov	r2, r0
 8001e66:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	0a1b      	lsrs	r3, r3, #8
 8001e6c:	f003 0307 	and.w	r3, r3, #7
 8001e70:	4904      	ldr	r1, [pc, #16]	@ (8001e84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e72:	5ccb      	ldrb	r3, [r1, r3]
 8001e74:	f003 031f 	and.w	r3, r3, #31
 8001e78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	40021000 	.word	0x40021000
 8001e84:	080041f8 	.word	0x080041f8

08001e88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e8c:	f7ff ffda 	bl	8001e44 <HAL_RCC_GetHCLKFreq>
 8001e90:	4602      	mov	r2, r0
 8001e92:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	0adb      	lsrs	r3, r3, #11
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	4904      	ldr	r1, [pc, #16]	@ (8001eb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e9e:	5ccb      	ldrb	r3, [r1, r3]
 8001ea0:	f003 031f 	and.w	r3, r3, #31
 8001ea4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	080041f8 	.word	0x080041f8

08001eb4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b087      	sub	sp, #28
 8001eb8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001eba:	4b1e      	ldr	r3, [pc, #120]	@ (8001f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	091b      	lsrs	r3, r3, #4
 8001eca:	f003 030f 	and.w	r3, r3, #15
 8001ece:	3301      	adds	r3, #1
 8001ed0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	2b03      	cmp	r3, #3
 8001ed6:	d10c      	bne.n	8001ef2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ed8:	4a17      	ldr	r2, [pc, #92]	@ (8001f38 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee0:	4a14      	ldr	r2, [pc, #80]	@ (8001f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ee2:	68d2      	ldr	r2, [r2, #12]
 8001ee4:	0a12      	lsrs	r2, r2, #8
 8001ee6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001eea:	fb02 f303 	mul.w	r3, r2, r3
 8001eee:	617b      	str	r3, [r7, #20]
    break;
 8001ef0:	e00c      	b.n	8001f0c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ef2:	4a12      	ldr	r2, [pc, #72]	@ (8001f3c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001efa:	4a0e      	ldr	r2, [pc, #56]	@ (8001f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001efc:	68d2      	ldr	r2, [r2, #12]
 8001efe:	0a12      	lsrs	r2, r2, #8
 8001f00:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001f04:	fb02 f303 	mul.w	r3, r2, r3
 8001f08:	617b      	str	r3, [r7, #20]
    break;
 8001f0a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f0c:	4b09      	ldr	r3, [pc, #36]	@ (8001f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	0e5b      	lsrs	r3, r3, #25
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	3301      	adds	r3, #1
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001f1c:	697a      	ldr	r2, [r7, #20]
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f24:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001f26:	687b      	ldr	r3, [r7, #4]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	371c      	adds	r7, #28
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr
 8001f34:	40021000 	.word	0x40021000
 8001f38:	016e3600 	.word	0x016e3600
 8001f3c:	00f42400 	.word	0x00f42400

08001f40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f48:	2300      	movs	r3, #0
 8001f4a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	f000 8098 	beq.w	800208e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f62:	4b43      	ldr	r3, [pc, #268]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d10d      	bne.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f6e:	4b40      	ldr	r3, [pc, #256]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f72:	4a3f      	ldr	r2, [pc, #252]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f78:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f82:	60bb      	str	r3, [r7, #8]
 8001f84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f86:	2301      	movs	r3, #1
 8001f88:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f8a:	4b3a      	ldr	r3, [pc, #232]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a39      	ldr	r2, [pc, #228]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f94:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f96:	f7fe ff23 	bl	8000de0 <HAL_GetTick>
 8001f9a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f9c:	e009      	b.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f9e:	f7fe ff1f 	bl	8000de0 <HAL_GetTick>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d902      	bls.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	74fb      	strb	r3, [r7, #19]
        break;
 8001fb0:	e005      	b.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001fb2:	4b30      	ldr	r3, [pc, #192]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0ef      	beq.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001fbe:	7cfb      	ldrb	r3, [r7, #19]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d159      	bne.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001fc4:	4b2a      	ldr	r3, [pc, #168]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fce:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d01e      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fda:	697a      	ldr	r2, [r7, #20]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d019      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fe0:	4b23      	ldr	r3, [pc, #140]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fe6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fec:	4b20      	ldr	r3, [pc, #128]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ff2:	4a1f      	ldr	r2, [pc, #124]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ff4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ff8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001ffc:	4b1c      	ldr	r3, [pc, #112]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002002:	4a1b      	ldr	r2, [pc, #108]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002004:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002008:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800200c:	4a18      	ldr	r2, [pc, #96]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	f003 0301 	and.w	r3, r3, #1
 800201a:	2b00      	cmp	r3, #0
 800201c:	d016      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800201e:	f7fe fedf 	bl	8000de0 <HAL_GetTick>
 8002022:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002024:	e00b      	b.n	800203e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002026:	f7fe fedb 	bl	8000de0 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002034:	4293      	cmp	r3, r2
 8002036:	d902      	bls.n	800203e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	74fb      	strb	r3, [r7, #19]
            break;
 800203c:	e006      	b.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800203e:	4b0c      	ldr	r3, [pc, #48]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d0ec      	beq.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800204c:	7cfb      	ldrb	r3, [r7, #19]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10b      	bne.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002052:	4b07      	ldr	r3, [pc, #28]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002058:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002060:	4903      	ldr	r1, [pc, #12]	@ (8002070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002062:	4313      	orrs	r3, r2
 8002064:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002068:	e008      	b.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800206a:	7cfb      	ldrb	r3, [r7, #19]
 800206c:	74bb      	strb	r3, [r7, #18]
 800206e:	e005      	b.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002070:	40021000 	.word	0x40021000
 8002074:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002078:	7cfb      	ldrb	r3, [r7, #19]
 800207a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800207c:	7c7b      	ldrb	r3, [r7, #17]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d105      	bne.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002082:	4ba7      	ldr	r3, [pc, #668]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002086:	4aa6      	ldr	r2, [pc, #664]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002088:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800208c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00a      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800209a:	4ba1      	ldr	r3, [pc, #644]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800209c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020a0:	f023 0203 	bic.w	r2, r3, #3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	499d      	ldr	r1, [pc, #628]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d00a      	beq.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020bc:	4b98      	ldr	r3, [pc, #608]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80020be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020c2:	f023 020c 	bic.w	r2, r3, #12
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	4995      	ldr	r1, [pc, #596]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80020cc:	4313      	orrs	r3, r2
 80020ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00a      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80020de:	4b90      	ldr	r3, [pc, #576]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80020e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020e4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	498c      	ldr	r1, [pc, #560]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0308 	and.w	r3, r3, #8
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00a      	beq.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002100:	4b87      	ldr	r3, [pc, #540]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002106:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	4984      	ldr	r1, [pc, #528]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002110:	4313      	orrs	r3, r2
 8002112:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0310 	and.w	r3, r3, #16
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00a      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002122:	4b7f      	ldr	r3, [pc, #508]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002128:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	695b      	ldr	r3, [r3, #20]
 8002130:	497b      	ldr	r1, [pc, #492]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002132:	4313      	orrs	r3, r2
 8002134:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0320 	and.w	r3, r3, #32
 8002140:	2b00      	cmp	r3, #0
 8002142:	d00a      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002144:	4b76      	ldr	r3, [pc, #472]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800214a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	699b      	ldr	r3, [r3, #24]
 8002152:	4973      	ldr	r1, [pc, #460]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002154:	4313      	orrs	r3, r2
 8002156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00a      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002166:	4b6e      	ldr	r3, [pc, #440]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800216c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	69db      	ldr	r3, [r3, #28]
 8002174:	496a      	ldr	r1, [pc, #424]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002176:	4313      	orrs	r3, r2
 8002178:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00a      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002188:	4b65      	ldr	r3, [pc, #404]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800218a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800218e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a1b      	ldr	r3, [r3, #32]
 8002196:	4962      	ldr	r1, [pc, #392]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002198:	4313      	orrs	r3, r2
 800219a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00a      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021aa:	4b5d      	ldr	r3, [pc, #372]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80021ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b8:	4959      	ldr	r1, [pc, #356]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00a      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80021cc:	4b54      	ldr	r3, [pc, #336]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80021ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80021d2:	f023 0203 	bic.w	r2, r3, #3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021da:	4951      	ldr	r1, [pc, #324]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d00a      	beq.n	8002204 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80021ee:	4b4c      	ldr	r3, [pc, #304]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80021f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021f4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fc:	4948      	ldr	r1, [pc, #288]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800220c:	2b00      	cmp	r3, #0
 800220e:	d015      	beq.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002210:	4b43      	ldr	r3, [pc, #268]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002216:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221e:	4940      	ldr	r1, [pc, #256]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002220:	4313      	orrs	r3, r2
 8002222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800222e:	d105      	bne.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002230:	4b3b      	ldr	r3, [pc, #236]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	4a3a      	ldr	r2, [pc, #232]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002236:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800223a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002244:	2b00      	cmp	r3, #0
 8002246:	d015      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002248:	4b35      	ldr	r3, [pc, #212]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800224a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800224e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002256:	4932      	ldr	r1, [pc, #200]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002258:	4313      	orrs	r3, r2
 800225a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002262:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002266:	d105      	bne.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002268:	4b2d      	ldr	r3, [pc, #180]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	4a2c      	ldr	r2, [pc, #176]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800226e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002272:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d015      	beq.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002280:	4b27      	ldr	r3, [pc, #156]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002286:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800228e:	4924      	ldr	r1, [pc, #144]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002290:	4313      	orrs	r3, r2
 8002292:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800229a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800229e:	d105      	bne.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	4a1e      	ldr	r2, [pc, #120]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022aa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d015      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022b8:	4b19      	ldr	r3, [pc, #100]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022c6:	4916      	ldr	r1, [pc, #88]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80022d6:	d105      	bne.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022d8:	4b11      	ldr	r3, [pc, #68]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	4a10      	ldr	r2, [pc, #64]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022e2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d019      	beq.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fe:	4908      	ldr	r1, [pc, #32]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002300:	4313      	orrs	r3, r2
 8002302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800230e:	d109      	bne.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002310:	4b03      	ldr	r3, [pc, #12]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4a02      	ldr	r2, [pc, #8]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002316:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800231a:	60d3      	str	r3, [r2, #12]
 800231c:	e002      	b.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800231e:	bf00      	nop
 8002320:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d015      	beq.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002330:	4b29      	ldr	r3, [pc, #164]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002336:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800233e:	4926      	ldr	r1, [pc, #152]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002340:	4313      	orrs	r3, r2
 8002342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800234a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800234e:	d105      	bne.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002350:	4b21      	ldr	r3, [pc, #132]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	4a20      	ldr	r2, [pc, #128]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002356:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800235a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d015      	beq.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002368:	4b1b      	ldr	r3, [pc, #108]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800236a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800236e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002376:	4918      	ldr	r1, [pc, #96]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002378:	4313      	orrs	r3, r2
 800237a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002382:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002386:	d105      	bne.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002388:	4b13      	ldr	r3, [pc, #76]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	4a12      	ldr	r2, [pc, #72]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800238e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002392:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d015      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80023a0:	4b0d      	ldr	r3, [pc, #52]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80023a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ae:	490a      	ldr	r1, [pc, #40]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80023be:	d105      	bne.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023c0:	4b05      	ldr	r3, [pc, #20]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	4a04      	ldr	r2, [pc, #16]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80023c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023ca:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80023cc:	7cbb      	ldrb	r3, [r7, #18]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3718      	adds	r7, #24
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	40021000 	.word	0x40021000

080023dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e09d      	b.n	800252a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d108      	bne.n	8002408 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80023fe:	d009      	beq.n	8002414 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	61da      	str	r2, [r3, #28]
 8002406:	e005      	b.n	8002414 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d106      	bne.n	8002434 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f7fe faf4 	bl	8000a1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2202      	movs	r2, #2
 8002438:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800244a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002454:	d902      	bls.n	800245c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002456:	2300      	movs	r3, #0
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	e002      	b.n	8002462 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800245c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002460:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800246a:	d007      	beq.n	800247c <HAL_SPI_Init+0xa0>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002474:	d002      	beq.n	800247c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800248c:	431a      	orrs	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	431a      	orrs	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	695b      	ldr	r3, [r3, #20]
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	431a      	orrs	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024aa:	431a      	orrs	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	69db      	ldr	r3, [r3, #28]
 80024b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024b4:	431a      	orrs	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024be:	ea42 0103 	orr.w	r1, r2, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	699b      	ldr	r3, [r3, #24]
 80024d6:	0c1b      	lsrs	r3, r3, #16
 80024d8:	f003 0204 	and.w	r2, r3, #4
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e0:	f003 0310 	and.w	r3, r3, #16
 80024e4:	431a      	orrs	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024ea:	f003 0308 	and.w	r3, r3, #8
 80024ee:	431a      	orrs	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80024f8:	ea42 0103 	orr.w	r1, r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	430a      	orrs	r2, r1
 8002508:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	69da      	ldr	r2, [r3, #28]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002518:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d101      	bne.n	8002544 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e042      	b.n	80025ca <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800254a:	2b00      	cmp	r3, #0
 800254c:	d106      	bne.n	800255c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f7fe fa08 	bl	800096c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2224      	movs	r2, #36	@ 0x24
 8002560:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f022 0201 	bic.w	r2, r2, #1
 8002572:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002578:	2b00      	cmp	r3, #0
 800257a:	d002      	beq.n	8002582 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f000 fb25 	bl	8002bcc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 f826 	bl	80025d4 <UART_SetConfig>
 8002588:	4603      	mov	r3, r0
 800258a:	2b01      	cmp	r3, #1
 800258c:	d101      	bne.n	8002592 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e01b      	b.n	80025ca <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025a0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025b0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f042 0201 	orr.w	r2, r2, #1
 80025c0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 fba4 	bl	8002d10 <UART_CheckIdleState>
 80025c8:	4603      	mov	r3, r0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
	...

080025d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025d8:	b08c      	sub	sp, #48	@ 0x30
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025de:	2300      	movs	r3, #0
 80025e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	431a      	orrs	r2, r3
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	431a      	orrs	r2, r3
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	69db      	ldr	r3, [r3, #28]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	4baa      	ldr	r3, [pc, #680]	@ (80028ac <UART_SetConfig+0x2d8>)
 8002604:	4013      	ands	r3, r2
 8002606:	697a      	ldr	r2, [r7, #20]
 8002608:	6812      	ldr	r2, [r2, #0]
 800260a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800260c:	430b      	orrs	r3, r1
 800260e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	68da      	ldr	r2, [r3, #12]
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	430a      	orrs	r2, r1
 8002624:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	699b      	ldr	r3, [r3, #24]
 800262a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a9f      	ldr	r2, [pc, #636]	@ (80028b0 <UART_SetConfig+0x2dc>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d004      	beq.n	8002640 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800263c:	4313      	orrs	r3, r2
 800263e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800264a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800264e:	697a      	ldr	r2, [r7, #20]
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002654:	430b      	orrs	r3, r1
 8002656:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800265e:	f023 010f 	bic.w	r1, r3, #15
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a90      	ldr	r2, [pc, #576]	@ (80028b4 <UART_SetConfig+0x2e0>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d125      	bne.n	80026c4 <UART_SetConfig+0xf0>
 8002678:	4b8f      	ldr	r3, [pc, #572]	@ (80028b8 <UART_SetConfig+0x2e4>)
 800267a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800267e:	f003 0303 	and.w	r3, r3, #3
 8002682:	2b03      	cmp	r3, #3
 8002684:	d81a      	bhi.n	80026bc <UART_SetConfig+0xe8>
 8002686:	a201      	add	r2, pc, #4	@ (adr r2, 800268c <UART_SetConfig+0xb8>)
 8002688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800268c:	0800269d 	.word	0x0800269d
 8002690:	080026ad 	.word	0x080026ad
 8002694:	080026a5 	.word	0x080026a5
 8002698:	080026b5 	.word	0x080026b5
 800269c:	2301      	movs	r3, #1
 800269e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026a2:	e116      	b.n	80028d2 <UART_SetConfig+0x2fe>
 80026a4:	2302      	movs	r3, #2
 80026a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026aa:	e112      	b.n	80028d2 <UART_SetConfig+0x2fe>
 80026ac:	2304      	movs	r3, #4
 80026ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026b2:	e10e      	b.n	80028d2 <UART_SetConfig+0x2fe>
 80026b4:	2308      	movs	r3, #8
 80026b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026ba:	e10a      	b.n	80028d2 <UART_SetConfig+0x2fe>
 80026bc:	2310      	movs	r3, #16
 80026be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026c2:	e106      	b.n	80028d2 <UART_SetConfig+0x2fe>
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a7c      	ldr	r2, [pc, #496]	@ (80028bc <UART_SetConfig+0x2e8>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d138      	bne.n	8002740 <UART_SetConfig+0x16c>
 80026ce:	4b7a      	ldr	r3, [pc, #488]	@ (80028b8 <UART_SetConfig+0x2e4>)
 80026d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026d4:	f003 030c 	and.w	r3, r3, #12
 80026d8:	2b0c      	cmp	r3, #12
 80026da:	d82d      	bhi.n	8002738 <UART_SetConfig+0x164>
 80026dc:	a201      	add	r2, pc, #4	@ (adr r2, 80026e4 <UART_SetConfig+0x110>)
 80026de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e2:	bf00      	nop
 80026e4:	08002719 	.word	0x08002719
 80026e8:	08002739 	.word	0x08002739
 80026ec:	08002739 	.word	0x08002739
 80026f0:	08002739 	.word	0x08002739
 80026f4:	08002729 	.word	0x08002729
 80026f8:	08002739 	.word	0x08002739
 80026fc:	08002739 	.word	0x08002739
 8002700:	08002739 	.word	0x08002739
 8002704:	08002721 	.word	0x08002721
 8002708:	08002739 	.word	0x08002739
 800270c:	08002739 	.word	0x08002739
 8002710:	08002739 	.word	0x08002739
 8002714:	08002731 	.word	0x08002731
 8002718:	2300      	movs	r3, #0
 800271a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800271e:	e0d8      	b.n	80028d2 <UART_SetConfig+0x2fe>
 8002720:	2302      	movs	r3, #2
 8002722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002726:	e0d4      	b.n	80028d2 <UART_SetConfig+0x2fe>
 8002728:	2304      	movs	r3, #4
 800272a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800272e:	e0d0      	b.n	80028d2 <UART_SetConfig+0x2fe>
 8002730:	2308      	movs	r3, #8
 8002732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002736:	e0cc      	b.n	80028d2 <UART_SetConfig+0x2fe>
 8002738:	2310      	movs	r3, #16
 800273a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800273e:	e0c8      	b.n	80028d2 <UART_SetConfig+0x2fe>
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a5e      	ldr	r2, [pc, #376]	@ (80028c0 <UART_SetConfig+0x2ec>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d125      	bne.n	8002796 <UART_SetConfig+0x1c2>
 800274a:	4b5b      	ldr	r3, [pc, #364]	@ (80028b8 <UART_SetConfig+0x2e4>)
 800274c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002750:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002754:	2b30      	cmp	r3, #48	@ 0x30
 8002756:	d016      	beq.n	8002786 <UART_SetConfig+0x1b2>
 8002758:	2b30      	cmp	r3, #48	@ 0x30
 800275a:	d818      	bhi.n	800278e <UART_SetConfig+0x1ba>
 800275c:	2b20      	cmp	r3, #32
 800275e:	d00a      	beq.n	8002776 <UART_SetConfig+0x1a2>
 8002760:	2b20      	cmp	r3, #32
 8002762:	d814      	bhi.n	800278e <UART_SetConfig+0x1ba>
 8002764:	2b00      	cmp	r3, #0
 8002766:	d002      	beq.n	800276e <UART_SetConfig+0x19a>
 8002768:	2b10      	cmp	r3, #16
 800276a:	d008      	beq.n	800277e <UART_SetConfig+0x1aa>
 800276c:	e00f      	b.n	800278e <UART_SetConfig+0x1ba>
 800276e:	2300      	movs	r3, #0
 8002770:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002774:	e0ad      	b.n	80028d2 <UART_SetConfig+0x2fe>
 8002776:	2302      	movs	r3, #2
 8002778:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800277c:	e0a9      	b.n	80028d2 <UART_SetConfig+0x2fe>
 800277e:	2304      	movs	r3, #4
 8002780:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002784:	e0a5      	b.n	80028d2 <UART_SetConfig+0x2fe>
 8002786:	2308      	movs	r3, #8
 8002788:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800278c:	e0a1      	b.n	80028d2 <UART_SetConfig+0x2fe>
 800278e:	2310      	movs	r3, #16
 8002790:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002794:	e09d      	b.n	80028d2 <UART_SetConfig+0x2fe>
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a4a      	ldr	r2, [pc, #296]	@ (80028c4 <UART_SetConfig+0x2f0>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d125      	bne.n	80027ec <UART_SetConfig+0x218>
 80027a0:	4b45      	ldr	r3, [pc, #276]	@ (80028b8 <UART_SetConfig+0x2e4>)
 80027a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027a6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80027aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80027ac:	d016      	beq.n	80027dc <UART_SetConfig+0x208>
 80027ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80027b0:	d818      	bhi.n	80027e4 <UART_SetConfig+0x210>
 80027b2:	2b80      	cmp	r3, #128	@ 0x80
 80027b4:	d00a      	beq.n	80027cc <UART_SetConfig+0x1f8>
 80027b6:	2b80      	cmp	r3, #128	@ 0x80
 80027b8:	d814      	bhi.n	80027e4 <UART_SetConfig+0x210>
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d002      	beq.n	80027c4 <UART_SetConfig+0x1f0>
 80027be:	2b40      	cmp	r3, #64	@ 0x40
 80027c0:	d008      	beq.n	80027d4 <UART_SetConfig+0x200>
 80027c2:	e00f      	b.n	80027e4 <UART_SetConfig+0x210>
 80027c4:	2300      	movs	r3, #0
 80027c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027ca:	e082      	b.n	80028d2 <UART_SetConfig+0x2fe>
 80027cc:	2302      	movs	r3, #2
 80027ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027d2:	e07e      	b.n	80028d2 <UART_SetConfig+0x2fe>
 80027d4:	2304      	movs	r3, #4
 80027d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027da:	e07a      	b.n	80028d2 <UART_SetConfig+0x2fe>
 80027dc:	2308      	movs	r3, #8
 80027de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027e2:	e076      	b.n	80028d2 <UART_SetConfig+0x2fe>
 80027e4:	2310      	movs	r3, #16
 80027e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027ea:	e072      	b.n	80028d2 <UART_SetConfig+0x2fe>
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a35      	ldr	r2, [pc, #212]	@ (80028c8 <UART_SetConfig+0x2f4>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d12a      	bne.n	800284c <UART_SetConfig+0x278>
 80027f6:	4b30      	ldr	r3, [pc, #192]	@ (80028b8 <UART_SetConfig+0x2e4>)
 80027f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002800:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002804:	d01a      	beq.n	800283c <UART_SetConfig+0x268>
 8002806:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800280a:	d81b      	bhi.n	8002844 <UART_SetConfig+0x270>
 800280c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002810:	d00c      	beq.n	800282c <UART_SetConfig+0x258>
 8002812:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002816:	d815      	bhi.n	8002844 <UART_SetConfig+0x270>
 8002818:	2b00      	cmp	r3, #0
 800281a:	d003      	beq.n	8002824 <UART_SetConfig+0x250>
 800281c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002820:	d008      	beq.n	8002834 <UART_SetConfig+0x260>
 8002822:	e00f      	b.n	8002844 <UART_SetConfig+0x270>
 8002824:	2300      	movs	r3, #0
 8002826:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800282a:	e052      	b.n	80028d2 <UART_SetConfig+0x2fe>
 800282c:	2302      	movs	r3, #2
 800282e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002832:	e04e      	b.n	80028d2 <UART_SetConfig+0x2fe>
 8002834:	2304      	movs	r3, #4
 8002836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800283a:	e04a      	b.n	80028d2 <UART_SetConfig+0x2fe>
 800283c:	2308      	movs	r3, #8
 800283e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002842:	e046      	b.n	80028d2 <UART_SetConfig+0x2fe>
 8002844:	2310      	movs	r3, #16
 8002846:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800284a:	e042      	b.n	80028d2 <UART_SetConfig+0x2fe>
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a17      	ldr	r2, [pc, #92]	@ (80028b0 <UART_SetConfig+0x2dc>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d13a      	bne.n	80028cc <UART_SetConfig+0x2f8>
 8002856:	4b18      	ldr	r3, [pc, #96]	@ (80028b8 <UART_SetConfig+0x2e4>)
 8002858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800285c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002860:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002864:	d01a      	beq.n	800289c <UART_SetConfig+0x2c8>
 8002866:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800286a:	d81b      	bhi.n	80028a4 <UART_SetConfig+0x2d0>
 800286c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002870:	d00c      	beq.n	800288c <UART_SetConfig+0x2b8>
 8002872:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002876:	d815      	bhi.n	80028a4 <UART_SetConfig+0x2d0>
 8002878:	2b00      	cmp	r3, #0
 800287a:	d003      	beq.n	8002884 <UART_SetConfig+0x2b0>
 800287c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002880:	d008      	beq.n	8002894 <UART_SetConfig+0x2c0>
 8002882:	e00f      	b.n	80028a4 <UART_SetConfig+0x2d0>
 8002884:	2300      	movs	r3, #0
 8002886:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800288a:	e022      	b.n	80028d2 <UART_SetConfig+0x2fe>
 800288c:	2302      	movs	r3, #2
 800288e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002892:	e01e      	b.n	80028d2 <UART_SetConfig+0x2fe>
 8002894:	2304      	movs	r3, #4
 8002896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800289a:	e01a      	b.n	80028d2 <UART_SetConfig+0x2fe>
 800289c:	2308      	movs	r3, #8
 800289e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80028a2:	e016      	b.n	80028d2 <UART_SetConfig+0x2fe>
 80028a4:	2310      	movs	r3, #16
 80028a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80028aa:	e012      	b.n	80028d2 <UART_SetConfig+0x2fe>
 80028ac:	cfff69f3 	.word	0xcfff69f3
 80028b0:	40008000 	.word	0x40008000
 80028b4:	40013800 	.word	0x40013800
 80028b8:	40021000 	.word	0x40021000
 80028bc:	40004400 	.word	0x40004400
 80028c0:	40004800 	.word	0x40004800
 80028c4:	40004c00 	.word	0x40004c00
 80028c8:	40005000 	.word	0x40005000
 80028cc:	2310      	movs	r3, #16
 80028ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4aae      	ldr	r2, [pc, #696]	@ (8002b90 <UART_SetConfig+0x5bc>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	f040 8097 	bne.w	8002a0c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80028de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80028e2:	2b08      	cmp	r3, #8
 80028e4:	d823      	bhi.n	800292e <UART_SetConfig+0x35a>
 80028e6:	a201      	add	r2, pc, #4	@ (adr r2, 80028ec <UART_SetConfig+0x318>)
 80028e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ec:	08002911 	.word	0x08002911
 80028f0:	0800292f 	.word	0x0800292f
 80028f4:	08002919 	.word	0x08002919
 80028f8:	0800292f 	.word	0x0800292f
 80028fc:	0800291f 	.word	0x0800291f
 8002900:	0800292f 	.word	0x0800292f
 8002904:	0800292f 	.word	0x0800292f
 8002908:	0800292f 	.word	0x0800292f
 800290c:	08002927 	.word	0x08002927
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002910:	f7ff faa4 	bl	8001e5c <HAL_RCC_GetPCLK1Freq>
 8002914:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002916:	e010      	b.n	800293a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002918:	4b9e      	ldr	r3, [pc, #632]	@ (8002b94 <UART_SetConfig+0x5c0>)
 800291a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800291c:	e00d      	b.n	800293a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800291e:	f7ff fa2f 	bl	8001d80 <HAL_RCC_GetSysClockFreq>
 8002922:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002924:	e009      	b.n	800293a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002926:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800292a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800292c:	e005      	b.n	800293a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800292e:	2300      	movs	r3, #0
 8002930:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002938:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800293a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293c:	2b00      	cmp	r3, #0
 800293e:	f000 8130 	beq.w	8002ba2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002946:	4a94      	ldr	r2, [pc, #592]	@ (8002b98 <UART_SetConfig+0x5c4>)
 8002948:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800294c:	461a      	mov	r2, r3
 800294e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002950:	fbb3 f3f2 	udiv	r3, r3, r2
 8002954:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	685a      	ldr	r2, [r3, #4]
 800295a:	4613      	mov	r3, r2
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	4413      	add	r3, r2
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	429a      	cmp	r2, r3
 8002964:	d305      	bcc.n	8002972 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	429a      	cmp	r2, r3
 8002970:	d903      	bls.n	800297a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002978:	e113      	b.n	8002ba2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800297a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297c:	2200      	movs	r2, #0
 800297e:	60bb      	str	r3, [r7, #8]
 8002980:	60fa      	str	r2, [r7, #12]
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002986:	4a84      	ldr	r2, [pc, #528]	@ (8002b98 <UART_SetConfig+0x5c4>)
 8002988:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800298c:	b29b      	uxth	r3, r3
 800298e:	2200      	movs	r2, #0
 8002990:	603b      	str	r3, [r7, #0]
 8002992:	607a      	str	r2, [r7, #4]
 8002994:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002998:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800299c:	f7fd fc90 	bl	80002c0 <__aeabi_uldivmod>
 80029a0:	4602      	mov	r2, r0
 80029a2:	460b      	mov	r3, r1
 80029a4:	4610      	mov	r0, r2
 80029a6:	4619      	mov	r1, r3
 80029a8:	f04f 0200 	mov.w	r2, #0
 80029ac:	f04f 0300 	mov.w	r3, #0
 80029b0:	020b      	lsls	r3, r1, #8
 80029b2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80029b6:	0202      	lsls	r2, r0, #8
 80029b8:	6979      	ldr	r1, [r7, #20]
 80029ba:	6849      	ldr	r1, [r1, #4]
 80029bc:	0849      	lsrs	r1, r1, #1
 80029be:	2000      	movs	r0, #0
 80029c0:	460c      	mov	r4, r1
 80029c2:	4605      	mov	r5, r0
 80029c4:	eb12 0804 	adds.w	r8, r2, r4
 80029c8:	eb43 0905 	adc.w	r9, r3, r5
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	469a      	mov	sl, r3
 80029d4:	4693      	mov	fp, r2
 80029d6:	4652      	mov	r2, sl
 80029d8:	465b      	mov	r3, fp
 80029da:	4640      	mov	r0, r8
 80029dc:	4649      	mov	r1, r9
 80029de:	f7fd fc6f 	bl	80002c0 <__aeabi_uldivmod>
 80029e2:	4602      	mov	r2, r0
 80029e4:	460b      	mov	r3, r1
 80029e6:	4613      	mov	r3, r2
 80029e8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80029ea:	6a3b      	ldr	r3, [r7, #32]
 80029ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80029f0:	d308      	bcc.n	8002a04 <UART_SetConfig+0x430>
 80029f2:	6a3b      	ldr	r3, [r7, #32]
 80029f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029f8:	d204      	bcs.n	8002a04 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	6a3a      	ldr	r2, [r7, #32]
 8002a00:	60da      	str	r2, [r3, #12]
 8002a02:	e0ce      	b.n	8002ba2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002a0a:	e0ca      	b.n	8002ba2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	69db      	ldr	r3, [r3, #28]
 8002a10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a14:	d166      	bne.n	8002ae4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8002a16:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002a1a:	2b08      	cmp	r3, #8
 8002a1c:	d827      	bhi.n	8002a6e <UART_SetConfig+0x49a>
 8002a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a24 <UART_SetConfig+0x450>)
 8002a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a24:	08002a49 	.word	0x08002a49
 8002a28:	08002a51 	.word	0x08002a51
 8002a2c:	08002a59 	.word	0x08002a59
 8002a30:	08002a6f 	.word	0x08002a6f
 8002a34:	08002a5f 	.word	0x08002a5f
 8002a38:	08002a6f 	.word	0x08002a6f
 8002a3c:	08002a6f 	.word	0x08002a6f
 8002a40:	08002a6f 	.word	0x08002a6f
 8002a44:	08002a67 	.word	0x08002a67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a48:	f7ff fa08 	bl	8001e5c <HAL_RCC_GetPCLK1Freq>
 8002a4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002a4e:	e014      	b.n	8002a7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002a50:	f7ff fa1a 	bl	8001e88 <HAL_RCC_GetPCLK2Freq>
 8002a54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002a56:	e010      	b.n	8002a7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a58:	4b4e      	ldr	r3, [pc, #312]	@ (8002b94 <UART_SetConfig+0x5c0>)
 8002a5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002a5c:	e00d      	b.n	8002a7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a5e:	f7ff f98f 	bl	8001d80 <HAL_RCC_GetSysClockFreq>
 8002a62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002a64:	e009      	b.n	8002a7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002a6c:	e005      	b.n	8002a7a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002a78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	f000 8090 	beq.w	8002ba2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a86:	4a44      	ldr	r2, [pc, #272]	@ (8002b98 <UART_SetConfig+0x5c4>)
 8002a88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a90:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a94:	005a      	lsls	r2, r3, #1
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	085b      	lsrs	r3, r3, #1
 8002a9c:	441a      	add	r2, r3
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002aa8:	6a3b      	ldr	r3, [r7, #32]
 8002aaa:	2b0f      	cmp	r3, #15
 8002aac:	d916      	bls.n	8002adc <UART_SetConfig+0x508>
 8002aae:	6a3b      	ldr	r3, [r7, #32]
 8002ab0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ab4:	d212      	bcs.n	8002adc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002ab6:	6a3b      	ldr	r3, [r7, #32]
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	f023 030f 	bic.w	r3, r3, #15
 8002abe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ac0:	6a3b      	ldr	r3, [r7, #32]
 8002ac2:	085b      	lsrs	r3, r3, #1
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	b29a      	uxth	r2, r3
 8002acc:	8bfb      	ldrh	r3, [r7, #30]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	8bfa      	ldrh	r2, [r7, #30]
 8002ad8:	60da      	str	r2, [r3, #12]
 8002ada:	e062      	b.n	8002ba2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002ae2:	e05e      	b.n	8002ba2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002ae4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002ae8:	2b08      	cmp	r3, #8
 8002aea:	d828      	bhi.n	8002b3e <UART_SetConfig+0x56a>
 8002aec:	a201      	add	r2, pc, #4	@ (adr r2, 8002af4 <UART_SetConfig+0x520>)
 8002aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af2:	bf00      	nop
 8002af4:	08002b19 	.word	0x08002b19
 8002af8:	08002b21 	.word	0x08002b21
 8002afc:	08002b29 	.word	0x08002b29
 8002b00:	08002b3f 	.word	0x08002b3f
 8002b04:	08002b2f 	.word	0x08002b2f
 8002b08:	08002b3f 	.word	0x08002b3f
 8002b0c:	08002b3f 	.word	0x08002b3f
 8002b10:	08002b3f 	.word	0x08002b3f
 8002b14:	08002b37 	.word	0x08002b37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b18:	f7ff f9a0 	bl	8001e5c <HAL_RCC_GetPCLK1Freq>
 8002b1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002b1e:	e014      	b.n	8002b4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b20:	f7ff f9b2 	bl	8001e88 <HAL_RCC_GetPCLK2Freq>
 8002b24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002b26:	e010      	b.n	8002b4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b28:	4b1a      	ldr	r3, [pc, #104]	@ (8002b94 <UART_SetConfig+0x5c0>)
 8002b2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002b2c:	e00d      	b.n	8002b4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b2e:	f7ff f927 	bl	8001d80 <HAL_RCC_GetSysClockFreq>
 8002b32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002b34:	e009      	b.n	8002b4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002b3c:	e005      	b.n	8002b4a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002b48:	bf00      	nop
    }

    if (pclk != 0U)
 8002b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d028      	beq.n	8002ba2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b54:	4a10      	ldr	r2, [pc, #64]	@ (8002b98 <UART_SetConfig+0x5c4>)
 8002b56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	085b      	lsrs	r3, r3, #1
 8002b68:	441a      	add	r2, r3
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b72:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b74:	6a3b      	ldr	r3, [r7, #32]
 8002b76:	2b0f      	cmp	r3, #15
 8002b78:	d910      	bls.n	8002b9c <UART_SetConfig+0x5c8>
 8002b7a:	6a3b      	ldr	r3, [r7, #32]
 8002b7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b80:	d20c      	bcs.n	8002b9c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002b82:	6a3b      	ldr	r3, [r7, #32]
 8002b84:	b29a      	uxth	r2, r3
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	60da      	str	r2, [r3, #12]
 8002b8c:	e009      	b.n	8002ba2 <UART_SetConfig+0x5ce>
 8002b8e:	bf00      	nop
 8002b90:	40008000 	.word	0x40008000
 8002b94:	00f42400 	.word	0x00f42400
 8002b98:	08004200 	.word	0x08004200
      }
      else
      {
        ret = HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002bbe:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3730      	adds	r7, #48	@ 0x30
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002bcc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bd8:	f003 0308 	and.w	r3, r3, #8
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d00a      	beq.n	8002bf6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00a      	beq.n	8002c18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	430a      	orrs	r2, r1
 8002c16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d00a      	beq.n	8002c3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	430a      	orrs	r2, r1
 8002c38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c3e:	f003 0304 	and.w	r3, r3, #4
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00a      	beq.n	8002c5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c60:	f003 0310 	and.w	r3, r3, #16
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d00a      	beq.n	8002c7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c82:	f003 0320 	and.w	r3, r3, #32
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d00a      	beq.n	8002ca0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d01a      	beq.n	8002ce2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cca:	d10a      	bne.n	8002ce2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00a      	beq.n	8002d04 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	430a      	orrs	r2, r1
 8002d02:	605a      	str	r2, [r3, #4]
  }
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b098      	sub	sp, #96	@ 0x60
 8002d14:	af02      	add	r7, sp, #8
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002d20:	f7fe f85e 	bl	8000de0 <HAL_GetTick>
 8002d24:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0308 	and.w	r3, r3, #8
 8002d30:	2b08      	cmp	r3, #8
 8002d32:	d12f      	bne.n	8002d94 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d34:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f000 f88e 	bl	8002e64 <UART_WaitOnFlagUntilTimeout>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d022      	beq.n	8002d94 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d56:	e853 3f00 	ldrex	r3, [r3]
 8002d5a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d62:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	461a      	mov	r2, r3
 8002d6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d6e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002d72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d74:	e841 2300 	strex	r3, r2, [r1]
 8002d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002d7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1e6      	bne.n	8002d4e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2220      	movs	r2, #32
 8002d84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d90:	2303      	movs	r3, #3
 8002d92:	e063      	b.n	8002e5c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0304 	and.w	r3, r3, #4
 8002d9e:	2b04      	cmp	r3, #4
 8002da0:	d149      	bne.n	8002e36 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002da2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002daa:	2200      	movs	r2, #0
 8002dac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f000 f857 	bl	8002e64 <UART_WaitOnFlagUntilTimeout>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d03c      	beq.n	8002e36 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc4:	e853 3f00 	ldrex	r3, [r3]
 8002dc8:	623b      	str	r3, [r7, #32]
   return(result);
 8002dca:	6a3b      	ldr	r3, [r7, #32]
 8002dcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002dd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002dda:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ddc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002de0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002de2:	e841 2300 	strex	r3, r2, [r1]
 8002de6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1e6      	bne.n	8002dbc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	3308      	adds	r3, #8
 8002df4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	e853 3f00 	ldrex	r3, [r3]
 8002dfc:	60fb      	str	r3, [r7, #12]
   return(result);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f023 0301 	bic.w	r3, r3, #1
 8002e04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	3308      	adds	r3, #8
 8002e0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e0e:	61fa      	str	r2, [r7, #28]
 8002e10:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e12:	69b9      	ldr	r1, [r7, #24]
 8002e14:	69fa      	ldr	r2, [r7, #28]
 8002e16:	e841 2300 	strex	r3, r2, [r1]
 8002e1a:	617b      	str	r3, [r7, #20]
   return(result);
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1e5      	bne.n	8002dee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2220      	movs	r2, #32
 8002e26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e012      	b.n	8002e5c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2220      	movs	r2, #32
 8002e3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2220      	movs	r2, #32
 8002e42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3758      	adds	r7, #88	@ 0x58
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	603b      	str	r3, [r7, #0]
 8002e70:	4613      	mov	r3, r2
 8002e72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e74:	e04f      	b.n	8002f16 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e7c:	d04b      	beq.n	8002f16 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e7e:	f7fd ffaf 	bl	8000de0 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d302      	bcc.n	8002e94 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d101      	bne.n	8002e98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e04e      	b.n	8002f36 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d037      	beq.n	8002f16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	2b80      	cmp	r3, #128	@ 0x80
 8002eaa:	d034      	beq.n	8002f16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	2b40      	cmp	r3, #64	@ 0x40
 8002eb0:	d031      	beq.n	8002f16 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	69db      	ldr	r3, [r3, #28]
 8002eb8:	f003 0308 	and.w	r3, r3, #8
 8002ebc:	2b08      	cmp	r3, #8
 8002ebe:	d110      	bne.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2208      	movs	r2, #8
 8002ec6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ec8:	68f8      	ldr	r0, [r7, #12]
 8002eca:	f000 f838 	bl	8002f3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2208      	movs	r2, #8
 8002ed2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e029      	b.n	8002f36 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	69db      	ldr	r3, [r3, #28]
 8002ee8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002eec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ef0:	d111      	bne.n	8002f16 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002efa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f000 f81e 	bl	8002f3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2220      	movs	r2, #32
 8002f06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e00f      	b.n	8002f36 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	69da      	ldr	r2, [r3, #28]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	4013      	ands	r3, r2
 8002f20:	68ba      	ldr	r2, [r7, #8]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	bf0c      	ite	eq
 8002f26:	2301      	moveq	r3, #1
 8002f28:	2300      	movne	r3, #0
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	79fb      	ldrb	r3, [r7, #7]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d0a0      	beq.n	8002e76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f3e:	b480      	push	{r7}
 8002f40:	b095      	sub	sp, #84	@ 0x54
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f4e:	e853 3f00 	ldrex	r3, [r3]
 8002f52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	461a      	mov	r2, r3
 8002f62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f64:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002f6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f6c:	e841 2300 	strex	r3, r2, [r1]
 8002f70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1e6      	bne.n	8002f46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	3308      	adds	r3, #8
 8002f7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f80:	6a3b      	ldr	r3, [r7, #32]
 8002f82:	e853 3f00 	ldrex	r3, [r3]
 8002f86:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f8e:	f023 0301 	bic.w	r3, r3, #1
 8002f92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	3308      	adds	r3, #8
 8002f9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fa4:	e841 2300 	strex	r3, r2, [r1]
 8002fa8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1e3      	bne.n	8002f78 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d118      	bne.n	8002fea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	e853 3f00 	ldrex	r3, [r3]
 8002fc4:	60bb      	str	r3, [r7, #8]
   return(result);
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	f023 0310 	bic.w	r3, r3, #16
 8002fcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fd6:	61bb      	str	r3, [r7, #24]
 8002fd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fda:	6979      	ldr	r1, [r7, #20]
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	e841 2300 	strex	r3, r2, [r1]
 8002fe2:	613b      	str	r3, [r7, #16]
   return(result);
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1e6      	bne.n	8002fb8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2220      	movs	r2, #32
 8002fee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002ffe:	bf00      	nop
 8003000:	3754      	adds	r7, #84	@ 0x54
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr

0800300a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800300a:	b480      	push	{r7}
 800300c:	b085      	sub	sp, #20
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003018:	2b01      	cmp	r3, #1
 800301a:	d101      	bne.n	8003020 <HAL_UARTEx_DisableFifoMode+0x16>
 800301c:	2302      	movs	r3, #2
 800301e:	e027      	b.n	8003070 <HAL_UARTEx_DisableFifoMode+0x66>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2224      	movs	r2, #36	@ 0x24
 800302c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 0201 	bic.w	r2, r2, #1
 8003046:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800304e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	68fa      	ldr	r2, [r7, #12]
 800305c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2220      	movs	r2, #32
 8003062:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800306e:	2300      	movs	r3, #0
}
 8003070:	4618      	mov	r0, r3
 8003072:	3714      	adds	r7, #20
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800308c:	2b01      	cmp	r3, #1
 800308e:	d101      	bne.n	8003094 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003090:	2302      	movs	r3, #2
 8003092:	e02d      	b.n	80030f0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2224      	movs	r2, #36	@ 0x24
 80030a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f022 0201 	bic.w	r2, r2, #1
 80030ba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	430a      	orrs	r2, r1
 80030ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f000 f84f 	bl	8003174 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2220      	movs	r2, #32
 80030e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003108:	2b01      	cmp	r3, #1
 800310a:	d101      	bne.n	8003110 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800310c:	2302      	movs	r3, #2
 800310e:	e02d      	b.n	800316c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2224      	movs	r2, #36	@ 0x24
 800311c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f022 0201 	bic.w	r2, r2, #1
 8003136:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	430a      	orrs	r2, r1
 800314a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f000 f811 	bl	8003174 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	68fa      	ldr	r2, [r7, #12]
 8003158:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2220      	movs	r2, #32
 800315e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800316a:	2300      	movs	r3, #0
}
 800316c:	4618      	mov	r0, r3
 800316e:	3710      	adds	r7, #16
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}

08003174 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003180:	2b00      	cmp	r3, #0
 8003182:	d108      	bne.n	8003196 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003194:	e031      	b.n	80031fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003196:	2308      	movs	r3, #8
 8003198:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800319a:	2308      	movs	r3, #8
 800319c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	0e5b      	lsrs	r3, r3, #25
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	f003 0307 	and.w	r3, r3, #7
 80031ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	0f5b      	lsrs	r3, r3, #29
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	f003 0307 	and.w	r3, r3, #7
 80031bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80031be:	7bbb      	ldrb	r3, [r7, #14]
 80031c0:	7b3a      	ldrb	r2, [r7, #12]
 80031c2:	4911      	ldr	r1, [pc, #68]	@ (8003208 <UARTEx_SetNbDataToProcess+0x94>)
 80031c4:	5c8a      	ldrb	r2, [r1, r2]
 80031c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80031ca:	7b3a      	ldrb	r2, [r7, #12]
 80031cc:	490f      	ldr	r1, [pc, #60]	@ (800320c <UARTEx_SetNbDataToProcess+0x98>)
 80031ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80031d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80031d4:	b29a      	uxth	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80031dc:	7bfb      	ldrb	r3, [r7, #15]
 80031de:	7b7a      	ldrb	r2, [r7, #13]
 80031e0:	4909      	ldr	r1, [pc, #36]	@ (8003208 <UARTEx_SetNbDataToProcess+0x94>)
 80031e2:	5c8a      	ldrb	r2, [r1, r2]
 80031e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80031e8:	7b7a      	ldrb	r2, [r7, #13]
 80031ea:	4908      	ldr	r1, [pc, #32]	@ (800320c <UARTEx_SetNbDataToProcess+0x98>)
 80031ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80031ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80031fa:	bf00      	nop
 80031fc:	3714      	adds	r7, #20
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	08004218 	.word	0x08004218
 800320c:	08004220 	.word	0x08004220

08003210 <rand>:
 8003210:	4b16      	ldr	r3, [pc, #88]	@ (800326c <rand+0x5c>)
 8003212:	b510      	push	{r4, lr}
 8003214:	681c      	ldr	r4, [r3, #0]
 8003216:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003218:	b9b3      	cbnz	r3, 8003248 <rand+0x38>
 800321a:	2018      	movs	r0, #24
 800321c:	f000 f94c 	bl	80034b8 <malloc>
 8003220:	4602      	mov	r2, r0
 8003222:	6320      	str	r0, [r4, #48]	@ 0x30
 8003224:	b920      	cbnz	r0, 8003230 <rand+0x20>
 8003226:	4b12      	ldr	r3, [pc, #72]	@ (8003270 <rand+0x60>)
 8003228:	4812      	ldr	r0, [pc, #72]	@ (8003274 <rand+0x64>)
 800322a:	2152      	movs	r1, #82	@ 0x52
 800322c:	f000 f926 	bl	800347c <__assert_func>
 8003230:	4911      	ldr	r1, [pc, #68]	@ (8003278 <rand+0x68>)
 8003232:	4b12      	ldr	r3, [pc, #72]	@ (800327c <rand+0x6c>)
 8003234:	e9c0 1300 	strd	r1, r3, [r0]
 8003238:	4b11      	ldr	r3, [pc, #68]	@ (8003280 <rand+0x70>)
 800323a:	6083      	str	r3, [r0, #8]
 800323c:	230b      	movs	r3, #11
 800323e:	8183      	strh	r3, [r0, #12]
 8003240:	2100      	movs	r1, #0
 8003242:	2001      	movs	r0, #1
 8003244:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003248:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800324a:	480e      	ldr	r0, [pc, #56]	@ (8003284 <rand+0x74>)
 800324c:	690b      	ldr	r3, [r1, #16]
 800324e:	694c      	ldr	r4, [r1, #20]
 8003250:	4a0d      	ldr	r2, [pc, #52]	@ (8003288 <rand+0x78>)
 8003252:	4358      	muls	r0, r3
 8003254:	fb02 0004 	mla	r0, r2, r4, r0
 8003258:	fba3 3202 	umull	r3, r2, r3, r2
 800325c:	3301      	adds	r3, #1
 800325e:	eb40 0002 	adc.w	r0, r0, r2
 8003262:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8003266:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800326a:	bd10      	pop	{r4, pc}
 800326c:	20000018 	.word	0x20000018
 8003270:	08004228 	.word	0x08004228
 8003274:	0800423f 	.word	0x0800423f
 8003278:	abcd330e 	.word	0xabcd330e
 800327c:	e66d1234 	.word	0xe66d1234
 8003280:	0005deec 	.word	0x0005deec
 8003284:	5851f42d 	.word	0x5851f42d
 8003288:	4c957f2d 	.word	0x4c957f2d

0800328c <std>:
 800328c:	2300      	movs	r3, #0
 800328e:	b510      	push	{r4, lr}
 8003290:	4604      	mov	r4, r0
 8003292:	e9c0 3300 	strd	r3, r3, [r0]
 8003296:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800329a:	6083      	str	r3, [r0, #8]
 800329c:	8181      	strh	r1, [r0, #12]
 800329e:	6643      	str	r3, [r0, #100]	@ 0x64
 80032a0:	81c2      	strh	r2, [r0, #14]
 80032a2:	6183      	str	r3, [r0, #24]
 80032a4:	4619      	mov	r1, r3
 80032a6:	2208      	movs	r2, #8
 80032a8:	305c      	adds	r0, #92	@ 0x5c
 80032aa:	f000 f8b1 	bl	8003410 <memset>
 80032ae:	4b0d      	ldr	r3, [pc, #52]	@ (80032e4 <std+0x58>)
 80032b0:	6263      	str	r3, [r4, #36]	@ 0x24
 80032b2:	4b0d      	ldr	r3, [pc, #52]	@ (80032e8 <std+0x5c>)
 80032b4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80032b6:	4b0d      	ldr	r3, [pc, #52]	@ (80032ec <std+0x60>)
 80032b8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80032ba:	4b0d      	ldr	r3, [pc, #52]	@ (80032f0 <std+0x64>)
 80032bc:	6323      	str	r3, [r4, #48]	@ 0x30
 80032be:	4b0d      	ldr	r3, [pc, #52]	@ (80032f4 <std+0x68>)
 80032c0:	6224      	str	r4, [r4, #32]
 80032c2:	429c      	cmp	r4, r3
 80032c4:	d006      	beq.n	80032d4 <std+0x48>
 80032c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80032ca:	4294      	cmp	r4, r2
 80032cc:	d002      	beq.n	80032d4 <std+0x48>
 80032ce:	33d0      	adds	r3, #208	@ 0xd0
 80032d0:	429c      	cmp	r4, r3
 80032d2:	d105      	bne.n	80032e0 <std+0x54>
 80032d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80032d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032dc:	f000 b8ca 	b.w	8003474 <__retarget_lock_init_recursive>
 80032e0:	bd10      	pop	{r4, pc}
 80032e2:	bf00      	nop
 80032e4:	0800377d 	.word	0x0800377d
 80032e8:	0800379f 	.word	0x0800379f
 80032ec:	080037d7 	.word	0x080037d7
 80032f0:	080037fb 	.word	0x080037fb
 80032f4:	2000018c 	.word	0x2000018c

080032f8 <stdio_exit_handler>:
 80032f8:	4a02      	ldr	r2, [pc, #8]	@ (8003304 <stdio_exit_handler+0xc>)
 80032fa:	4903      	ldr	r1, [pc, #12]	@ (8003308 <stdio_exit_handler+0x10>)
 80032fc:	4803      	ldr	r0, [pc, #12]	@ (800330c <stdio_exit_handler+0x14>)
 80032fe:	f000 b869 	b.w	80033d4 <_fwalk_sglue>
 8003302:	bf00      	nop
 8003304:	2000000c 	.word	0x2000000c
 8003308:	08003715 	.word	0x08003715
 800330c:	2000001c 	.word	0x2000001c

08003310 <cleanup_stdio>:
 8003310:	6841      	ldr	r1, [r0, #4]
 8003312:	4b0c      	ldr	r3, [pc, #48]	@ (8003344 <cleanup_stdio+0x34>)
 8003314:	4299      	cmp	r1, r3
 8003316:	b510      	push	{r4, lr}
 8003318:	4604      	mov	r4, r0
 800331a:	d001      	beq.n	8003320 <cleanup_stdio+0x10>
 800331c:	f000 f9fa 	bl	8003714 <_fflush_r>
 8003320:	68a1      	ldr	r1, [r4, #8]
 8003322:	4b09      	ldr	r3, [pc, #36]	@ (8003348 <cleanup_stdio+0x38>)
 8003324:	4299      	cmp	r1, r3
 8003326:	d002      	beq.n	800332e <cleanup_stdio+0x1e>
 8003328:	4620      	mov	r0, r4
 800332a:	f000 f9f3 	bl	8003714 <_fflush_r>
 800332e:	68e1      	ldr	r1, [r4, #12]
 8003330:	4b06      	ldr	r3, [pc, #24]	@ (800334c <cleanup_stdio+0x3c>)
 8003332:	4299      	cmp	r1, r3
 8003334:	d004      	beq.n	8003340 <cleanup_stdio+0x30>
 8003336:	4620      	mov	r0, r4
 8003338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800333c:	f000 b9ea 	b.w	8003714 <_fflush_r>
 8003340:	bd10      	pop	{r4, pc}
 8003342:	bf00      	nop
 8003344:	2000018c 	.word	0x2000018c
 8003348:	200001f4 	.word	0x200001f4
 800334c:	2000025c 	.word	0x2000025c

08003350 <global_stdio_init.part.0>:
 8003350:	b510      	push	{r4, lr}
 8003352:	4b0b      	ldr	r3, [pc, #44]	@ (8003380 <global_stdio_init.part.0+0x30>)
 8003354:	4c0b      	ldr	r4, [pc, #44]	@ (8003384 <global_stdio_init.part.0+0x34>)
 8003356:	4a0c      	ldr	r2, [pc, #48]	@ (8003388 <global_stdio_init.part.0+0x38>)
 8003358:	601a      	str	r2, [r3, #0]
 800335a:	4620      	mov	r0, r4
 800335c:	2200      	movs	r2, #0
 800335e:	2104      	movs	r1, #4
 8003360:	f7ff ff94 	bl	800328c <std>
 8003364:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003368:	2201      	movs	r2, #1
 800336a:	2109      	movs	r1, #9
 800336c:	f7ff ff8e 	bl	800328c <std>
 8003370:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003374:	2202      	movs	r2, #2
 8003376:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800337a:	2112      	movs	r1, #18
 800337c:	f7ff bf86 	b.w	800328c <std>
 8003380:	200002c4 	.word	0x200002c4
 8003384:	2000018c 	.word	0x2000018c
 8003388:	080032f9 	.word	0x080032f9

0800338c <__sfp_lock_acquire>:
 800338c:	4801      	ldr	r0, [pc, #4]	@ (8003394 <__sfp_lock_acquire+0x8>)
 800338e:	f000 b872 	b.w	8003476 <__retarget_lock_acquire_recursive>
 8003392:	bf00      	nop
 8003394:	200002c9 	.word	0x200002c9

08003398 <__sfp_lock_release>:
 8003398:	4801      	ldr	r0, [pc, #4]	@ (80033a0 <__sfp_lock_release+0x8>)
 800339a:	f000 b86d 	b.w	8003478 <__retarget_lock_release_recursive>
 800339e:	bf00      	nop
 80033a0:	200002c9 	.word	0x200002c9

080033a4 <__sinit>:
 80033a4:	b510      	push	{r4, lr}
 80033a6:	4604      	mov	r4, r0
 80033a8:	f7ff fff0 	bl	800338c <__sfp_lock_acquire>
 80033ac:	6a23      	ldr	r3, [r4, #32]
 80033ae:	b11b      	cbz	r3, 80033b8 <__sinit+0x14>
 80033b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033b4:	f7ff bff0 	b.w	8003398 <__sfp_lock_release>
 80033b8:	4b04      	ldr	r3, [pc, #16]	@ (80033cc <__sinit+0x28>)
 80033ba:	6223      	str	r3, [r4, #32]
 80033bc:	4b04      	ldr	r3, [pc, #16]	@ (80033d0 <__sinit+0x2c>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1f5      	bne.n	80033b0 <__sinit+0xc>
 80033c4:	f7ff ffc4 	bl	8003350 <global_stdio_init.part.0>
 80033c8:	e7f2      	b.n	80033b0 <__sinit+0xc>
 80033ca:	bf00      	nop
 80033cc:	08003311 	.word	0x08003311
 80033d0:	200002c4 	.word	0x200002c4

080033d4 <_fwalk_sglue>:
 80033d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033d8:	4607      	mov	r7, r0
 80033da:	4688      	mov	r8, r1
 80033dc:	4614      	mov	r4, r2
 80033de:	2600      	movs	r6, #0
 80033e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80033e4:	f1b9 0901 	subs.w	r9, r9, #1
 80033e8:	d505      	bpl.n	80033f6 <_fwalk_sglue+0x22>
 80033ea:	6824      	ldr	r4, [r4, #0]
 80033ec:	2c00      	cmp	r4, #0
 80033ee:	d1f7      	bne.n	80033e0 <_fwalk_sglue+0xc>
 80033f0:	4630      	mov	r0, r6
 80033f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033f6:	89ab      	ldrh	r3, [r5, #12]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d907      	bls.n	800340c <_fwalk_sglue+0x38>
 80033fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003400:	3301      	adds	r3, #1
 8003402:	d003      	beq.n	800340c <_fwalk_sglue+0x38>
 8003404:	4629      	mov	r1, r5
 8003406:	4638      	mov	r0, r7
 8003408:	47c0      	blx	r8
 800340a:	4306      	orrs	r6, r0
 800340c:	3568      	adds	r5, #104	@ 0x68
 800340e:	e7e9      	b.n	80033e4 <_fwalk_sglue+0x10>

08003410 <memset>:
 8003410:	4402      	add	r2, r0
 8003412:	4603      	mov	r3, r0
 8003414:	4293      	cmp	r3, r2
 8003416:	d100      	bne.n	800341a <memset+0xa>
 8003418:	4770      	bx	lr
 800341a:	f803 1b01 	strb.w	r1, [r3], #1
 800341e:	e7f9      	b.n	8003414 <memset+0x4>

08003420 <__errno>:
 8003420:	4b01      	ldr	r3, [pc, #4]	@ (8003428 <__errno+0x8>)
 8003422:	6818      	ldr	r0, [r3, #0]
 8003424:	4770      	bx	lr
 8003426:	bf00      	nop
 8003428:	20000018 	.word	0x20000018

0800342c <__libc_init_array>:
 800342c:	b570      	push	{r4, r5, r6, lr}
 800342e:	4d0d      	ldr	r5, [pc, #52]	@ (8003464 <__libc_init_array+0x38>)
 8003430:	4c0d      	ldr	r4, [pc, #52]	@ (8003468 <__libc_init_array+0x3c>)
 8003432:	1b64      	subs	r4, r4, r5
 8003434:	10a4      	asrs	r4, r4, #2
 8003436:	2600      	movs	r6, #0
 8003438:	42a6      	cmp	r6, r4
 800343a:	d109      	bne.n	8003450 <__libc_init_array+0x24>
 800343c:	4d0b      	ldr	r5, [pc, #44]	@ (800346c <__libc_init_array+0x40>)
 800343e:	4c0c      	ldr	r4, [pc, #48]	@ (8003470 <__libc_init_array+0x44>)
 8003440:	f000 fec6 	bl	80041d0 <_init>
 8003444:	1b64      	subs	r4, r4, r5
 8003446:	10a4      	asrs	r4, r4, #2
 8003448:	2600      	movs	r6, #0
 800344a:	42a6      	cmp	r6, r4
 800344c:	d105      	bne.n	800345a <__libc_init_array+0x2e>
 800344e:	bd70      	pop	{r4, r5, r6, pc}
 8003450:	f855 3b04 	ldr.w	r3, [r5], #4
 8003454:	4798      	blx	r3
 8003456:	3601      	adds	r6, #1
 8003458:	e7ee      	b.n	8003438 <__libc_init_array+0xc>
 800345a:	f855 3b04 	ldr.w	r3, [r5], #4
 800345e:	4798      	blx	r3
 8003460:	3601      	adds	r6, #1
 8003462:	e7f2      	b.n	800344a <__libc_init_array+0x1e>
 8003464:	08004310 	.word	0x08004310
 8003468:	08004310 	.word	0x08004310
 800346c:	08004310 	.word	0x08004310
 8003470:	08004314 	.word	0x08004314

08003474 <__retarget_lock_init_recursive>:
 8003474:	4770      	bx	lr

08003476 <__retarget_lock_acquire_recursive>:
 8003476:	4770      	bx	lr

08003478 <__retarget_lock_release_recursive>:
 8003478:	4770      	bx	lr
	...

0800347c <__assert_func>:
 800347c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800347e:	4614      	mov	r4, r2
 8003480:	461a      	mov	r2, r3
 8003482:	4b09      	ldr	r3, [pc, #36]	@ (80034a8 <__assert_func+0x2c>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4605      	mov	r5, r0
 8003488:	68d8      	ldr	r0, [r3, #12]
 800348a:	b954      	cbnz	r4, 80034a2 <__assert_func+0x26>
 800348c:	4b07      	ldr	r3, [pc, #28]	@ (80034ac <__assert_func+0x30>)
 800348e:	461c      	mov	r4, r3
 8003490:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003494:	9100      	str	r1, [sp, #0]
 8003496:	462b      	mov	r3, r5
 8003498:	4905      	ldr	r1, [pc, #20]	@ (80034b0 <__assert_func+0x34>)
 800349a:	f000 f9b3 	bl	8003804 <fiprintf>
 800349e:	f000 fa19 	bl	80038d4 <abort>
 80034a2:	4b04      	ldr	r3, [pc, #16]	@ (80034b4 <__assert_func+0x38>)
 80034a4:	e7f4      	b.n	8003490 <__assert_func+0x14>
 80034a6:	bf00      	nop
 80034a8:	20000018 	.word	0x20000018
 80034ac:	080042d2 	.word	0x080042d2
 80034b0:	080042a4 	.word	0x080042a4
 80034b4:	08004297 	.word	0x08004297

080034b8 <malloc>:
 80034b8:	4b02      	ldr	r3, [pc, #8]	@ (80034c4 <malloc+0xc>)
 80034ba:	4601      	mov	r1, r0
 80034bc:	6818      	ldr	r0, [r3, #0]
 80034be:	f000 b825 	b.w	800350c <_malloc_r>
 80034c2:	bf00      	nop
 80034c4:	20000018 	.word	0x20000018

080034c8 <sbrk_aligned>:
 80034c8:	b570      	push	{r4, r5, r6, lr}
 80034ca:	4e0f      	ldr	r6, [pc, #60]	@ (8003508 <sbrk_aligned+0x40>)
 80034cc:	460c      	mov	r4, r1
 80034ce:	6831      	ldr	r1, [r6, #0]
 80034d0:	4605      	mov	r5, r0
 80034d2:	b911      	cbnz	r1, 80034da <sbrk_aligned+0x12>
 80034d4:	f000 f9dc 	bl	8003890 <_sbrk_r>
 80034d8:	6030      	str	r0, [r6, #0]
 80034da:	4621      	mov	r1, r4
 80034dc:	4628      	mov	r0, r5
 80034de:	f000 f9d7 	bl	8003890 <_sbrk_r>
 80034e2:	1c43      	adds	r3, r0, #1
 80034e4:	d103      	bne.n	80034ee <sbrk_aligned+0x26>
 80034e6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80034ea:	4620      	mov	r0, r4
 80034ec:	bd70      	pop	{r4, r5, r6, pc}
 80034ee:	1cc4      	adds	r4, r0, #3
 80034f0:	f024 0403 	bic.w	r4, r4, #3
 80034f4:	42a0      	cmp	r0, r4
 80034f6:	d0f8      	beq.n	80034ea <sbrk_aligned+0x22>
 80034f8:	1a21      	subs	r1, r4, r0
 80034fa:	4628      	mov	r0, r5
 80034fc:	f000 f9c8 	bl	8003890 <_sbrk_r>
 8003500:	3001      	adds	r0, #1
 8003502:	d1f2      	bne.n	80034ea <sbrk_aligned+0x22>
 8003504:	e7ef      	b.n	80034e6 <sbrk_aligned+0x1e>
 8003506:	bf00      	nop
 8003508:	200002cc 	.word	0x200002cc

0800350c <_malloc_r>:
 800350c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003510:	1ccd      	adds	r5, r1, #3
 8003512:	f025 0503 	bic.w	r5, r5, #3
 8003516:	3508      	adds	r5, #8
 8003518:	2d0c      	cmp	r5, #12
 800351a:	bf38      	it	cc
 800351c:	250c      	movcc	r5, #12
 800351e:	2d00      	cmp	r5, #0
 8003520:	4606      	mov	r6, r0
 8003522:	db01      	blt.n	8003528 <_malloc_r+0x1c>
 8003524:	42a9      	cmp	r1, r5
 8003526:	d904      	bls.n	8003532 <_malloc_r+0x26>
 8003528:	230c      	movs	r3, #12
 800352a:	6033      	str	r3, [r6, #0]
 800352c:	2000      	movs	r0, #0
 800352e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003532:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003608 <_malloc_r+0xfc>
 8003536:	f000 f915 	bl	8003764 <__malloc_lock>
 800353a:	f8d8 3000 	ldr.w	r3, [r8]
 800353e:	461c      	mov	r4, r3
 8003540:	bb44      	cbnz	r4, 8003594 <_malloc_r+0x88>
 8003542:	4629      	mov	r1, r5
 8003544:	4630      	mov	r0, r6
 8003546:	f7ff ffbf 	bl	80034c8 <sbrk_aligned>
 800354a:	1c43      	adds	r3, r0, #1
 800354c:	4604      	mov	r4, r0
 800354e:	d158      	bne.n	8003602 <_malloc_r+0xf6>
 8003550:	f8d8 4000 	ldr.w	r4, [r8]
 8003554:	4627      	mov	r7, r4
 8003556:	2f00      	cmp	r7, #0
 8003558:	d143      	bne.n	80035e2 <_malloc_r+0xd6>
 800355a:	2c00      	cmp	r4, #0
 800355c:	d04b      	beq.n	80035f6 <_malloc_r+0xea>
 800355e:	6823      	ldr	r3, [r4, #0]
 8003560:	4639      	mov	r1, r7
 8003562:	4630      	mov	r0, r6
 8003564:	eb04 0903 	add.w	r9, r4, r3
 8003568:	f000 f992 	bl	8003890 <_sbrk_r>
 800356c:	4581      	cmp	r9, r0
 800356e:	d142      	bne.n	80035f6 <_malloc_r+0xea>
 8003570:	6821      	ldr	r1, [r4, #0]
 8003572:	1a6d      	subs	r5, r5, r1
 8003574:	4629      	mov	r1, r5
 8003576:	4630      	mov	r0, r6
 8003578:	f7ff ffa6 	bl	80034c8 <sbrk_aligned>
 800357c:	3001      	adds	r0, #1
 800357e:	d03a      	beq.n	80035f6 <_malloc_r+0xea>
 8003580:	6823      	ldr	r3, [r4, #0]
 8003582:	442b      	add	r3, r5
 8003584:	6023      	str	r3, [r4, #0]
 8003586:	f8d8 3000 	ldr.w	r3, [r8]
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	bb62      	cbnz	r2, 80035e8 <_malloc_r+0xdc>
 800358e:	f8c8 7000 	str.w	r7, [r8]
 8003592:	e00f      	b.n	80035b4 <_malloc_r+0xa8>
 8003594:	6822      	ldr	r2, [r4, #0]
 8003596:	1b52      	subs	r2, r2, r5
 8003598:	d420      	bmi.n	80035dc <_malloc_r+0xd0>
 800359a:	2a0b      	cmp	r2, #11
 800359c:	d917      	bls.n	80035ce <_malloc_r+0xc2>
 800359e:	1961      	adds	r1, r4, r5
 80035a0:	42a3      	cmp	r3, r4
 80035a2:	6025      	str	r5, [r4, #0]
 80035a4:	bf18      	it	ne
 80035a6:	6059      	strne	r1, [r3, #4]
 80035a8:	6863      	ldr	r3, [r4, #4]
 80035aa:	bf08      	it	eq
 80035ac:	f8c8 1000 	streq.w	r1, [r8]
 80035b0:	5162      	str	r2, [r4, r5]
 80035b2:	604b      	str	r3, [r1, #4]
 80035b4:	4630      	mov	r0, r6
 80035b6:	f000 f8db 	bl	8003770 <__malloc_unlock>
 80035ba:	f104 000b 	add.w	r0, r4, #11
 80035be:	1d23      	adds	r3, r4, #4
 80035c0:	f020 0007 	bic.w	r0, r0, #7
 80035c4:	1ac2      	subs	r2, r0, r3
 80035c6:	bf1c      	itt	ne
 80035c8:	1a1b      	subne	r3, r3, r0
 80035ca:	50a3      	strne	r3, [r4, r2]
 80035cc:	e7af      	b.n	800352e <_malloc_r+0x22>
 80035ce:	6862      	ldr	r2, [r4, #4]
 80035d0:	42a3      	cmp	r3, r4
 80035d2:	bf0c      	ite	eq
 80035d4:	f8c8 2000 	streq.w	r2, [r8]
 80035d8:	605a      	strne	r2, [r3, #4]
 80035da:	e7eb      	b.n	80035b4 <_malloc_r+0xa8>
 80035dc:	4623      	mov	r3, r4
 80035de:	6864      	ldr	r4, [r4, #4]
 80035e0:	e7ae      	b.n	8003540 <_malloc_r+0x34>
 80035e2:	463c      	mov	r4, r7
 80035e4:	687f      	ldr	r7, [r7, #4]
 80035e6:	e7b6      	b.n	8003556 <_malloc_r+0x4a>
 80035e8:	461a      	mov	r2, r3
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	42a3      	cmp	r3, r4
 80035ee:	d1fb      	bne.n	80035e8 <_malloc_r+0xdc>
 80035f0:	2300      	movs	r3, #0
 80035f2:	6053      	str	r3, [r2, #4]
 80035f4:	e7de      	b.n	80035b4 <_malloc_r+0xa8>
 80035f6:	230c      	movs	r3, #12
 80035f8:	6033      	str	r3, [r6, #0]
 80035fa:	4630      	mov	r0, r6
 80035fc:	f000 f8b8 	bl	8003770 <__malloc_unlock>
 8003600:	e794      	b.n	800352c <_malloc_r+0x20>
 8003602:	6005      	str	r5, [r0, #0]
 8003604:	e7d6      	b.n	80035b4 <_malloc_r+0xa8>
 8003606:	bf00      	nop
 8003608:	200002d0 	.word	0x200002d0

0800360c <__sflush_r>:
 800360c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003614:	0716      	lsls	r6, r2, #28
 8003616:	4605      	mov	r5, r0
 8003618:	460c      	mov	r4, r1
 800361a:	d454      	bmi.n	80036c6 <__sflush_r+0xba>
 800361c:	684b      	ldr	r3, [r1, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	dc02      	bgt.n	8003628 <__sflush_r+0x1c>
 8003622:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003624:	2b00      	cmp	r3, #0
 8003626:	dd48      	ble.n	80036ba <__sflush_r+0xae>
 8003628:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800362a:	2e00      	cmp	r6, #0
 800362c:	d045      	beq.n	80036ba <__sflush_r+0xae>
 800362e:	2300      	movs	r3, #0
 8003630:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003634:	682f      	ldr	r7, [r5, #0]
 8003636:	6a21      	ldr	r1, [r4, #32]
 8003638:	602b      	str	r3, [r5, #0]
 800363a:	d030      	beq.n	800369e <__sflush_r+0x92>
 800363c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800363e:	89a3      	ldrh	r3, [r4, #12]
 8003640:	0759      	lsls	r1, r3, #29
 8003642:	d505      	bpl.n	8003650 <__sflush_r+0x44>
 8003644:	6863      	ldr	r3, [r4, #4]
 8003646:	1ad2      	subs	r2, r2, r3
 8003648:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800364a:	b10b      	cbz	r3, 8003650 <__sflush_r+0x44>
 800364c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800364e:	1ad2      	subs	r2, r2, r3
 8003650:	2300      	movs	r3, #0
 8003652:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003654:	6a21      	ldr	r1, [r4, #32]
 8003656:	4628      	mov	r0, r5
 8003658:	47b0      	blx	r6
 800365a:	1c43      	adds	r3, r0, #1
 800365c:	89a3      	ldrh	r3, [r4, #12]
 800365e:	d106      	bne.n	800366e <__sflush_r+0x62>
 8003660:	6829      	ldr	r1, [r5, #0]
 8003662:	291d      	cmp	r1, #29
 8003664:	d82b      	bhi.n	80036be <__sflush_r+0xb2>
 8003666:	4a2a      	ldr	r2, [pc, #168]	@ (8003710 <__sflush_r+0x104>)
 8003668:	410a      	asrs	r2, r1
 800366a:	07d6      	lsls	r6, r2, #31
 800366c:	d427      	bmi.n	80036be <__sflush_r+0xb2>
 800366e:	2200      	movs	r2, #0
 8003670:	6062      	str	r2, [r4, #4]
 8003672:	04d9      	lsls	r1, r3, #19
 8003674:	6922      	ldr	r2, [r4, #16]
 8003676:	6022      	str	r2, [r4, #0]
 8003678:	d504      	bpl.n	8003684 <__sflush_r+0x78>
 800367a:	1c42      	adds	r2, r0, #1
 800367c:	d101      	bne.n	8003682 <__sflush_r+0x76>
 800367e:	682b      	ldr	r3, [r5, #0]
 8003680:	b903      	cbnz	r3, 8003684 <__sflush_r+0x78>
 8003682:	6560      	str	r0, [r4, #84]	@ 0x54
 8003684:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003686:	602f      	str	r7, [r5, #0]
 8003688:	b1b9      	cbz	r1, 80036ba <__sflush_r+0xae>
 800368a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800368e:	4299      	cmp	r1, r3
 8003690:	d002      	beq.n	8003698 <__sflush_r+0x8c>
 8003692:	4628      	mov	r0, r5
 8003694:	f000 f926 	bl	80038e4 <_free_r>
 8003698:	2300      	movs	r3, #0
 800369a:	6363      	str	r3, [r4, #52]	@ 0x34
 800369c:	e00d      	b.n	80036ba <__sflush_r+0xae>
 800369e:	2301      	movs	r3, #1
 80036a0:	4628      	mov	r0, r5
 80036a2:	47b0      	blx	r6
 80036a4:	4602      	mov	r2, r0
 80036a6:	1c50      	adds	r0, r2, #1
 80036a8:	d1c9      	bne.n	800363e <__sflush_r+0x32>
 80036aa:	682b      	ldr	r3, [r5, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0c6      	beq.n	800363e <__sflush_r+0x32>
 80036b0:	2b1d      	cmp	r3, #29
 80036b2:	d001      	beq.n	80036b8 <__sflush_r+0xac>
 80036b4:	2b16      	cmp	r3, #22
 80036b6:	d11e      	bne.n	80036f6 <__sflush_r+0xea>
 80036b8:	602f      	str	r7, [r5, #0]
 80036ba:	2000      	movs	r0, #0
 80036bc:	e022      	b.n	8003704 <__sflush_r+0xf8>
 80036be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036c2:	b21b      	sxth	r3, r3
 80036c4:	e01b      	b.n	80036fe <__sflush_r+0xf2>
 80036c6:	690f      	ldr	r7, [r1, #16]
 80036c8:	2f00      	cmp	r7, #0
 80036ca:	d0f6      	beq.n	80036ba <__sflush_r+0xae>
 80036cc:	0793      	lsls	r3, r2, #30
 80036ce:	680e      	ldr	r6, [r1, #0]
 80036d0:	bf08      	it	eq
 80036d2:	694b      	ldreq	r3, [r1, #20]
 80036d4:	600f      	str	r7, [r1, #0]
 80036d6:	bf18      	it	ne
 80036d8:	2300      	movne	r3, #0
 80036da:	eba6 0807 	sub.w	r8, r6, r7
 80036de:	608b      	str	r3, [r1, #8]
 80036e0:	f1b8 0f00 	cmp.w	r8, #0
 80036e4:	dde9      	ble.n	80036ba <__sflush_r+0xae>
 80036e6:	6a21      	ldr	r1, [r4, #32]
 80036e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80036ea:	4643      	mov	r3, r8
 80036ec:	463a      	mov	r2, r7
 80036ee:	4628      	mov	r0, r5
 80036f0:	47b0      	blx	r6
 80036f2:	2800      	cmp	r0, #0
 80036f4:	dc08      	bgt.n	8003708 <__sflush_r+0xfc>
 80036f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036fe:	81a3      	strh	r3, [r4, #12]
 8003700:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003708:	4407      	add	r7, r0
 800370a:	eba8 0800 	sub.w	r8, r8, r0
 800370e:	e7e7      	b.n	80036e0 <__sflush_r+0xd4>
 8003710:	dfbffffe 	.word	0xdfbffffe

08003714 <_fflush_r>:
 8003714:	b538      	push	{r3, r4, r5, lr}
 8003716:	690b      	ldr	r3, [r1, #16]
 8003718:	4605      	mov	r5, r0
 800371a:	460c      	mov	r4, r1
 800371c:	b913      	cbnz	r3, 8003724 <_fflush_r+0x10>
 800371e:	2500      	movs	r5, #0
 8003720:	4628      	mov	r0, r5
 8003722:	bd38      	pop	{r3, r4, r5, pc}
 8003724:	b118      	cbz	r0, 800372e <_fflush_r+0x1a>
 8003726:	6a03      	ldr	r3, [r0, #32]
 8003728:	b90b      	cbnz	r3, 800372e <_fflush_r+0x1a>
 800372a:	f7ff fe3b 	bl	80033a4 <__sinit>
 800372e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d0f3      	beq.n	800371e <_fflush_r+0xa>
 8003736:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003738:	07d0      	lsls	r0, r2, #31
 800373a:	d404      	bmi.n	8003746 <_fflush_r+0x32>
 800373c:	0599      	lsls	r1, r3, #22
 800373e:	d402      	bmi.n	8003746 <_fflush_r+0x32>
 8003740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003742:	f7ff fe98 	bl	8003476 <__retarget_lock_acquire_recursive>
 8003746:	4628      	mov	r0, r5
 8003748:	4621      	mov	r1, r4
 800374a:	f7ff ff5f 	bl	800360c <__sflush_r>
 800374e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003750:	07da      	lsls	r2, r3, #31
 8003752:	4605      	mov	r5, r0
 8003754:	d4e4      	bmi.n	8003720 <_fflush_r+0xc>
 8003756:	89a3      	ldrh	r3, [r4, #12]
 8003758:	059b      	lsls	r3, r3, #22
 800375a:	d4e1      	bmi.n	8003720 <_fflush_r+0xc>
 800375c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800375e:	f7ff fe8b 	bl	8003478 <__retarget_lock_release_recursive>
 8003762:	e7dd      	b.n	8003720 <_fflush_r+0xc>

08003764 <__malloc_lock>:
 8003764:	4801      	ldr	r0, [pc, #4]	@ (800376c <__malloc_lock+0x8>)
 8003766:	f7ff be86 	b.w	8003476 <__retarget_lock_acquire_recursive>
 800376a:	bf00      	nop
 800376c:	200002c8 	.word	0x200002c8

08003770 <__malloc_unlock>:
 8003770:	4801      	ldr	r0, [pc, #4]	@ (8003778 <__malloc_unlock+0x8>)
 8003772:	f7ff be81 	b.w	8003478 <__retarget_lock_release_recursive>
 8003776:	bf00      	nop
 8003778:	200002c8 	.word	0x200002c8

0800377c <__sread>:
 800377c:	b510      	push	{r4, lr}
 800377e:	460c      	mov	r4, r1
 8003780:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003784:	f000 f872 	bl	800386c <_read_r>
 8003788:	2800      	cmp	r0, #0
 800378a:	bfab      	itete	ge
 800378c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800378e:	89a3      	ldrhlt	r3, [r4, #12]
 8003790:	181b      	addge	r3, r3, r0
 8003792:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003796:	bfac      	ite	ge
 8003798:	6563      	strge	r3, [r4, #84]	@ 0x54
 800379a:	81a3      	strhlt	r3, [r4, #12]
 800379c:	bd10      	pop	{r4, pc}

0800379e <__swrite>:
 800379e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037a2:	461f      	mov	r7, r3
 80037a4:	898b      	ldrh	r3, [r1, #12]
 80037a6:	05db      	lsls	r3, r3, #23
 80037a8:	4605      	mov	r5, r0
 80037aa:	460c      	mov	r4, r1
 80037ac:	4616      	mov	r6, r2
 80037ae:	d505      	bpl.n	80037bc <__swrite+0x1e>
 80037b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037b4:	2302      	movs	r3, #2
 80037b6:	2200      	movs	r2, #0
 80037b8:	f000 f846 	bl	8003848 <_lseek_r>
 80037bc:	89a3      	ldrh	r3, [r4, #12]
 80037be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037c6:	81a3      	strh	r3, [r4, #12]
 80037c8:	4632      	mov	r2, r6
 80037ca:	463b      	mov	r3, r7
 80037cc:	4628      	mov	r0, r5
 80037ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037d2:	f000 b86d 	b.w	80038b0 <_write_r>

080037d6 <__sseek>:
 80037d6:	b510      	push	{r4, lr}
 80037d8:	460c      	mov	r4, r1
 80037da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037de:	f000 f833 	bl	8003848 <_lseek_r>
 80037e2:	1c43      	adds	r3, r0, #1
 80037e4:	89a3      	ldrh	r3, [r4, #12]
 80037e6:	bf15      	itete	ne
 80037e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80037ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80037ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80037f2:	81a3      	strheq	r3, [r4, #12]
 80037f4:	bf18      	it	ne
 80037f6:	81a3      	strhne	r3, [r4, #12]
 80037f8:	bd10      	pop	{r4, pc}

080037fa <__sclose>:
 80037fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037fe:	f000 b813 	b.w	8003828 <_close_r>
	...

08003804 <fiprintf>:
 8003804:	b40e      	push	{r1, r2, r3}
 8003806:	b503      	push	{r0, r1, lr}
 8003808:	4601      	mov	r1, r0
 800380a:	ab03      	add	r3, sp, #12
 800380c:	4805      	ldr	r0, [pc, #20]	@ (8003824 <fiprintf+0x20>)
 800380e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003812:	6800      	ldr	r0, [r0, #0]
 8003814:	9301      	str	r3, [sp, #4]
 8003816:	f000 f8d9 	bl	80039cc <_vfiprintf_r>
 800381a:	b002      	add	sp, #8
 800381c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003820:	b003      	add	sp, #12
 8003822:	4770      	bx	lr
 8003824:	20000018 	.word	0x20000018

08003828 <_close_r>:
 8003828:	b538      	push	{r3, r4, r5, lr}
 800382a:	4d06      	ldr	r5, [pc, #24]	@ (8003844 <_close_r+0x1c>)
 800382c:	2300      	movs	r3, #0
 800382e:	4604      	mov	r4, r0
 8003830:	4608      	mov	r0, r1
 8003832:	602b      	str	r3, [r5, #0]
 8003834:	f7fd f9c9 	bl	8000bca <_close>
 8003838:	1c43      	adds	r3, r0, #1
 800383a:	d102      	bne.n	8003842 <_close_r+0x1a>
 800383c:	682b      	ldr	r3, [r5, #0]
 800383e:	b103      	cbz	r3, 8003842 <_close_r+0x1a>
 8003840:	6023      	str	r3, [r4, #0]
 8003842:	bd38      	pop	{r3, r4, r5, pc}
 8003844:	200002d4 	.word	0x200002d4

08003848 <_lseek_r>:
 8003848:	b538      	push	{r3, r4, r5, lr}
 800384a:	4d07      	ldr	r5, [pc, #28]	@ (8003868 <_lseek_r+0x20>)
 800384c:	4604      	mov	r4, r0
 800384e:	4608      	mov	r0, r1
 8003850:	4611      	mov	r1, r2
 8003852:	2200      	movs	r2, #0
 8003854:	602a      	str	r2, [r5, #0]
 8003856:	461a      	mov	r2, r3
 8003858:	f7fd f9de 	bl	8000c18 <_lseek>
 800385c:	1c43      	adds	r3, r0, #1
 800385e:	d102      	bne.n	8003866 <_lseek_r+0x1e>
 8003860:	682b      	ldr	r3, [r5, #0]
 8003862:	b103      	cbz	r3, 8003866 <_lseek_r+0x1e>
 8003864:	6023      	str	r3, [r4, #0]
 8003866:	bd38      	pop	{r3, r4, r5, pc}
 8003868:	200002d4 	.word	0x200002d4

0800386c <_read_r>:
 800386c:	b538      	push	{r3, r4, r5, lr}
 800386e:	4d07      	ldr	r5, [pc, #28]	@ (800388c <_read_r+0x20>)
 8003870:	4604      	mov	r4, r0
 8003872:	4608      	mov	r0, r1
 8003874:	4611      	mov	r1, r2
 8003876:	2200      	movs	r2, #0
 8003878:	602a      	str	r2, [r5, #0]
 800387a:	461a      	mov	r2, r3
 800387c:	f7fd f96c 	bl	8000b58 <_read>
 8003880:	1c43      	adds	r3, r0, #1
 8003882:	d102      	bne.n	800388a <_read_r+0x1e>
 8003884:	682b      	ldr	r3, [r5, #0]
 8003886:	b103      	cbz	r3, 800388a <_read_r+0x1e>
 8003888:	6023      	str	r3, [r4, #0]
 800388a:	bd38      	pop	{r3, r4, r5, pc}
 800388c:	200002d4 	.word	0x200002d4

08003890 <_sbrk_r>:
 8003890:	b538      	push	{r3, r4, r5, lr}
 8003892:	4d06      	ldr	r5, [pc, #24]	@ (80038ac <_sbrk_r+0x1c>)
 8003894:	2300      	movs	r3, #0
 8003896:	4604      	mov	r4, r0
 8003898:	4608      	mov	r0, r1
 800389a:	602b      	str	r3, [r5, #0]
 800389c:	f7fd f9ca 	bl	8000c34 <_sbrk>
 80038a0:	1c43      	adds	r3, r0, #1
 80038a2:	d102      	bne.n	80038aa <_sbrk_r+0x1a>
 80038a4:	682b      	ldr	r3, [r5, #0]
 80038a6:	b103      	cbz	r3, 80038aa <_sbrk_r+0x1a>
 80038a8:	6023      	str	r3, [r4, #0]
 80038aa:	bd38      	pop	{r3, r4, r5, pc}
 80038ac:	200002d4 	.word	0x200002d4

080038b0 <_write_r>:
 80038b0:	b538      	push	{r3, r4, r5, lr}
 80038b2:	4d07      	ldr	r5, [pc, #28]	@ (80038d0 <_write_r+0x20>)
 80038b4:	4604      	mov	r4, r0
 80038b6:	4608      	mov	r0, r1
 80038b8:	4611      	mov	r1, r2
 80038ba:	2200      	movs	r2, #0
 80038bc:	602a      	str	r2, [r5, #0]
 80038be:	461a      	mov	r2, r3
 80038c0:	f7fd f967 	bl	8000b92 <_write>
 80038c4:	1c43      	adds	r3, r0, #1
 80038c6:	d102      	bne.n	80038ce <_write_r+0x1e>
 80038c8:	682b      	ldr	r3, [r5, #0]
 80038ca:	b103      	cbz	r3, 80038ce <_write_r+0x1e>
 80038cc:	6023      	str	r3, [r4, #0]
 80038ce:	bd38      	pop	{r3, r4, r5, pc}
 80038d0:	200002d4 	.word	0x200002d4

080038d4 <abort>:
 80038d4:	b508      	push	{r3, lr}
 80038d6:	2006      	movs	r0, #6
 80038d8:	f000 fc5e 	bl	8004198 <raise>
 80038dc:	2001      	movs	r0, #1
 80038de:	f7fd f930 	bl	8000b42 <_exit>
	...

080038e4 <_free_r>:
 80038e4:	b538      	push	{r3, r4, r5, lr}
 80038e6:	4605      	mov	r5, r0
 80038e8:	2900      	cmp	r1, #0
 80038ea:	d041      	beq.n	8003970 <_free_r+0x8c>
 80038ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038f0:	1f0c      	subs	r4, r1, #4
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	bfb8      	it	lt
 80038f6:	18e4      	addlt	r4, r4, r3
 80038f8:	f7ff ff34 	bl	8003764 <__malloc_lock>
 80038fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003974 <_free_r+0x90>)
 80038fe:	6813      	ldr	r3, [r2, #0]
 8003900:	b933      	cbnz	r3, 8003910 <_free_r+0x2c>
 8003902:	6063      	str	r3, [r4, #4]
 8003904:	6014      	str	r4, [r2, #0]
 8003906:	4628      	mov	r0, r5
 8003908:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800390c:	f7ff bf30 	b.w	8003770 <__malloc_unlock>
 8003910:	42a3      	cmp	r3, r4
 8003912:	d908      	bls.n	8003926 <_free_r+0x42>
 8003914:	6820      	ldr	r0, [r4, #0]
 8003916:	1821      	adds	r1, r4, r0
 8003918:	428b      	cmp	r3, r1
 800391a:	bf01      	itttt	eq
 800391c:	6819      	ldreq	r1, [r3, #0]
 800391e:	685b      	ldreq	r3, [r3, #4]
 8003920:	1809      	addeq	r1, r1, r0
 8003922:	6021      	streq	r1, [r4, #0]
 8003924:	e7ed      	b.n	8003902 <_free_r+0x1e>
 8003926:	461a      	mov	r2, r3
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	b10b      	cbz	r3, 8003930 <_free_r+0x4c>
 800392c:	42a3      	cmp	r3, r4
 800392e:	d9fa      	bls.n	8003926 <_free_r+0x42>
 8003930:	6811      	ldr	r1, [r2, #0]
 8003932:	1850      	adds	r0, r2, r1
 8003934:	42a0      	cmp	r0, r4
 8003936:	d10b      	bne.n	8003950 <_free_r+0x6c>
 8003938:	6820      	ldr	r0, [r4, #0]
 800393a:	4401      	add	r1, r0
 800393c:	1850      	adds	r0, r2, r1
 800393e:	4283      	cmp	r3, r0
 8003940:	6011      	str	r1, [r2, #0]
 8003942:	d1e0      	bne.n	8003906 <_free_r+0x22>
 8003944:	6818      	ldr	r0, [r3, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	6053      	str	r3, [r2, #4]
 800394a:	4408      	add	r0, r1
 800394c:	6010      	str	r0, [r2, #0]
 800394e:	e7da      	b.n	8003906 <_free_r+0x22>
 8003950:	d902      	bls.n	8003958 <_free_r+0x74>
 8003952:	230c      	movs	r3, #12
 8003954:	602b      	str	r3, [r5, #0]
 8003956:	e7d6      	b.n	8003906 <_free_r+0x22>
 8003958:	6820      	ldr	r0, [r4, #0]
 800395a:	1821      	adds	r1, r4, r0
 800395c:	428b      	cmp	r3, r1
 800395e:	bf04      	itt	eq
 8003960:	6819      	ldreq	r1, [r3, #0]
 8003962:	685b      	ldreq	r3, [r3, #4]
 8003964:	6063      	str	r3, [r4, #4]
 8003966:	bf04      	itt	eq
 8003968:	1809      	addeq	r1, r1, r0
 800396a:	6021      	streq	r1, [r4, #0]
 800396c:	6054      	str	r4, [r2, #4]
 800396e:	e7ca      	b.n	8003906 <_free_r+0x22>
 8003970:	bd38      	pop	{r3, r4, r5, pc}
 8003972:	bf00      	nop
 8003974:	200002d0 	.word	0x200002d0

08003978 <__sfputc_r>:
 8003978:	6893      	ldr	r3, [r2, #8]
 800397a:	3b01      	subs	r3, #1
 800397c:	2b00      	cmp	r3, #0
 800397e:	b410      	push	{r4}
 8003980:	6093      	str	r3, [r2, #8]
 8003982:	da08      	bge.n	8003996 <__sfputc_r+0x1e>
 8003984:	6994      	ldr	r4, [r2, #24]
 8003986:	42a3      	cmp	r3, r4
 8003988:	db01      	blt.n	800398e <__sfputc_r+0x16>
 800398a:	290a      	cmp	r1, #10
 800398c:	d103      	bne.n	8003996 <__sfputc_r+0x1e>
 800398e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003992:	f000 bac1 	b.w	8003f18 <__swbuf_r>
 8003996:	6813      	ldr	r3, [r2, #0]
 8003998:	1c58      	adds	r0, r3, #1
 800399a:	6010      	str	r0, [r2, #0]
 800399c:	7019      	strb	r1, [r3, #0]
 800399e:	4608      	mov	r0, r1
 80039a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80039a4:	4770      	bx	lr

080039a6 <__sfputs_r>:
 80039a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039a8:	4606      	mov	r6, r0
 80039aa:	460f      	mov	r7, r1
 80039ac:	4614      	mov	r4, r2
 80039ae:	18d5      	adds	r5, r2, r3
 80039b0:	42ac      	cmp	r4, r5
 80039b2:	d101      	bne.n	80039b8 <__sfputs_r+0x12>
 80039b4:	2000      	movs	r0, #0
 80039b6:	e007      	b.n	80039c8 <__sfputs_r+0x22>
 80039b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039bc:	463a      	mov	r2, r7
 80039be:	4630      	mov	r0, r6
 80039c0:	f7ff ffda 	bl	8003978 <__sfputc_r>
 80039c4:	1c43      	adds	r3, r0, #1
 80039c6:	d1f3      	bne.n	80039b0 <__sfputs_r+0xa>
 80039c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080039cc <_vfiprintf_r>:
 80039cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039d0:	460d      	mov	r5, r1
 80039d2:	b09d      	sub	sp, #116	@ 0x74
 80039d4:	4614      	mov	r4, r2
 80039d6:	4698      	mov	r8, r3
 80039d8:	4606      	mov	r6, r0
 80039da:	b118      	cbz	r0, 80039e4 <_vfiprintf_r+0x18>
 80039dc:	6a03      	ldr	r3, [r0, #32]
 80039de:	b90b      	cbnz	r3, 80039e4 <_vfiprintf_r+0x18>
 80039e0:	f7ff fce0 	bl	80033a4 <__sinit>
 80039e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80039e6:	07d9      	lsls	r1, r3, #31
 80039e8:	d405      	bmi.n	80039f6 <_vfiprintf_r+0x2a>
 80039ea:	89ab      	ldrh	r3, [r5, #12]
 80039ec:	059a      	lsls	r2, r3, #22
 80039ee:	d402      	bmi.n	80039f6 <_vfiprintf_r+0x2a>
 80039f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80039f2:	f7ff fd40 	bl	8003476 <__retarget_lock_acquire_recursive>
 80039f6:	89ab      	ldrh	r3, [r5, #12]
 80039f8:	071b      	lsls	r3, r3, #28
 80039fa:	d501      	bpl.n	8003a00 <_vfiprintf_r+0x34>
 80039fc:	692b      	ldr	r3, [r5, #16]
 80039fe:	b99b      	cbnz	r3, 8003a28 <_vfiprintf_r+0x5c>
 8003a00:	4629      	mov	r1, r5
 8003a02:	4630      	mov	r0, r6
 8003a04:	f000 fac6 	bl	8003f94 <__swsetup_r>
 8003a08:	b170      	cbz	r0, 8003a28 <_vfiprintf_r+0x5c>
 8003a0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003a0c:	07dc      	lsls	r4, r3, #31
 8003a0e:	d504      	bpl.n	8003a1a <_vfiprintf_r+0x4e>
 8003a10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a14:	b01d      	add	sp, #116	@ 0x74
 8003a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a1a:	89ab      	ldrh	r3, [r5, #12]
 8003a1c:	0598      	lsls	r0, r3, #22
 8003a1e:	d4f7      	bmi.n	8003a10 <_vfiprintf_r+0x44>
 8003a20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003a22:	f7ff fd29 	bl	8003478 <__retarget_lock_release_recursive>
 8003a26:	e7f3      	b.n	8003a10 <_vfiprintf_r+0x44>
 8003a28:	2300      	movs	r3, #0
 8003a2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a2c:	2320      	movs	r3, #32
 8003a2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003a32:	f8cd 800c 	str.w	r8, [sp, #12]
 8003a36:	2330      	movs	r3, #48	@ 0x30
 8003a38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003be8 <_vfiprintf_r+0x21c>
 8003a3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003a40:	f04f 0901 	mov.w	r9, #1
 8003a44:	4623      	mov	r3, r4
 8003a46:	469a      	mov	sl, r3
 8003a48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a4c:	b10a      	cbz	r2, 8003a52 <_vfiprintf_r+0x86>
 8003a4e:	2a25      	cmp	r2, #37	@ 0x25
 8003a50:	d1f9      	bne.n	8003a46 <_vfiprintf_r+0x7a>
 8003a52:	ebba 0b04 	subs.w	fp, sl, r4
 8003a56:	d00b      	beq.n	8003a70 <_vfiprintf_r+0xa4>
 8003a58:	465b      	mov	r3, fp
 8003a5a:	4622      	mov	r2, r4
 8003a5c:	4629      	mov	r1, r5
 8003a5e:	4630      	mov	r0, r6
 8003a60:	f7ff ffa1 	bl	80039a6 <__sfputs_r>
 8003a64:	3001      	adds	r0, #1
 8003a66:	f000 80a7 	beq.w	8003bb8 <_vfiprintf_r+0x1ec>
 8003a6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003a6c:	445a      	add	r2, fp
 8003a6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003a70:	f89a 3000 	ldrb.w	r3, [sl]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	f000 809f 	beq.w	8003bb8 <_vfiprintf_r+0x1ec>
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a84:	f10a 0a01 	add.w	sl, sl, #1
 8003a88:	9304      	str	r3, [sp, #16]
 8003a8a:	9307      	str	r3, [sp, #28]
 8003a8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003a90:	931a      	str	r3, [sp, #104]	@ 0x68
 8003a92:	4654      	mov	r4, sl
 8003a94:	2205      	movs	r2, #5
 8003a96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a9a:	4853      	ldr	r0, [pc, #332]	@ (8003be8 <_vfiprintf_r+0x21c>)
 8003a9c:	f7fc fbc0 	bl	8000220 <memchr>
 8003aa0:	9a04      	ldr	r2, [sp, #16]
 8003aa2:	b9d8      	cbnz	r0, 8003adc <_vfiprintf_r+0x110>
 8003aa4:	06d1      	lsls	r1, r2, #27
 8003aa6:	bf44      	itt	mi
 8003aa8:	2320      	movmi	r3, #32
 8003aaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003aae:	0713      	lsls	r3, r2, #28
 8003ab0:	bf44      	itt	mi
 8003ab2:	232b      	movmi	r3, #43	@ 0x2b
 8003ab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003ab8:	f89a 3000 	ldrb.w	r3, [sl]
 8003abc:	2b2a      	cmp	r3, #42	@ 0x2a
 8003abe:	d015      	beq.n	8003aec <_vfiprintf_r+0x120>
 8003ac0:	9a07      	ldr	r2, [sp, #28]
 8003ac2:	4654      	mov	r4, sl
 8003ac4:	2000      	movs	r0, #0
 8003ac6:	f04f 0c0a 	mov.w	ip, #10
 8003aca:	4621      	mov	r1, r4
 8003acc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ad0:	3b30      	subs	r3, #48	@ 0x30
 8003ad2:	2b09      	cmp	r3, #9
 8003ad4:	d94b      	bls.n	8003b6e <_vfiprintf_r+0x1a2>
 8003ad6:	b1b0      	cbz	r0, 8003b06 <_vfiprintf_r+0x13a>
 8003ad8:	9207      	str	r2, [sp, #28]
 8003ada:	e014      	b.n	8003b06 <_vfiprintf_r+0x13a>
 8003adc:	eba0 0308 	sub.w	r3, r0, r8
 8003ae0:	fa09 f303 	lsl.w	r3, r9, r3
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	9304      	str	r3, [sp, #16]
 8003ae8:	46a2      	mov	sl, r4
 8003aea:	e7d2      	b.n	8003a92 <_vfiprintf_r+0xc6>
 8003aec:	9b03      	ldr	r3, [sp, #12]
 8003aee:	1d19      	adds	r1, r3, #4
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	9103      	str	r1, [sp, #12]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	bfbb      	ittet	lt
 8003af8:	425b      	neglt	r3, r3
 8003afa:	f042 0202 	orrlt.w	r2, r2, #2
 8003afe:	9307      	strge	r3, [sp, #28]
 8003b00:	9307      	strlt	r3, [sp, #28]
 8003b02:	bfb8      	it	lt
 8003b04:	9204      	strlt	r2, [sp, #16]
 8003b06:	7823      	ldrb	r3, [r4, #0]
 8003b08:	2b2e      	cmp	r3, #46	@ 0x2e
 8003b0a:	d10a      	bne.n	8003b22 <_vfiprintf_r+0x156>
 8003b0c:	7863      	ldrb	r3, [r4, #1]
 8003b0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b10:	d132      	bne.n	8003b78 <_vfiprintf_r+0x1ac>
 8003b12:	9b03      	ldr	r3, [sp, #12]
 8003b14:	1d1a      	adds	r2, r3, #4
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	9203      	str	r2, [sp, #12]
 8003b1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003b1e:	3402      	adds	r4, #2
 8003b20:	9305      	str	r3, [sp, #20]
 8003b22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003bf8 <_vfiprintf_r+0x22c>
 8003b26:	7821      	ldrb	r1, [r4, #0]
 8003b28:	2203      	movs	r2, #3
 8003b2a:	4650      	mov	r0, sl
 8003b2c:	f7fc fb78 	bl	8000220 <memchr>
 8003b30:	b138      	cbz	r0, 8003b42 <_vfiprintf_r+0x176>
 8003b32:	9b04      	ldr	r3, [sp, #16]
 8003b34:	eba0 000a 	sub.w	r0, r0, sl
 8003b38:	2240      	movs	r2, #64	@ 0x40
 8003b3a:	4082      	lsls	r2, r0
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	3401      	adds	r4, #1
 8003b40:	9304      	str	r3, [sp, #16]
 8003b42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b46:	4829      	ldr	r0, [pc, #164]	@ (8003bec <_vfiprintf_r+0x220>)
 8003b48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003b4c:	2206      	movs	r2, #6
 8003b4e:	f7fc fb67 	bl	8000220 <memchr>
 8003b52:	2800      	cmp	r0, #0
 8003b54:	d03f      	beq.n	8003bd6 <_vfiprintf_r+0x20a>
 8003b56:	4b26      	ldr	r3, [pc, #152]	@ (8003bf0 <_vfiprintf_r+0x224>)
 8003b58:	bb1b      	cbnz	r3, 8003ba2 <_vfiprintf_r+0x1d6>
 8003b5a:	9b03      	ldr	r3, [sp, #12]
 8003b5c:	3307      	adds	r3, #7
 8003b5e:	f023 0307 	bic.w	r3, r3, #7
 8003b62:	3308      	adds	r3, #8
 8003b64:	9303      	str	r3, [sp, #12]
 8003b66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b68:	443b      	add	r3, r7
 8003b6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b6c:	e76a      	b.n	8003a44 <_vfiprintf_r+0x78>
 8003b6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b72:	460c      	mov	r4, r1
 8003b74:	2001      	movs	r0, #1
 8003b76:	e7a8      	b.n	8003aca <_vfiprintf_r+0xfe>
 8003b78:	2300      	movs	r3, #0
 8003b7a:	3401      	adds	r4, #1
 8003b7c:	9305      	str	r3, [sp, #20]
 8003b7e:	4619      	mov	r1, r3
 8003b80:	f04f 0c0a 	mov.w	ip, #10
 8003b84:	4620      	mov	r0, r4
 8003b86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b8a:	3a30      	subs	r2, #48	@ 0x30
 8003b8c:	2a09      	cmp	r2, #9
 8003b8e:	d903      	bls.n	8003b98 <_vfiprintf_r+0x1cc>
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d0c6      	beq.n	8003b22 <_vfiprintf_r+0x156>
 8003b94:	9105      	str	r1, [sp, #20]
 8003b96:	e7c4      	b.n	8003b22 <_vfiprintf_r+0x156>
 8003b98:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b9c:	4604      	mov	r4, r0
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e7f0      	b.n	8003b84 <_vfiprintf_r+0x1b8>
 8003ba2:	ab03      	add	r3, sp, #12
 8003ba4:	9300      	str	r3, [sp, #0]
 8003ba6:	462a      	mov	r2, r5
 8003ba8:	4b12      	ldr	r3, [pc, #72]	@ (8003bf4 <_vfiprintf_r+0x228>)
 8003baa:	a904      	add	r1, sp, #16
 8003bac:	4630      	mov	r0, r6
 8003bae:	f3af 8000 	nop.w
 8003bb2:	4607      	mov	r7, r0
 8003bb4:	1c78      	adds	r0, r7, #1
 8003bb6:	d1d6      	bne.n	8003b66 <_vfiprintf_r+0x19a>
 8003bb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003bba:	07d9      	lsls	r1, r3, #31
 8003bbc:	d405      	bmi.n	8003bca <_vfiprintf_r+0x1fe>
 8003bbe:	89ab      	ldrh	r3, [r5, #12]
 8003bc0:	059a      	lsls	r2, r3, #22
 8003bc2:	d402      	bmi.n	8003bca <_vfiprintf_r+0x1fe>
 8003bc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003bc6:	f7ff fc57 	bl	8003478 <__retarget_lock_release_recursive>
 8003bca:	89ab      	ldrh	r3, [r5, #12]
 8003bcc:	065b      	lsls	r3, r3, #25
 8003bce:	f53f af1f 	bmi.w	8003a10 <_vfiprintf_r+0x44>
 8003bd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003bd4:	e71e      	b.n	8003a14 <_vfiprintf_r+0x48>
 8003bd6:	ab03      	add	r3, sp, #12
 8003bd8:	9300      	str	r3, [sp, #0]
 8003bda:	462a      	mov	r2, r5
 8003bdc:	4b05      	ldr	r3, [pc, #20]	@ (8003bf4 <_vfiprintf_r+0x228>)
 8003bde:	a904      	add	r1, sp, #16
 8003be0:	4630      	mov	r0, r6
 8003be2:	f000 f879 	bl	8003cd8 <_printf_i>
 8003be6:	e7e4      	b.n	8003bb2 <_vfiprintf_r+0x1e6>
 8003be8:	080042d3 	.word	0x080042d3
 8003bec:	080042dd 	.word	0x080042dd
 8003bf0:	00000000 	.word	0x00000000
 8003bf4:	080039a7 	.word	0x080039a7
 8003bf8:	080042d9 	.word	0x080042d9

08003bfc <_printf_common>:
 8003bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c00:	4616      	mov	r6, r2
 8003c02:	4698      	mov	r8, r3
 8003c04:	688a      	ldr	r2, [r1, #8]
 8003c06:	690b      	ldr	r3, [r1, #16]
 8003c08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	bfb8      	it	lt
 8003c10:	4613      	movlt	r3, r2
 8003c12:	6033      	str	r3, [r6, #0]
 8003c14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003c18:	4607      	mov	r7, r0
 8003c1a:	460c      	mov	r4, r1
 8003c1c:	b10a      	cbz	r2, 8003c22 <_printf_common+0x26>
 8003c1e:	3301      	adds	r3, #1
 8003c20:	6033      	str	r3, [r6, #0]
 8003c22:	6823      	ldr	r3, [r4, #0]
 8003c24:	0699      	lsls	r1, r3, #26
 8003c26:	bf42      	ittt	mi
 8003c28:	6833      	ldrmi	r3, [r6, #0]
 8003c2a:	3302      	addmi	r3, #2
 8003c2c:	6033      	strmi	r3, [r6, #0]
 8003c2e:	6825      	ldr	r5, [r4, #0]
 8003c30:	f015 0506 	ands.w	r5, r5, #6
 8003c34:	d106      	bne.n	8003c44 <_printf_common+0x48>
 8003c36:	f104 0a19 	add.w	sl, r4, #25
 8003c3a:	68e3      	ldr	r3, [r4, #12]
 8003c3c:	6832      	ldr	r2, [r6, #0]
 8003c3e:	1a9b      	subs	r3, r3, r2
 8003c40:	42ab      	cmp	r3, r5
 8003c42:	dc26      	bgt.n	8003c92 <_printf_common+0x96>
 8003c44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003c48:	6822      	ldr	r2, [r4, #0]
 8003c4a:	3b00      	subs	r3, #0
 8003c4c:	bf18      	it	ne
 8003c4e:	2301      	movne	r3, #1
 8003c50:	0692      	lsls	r2, r2, #26
 8003c52:	d42b      	bmi.n	8003cac <_printf_common+0xb0>
 8003c54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003c58:	4641      	mov	r1, r8
 8003c5a:	4638      	mov	r0, r7
 8003c5c:	47c8      	blx	r9
 8003c5e:	3001      	adds	r0, #1
 8003c60:	d01e      	beq.n	8003ca0 <_printf_common+0xa4>
 8003c62:	6823      	ldr	r3, [r4, #0]
 8003c64:	6922      	ldr	r2, [r4, #16]
 8003c66:	f003 0306 	and.w	r3, r3, #6
 8003c6a:	2b04      	cmp	r3, #4
 8003c6c:	bf02      	ittt	eq
 8003c6e:	68e5      	ldreq	r5, [r4, #12]
 8003c70:	6833      	ldreq	r3, [r6, #0]
 8003c72:	1aed      	subeq	r5, r5, r3
 8003c74:	68a3      	ldr	r3, [r4, #8]
 8003c76:	bf0c      	ite	eq
 8003c78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c7c:	2500      	movne	r5, #0
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	bfc4      	itt	gt
 8003c82:	1a9b      	subgt	r3, r3, r2
 8003c84:	18ed      	addgt	r5, r5, r3
 8003c86:	2600      	movs	r6, #0
 8003c88:	341a      	adds	r4, #26
 8003c8a:	42b5      	cmp	r5, r6
 8003c8c:	d11a      	bne.n	8003cc4 <_printf_common+0xc8>
 8003c8e:	2000      	movs	r0, #0
 8003c90:	e008      	b.n	8003ca4 <_printf_common+0xa8>
 8003c92:	2301      	movs	r3, #1
 8003c94:	4652      	mov	r2, sl
 8003c96:	4641      	mov	r1, r8
 8003c98:	4638      	mov	r0, r7
 8003c9a:	47c8      	blx	r9
 8003c9c:	3001      	adds	r0, #1
 8003c9e:	d103      	bne.n	8003ca8 <_printf_common+0xac>
 8003ca0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ca8:	3501      	adds	r5, #1
 8003caa:	e7c6      	b.n	8003c3a <_printf_common+0x3e>
 8003cac:	18e1      	adds	r1, r4, r3
 8003cae:	1c5a      	adds	r2, r3, #1
 8003cb0:	2030      	movs	r0, #48	@ 0x30
 8003cb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003cb6:	4422      	add	r2, r4
 8003cb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003cbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003cc0:	3302      	adds	r3, #2
 8003cc2:	e7c7      	b.n	8003c54 <_printf_common+0x58>
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	4622      	mov	r2, r4
 8003cc8:	4641      	mov	r1, r8
 8003cca:	4638      	mov	r0, r7
 8003ccc:	47c8      	blx	r9
 8003cce:	3001      	adds	r0, #1
 8003cd0:	d0e6      	beq.n	8003ca0 <_printf_common+0xa4>
 8003cd2:	3601      	adds	r6, #1
 8003cd4:	e7d9      	b.n	8003c8a <_printf_common+0x8e>
	...

08003cd8 <_printf_i>:
 8003cd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003cdc:	7e0f      	ldrb	r7, [r1, #24]
 8003cde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003ce0:	2f78      	cmp	r7, #120	@ 0x78
 8003ce2:	4691      	mov	r9, r2
 8003ce4:	4680      	mov	r8, r0
 8003ce6:	460c      	mov	r4, r1
 8003ce8:	469a      	mov	sl, r3
 8003cea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003cee:	d807      	bhi.n	8003d00 <_printf_i+0x28>
 8003cf0:	2f62      	cmp	r7, #98	@ 0x62
 8003cf2:	d80a      	bhi.n	8003d0a <_printf_i+0x32>
 8003cf4:	2f00      	cmp	r7, #0
 8003cf6:	f000 80d2 	beq.w	8003e9e <_printf_i+0x1c6>
 8003cfa:	2f58      	cmp	r7, #88	@ 0x58
 8003cfc:	f000 80b9 	beq.w	8003e72 <_printf_i+0x19a>
 8003d00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003d08:	e03a      	b.n	8003d80 <_printf_i+0xa8>
 8003d0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003d0e:	2b15      	cmp	r3, #21
 8003d10:	d8f6      	bhi.n	8003d00 <_printf_i+0x28>
 8003d12:	a101      	add	r1, pc, #4	@ (adr r1, 8003d18 <_printf_i+0x40>)
 8003d14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d18:	08003d71 	.word	0x08003d71
 8003d1c:	08003d85 	.word	0x08003d85
 8003d20:	08003d01 	.word	0x08003d01
 8003d24:	08003d01 	.word	0x08003d01
 8003d28:	08003d01 	.word	0x08003d01
 8003d2c:	08003d01 	.word	0x08003d01
 8003d30:	08003d85 	.word	0x08003d85
 8003d34:	08003d01 	.word	0x08003d01
 8003d38:	08003d01 	.word	0x08003d01
 8003d3c:	08003d01 	.word	0x08003d01
 8003d40:	08003d01 	.word	0x08003d01
 8003d44:	08003e85 	.word	0x08003e85
 8003d48:	08003daf 	.word	0x08003daf
 8003d4c:	08003e3f 	.word	0x08003e3f
 8003d50:	08003d01 	.word	0x08003d01
 8003d54:	08003d01 	.word	0x08003d01
 8003d58:	08003ea7 	.word	0x08003ea7
 8003d5c:	08003d01 	.word	0x08003d01
 8003d60:	08003daf 	.word	0x08003daf
 8003d64:	08003d01 	.word	0x08003d01
 8003d68:	08003d01 	.word	0x08003d01
 8003d6c:	08003e47 	.word	0x08003e47
 8003d70:	6833      	ldr	r3, [r6, #0]
 8003d72:	1d1a      	adds	r2, r3, #4
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	6032      	str	r2, [r6, #0]
 8003d78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d80:	2301      	movs	r3, #1
 8003d82:	e09d      	b.n	8003ec0 <_printf_i+0x1e8>
 8003d84:	6833      	ldr	r3, [r6, #0]
 8003d86:	6820      	ldr	r0, [r4, #0]
 8003d88:	1d19      	adds	r1, r3, #4
 8003d8a:	6031      	str	r1, [r6, #0]
 8003d8c:	0606      	lsls	r6, r0, #24
 8003d8e:	d501      	bpl.n	8003d94 <_printf_i+0xbc>
 8003d90:	681d      	ldr	r5, [r3, #0]
 8003d92:	e003      	b.n	8003d9c <_printf_i+0xc4>
 8003d94:	0645      	lsls	r5, r0, #25
 8003d96:	d5fb      	bpl.n	8003d90 <_printf_i+0xb8>
 8003d98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003d9c:	2d00      	cmp	r5, #0
 8003d9e:	da03      	bge.n	8003da8 <_printf_i+0xd0>
 8003da0:	232d      	movs	r3, #45	@ 0x2d
 8003da2:	426d      	negs	r5, r5
 8003da4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003da8:	4859      	ldr	r0, [pc, #356]	@ (8003f10 <_printf_i+0x238>)
 8003daa:	230a      	movs	r3, #10
 8003dac:	e011      	b.n	8003dd2 <_printf_i+0xfa>
 8003dae:	6821      	ldr	r1, [r4, #0]
 8003db0:	6833      	ldr	r3, [r6, #0]
 8003db2:	0608      	lsls	r0, r1, #24
 8003db4:	f853 5b04 	ldr.w	r5, [r3], #4
 8003db8:	d402      	bmi.n	8003dc0 <_printf_i+0xe8>
 8003dba:	0649      	lsls	r1, r1, #25
 8003dbc:	bf48      	it	mi
 8003dbe:	b2ad      	uxthmi	r5, r5
 8003dc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8003dc2:	4853      	ldr	r0, [pc, #332]	@ (8003f10 <_printf_i+0x238>)
 8003dc4:	6033      	str	r3, [r6, #0]
 8003dc6:	bf14      	ite	ne
 8003dc8:	230a      	movne	r3, #10
 8003dca:	2308      	moveq	r3, #8
 8003dcc:	2100      	movs	r1, #0
 8003dce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003dd2:	6866      	ldr	r6, [r4, #4]
 8003dd4:	60a6      	str	r6, [r4, #8]
 8003dd6:	2e00      	cmp	r6, #0
 8003dd8:	bfa2      	ittt	ge
 8003dda:	6821      	ldrge	r1, [r4, #0]
 8003ddc:	f021 0104 	bicge.w	r1, r1, #4
 8003de0:	6021      	strge	r1, [r4, #0]
 8003de2:	b90d      	cbnz	r5, 8003de8 <_printf_i+0x110>
 8003de4:	2e00      	cmp	r6, #0
 8003de6:	d04b      	beq.n	8003e80 <_printf_i+0x1a8>
 8003de8:	4616      	mov	r6, r2
 8003dea:	fbb5 f1f3 	udiv	r1, r5, r3
 8003dee:	fb03 5711 	mls	r7, r3, r1, r5
 8003df2:	5dc7      	ldrb	r7, [r0, r7]
 8003df4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003df8:	462f      	mov	r7, r5
 8003dfa:	42bb      	cmp	r3, r7
 8003dfc:	460d      	mov	r5, r1
 8003dfe:	d9f4      	bls.n	8003dea <_printf_i+0x112>
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	d10b      	bne.n	8003e1c <_printf_i+0x144>
 8003e04:	6823      	ldr	r3, [r4, #0]
 8003e06:	07df      	lsls	r7, r3, #31
 8003e08:	d508      	bpl.n	8003e1c <_printf_i+0x144>
 8003e0a:	6923      	ldr	r3, [r4, #16]
 8003e0c:	6861      	ldr	r1, [r4, #4]
 8003e0e:	4299      	cmp	r1, r3
 8003e10:	bfde      	ittt	le
 8003e12:	2330      	movle	r3, #48	@ 0x30
 8003e14:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003e18:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003e1c:	1b92      	subs	r2, r2, r6
 8003e1e:	6122      	str	r2, [r4, #16]
 8003e20:	f8cd a000 	str.w	sl, [sp]
 8003e24:	464b      	mov	r3, r9
 8003e26:	aa03      	add	r2, sp, #12
 8003e28:	4621      	mov	r1, r4
 8003e2a:	4640      	mov	r0, r8
 8003e2c:	f7ff fee6 	bl	8003bfc <_printf_common>
 8003e30:	3001      	adds	r0, #1
 8003e32:	d14a      	bne.n	8003eca <_printf_i+0x1f2>
 8003e34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003e38:	b004      	add	sp, #16
 8003e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e3e:	6823      	ldr	r3, [r4, #0]
 8003e40:	f043 0320 	orr.w	r3, r3, #32
 8003e44:	6023      	str	r3, [r4, #0]
 8003e46:	4833      	ldr	r0, [pc, #204]	@ (8003f14 <_printf_i+0x23c>)
 8003e48:	2778      	movs	r7, #120	@ 0x78
 8003e4a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003e4e:	6823      	ldr	r3, [r4, #0]
 8003e50:	6831      	ldr	r1, [r6, #0]
 8003e52:	061f      	lsls	r7, r3, #24
 8003e54:	f851 5b04 	ldr.w	r5, [r1], #4
 8003e58:	d402      	bmi.n	8003e60 <_printf_i+0x188>
 8003e5a:	065f      	lsls	r7, r3, #25
 8003e5c:	bf48      	it	mi
 8003e5e:	b2ad      	uxthmi	r5, r5
 8003e60:	6031      	str	r1, [r6, #0]
 8003e62:	07d9      	lsls	r1, r3, #31
 8003e64:	bf44      	itt	mi
 8003e66:	f043 0320 	orrmi.w	r3, r3, #32
 8003e6a:	6023      	strmi	r3, [r4, #0]
 8003e6c:	b11d      	cbz	r5, 8003e76 <_printf_i+0x19e>
 8003e6e:	2310      	movs	r3, #16
 8003e70:	e7ac      	b.n	8003dcc <_printf_i+0xf4>
 8003e72:	4827      	ldr	r0, [pc, #156]	@ (8003f10 <_printf_i+0x238>)
 8003e74:	e7e9      	b.n	8003e4a <_printf_i+0x172>
 8003e76:	6823      	ldr	r3, [r4, #0]
 8003e78:	f023 0320 	bic.w	r3, r3, #32
 8003e7c:	6023      	str	r3, [r4, #0]
 8003e7e:	e7f6      	b.n	8003e6e <_printf_i+0x196>
 8003e80:	4616      	mov	r6, r2
 8003e82:	e7bd      	b.n	8003e00 <_printf_i+0x128>
 8003e84:	6833      	ldr	r3, [r6, #0]
 8003e86:	6825      	ldr	r5, [r4, #0]
 8003e88:	6961      	ldr	r1, [r4, #20]
 8003e8a:	1d18      	adds	r0, r3, #4
 8003e8c:	6030      	str	r0, [r6, #0]
 8003e8e:	062e      	lsls	r6, r5, #24
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	d501      	bpl.n	8003e98 <_printf_i+0x1c0>
 8003e94:	6019      	str	r1, [r3, #0]
 8003e96:	e002      	b.n	8003e9e <_printf_i+0x1c6>
 8003e98:	0668      	lsls	r0, r5, #25
 8003e9a:	d5fb      	bpl.n	8003e94 <_printf_i+0x1bc>
 8003e9c:	8019      	strh	r1, [r3, #0]
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	6123      	str	r3, [r4, #16]
 8003ea2:	4616      	mov	r6, r2
 8003ea4:	e7bc      	b.n	8003e20 <_printf_i+0x148>
 8003ea6:	6833      	ldr	r3, [r6, #0]
 8003ea8:	1d1a      	adds	r2, r3, #4
 8003eaa:	6032      	str	r2, [r6, #0]
 8003eac:	681e      	ldr	r6, [r3, #0]
 8003eae:	6862      	ldr	r2, [r4, #4]
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	4630      	mov	r0, r6
 8003eb4:	f7fc f9b4 	bl	8000220 <memchr>
 8003eb8:	b108      	cbz	r0, 8003ebe <_printf_i+0x1e6>
 8003eba:	1b80      	subs	r0, r0, r6
 8003ebc:	6060      	str	r0, [r4, #4]
 8003ebe:	6863      	ldr	r3, [r4, #4]
 8003ec0:	6123      	str	r3, [r4, #16]
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ec8:	e7aa      	b.n	8003e20 <_printf_i+0x148>
 8003eca:	6923      	ldr	r3, [r4, #16]
 8003ecc:	4632      	mov	r2, r6
 8003ece:	4649      	mov	r1, r9
 8003ed0:	4640      	mov	r0, r8
 8003ed2:	47d0      	blx	sl
 8003ed4:	3001      	adds	r0, #1
 8003ed6:	d0ad      	beq.n	8003e34 <_printf_i+0x15c>
 8003ed8:	6823      	ldr	r3, [r4, #0]
 8003eda:	079b      	lsls	r3, r3, #30
 8003edc:	d413      	bmi.n	8003f06 <_printf_i+0x22e>
 8003ede:	68e0      	ldr	r0, [r4, #12]
 8003ee0:	9b03      	ldr	r3, [sp, #12]
 8003ee2:	4298      	cmp	r0, r3
 8003ee4:	bfb8      	it	lt
 8003ee6:	4618      	movlt	r0, r3
 8003ee8:	e7a6      	b.n	8003e38 <_printf_i+0x160>
 8003eea:	2301      	movs	r3, #1
 8003eec:	4632      	mov	r2, r6
 8003eee:	4649      	mov	r1, r9
 8003ef0:	4640      	mov	r0, r8
 8003ef2:	47d0      	blx	sl
 8003ef4:	3001      	adds	r0, #1
 8003ef6:	d09d      	beq.n	8003e34 <_printf_i+0x15c>
 8003ef8:	3501      	adds	r5, #1
 8003efa:	68e3      	ldr	r3, [r4, #12]
 8003efc:	9903      	ldr	r1, [sp, #12]
 8003efe:	1a5b      	subs	r3, r3, r1
 8003f00:	42ab      	cmp	r3, r5
 8003f02:	dcf2      	bgt.n	8003eea <_printf_i+0x212>
 8003f04:	e7eb      	b.n	8003ede <_printf_i+0x206>
 8003f06:	2500      	movs	r5, #0
 8003f08:	f104 0619 	add.w	r6, r4, #25
 8003f0c:	e7f5      	b.n	8003efa <_printf_i+0x222>
 8003f0e:	bf00      	nop
 8003f10:	080042e4 	.word	0x080042e4
 8003f14:	080042f5 	.word	0x080042f5

08003f18 <__swbuf_r>:
 8003f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f1a:	460e      	mov	r6, r1
 8003f1c:	4614      	mov	r4, r2
 8003f1e:	4605      	mov	r5, r0
 8003f20:	b118      	cbz	r0, 8003f2a <__swbuf_r+0x12>
 8003f22:	6a03      	ldr	r3, [r0, #32]
 8003f24:	b90b      	cbnz	r3, 8003f2a <__swbuf_r+0x12>
 8003f26:	f7ff fa3d 	bl	80033a4 <__sinit>
 8003f2a:	69a3      	ldr	r3, [r4, #24]
 8003f2c:	60a3      	str	r3, [r4, #8]
 8003f2e:	89a3      	ldrh	r3, [r4, #12]
 8003f30:	071a      	lsls	r2, r3, #28
 8003f32:	d501      	bpl.n	8003f38 <__swbuf_r+0x20>
 8003f34:	6923      	ldr	r3, [r4, #16]
 8003f36:	b943      	cbnz	r3, 8003f4a <__swbuf_r+0x32>
 8003f38:	4621      	mov	r1, r4
 8003f3a:	4628      	mov	r0, r5
 8003f3c:	f000 f82a 	bl	8003f94 <__swsetup_r>
 8003f40:	b118      	cbz	r0, 8003f4a <__swbuf_r+0x32>
 8003f42:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003f46:	4638      	mov	r0, r7
 8003f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f4a:	6823      	ldr	r3, [r4, #0]
 8003f4c:	6922      	ldr	r2, [r4, #16]
 8003f4e:	1a98      	subs	r0, r3, r2
 8003f50:	6963      	ldr	r3, [r4, #20]
 8003f52:	b2f6      	uxtb	r6, r6
 8003f54:	4283      	cmp	r3, r0
 8003f56:	4637      	mov	r7, r6
 8003f58:	dc05      	bgt.n	8003f66 <__swbuf_r+0x4e>
 8003f5a:	4621      	mov	r1, r4
 8003f5c:	4628      	mov	r0, r5
 8003f5e:	f7ff fbd9 	bl	8003714 <_fflush_r>
 8003f62:	2800      	cmp	r0, #0
 8003f64:	d1ed      	bne.n	8003f42 <__swbuf_r+0x2a>
 8003f66:	68a3      	ldr	r3, [r4, #8]
 8003f68:	3b01      	subs	r3, #1
 8003f6a:	60a3      	str	r3, [r4, #8]
 8003f6c:	6823      	ldr	r3, [r4, #0]
 8003f6e:	1c5a      	adds	r2, r3, #1
 8003f70:	6022      	str	r2, [r4, #0]
 8003f72:	701e      	strb	r6, [r3, #0]
 8003f74:	6962      	ldr	r2, [r4, #20]
 8003f76:	1c43      	adds	r3, r0, #1
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d004      	beq.n	8003f86 <__swbuf_r+0x6e>
 8003f7c:	89a3      	ldrh	r3, [r4, #12]
 8003f7e:	07db      	lsls	r3, r3, #31
 8003f80:	d5e1      	bpl.n	8003f46 <__swbuf_r+0x2e>
 8003f82:	2e0a      	cmp	r6, #10
 8003f84:	d1df      	bne.n	8003f46 <__swbuf_r+0x2e>
 8003f86:	4621      	mov	r1, r4
 8003f88:	4628      	mov	r0, r5
 8003f8a:	f7ff fbc3 	bl	8003714 <_fflush_r>
 8003f8e:	2800      	cmp	r0, #0
 8003f90:	d0d9      	beq.n	8003f46 <__swbuf_r+0x2e>
 8003f92:	e7d6      	b.n	8003f42 <__swbuf_r+0x2a>

08003f94 <__swsetup_r>:
 8003f94:	b538      	push	{r3, r4, r5, lr}
 8003f96:	4b29      	ldr	r3, [pc, #164]	@ (800403c <__swsetup_r+0xa8>)
 8003f98:	4605      	mov	r5, r0
 8003f9a:	6818      	ldr	r0, [r3, #0]
 8003f9c:	460c      	mov	r4, r1
 8003f9e:	b118      	cbz	r0, 8003fa8 <__swsetup_r+0x14>
 8003fa0:	6a03      	ldr	r3, [r0, #32]
 8003fa2:	b90b      	cbnz	r3, 8003fa8 <__swsetup_r+0x14>
 8003fa4:	f7ff f9fe 	bl	80033a4 <__sinit>
 8003fa8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fac:	0719      	lsls	r1, r3, #28
 8003fae:	d422      	bmi.n	8003ff6 <__swsetup_r+0x62>
 8003fb0:	06da      	lsls	r2, r3, #27
 8003fb2:	d407      	bmi.n	8003fc4 <__swsetup_r+0x30>
 8003fb4:	2209      	movs	r2, #9
 8003fb6:	602a      	str	r2, [r5, #0]
 8003fb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fbc:	81a3      	strh	r3, [r4, #12]
 8003fbe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003fc2:	e033      	b.n	800402c <__swsetup_r+0x98>
 8003fc4:	0758      	lsls	r0, r3, #29
 8003fc6:	d512      	bpl.n	8003fee <__swsetup_r+0x5a>
 8003fc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003fca:	b141      	cbz	r1, 8003fde <__swsetup_r+0x4a>
 8003fcc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003fd0:	4299      	cmp	r1, r3
 8003fd2:	d002      	beq.n	8003fda <__swsetup_r+0x46>
 8003fd4:	4628      	mov	r0, r5
 8003fd6:	f7ff fc85 	bl	80038e4 <_free_r>
 8003fda:	2300      	movs	r3, #0
 8003fdc:	6363      	str	r3, [r4, #52]	@ 0x34
 8003fde:	89a3      	ldrh	r3, [r4, #12]
 8003fe0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003fe4:	81a3      	strh	r3, [r4, #12]
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	6063      	str	r3, [r4, #4]
 8003fea:	6923      	ldr	r3, [r4, #16]
 8003fec:	6023      	str	r3, [r4, #0]
 8003fee:	89a3      	ldrh	r3, [r4, #12]
 8003ff0:	f043 0308 	orr.w	r3, r3, #8
 8003ff4:	81a3      	strh	r3, [r4, #12]
 8003ff6:	6923      	ldr	r3, [r4, #16]
 8003ff8:	b94b      	cbnz	r3, 800400e <__swsetup_r+0x7a>
 8003ffa:	89a3      	ldrh	r3, [r4, #12]
 8003ffc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004000:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004004:	d003      	beq.n	800400e <__swsetup_r+0x7a>
 8004006:	4621      	mov	r1, r4
 8004008:	4628      	mov	r0, r5
 800400a:	f000 f83f 	bl	800408c <__smakebuf_r>
 800400e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004012:	f013 0201 	ands.w	r2, r3, #1
 8004016:	d00a      	beq.n	800402e <__swsetup_r+0x9a>
 8004018:	2200      	movs	r2, #0
 800401a:	60a2      	str	r2, [r4, #8]
 800401c:	6962      	ldr	r2, [r4, #20]
 800401e:	4252      	negs	r2, r2
 8004020:	61a2      	str	r2, [r4, #24]
 8004022:	6922      	ldr	r2, [r4, #16]
 8004024:	b942      	cbnz	r2, 8004038 <__swsetup_r+0xa4>
 8004026:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800402a:	d1c5      	bne.n	8003fb8 <__swsetup_r+0x24>
 800402c:	bd38      	pop	{r3, r4, r5, pc}
 800402e:	0799      	lsls	r1, r3, #30
 8004030:	bf58      	it	pl
 8004032:	6962      	ldrpl	r2, [r4, #20]
 8004034:	60a2      	str	r2, [r4, #8]
 8004036:	e7f4      	b.n	8004022 <__swsetup_r+0x8e>
 8004038:	2000      	movs	r0, #0
 800403a:	e7f7      	b.n	800402c <__swsetup_r+0x98>
 800403c:	20000018 	.word	0x20000018

08004040 <__swhatbuf_r>:
 8004040:	b570      	push	{r4, r5, r6, lr}
 8004042:	460c      	mov	r4, r1
 8004044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004048:	2900      	cmp	r1, #0
 800404a:	b096      	sub	sp, #88	@ 0x58
 800404c:	4615      	mov	r5, r2
 800404e:	461e      	mov	r6, r3
 8004050:	da0d      	bge.n	800406e <__swhatbuf_r+0x2e>
 8004052:	89a3      	ldrh	r3, [r4, #12]
 8004054:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004058:	f04f 0100 	mov.w	r1, #0
 800405c:	bf14      	ite	ne
 800405e:	2340      	movne	r3, #64	@ 0x40
 8004060:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004064:	2000      	movs	r0, #0
 8004066:	6031      	str	r1, [r6, #0]
 8004068:	602b      	str	r3, [r5, #0]
 800406a:	b016      	add	sp, #88	@ 0x58
 800406c:	bd70      	pop	{r4, r5, r6, pc}
 800406e:	466a      	mov	r2, sp
 8004070:	f000 f848 	bl	8004104 <_fstat_r>
 8004074:	2800      	cmp	r0, #0
 8004076:	dbec      	blt.n	8004052 <__swhatbuf_r+0x12>
 8004078:	9901      	ldr	r1, [sp, #4]
 800407a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800407e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004082:	4259      	negs	r1, r3
 8004084:	4159      	adcs	r1, r3
 8004086:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800408a:	e7eb      	b.n	8004064 <__swhatbuf_r+0x24>

0800408c <__smakebuf_r>:
 800408c:	898b      	ldrh	r3, [r1, #12]
 800408e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004090:	079d      	lsls	r5, r3, #30
 8004092:	4606      	mov	r6, r0
 8004094:	460c      	mov	r4, r1
 8004096:	d507      	bpl.n	80040a8 <__smakebuf_r+0x1c>
 8004098:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800409c:	6023      	str	r3, [r4, #0]
 800409e:	6123      	str	r3, [r4, #16]
 80040a0:	2301      	movs	r3, #1
 80040a2:	6163      	str	r3, [r4, #20]
 80040a4:	b003      	add	sp, #12
 80040a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040a8:	ab01      	add	r3, sp, #4
 80040aa:	466a      	mov	r2, sp
 80040ac:	f7ff ffc8 	bl	8004040 <__swhatbuf_r>
 80040b0:	9f00      	ldr	r7, [sp, #0]
 80040b2:	4605      	mov	r5, r0
 80040b4:	4639      	mov	r1, r7
 80040b6:	4630      	mov	r0, r6
 80040b8:	f7ff fa28 	bl	800350c <_malloc_r>
 80040bc:	b948      	cbnz	r0, 80040d2 <__smakebuf_r+0x46>
 80040be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040c2:	059a      	lsls	r2, r3, #22
 80040c4:	d4ee      	bmi.n	80040a4 <__smakebuf_r+0x18>
 80040c6:	f023 0303 	bic.w	r3, r3, #3
 80040ca:	f043 0302 	orr.w	r3, r3, #2
 80040ce:	81a3      	strh	r3, [r4, #12]
 80040d0:	e7e2      	b.n	8004098 <__smakebuf_r+0xc>
 80040d2:	89a3      	ldrh	r3, [r4, #12]
 80040d4:	6020      	str	r0, [r4, #0]
 80040d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040da:	81a3      	strh	r3, [r4, #12]
 80040dc:	9b01      	ldr	r3, [sp, #4]
 80040de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80040e2:	b15b      	cbz	r3, 80040fc <__smakebuf_r+0x70>
 80040e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040e8:	4630      	mov	r0, r6
 80040ea:	f000 f81d 	bl	8004128 <_isatty_r>
 80040ee:	b128      	cbz	r0, 80040fc <__smakebuf_r+0x70>
 80040f0:	89a3      	ldrh	r3, [r4, #12]
 80040f2:	f023 0303 	bic.w	r3, r3, #3
 80040f6:	f043 0301 	orr.w	r3, r3, #1
 80040fa:	81a3      	strh	r3, [r4, #12]
 80040fc:	89a3      	ldrh	r3, [r4, #12]
 80040fe:	431d      	orrs	r5, r3
 8004100:	81a5      	strh	r5, [r4, #12]
 8004102:	e7cf      	b.n	80040a4 <__smakebuf_r+0x18>

08004104 <_fstat_r>:
 8004104:	b538      	push	{r3, r4, r5, lr}
 8004106:	4d07      	ldr	r5, [pc, #28]	@ (8004124 <_fstat_r+0x20>)
 8004108:	2300      	movs	r3, #0
 800410a:	4604      	mov	r4, r0
 800410c:	4608      	mov	r0, r1
 800410e:	4611      	mov	r1, r2
 8004110:	602b      	str	r3, [r5, #0]
 8004112:	f7fc fd66 	bl	8000be2 <_fstat>
 8004116:	1c43      	adds	r3, r0, #1
 8004118:	d102      	bne.n	8004120 <_fstat_r+0x1c>
 800411a:	682b      	ldr	r3, [r5, #0]
 800411c:	b103      	cbz	r3, 8004120 <_fstat_r+0x1c>
 800411e:	6023      	str	r3, [r4, #0]
 8004120:	bd38      	pop	{r3, r4, r5, pc}
 8004122:	bf00      	nop
 8004124:	200002d4 	.word	0x200002d4

08004128 <_isatty_r>:
 8004128:	b538      	push	{r3, r4, r5, lr}
 800412a:	4d06      	ldr	r5, [pc, #24]	@ (8004144 <_isatty_r+0x1c>)
 800412c:	2300      	movs	r3, #0
 800412e:	4604      	mov	r4, r0
 8004130:	4608      	mov	r0, r1
 8004132:	602b      	str	r3, [r5, #0]
 8004134:	f7fc fd65 	bl	8000c02 <_isatty>
 8004138:	1c43      	adds	r3, r0, #1
 800413a:	d102      	bne.n	8004142 <_isatty_r+0x1a>
 800413c:	682b      	ldr	r3, [r5, #0]
 800413e:	b103      	cbz	r3, 8004142 <_isatty_r+0x1a>
 8004140:	6023      	str	r3, [r4, #0]
 8004142:	bd38      	pop	{r3, r4, r5, pc}
 8004144:	200002d4 	.word	0x200002d4

08004148 <_raise_r>:
 8004148:	291f      	cmp	r1, #31
 800414a:	b538      	push	{r3, r4, r5, lr}
 800414c:	4605      	mov	r5, r0
 800414e:	460c      	mov	r4, r1
 8004150:	d904      	bls.n	800415c <_raise_r+0x14>
 8004152:	2316      	movs	r3, #22
 8004154:	6003      	str	r3, [r0, #0]
 8004156:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800415a:	bd38      	pop	{r3, r4, r5, pc}
 800415c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800415e:	b112      	cbz	r2, 8004166 <_raise_r+0x1e>
 8004160:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004164:	b94b      	cbnz	r3, 800417a <_raise_r+0x32>
 8004166:	4628      	mov	r0, r5
 8004168:	f000 f830 	bl	80041cc <_getpid_r>
 800416c:	4622      	mov	r2, r4
 800416e:	4601      	mov	r1, r0
 8004170:	4628      	mov	r0, r5
 8004172:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004176:	f000 b817 	b.w	80041a8 <_kill_r>
 800417a:	2b01      	cmp	r3, #1
 800417c:	d00a      	beq.n	8004194 <_raise_r+0x4c>
 800417e:	1c59      	adds	r1, r3, #1
 8004180:	d103      	bne.n	800418a <_raise_r+0x42>
 8004182:	2316      	movs	r3, #22
 8004184:	6003      	str	r3, [r0, #0]
 8004186:	2001      	movs	r0, #1
 8004188:	e7e7      	b.n	800415a <_raise_r+0x12>
 800418a:	2100      	movs	r1, #0
 800418c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004190:	4620      	mov	r0, r4
 8004192:	4798      	blx	r3
 8004194:	2000      	movs	r0, #0
 8004196:	e7e0      	b.n	800415a <_raise_r+0x12>

08004198 <raise>:
 8004198:	4b02      	ldr	r3, [pc, #8]	@ (80041a4 <raise+0xc>)
 800419a:	4601      	mov	r1, r0
 800419c:	6818      	ldr	r0, [r3, #0]
 800419e:	f7ff bfd3 	b.w	8004148 <_raise_r>
 80041a2:	bf00      	nop
 80041a4:	20000018 	.word	0x20000018

080041a8 <_kill_r>:
 80041a8:	b538      	push	{r3, r4, r5, lr}
 80041aa:	4d07      	ldr	r5, [pc, #28]	@ (80041c8 <_kill_r+0x20>)
 80041ac:	2300      	movs	r3, #0
 80041ae:	4604      	mov	r4, r0
 80041b0:	4608      	mov	r0, r1
 80041b2:	4611      	mov	r1, r2
 80041b4:	602b      	str	r3, [r5, #0]
 80041b6:	f7fc fcb4 	bl	8000b22 <_kill>
 80041ba:	1c43      	adds	r3, r0, #1
 80041bc:	d102      	bne.n	80041c4 <_kill_r+0x1c>
 80041be:	682b      	ldr	r3, [r5, #0]
 80041c0:	b103      	cbz	r3, 80041c4 <_kill_r+0x1c>
 80041c2:	6023      	str	r3, [r4, #0]
 80041c4:	bd38      	pop	{r3, r4, r5, pc}
 80041c6:	bf00      	nop
 80041c8:	200002d4 	.word	0x200002d4

080041cc <_getpid_r>:
 80041cc:	f7fc bca1 	b.w	8000b12 <_getpid>

080041d0 <_init>:
 80041d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041d2:	bf00      	nop
 80041d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041d6:	bc08      	pop	{r3}
 80041d8:	469e      	mov	lr, r3
 80041da:	4770      	bx	lr

080041dc <_fini>:
 80041dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041de:	bf00      	nop
 80041e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041e2:	bc08      	pop	{r3}
 80041e4:	469e      	mov	lr, r3
 80041e6:	4770      	bx	lr
