
---------- Begin Simulation Statistics ----------
final_tick                                 6484472500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     33                       # Simulator instruction rate (inst/s)
host_mem_usage                                5639332                       # Number of bytes of host memory used
host_op_rate                                       34                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5535.24                       # Real time elapsed on the host
host_tick_rate                                1168567                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      181264                       # Number of instructions simulated
sim_ops                                        185989                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006468                       # Number of seconds simulated
sim_ticks                                  6468300000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.776649                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26544                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                29241                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 44                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               908                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             28097                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                251                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             453                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              202                       # Number of indirect misses.
system.cpu.branchPred.lookups                   31038                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     845                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          144                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      175516                       # Number of instructions committed
system.cpu.committedOps                        179594                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.528561                       # CPI: cycles per instruction
system.cpu.discardedOps                          2490                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              94090                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             10338                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            53380                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          212476                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283402                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       44                       # number of quiesce instructions executed
system.cpu.numCycles                           619319                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        44                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  116005     64.59%     64.59% # Class of committed instruction
system.cpu.op_class_0::IntMult                    116      0.06%     64.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                   8962      4.99%     69.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 54511     30.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   179594                       # Class of committed instruction
system.cpu.quiesceCycles                      9729961                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          406843                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           70                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         48500                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               12618                       # Transaction distribution
system.membus.trans_dist::ReadResp              12880                       # Transaction distribution
system.membus.trans_dist::WriteReq              12009                       # Transaction distribution
system.membus.trans_dist::WriteResp             12009                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               43                       # Transaction distribution
system.membus.trans_dist::ReadExReq                23                       # Transaction distribution
system.membus.trans_dist::ReadExResp               23                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            20                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        24082                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         24082                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        48216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        49346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        48164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        48164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  98037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1237                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         4821                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1540988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1540988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1561297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             73097                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000315                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017736                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   73074     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               73097                       # Request fanout histogram
system.membus.reqLayer6.occupancy           134995476                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1102875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              473187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              214625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             838355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           82672965                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1216000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     10131874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2532968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12664842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2532968                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     10131874                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12664842                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12664842                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12664842                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     25329685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        36864                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        36864                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        39379                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        39379                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          266                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          866                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        73730                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        90114                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       152486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          418                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1237                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1179652                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1441796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      2426961                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          228114625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    193326118                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    150739000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10131874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7598905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10131874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27862653                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10131874                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7598905                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17730779                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10131874                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17730779                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     17730779                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45593433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7598905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17730779                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       25329685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7598905                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2612742                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10211648                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7598905                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     25329685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2612742                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      35541332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        12562                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        12562                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        11520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        11520                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        28674                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        48164                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       917508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      1540988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        31443                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        31443    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        31443                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     84004500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     74319000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12506016                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3011816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1852376668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     40527496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40527496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1933431659                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50659370                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     50716881                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    101376250                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1903036037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     91244376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40527496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2034807909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       983044                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1441796                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       786436                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1441796                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       245761                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       260097                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        24577                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       188417                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    151978727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     60791243                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     10131874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    222901844                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    101318739                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    121583105                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    222901844                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    253297466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    182374349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     10131874                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    445803689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          242                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          262                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2394447                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       197888                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2592335                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2394447                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2394447                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2394447                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       197888                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2592335                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       524292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             805180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          737664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         8193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11526                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     40585007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     81055610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2612742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            227571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             124480930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          59366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     40527496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     60791243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10131874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2532968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            114042948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          59366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     81112503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    141846853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10131874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2532968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2612742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           227571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            238523878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     14320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        23.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003175862250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          103                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          103                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25819                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12133                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11526                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12585                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11526                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              704                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    399825935                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   62835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               729709685                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31815.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58065.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11711                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10724                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12583                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11526                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     28                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.653659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.048266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.503647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           39      2.38%      2.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           26      1.59%      3.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35      2.13%      6.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      1.77%      7.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      2.07%      9.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      2.38%     12.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      1.04%     13.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      1.71%     15.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1393     84.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1640                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     123.097087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    437.499659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             94     91.26%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.97%     92.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      3.88%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.97%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            3      2.91%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           103                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     111.757282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.283210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    240.461748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             73     70.87%     70.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      8.74%     79.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      4.85%     84.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.97%     85.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.94%     87.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.94%     89.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.91%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.97%     93.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.97%     94.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.97%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            5      4.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           103                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 804288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  736704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  805180                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               737664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       124.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    124.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6468218625                       # Total gap between requests
system.mem_ctrls.avgGap                     268268.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       523264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 40579441.275141850114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 80896680.735278204083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2612742.142448557075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 227571.386608537025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59366.448680487920                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 40527495.632546417415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 60791243.448819629848                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10131873.908136604354                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2384552.355332931504                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         8193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           23                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            6                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    234110080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    478580360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     15823850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1195395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    799514375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27079342750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  63263940000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  10227460625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     63049625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57044.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58413.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59712.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51973.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 133252395.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6611167.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  10296865.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9987754.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    246287.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5827826375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    349860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    291030125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  88                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            44                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     138210045.454545                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    384187656.475627                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1250000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545284500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              44                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       403230500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6081242000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        89386                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            89386                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        89386                       # number of overall hits
system.cpu.icache.overall_hits::total           89386                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          242                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            242                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          242                       # number of overall misses
system.cpu.icache.overall_misses::total           242                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10514375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10514375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10514375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10514375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        89628                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        89628                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        89628                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        89628                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002700                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002700                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002700                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002700                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43447.830579                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43447.830579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43447.830579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43447.830579                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          242                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          242                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          242                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          242                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10131250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10131250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10131250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10131250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002700                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002700                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002700                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002700                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41864.669421                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41864.669421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41864.669421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41864.669421                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        89386                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           89386                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          242                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           242                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10514375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10514375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        89628                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        89628                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002700                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002700                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43447.830579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43447.830579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          242                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          242                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10131250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10131250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002700                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002700                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41864.669421                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41864.669421                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           339.225857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 425                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                43                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.883721                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   339.225857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.662551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.662551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            179498                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           179498                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        15386                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            15386                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        15386                       # number of overall hits
system.cpu.dcache.overall_hits::total           15386                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           52                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             52                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           52                       # number of overall misses
system.cpu.dcache.overall_misses::total            52                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3627875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3627875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3627875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3627875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        15438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15438                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15438                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003368                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003368                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003368                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003368                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69766.826923                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69766.826923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69766.826923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69766.826923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           43                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          545                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          545                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2814000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2814000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1214250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1214250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002785                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002785                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65441.860465                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65441.860465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65441.860465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65441.860465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2227.981651                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2227.981651                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           20                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       901875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       901875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45093.750000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45093.750000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           56                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           56                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       870875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       870875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1214250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1214250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43543.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43543.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21683.035714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21683.035714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2726000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2726000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5848                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5848                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85187.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85187.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           23                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          489                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          489                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1943125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1943125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84483.695652                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84483.695652                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        24082                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        24082                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    252609625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    252609625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10489.561706                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10489.561706                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         3119                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         3119                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        20963                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        20963                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    242809476                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    242809476                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11582.763727                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11582.763727                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           159.501800                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  65                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 6                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.833333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   159.501800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.311527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.311527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.318359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            254451                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           254451                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6484472500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6484578125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     33                       # Simulator instruction rate (inst/s)
host_mem_usage                                5639332                       # Number of bytes of host memory used
host_op_rate                                       34                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5535.38                       # Real time elapsed on the host
host_tick_rate                                1168556                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      181273                       # Number of instructions simulated
sim_ops                                        186004                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006468                       # Number of seconds simulated
sim_ticks                                  6468405625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.770756                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26545                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                29244                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 45                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               910                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             28097                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                251                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             453                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              202                       # Number of indirect misses.
system.cpu.branchPred.lookups                   31043                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     847                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          144                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      175525                       # Number of instructions committed
system.cpu.committedOps                        179609                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.529343                       # CPI: cycles per instruction
system.cpu.discardedOps                          2497                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              94106                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             10338                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            53381                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          212608                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283339                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       44                       # number of quiesce instructions executed
system.cpu.numCycles                           619488                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        44                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  116013     64.59%     64.59% # Class of committed instruction
system.cpu.op_class_0::IntMult                    116      0.06%     64.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                   8968      4.99%     69.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 54511     30.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   179609                       # Class of committed instruction
system.cpu.quiesceCycles                      9729961                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          406880                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           71                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         48504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               12618                       # Transaction distribution
system.membus.trans_dist::ReadResp              12882                       # Transaction distribution
system.membus.trans_dist::WriteReq              12009                       # Transaction distribution
system.membus.trans_dist::WriteResp             12009                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               45                       # Transaction distribution
system.membus.trans_dist::ReadExReq                23                       # Transaction distribution
system.membus.trans_dist::ReadExResp               23                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            20                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        24082                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         24082                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        48216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        49346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        48164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        48164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  98043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1237                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         4821                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1540988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1540988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1561425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             73099                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000315                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017735                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   73076     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               73099                       # Request fanout histogram
system.membus.reqLayer6.occupancy           134995476                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1102875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              479062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              214625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             838355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           82672965                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1226000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     10131708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2532927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12664636                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2532927                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     10131708                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12664636                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12664636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12664636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     25329271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        36864                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        36864                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        39379                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        39379                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          266                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          866                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        73730                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        90114                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       152486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          418                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1237                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1179652                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1441796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      2426961                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          228114625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    193326118                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    150739000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10131708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7598781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10131708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27862198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10131708                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7598781                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17730490                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10131708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17730490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     17730490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45592688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7598781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17730490                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       25329271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7598781                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2612699                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10211481                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7598781                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     25329271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2612699                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      35540752                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        12562                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        12562                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        11520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        11520                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        28674                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        48164                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       917508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      1540988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        31443                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        31443    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        31443                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     84004500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     74319000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12506016                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3011816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1852346420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     40526834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40526834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1933400087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50658542                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     50716053                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    101374595                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1903004962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     91242886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40526834                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2034774682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       983044                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1441796                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       786436                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1441796                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       245761                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       260097                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        24577                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       188417                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    151976245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     60790251                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     10131708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    222898205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    101317085                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    121581120                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    222898205                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    253293330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    182371371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     10131708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    445796409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15616                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15616                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          244                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          264                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2414196                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       197885                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2612081                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2414196                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2414196                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2414196                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       197885                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2612081                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       524292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             805180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          737664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         8193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11526                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     40584344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     81054286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2612699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            227568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             124478897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          59365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     40526834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     60790251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10131708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2532927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            114041086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          59365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     81111178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    141844537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10131708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2532927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2612699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           227568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            238519983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     14320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        23.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003175862250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          103                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          103                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25819                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12133                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11526                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12585                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11526                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              704                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    399825935                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   62835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               729709685                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31815.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58065.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11711                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10724                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12583                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11526                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     28                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.653659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.048266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.503647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           39      2.38%      2.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           26      1.59%      3.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35      2.13%      6.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      1.77%      7.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      2.07%      9.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      2.38%     12.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      1.04%     13.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      1.71%     15.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1393     84.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1640                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     123.097087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    437.499659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             94     91.26%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.97%     92.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      3.88%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.97%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            3      2.91%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           103                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     111.757282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.283210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    240.461748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             73     70.87%     70.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      8.74%     79.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      4.85%     84.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.97%     85.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.94%     87.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.94%     89.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.91%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.97%     93.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.97%     94.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.97%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            5      4.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           103                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 804288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  736704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  805180                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               737664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       124.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    124.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6468218625                       # Total gap between requests
system.mem_ctrls.avgGap                     268268.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       523264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 40578778.638360366225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 80895359.743306145072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2612699.478010858409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 227567.670510768279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59365.479263678681                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 40526833.844004645944                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 60790250.766006968915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10131708.461001161486                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2384513.417091093492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         8193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           23                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            6                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    234110080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    478580360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     15823850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1195395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    799514375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27079342750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  63263940000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  10227460625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     63049625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57044.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58413.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59712.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51973.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 133252395.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6611167.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  10296865.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9987754.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    246287.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5827826375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    349860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    291135750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  88                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            44                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     138210045.454545                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    384187656.475627                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1250000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545284500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              44                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       403336125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6081242000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        89394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            89394                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        89394                       # number of overall hits
system.cpu.icache.overall_hits::total           89394                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          244                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            244                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          244                       # number of overall misses
system.cpu.icache.overall_misses::total           244                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10601250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10601250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10601250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10601250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        89638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        89638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        89638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        89638                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002722                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002722                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002722                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002722                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43447.745902                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43447.745902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43447.745902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43447.745902                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          244                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          244                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          244                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          244                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10214875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10214875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10214875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10214875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002722                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002722                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002722                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002722                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41864.241803                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41864.241803                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41864.241803                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41864.241803                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        89394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           89394                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          244                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           244                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10601250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10601250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        89638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        89638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002722                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002722                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43447.745902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43447.745902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10214875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10214875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002722                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002722                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41864.241803                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41864.241803                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           339.226115                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               91859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               400                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            229.647500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   339.226115                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.662551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.662551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            179520                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           179520                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        15392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            15392                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        15392                       # number of overall hits
system.cpu.dcache.overall_hits::total           15392                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           52                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             52                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           52                       # number of overall misses
system.cpu.dcache.overall_misses::total            52                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3627875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3627875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3627875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3627875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        15444                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15444                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15444                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15444                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003367                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003367                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003367                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003367                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69766.826923                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69766.826923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69766.826923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69766.826923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           43                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          545                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          545                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2814000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2814000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1214250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1214250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002784                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002784                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002784                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002784                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65441.860465                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65441.860465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65441.860465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65441.860465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2227.981651                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2227.981651                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           20                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       901875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       901875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45093.750000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45093.750000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           56                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           56                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       870875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       870875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1214250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1214250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43543.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43543.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21683.035714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21683.035714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2726000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2726000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5848                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5848                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85187.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85187.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           23                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          489                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          489                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1943125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1943125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84483.695652                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84483.695652                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        24082                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        24082                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    252609625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    252609625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10489.561706                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10489.561706                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         3119                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         3119                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        20963                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        20963                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    242809476                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    242809476                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11582.763727                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11582.763727                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           159.501858                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17583                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               169                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.041420                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   159.501858                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.311527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.311527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.318359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            254475                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           254475                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6484578125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
