<profile>

<section name = "Vitis HLS Report for 'block_mm_Pipeline_partialsum'" level="0">
<item name = "Date">Mon Jul 28 11:59:00 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">block_mm</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.170 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12, 12, 60.000 ns, 60.000 ns, 12, 12, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- partialsum">10, 10, 4, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 649, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 48, 0, 320, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 189, -</column>
<column name="Register">-, -, 1293, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U22">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U23">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U24">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U25">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U26">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U27">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U28">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U29">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U30">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U31">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U32">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U33">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U34">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U35">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U36">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U37">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln43_fu_552_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln48_10_fu_767_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_11_fu_772_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_12_fu_777_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_13_fu_782_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_14_fu_787_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_15_fu_792_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_1_fu_722_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_2_fu_727_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_3_fu_732_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_4_fu_737_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_5_fu_742_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_6_fu_747_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_7_fu_752_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_8_fu_757_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_9_fu_762_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln48_fu_717_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln43_fu_546_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Bcols_blk_n">9, 2, 1, 2</column>
<column name="add_12961_fu_128">9, 2, 32, 64</column>
<column name="add_164_fu_140">9, 2, 32, 64</column>
<column name="add_1_165_fu_144">9, 2, 32, 64</column>
<column name="add_1_266_fu_148">9, 2, 32, 64</column>
<column name="add_1_367_fu_152">9, 2, 32, 64</column>
<column name="add_23462_fu_132">9, 2, 32, 64</column>
<column name="add_268_fu_156">9, 2, 32, 64</column>
<column name="add_2_169_fu_160">9, 2, 32, 64</column>
<column name="add_2_270_fu_164">9, 2, 32, 64</column>
<column name="add_2_371_fu_168">9, 2, 32, 64</column>
<column name="add_33963_fu_136">9, 2, 32, 64</column>
<column name="add_372_fu_172">9, 2, 32, 64</column>
<column name="add_3_173_fu_176">9, 2, 32, 64</column>
<column name="add_3_274_fu_180">9, 2, 32, 64</column>
<column name="add_3_375_fu_184">9, 2, 32, 64</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_1">9, 2, 4, 8</column>
<column name="empty_fu_124">9, 2, 32, 64</column>
<column name="k_fu_188">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_12961_fu_128">32, 0, 32, 0</column>
<column name="add_164_fu_140">32, 0, 32, 0</column>
<column name="add_1_165_fu_144">32, 0, 32, 0</column>
<column name="add_1_266_fu_148">32, 0, 32, 0</column>
<column name="add_1_367_fu_152">32, 0, 32, 0</column>
<column name="add_23462_fu_132">32, 0, 32, 0</column>
<column name="add_268_fu_156">32, 0, 32, 0</column>
<column name="add_2_169_fu_160">32, 0, 32, 0</column>
<column name="add_2_270_fu_164">32, 0, 32, 0</column>
<column name="add_2_371_fu_168">32, 0, 32, 0</column>
<column name="add_33963_fu_136">32, 0, 32, 0</column>
<column name="add_372_fu_172">32, 0, 32, 0</column>
<column name="add_3_173_fu_176">32, 0, 32, 0</column>
<column name="add_3_274_fu_180">32, 0, 32, 0</column>
<column name="add_3_375_fu_184">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_load_reg_1140">32, 0, 32, 0</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_load_reg_1148">32, 0, 32, 0</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_load_reg_1156">32, 0, 32, 0</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_load_reg_1132">32, 0, 32, 0</column>
<column name="empty_fu_124">32, 0, 32, 0</column>
<column name="icmp_ln43_reg_1076">1, 0, 1, 0</column>
<column name="icmp_ln43_reg_1076_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="k_fu_188">4, 0, 4, 0</column>
<column name="mul_ln48_10_reg_1214">32, 0, 32, 0</column>
<column name="mul_ln48_11_reg_1219">32, 0, 32, 0</column>
<column name="mul_ln48_12_reg_1224">32, 0, 32, 0</column>
<column name="mul_ln48_13_reg_1229">32, 0, 32, 0</column>
<column name="mul_ln48_14_reg_1234">32, 0, 32, 0</column>
<column name="mul_ln48_15_reg_1239">32, 0, 32, 0</column>
<column name="mul_ln48_1_reg_1169">32, 0, 32, 0</column>
<column name="mul_ln48_2_reg_1174">32, 0, 32, 0</column>
<column name="mul_ln48_3_reg_1179">32, 0, 32, 0</column>
<column name="mul_ln48_4_reg_1184">32, 0, 32, 0</column>
<column name="mul_ln48_5_reg_1189">32, 0, 32, 0</column>
<column name="mul_ln48_6_reg_1194">32, 0, 32, 0</column>
<column name="mul_ln48_7_reg_1199">32, 0, 32, 0</column>
<column name="mul_ln48_8_reg_1204">32, 0, 32, 0</column>
<column name="mul_ln48_9_reg_1209">32, 0, 32, 0</column>
<column name="mul_ln48_reg_1164">32, 0, 32, 0</column>
<column name="tempB_a_1_reg_1108">32, 0, 32, 0</column>
<column name="tempB_a_reg_1100">32, 0, 32, 0</column>
<column name="trunc_ln45_2_reg_1116">32, 0, 32, 0</column>
<column name="trunc_ln45_3_reg_1124">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, block_mm_Pipeline_partialsum, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, block_mm_Pipeline_partialsum, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, block_mm_Pipeline_partialsum, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, block_mm_Pipeline_partialsum, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, block_mm_Pipeline_partialsum, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, block_mm_Pipeline_partialsum, return value</column>
<column name="Bcols_dout">in, 128, ap_fifo, Bcols, pointer</column>
<column name="Bcols_empty_n">in, 1, ap_fifo, Bcols, pointer</column>
<column name="Bcols_read">out, 1, ap_fifo, Bcols, pointer</column>
<column name="AB_15_reload">in, 32, ap_none, AB_15_reload, scalar</column>
<column name="AB_14_reload">in, 32, ap_none, AB_14_reload, scalar</column>
<column name="AB_13_reload">in, 32, ap_none, AB_13_reload, scalar</column>
<column name="AB_12_reload">in, 32, ap_none, AB_12_reload, scalar</column>
<column name="AB_11_reload">in, 32, ap_none, AB_11_reload, scalar</column>
<column name="AB_10_reload">in, 32, ap_none, AB_10_reload, scalar</column>
<column name="AB_9_reload">in, 32, ap_none, AB_9_reload, scalar</column>
<column name="AB_8_reload">in, 32, ap_none, AB_8_reload, scalar</column>
<column name="AB_7_reload">in, 32, ap_none, AB_7_reload, scalar</column>
<column name="AB_6_reload">in, 32, ap_none, AB_6_reload, scalar</column>
<column name="AB_5_reload">in, 32, ap_none, AB_5_reload, scalar</column>
<column name="AB_4_reload">in, 32, ap_none, AB_4_reload, scalar</column>
<column name="AB_3_reload">in, 32, ap_none, AB_3_reload, scalar</column>
<column name="AB_2_reload">in, 32, ap_none, AB_2_reload, scalar</column>
<column name="AB_1_reload">in, 32, ap_none, AB_1_reload, scalar</column>
<column name="AB_reload">in, 32, ap_none, AB_reload, scalar</column>
<column name="add_3_375_out">out, 32, ap_vld, add_3_375_out, pointer</column>
<column name="add_3_375_out_ap_vld">out, 1, ap_vld, add_3_375_out, pointer</column>
<column name="add_3_274_out">out, 32, ap_vld, add_3_274_out, pointer</column>
<column name="add_3_274_out_ap_vld">out, 1, ap_vld, add_3_274_out, pointer</column>
<column name="add_3_173_out">out, 32, ap_vld, add_3_173_out, pointer</column>
<column name="add_3_173_out_ap_vld">out, 1, ap_vld, add_3_173_out, pointer</column>
<column name="add_372_out">out, 32, ap_vld, add_372_out, pointer</column>
<column name="add_372_out_ap_vld">out, 1, ap_vld, add_372_out, pointer</column>
<column name="add_2_371_out">out, 32, ap_vld, add_2_371_out, pointer</column>
<column name="add_2_371_out_ap_vld">out, 1, ap_vld, add_2_371_out, pointer</column>
<column name="add_2_270_out">out, 32, ap_vld, add_2_270_out, pointer</column>
<column name="add_2_270_out_ap_vld">out, 1, ap_vld, add_2_270_out, pointer</column>
<column name="add_2_169_out">out, 32, ap_vld, add_2_169_out, pointer</column>
<column name="add_2_169_out_ap_vld">out, 1, ap_vld, add_2_169_out, pointer</column>
<column name="add_268_out">out, 32, ap_vld, add_268_out, pointer</column>
<column name="add_268_out_ap_vld">out, 1, ap_vld, add_268_out, pointer</column>
<column name="add_1_367_out">out, 32, ap_vld, add_1_367_out, pointer</column>
<column name="add_1_367_out_ap_vld">out, 1, ap_vld, add_1_367_out, pointer</column>
<column name="add_1_266_out">out, 32, ap_vld, add_1_266_out, pointer</column>
<column name="add_1_266_out_ap_vld">out, 1, ap_vld, add_1_266_out, pointer</column>
<column name="add_1_165_out">out, 32, ap_vld, add_1_165_out, pointer</column>
<column name="add_1_165_out_ap_vld">out, 1, ap_vld, add_1_165_out, pointer</column>
<column name="add_164_out">out, 32, ap_vld, add_164_out, pointer</column>
<column name="add_164_out_ap_vld">out, 1, ap_vld, add_164_out, pointer</column>
<column name="add_33963_out">out, 32, ap_vld, add_33963_out, pointer</column>
<column name="add_33963_out_ap_vld">out, 1, ap_vld, add_33963_out, pointer</column>
<column name="add_23462_out">out, 32, ap_vld, add_23462_out, pointer</column>
<column name="add_23462_out_ap_vld">out, 1, ap_vld, add_23462_out, pointer</column>
<column name="add_12961_out">out, 32, ap_vld, add_12961_out, pointer</column>
<column name="add_12961_out_ap_vld">out, 1, ap_vld, add_12961_out, pointer</column>
<column name="p_out">out, 32, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_address0">out, 3, ap_memory, block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, array</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_ce0">out, 1, ap_memory, block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, array</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_q0">in, 32, ap_memory, block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, array</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_address0">out, 3, ap_memory, block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, array</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_ce0">out, 1, ap_memory, block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, array</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_q0">in, 32, ap_memory, block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, array</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_address0">out, 3, ap_memory, block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, array</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_ce0">out, 1, ap_memory, block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, array</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_q0">in, 32, ap_memory, block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, array</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_address0">out, 3, ap_memory, block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, array</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_ce0">out, 1, ap_memory, block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, array</column>
<column name="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_q0">in, 32, ap_memory, block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, array</column>
</table>
</item>
</section>
</profile>
