/* Cited from http://research.kek.jp/people/uchida/educations/verilogHDL/index.html*/
assign O = (IN_A & ~IN_B) | (~IN_A & IN_B);
