INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Full adder/Full adder.srcs/sources_1/new/FULLADDER2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Full adder/Full adder.srcs/sources_1/new/fulladd1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2458] undeclared symbol C1, assumed default net type wire [D:/Full adder/Full adder.srcs/sources_1/new/fulladd1.sv:8]
INFO: [VRFC 10-2458] undeclared symbol C2, assumed default net type wire [D:/Full adder/Full adder.srcs/sources_1/new/fulladd1.sv:9]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fulladder' [D:/Full adder/Full adder.srcs/sources_1/new/fulladd1.sv:1]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Full adder/Full adder.srcs/sources_1/new/rip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rippleadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Full adder/Full adder.srcs/sim_1/new/rip_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rippletb
