<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: HAL Driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">HAL Driver<div class="ingroups"><a class="el" href="group__IO.html">HAL</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Hardware Abstraction Layer.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for HAL Driver:</div>
<div class="dyncontent">
<div class="center"><img src="group__HAL.png" border="0" usemap="#group____HAL" alt=""/></div>
<map name="group____HAL" id="group____HAL">
<area shape="rect" href="group__IO.html" title="Hardware Abstraction Layer." alt="" coords="5,63,53,88"/>
<area shape="rect" title="Hardware Abstraction Layer." alt="" coords="101,63,193,88"/>
<area shape="rect" href="group__STM32F103__HAL.html" title=" " alt="" coords="241,5,424,31"/>
<area shape="rect" href="group__STM32F10X__CL__HAL.html" title=" " alt="" coords="251,55,415,95"/>
<area shape="rect" href="group__STM32F100__HAL.html" title=" " alt="" coords="241,120,424,145"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__STM32F100__HAL"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F100__HAL.html">STM32F100 HAL Support</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__STM32F103__HAL"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F103__HAL.html">STM32F103 HAL Support</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__STM32F10X__CL__HAL"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F10X__CL__HAL.html">STM32F105/F107 HAL Support</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&#160;&#160;&#160;&quot;AT91SAM7x&quot;</td></tr>
<tr class="memdesc:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform name. <br /></td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590801918ffb369998409759ad3199d1"><td class="memItemLeft" align="right" valign="top"><a id="ga590801918ffb369998409759ad3199d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga590801918ffb369998409759ad3199d1">AT91SAM7_SPURIOUS_HANDLER_HOOK</a>()</td></tr>
<tr class="memdesc:ga590801918ffb369998409759ad3199d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default action for the spurious handler, nothing. <br /></td></tr>
<tr class="separator:ga590801918ffb369998409759ad3199d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad777e3ef64176ab815c099eb7d2c78d8"><td class="memItemLeft" align="right" valign="top"><a id="gad777e3ef64176ab815c099eb7d2c78d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad777e3ef64176ab815c099eb7d2c78d8">AT91SAM7_USBDIV</a>&#160;&#160;&#160;AT91C_CKGR_USBDIV_1</td></tr>
<tr class="memdesc:gad777e3ef64176ab815c099eb7d2c78d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default divider for the USB clock - half the <a class="el" href="structPLL.html">PLL</a> clock. <br /></td></tr>
<tr class="separator:gad777e3ef64176ab815c099eb7d2c78d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&#160;&#160;&#160;&quot;ATmega128&quot;</td></tr>
<tr class="memdesc:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform name. <br /></td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&#160;&#160;&#160;&quot;LPC11Uxx&quot;</td></tr>
<tr class="memdesc:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform name. <br /></td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c4cd9115c1f86a3c7f729756468cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae9c4cd9115c1f86a3c7f729756468cc7.html#gae9c4cd9115c1f86a3c7f729756468cc7">IRCOSCCLK</a>&#160;&#160;&#160;12000000</td></tr>
<tr class="separator:gae9c4cd9115c1f86a3c7f729756468cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f90d1e0533b935544f1658dd307a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga91f90d1e0533b935544f1658dd307a02.html#ga91f90d1e0533b935544f1658dd307a02">WDGOSCCLK</a>&#160;&#160;&#160;1600000</td></tr>
<tr class="separator:ga91f90d1e0533b935544f1658dd307a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f69af8cfd491d5789e8c44b559938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga226f69af8cfd491d5789e8c44b559938.html#ga226f69af8cfd491d5789e8c44b559938">SYSPLLCLKSEL_IRCOSC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga226f69af8cfd491d5789e8c44b559938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f2768ea4b414f49e0dfd0b44746d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa1f2768ea4b414f49e0dfd0b44746d12.html#gaa1f2768ea4b414f49e0dfd0b44746d12">SYSPLLCLKSEL_SYSOSC</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa1f2768ea4b414f49e0dfd0b44746d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d352e0307396256a171122fc58e6151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9d352e0307396256a171122fc58e6151.html#ga9d352e0307396256a171122fc58e6151">SYSMAINCLKSEL_IRCOSC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9d352e0307396256a171122fc58e6151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bc724cd6474ec490c353c7059a519c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf4bc724cd6474ec490c353c7059a519c.html#gaf4bc724cd6474ec490c353c7059a519c">SYSMAINCLKSEL_PLLIN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf4bc724cd6474ec490c353c7059a519c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4e8322f142cef5db8262ca8e0ed691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2d4e8322f142cef5db8262ca8e0ed691.html#ga2d4e8322f142cef5db8262ca8e0ed691">SYSMAINCLKSEL_WDGOSC</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2d4e8322f142cef5db8262ca8e0ed691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d512d674c8a53b29e3310ec8e0a91f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3d512d674c8a53b29e3310ec8e0a91f1.html#ga3d512d674c8a53b29e3310ec8e0a91f1">SYSMAINCLKSEL_PLLOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3d512d674c8a53b29e3310ec8e0a91f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7783a6ea42da961f47a55a9f827f96b7"><td class="memItemLeft" align="right" valign="top"><a id="ga7783a6ea42da961f47a55a9f827f96b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7783a6ea42da961f47a55a9f827f96b7">LPC_PLLCLK_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gaa1f2768ea4b414f49e0dfd0b44746d12.html#gaa1f2768ea4b414f49e0dfd0b44746d12">SYSPLLCLKSEL_SYSOSC</a></td></tr>
<tr class="memdesc:ga7783a6ea42da961f47a55a9f827f96b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> clock source. <br /></td></tr>
<tr class="separator:ga7783a6ea42da961f47a55a9f827f96b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f839fc8afac289f8966f783621288d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac0f839fc8afac289f8966f783621288d.html#gac0f839fc8afac289f8966f783621288d">LPC_SYSPLL_MUL</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gac0f839fc8afac289f8966f783621288d"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> multiplier.  <a href="group__HAL_gac0f839fc8afac289f8966f783621288d.html#gac0f839fc8afac289f8966f783621288d">More...</a><br /></td></tr>
<tr class="separator:gac0f839fc8afac289f8966f783621288d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58dcc498f98d96e1411e9d508791767d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga58dcc498f98d96e1411e9d508791767d.html#ga58dcc498f98d96e1411e9d508791767d">LPC_SYSPLL_DIV</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga58dcc498f98d96e1411e9d508791767d"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> divider.  <a href="group__HAL_ga58dcc498f98d96e1411e9d508791767d.html#ga58dcc498f98d96e1411e9d508791767d">More...</a><br /></td></tr>
<tr class="separator:ga58dcc498f98d96e1411e9d508791767d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba67b2db7dc561c3c97f73f95d19a1b"><td class="memItemLeft" align="right" valign="top"><a id="ga3ba67b2db7dc561c3c97f73f95d19a1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga3ba67b2db7dc561c3c97f73f95d19a1b">LPC_MAINCLK_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga3d512d674c8a53b29e3310ec8e0a91f1.html#ga3d512d674c8a53b29e3310ec8e0a91f1">SYSMAINCLKSEL_PLLOUT</a></td></tr>
<tr class="memdesc:ga3ba67b2db7dc561c3c97f73f95d19a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">System main clock source. <br /></td></tr>
<tr class="separator:ga3ba67b2db7dc561c3c97f73f95d19a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f63b67c89faa2ae83d477a0ede524e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad4f63b67c89faa2ae83d477a0ede524e.html#gad4f63b67c89faa2ae83d477a0ede524e">LPC_SYSABHCLK_DIV</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gad4f63b67c89faa2ae83d477a0ede524e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock divider.  <a href="group__HAL_gad4f63b67c89faa2ae83d477a0ede524e.html#gad4f63b67c89faa2ae83d477a0ede524e">More...</a><br /></td></tr>
<tr class="separator:gad4f63b67c89faa2ae83d477a0ede524e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7fc672f8171dd0e5e6071ee72c845a8"><td class="memItemLeft" align="right" valign="top"><a id="gaa7fc672f8171dd0e5e6071ee72c845a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa7fc672f8171dd0e5e6071ee72c845a8">LPC_SYSOSCCTRL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaa7fc672f8171dd0e5e6071ee72c845a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculated SYSOSCCTRL setting. <br /></td></tr>
<tr class="separator:gaa7fc672f8171dd0e5e6071ee72c845a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347f06d57334d6396824d0b4e58b5956"><td class="memItemLeft" align="right" valign="top"><a id="ga347f06d57334d6396824d0b4e58b5956"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga347f06d57334d6396824d0b4e58b5956">LPC_SYSPLLCLKIN</a>&#160;&#160;&#160;SYSOSCCLK</td></tr>
<tr class="memdesc:ga347f06d57334d6396824d0b4e58b5956"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input clock frequency. <br /></td></tr>
<tr class="separator:ga347f06d57334d6396824d0b4e58b5956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d6c8ea58efb94e41cdaf794caf5f3a"><td class="memItemLeft" align="right" valign="top"><a id="gaa7d6c8ea58efb94e41cdaf794caf5f3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa7d6c8ea58efb94e41cdaf794caf5f3a">LPC_SYSPLLCTRL_MSEL</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_gac0f839fc8afac289f8966f783621288d.html#gac0f839fc8afac289f8966f783621288d">LPC_SYSPLL_MUL</a> - 1)</td></tr>
<tr class="memdesc:gaa7d6c8ea58efb94e41cdaf794caf5f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSEL mask in SYSPLLCTRL register. <br /></td></tr>
<tr class="separator:gaa7d6c8ea58efb94e41cdaf794caf5f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb92877adb6ae7d9574f8e9e51ca0268"><td class="memItemLeft" align="right" valign="top"><a id="gabb92877adb6ae7d9574f8e9e51ca0268"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabb92877adb6ae7d9574f8e9e51ca0268">LPC_SYSPLLCTRL_PSEL</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gabb92877adb6ae7d9574f8e9e51ca0268"><td class="mdescLeft">&#160;</td><td class="mdescRight">PSEL mask in SYSPLLCTRL register. <br /></td></tr>
<tr class="separator:gabb92877adb6ae7d9574f8e9e51ca0268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fbdeadd01a367272824121a33076f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga74fbdeadd01a367272824121a33076f3.html#ga74fbdeadd01a367272824121a33076f3">LPC_SYSPLLCCO</a></td></tr>
<tr class="memdesc:ga74fbdeadd01a367272824121a33076f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCP frequency.  <a href="group__HAL_ga74fbdeadd01a367272824121a33076f3.html#ga74fbdeadd01a367272824121a33076f3">More...</a><br /></td></tr>
<tr class="separator:ga74fbdeadd01a367272824121a33076f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5caf66c457a420423ddffd38258b7b6"><td class="memItemLeft" align="right" valign="top"><a id="gaf5caf66c457a420423ddffd38258b7b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf5caf66c457a420423ddffd38258b7b6">LPC_SYSPLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga74fbdeadd01a367272824121a33076f3.html#ga74fbdeadd01a367272824121a33076f3">LPC_SYSPLLCCO</a> / <a class="el" href="group__HAL_ga58dcc498f98d96e1411e9d508791767d.html#ga58dcc498f98d96e1411e9d508791767d">LPC_SYSPLL_DIV</a>)</td></tr>
<tr class="memdesc:gaf5caf66c457a420423ddffd38258b7b6"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:gaf5caf66c457a420423ddffd38258b7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5eef3cabb305c3d837f183d9ad384f"><td class="memItemLeft" align="right" valign="top"><a id="gaad5eef3cabb305c3d837f183d9ad384f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC_MAINCLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#gaf5caf66c457a420423ddffd38258b7b6">LPC_SYSPLLCLKOUT</a></td></tr>
<tr class="separator:gaad5eef3cabb305c3d837f183d9ad384f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8013274e7d96307ebecebac37ab68c5b"><td class="memItemLeft" align="right" valign="top"><a id="ga8013274e7d96307ebecebac37ab68c5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8013274e7d96307ebecebac37ab68c5b">LPC_SYSCLK</a>&#160;&#160;&#160;(LPC_MAINCLK / <a class="el" href="group__HAL_gad4f63b67c89faa2ae83d477a0ede524e.html#gad4f63b67c89faa2ae83d477a0ede524e">LPC_SYSABHCLK_DIV</a>)</td></tr>
<tr class="memdesc:ga8013274e7d96307ebecebac37ab68c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock. <br /></td></tr>
<tr class="separator:ga8013274e7d96307ebecebac37ab68c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1a192f0d47b4456f4a8226154b5f14"><td class="memItemLeft" align="right" valign="top"><a id="ga4b1a192f0d47b4456f4a8226154b5f14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga4b1a192f0d47b4456f4a8226154b5f14">LPC_FLASHCFG_FLASHTIM</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga4b1a192f0d47b4456f4a8226154b5f14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait states. <br /></td></tr>
<tr class="separator:ga4b1a192f0d47b4456f4a8226154b5f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04124548670aa00dd6c9ba87e267330f"><td class="memItemLeft" align="right" valign="top"><a id="ga04124548670aa00dd6c9ba87e267330f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga04124548670aa00dd6c9ba87e267330f">FLASHCFG</a>&#160;&#160;&#160;(*((volatile uint32_t *)0x4003C010))</td></tr>
<tr class="memdesc:ga04124548670aa00dd6c9ba87e267330f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register missing in NXP header file. <br /></td></tr>
<tr class="separator:ga04124548670aa00dd6c9ba87e267330f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&#160;&#160;&#160;&quot;LPC11xx&quot;</td></tr>
<tr class="memdesc:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform name. <br /></td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c4cd9115c1f86a3c7f729756468cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae9c4cd9115c1f86a3c7f729756468cc7.html#gae9c4cd9115c1f86a3c7f729756468cc7">IRCOSCCLK</a>&#160;&#160;&#160;12000000</td></tr>
<tr class="separator:gae9c4cd9115c1f86a3c7f729756468cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f90d1e0533b935544f1658dd307a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga91f90d1e0533b935544f1658dd307a02.html#ga91f90d1e0533b935544f1658dd307a02">WDGOSCCLK</a>&#160;&#160;&#160;1600000</td></tr>
<tr class="separator:ga91f90d1e0533b935544f1658dd307a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f69af8cfd491d5789e8c44b559938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga226f69af8cfd491d5789e8c44b559938.html#ga226f69af8cfd491d5789e8c44b559938">SYSPLLCLKSEL_IRCOSC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga226f69af8cfd491d5789e8c44b559938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f2768ea4b414f49e0dfd0b44746d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa1f2768ea4b414f49e0dfd0b44746d12.html#gaa1f2768ea4b414f49e0dfd0b44746d12">SYSPLLCLKSEL_SYSOSC</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa1f2768ea4b414f49e0dfd0b44746d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d352e0307396256a171122fc58e6151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9d352e0307396256a171122fc58e6151.html#ga9d352e0307396256a171122fc58e6151">SYSMAINCLKSEL_IRCOSC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9d352e0307396256a171122fc58e6151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bc724cd6474ec490c353c7059a519c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf4bc724cd6474ec490c353c7059a519c.html#gaf4bc724cd6474ec490c353c7059a519c">SYSMAINCLKSEL_PLLIN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf4bc724cd6474ec490c353c7059a519c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4e8322f142cef5db8262ca8e0ed691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2d4e8322f142cef5db8262ca8e0ed691.html#ga2d4e8322f142cef5db8262ca8e0ed691">SYSMAINCLKSEL_WDGOSC</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2d4e8322f142cef5db8262ca8e0ed691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d512d674c8a53b29e3310ec8e0a91f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3d512d674c8a53b29e3310ec8e0a91f1.html#ga3d512d674c8a53b29e3310ec8e0a91f1">SYSMAINCLKSEL_PLLOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3d512d674c8a53b29e3310ec8e0a91f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193e30d226443d54edebef651ecbade0"><td class="memItemLeft" align="right" valign="top"><a id="ga193e30d226443d54edebef651ecbade0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga193e30d226443d54edebef651ecbade0">LPC11xx_PLLCLK_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gaa1f2768ea4b414f49e0dfd0b44746d12.html#gaa1f2768ea4b414f49e0dfd0b44746d12">SYSPLLCLKSEL_SYSOSC</a></td></tr>
<tr class="memdesc:ga193e30d226443d54edebef651ecbade0"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> clock source. <br /></td></tr>
<tr class="separator:ga193e30d226443d54edebef651ecbade0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e8150acf956243e9337a8170300396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga99e8150acf956243e9337a8170300396.html#ga99e8150acf956243e9337a8170300396">LPC11xx_SYSPLL_MUL</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga99e8150acf956243e9337a8170300396"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> multiplier.  <a href="group__HAL_ga99e8150acf956243e9337a8170300396.html#ga99e8150acf956243e9337a8170300396">More...</a><br /></td></tr>
<tr class="separator:ga99e8150acf956243e9337a8170300396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0bd057c0304a2b166de0310f9952662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad0bd057c0304a2b166de0310f9952662.html#gad0bd057c0304a2b166de0310f9952662">LPC11xx_SYSPLL_DIV</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gad0bd057c0304a2b166de0310f9952662"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> divider.  <a href="group__HAL_gad0bd057c0304a2b166de0310f9952662.html#gad0bd057c0304a2b166de0310f9952662">More...</a><br /></td></tr>
<tr class="separator:gad0bd057c0304a2b166de0310f9952662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada189070ada73c5f939f3686cd4cd988"><td class="memItemLeft" align="right" valign="top"><a id="gada189070ada73c5f939f3686cd4cd988"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gada189070ada73c5f939f3686cd4cd988">LPC11xx_MAINCLK_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga3d512d674c8a53b29e3310ec8e0a91f1.html#ga3d512d674c8a53b29e3310ec8e0a91f1">SYSMAINCLKSEL_PLLOUT</a></td></tr>
<tr class="memdesc:gada189070ada73c5f939f3686cd4cd988"><td class="mdescLeft">&#160;</td><td class="mdescRight">System main clock source. <br /></td></tr>
<tr class="separator:gada189070ada73c5f939f3686cd4cd988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b5c0850ded974cc71c4ff3cdebc70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad7b5c0850ded974cc71c4ff3cdebc70b.html#gad7b5c0850ded974cc71c4ff3cdebc70b">LPC11xx_SYSABHCLK_DIV</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gad7b5c0850ded974cc71c4ff3cdebc70b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock divider.  <a href="group__HAL_gad7b5c0850ded974cc71c4ff3cdebc70b.html#gad7b5c0850ded974cc71c4ff3cdebc70b">More...</a><br /></td></tr>
<tr class="separator:gad7b5c0850ded974cc71c4ff3cdebc70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e097ad818faeb014f5b73dc896bf240"><td class="memItemLeft" align="right" valign="top"><a id="ga1e097ad818faeb014f5b73dc896bf240"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga1e097ad818faeb014f5b73dc896bf240">LPC11xx_SYSOSCCTRL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1e097ad818faeb014f5b73dc896bf240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculated SYSOSCCTRL setting. <br /></td></tr>
<tr class="separator:ga1e097ad818faeb014f5b73dc896bf240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d0a66a3564ad69bf24b565fa8c22c4"><td class="memItemLeft" align="right" valign="top"><a id="ga27d0a66a3564ad69bf24b565fa8c22c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga27d0a66a3564ad69bf24b565fa8c22c4">LPC11xx_SYSPLLCLKIN</a>&#160;&#160;&#160;SYSOSCCLK</td></tr>
<tr class="memdesc:ga27d0a66a3564ad69bf24b565fa8c22c4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input clock frequency. <br /></td></tr>
<tr class="separator:ga27d0a66a3564ad69bf24b565fa8c22c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368240ee75bf7c0135fb2e550eb77047"><td class="memItemLeft" align="right" valign="top"><a id="ga368240ee75bf7c0135fb2e550eb77047"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga368240ee75bf7c0135fb2e550eb77047">LPC11xx_SYSPLLCTRL_MSEL</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga99e8150acf956243e9337a8170300396.html#ga99e8150acf956243e9337a8170300396">LPC11xx_SYSPLL_MUL</a> - 1)</td></tr>
<tr class="memdesc:ga368240ee75bf7c0135fb2e550eb77047"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSEL mask in SYSPLLCTRL register. <br /></td></tr>
<tr class="separator:ga368240ee75bf7c0135fb2e550eb77047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dbfae58dc3de57bf26823023f0fb872"><td class="memItemLeft" align="right" valign="top"><a id="ga6dbfae58dc3de57bf26823023f0fb872"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6dbfae58dc3de57bf26823023f0fb872">LPC11xx_SYSPLLCTRL_PSEL</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga6dbfae58dc3de57bf26823023f0fb872"><td class="mdescLeft">&#160;</td><td class="mdescRight">PSEL mask in SYSPLLCTRL register. <br /></td></tr>
<tr class="separator:ga6dbfae58dc3de57bf26823023f0fb872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4bc8178a4f01d9c484ad3e0647358f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab4bc8178a4f01d9c484ad3e0647358f5.html#gab4bc8178a4f01d9c484ad3e0647358f5">LPC11xx_SYSPLLCCO</a></td></tr>
<tr class="memdesc:gab4bc8178a4f01d9c484ad3e0647358f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCP frequency.  <a href="group__HAL_gab4bc8178a4f01d9c484ad3e0647358f5.html#gab4bc8178a4f01d9c484ad3e0647358f5">More...</a><br /></td></tr>
<tr class="separator:gab4bc8178a4f01d9c484ad3e0647358f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56474ddfe52722c1c90e36edd7d9893d"><td class="memItemLeft" align="right" valign="top"><a id="ga56474ddfe52722c1c90e36edd7d9893d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga56474ddfe52722c1c90e36edd7d9893d">LPC11xx_SYSPLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_gab4bc8178a4f01d9c484ad3e0647358f5.html#gab4bc8178a4f01d9c484ad3e0647358f5">LPC11xx_SYSPLLCCO</a> / <a class="el" href="group__HAL_gad0bd057c0304a2b166de0310f9952662.html#gad0bd057c0304a2b166de0310f9952662">LPC11xx_SYSPLL_DIV</a>)</td></tr>
<tr class="memdesc:ga56474ddfe52722c1c90e36edd7d9893d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga56474ddfe52722c1c90e36edd7d9893d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db62546b25b713aed830efcd98c37ff"><td class="memItemLeft" align="right" valign="top"><a id="ga9db62546b25b713aed830efcd98c37ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC11xx_MAINCLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga56474ddfe52722c1c90e36edd7d9893d">LPC11xx_SYSPLLCLKOUT</a></td></tr>
<tr class="separator:ga9db62546b25b713aed830efcd98c37ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f3465e9a02305ce72dec9af4f8614f"><td class="memItemLeft" align="right" valign="top"><a id="gab1f3465e9a02305ce72dec9af4f8614f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab1f3465e9a02305ce72dec9af4f8614f">LPC11xx_SYSCLK</a>&#160;&#160;&#160;(LPC11xx_MAINCLK / <a class="el" href="group__HAL_gad7b5c0850ded974cc71c4ff3cdebc70b.html#gad7b5c0850ded974cc71c4ff3cdebc70b">LPC11xx_SYSABHCLK_DIV</a>)</td></tr>
<tr class="memdesc:gab1f3465e9a02305ce72dec9af4f8614f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock. <br /></td></tr>
<tr class="separator:gab1f3465e9a02305ce72dec9af4f8614f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe926a97d59818953a508a7e38b84dd"><td class="memItemLeft" align="right" valign="top"><a id="ga2fe926a97d59818953a508a7e38b84dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2fe926a97d59818953a508a7e38b84dd">LPC11xx_FLASHCFG_FLASHTIM</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga2fe926a97d59818953a508a7e38b84dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait states. <br /></td></tr>
<tr class="separator:ga2fe926a97d59818953a508a7e38b84dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&#160;&#160;&#160;&quot;LPC122x&quot;</td></tr>
<tr class="memdesc:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform name. <br /></td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c4cd9115c1f86a3c7f729756468cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae9c4cd9115c1f86a3c7f729756468cc7.html#gae9c4cd9115c1f86a3c7f729756468cc7">IRCOSCCLK</a>&#160;&#160;&#160;12000000</td></tr>
<tr class="separator:gae9c4cd9115c1f86a3c7f729756468cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f90d1e0533b935544f1658dd307a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga91f90d1e0533b935544f1658dd307a02.html#ga91f90d1e0533b935544f1658dd307a02">WDGOSCCLK</a>&#160;&#160;&#160;1600000</td></tr>
<tr class="separator:ga91f90d1e0533b935544f1658dd307a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f69af8cfd491d5789e8c44b559938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga226f69af8cfd491d5789e8c44b559938.html#ga226f69af8cfd491d5789e8c44b559938">SYSPLLCLKSEL_IRCOSC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga226f69af8cfd491d5789e8c44b559938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f2768ea4b414f49e0dfd0b44746d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa1f2768ea4b414f49e0dfd0b44746d12.html#gaa1f2768ea4b414f49e0dfd0b44746d12">SYSPLLCLKSEL_SYSOSC</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa1f2768ea4b414f49e0dfd0b44746d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d352e0307396256a171122fc58e6151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9d352e0307396256a171122fc58e6151.html#ga9d352e0307396256a171122fc58e6151">SYSMAINCLKSEL_IRCOSC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9d352e0307396256a171122fc58e6151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bc724cd6474ec490c353c7059a519c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf4bc724cd6474ec490c353c7059a519c.html#gaf4bc724cd6474ec490c353c7059a519c">SYSMAINCLKSEL_PLLIN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf4bc724cd6474ec490c353c7059a519c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4e8322f142cef5db8262ca8e0ed691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2d4e8322f142cef5db8262ca8e0ed691.html#ga2d4e8322f142cef5db8262ca8e0ed691">SYSMAINCLKSEL_WDGOSC</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2d4e8322f142cef5db8262ca8e0ed691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d512d674c8a53b29e3310ec8e0a91f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3d512d674c8a53b29e3310ec8e0a91f1.html#ga3d512d674c8a53b29e3310ec8e0a91f1">SYSMAINCLKSEL_PLLOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3d512d674c8a53b29e3310ec8e0a91f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3972471db38b82554c471e8d20a7c68"><td class="memItemLeft" align="right" valign="top"><a id="gaa3972471db38b82554c471e8d20a7c68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa3972471db38b82554c471e8d20a7c68">LPC122x_PLLCLK_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gaa1f2768ea4b414f49e0dfd0b44746d12.html#gaa1f2768ea4b414f49e0dfd0b44746d12">SYSPLLCLKSEL_SYSOSC</a></td></tr>
<tr class="memdesc:gaa3972471db38b82554c471e8d20a7c68"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> clock source. <br /></td></tr>
<tr class="separator:gaa3972471db38b82554c471e8d20a7c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f30184729b651595f4cf51b48d6ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga49f30184729b651595f4cf51b48d6ea4.html#ga49f30184729b651595f4cf51b48d6ea4">LPC122x_SYSPLL_MUL</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga49f30184729b651595f4cf51b48d6ea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> multiplier.  <a href="group__HAL_ga49f30184729b651595f4cf51b48d6ea4.html#ga49f30184729b651595f4cf51b48d6ea4">More...</a><br /></td></tr>
<tr class="separator:ga49f30184729b651595f4cf51b48d6ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf7b048e4fbf0a63b2f847decb22ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacdf7b048e4fbf0a63b2f847decb22ce3.html#gacdf7b048e4fbf0a63b2f847decb22ce3">LPC122x_SYSPLL_DIV</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gacdf7b048e4fbf0a63b2f847decb22ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> divider.  <a href="group__HAL_gacdf7b048e4fbf0a63b2f847decb22ce3.html#gacdf7b048e4fbf0a63b2f847decb22ce3">More...</a><br /></td></tr>
<tr class="separator:gacdf7b048e4fbf0a63b2f847decb22ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0500a9ddfbe6489a57caa04c34c979"><td class="memItemLeft" align="right" valign="top"><a id="ga2f0500a9ddfbe6489a57caa04c34c979"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2f0500a9ddfbe6489a57caa04c34c979">LPC122x_MAINCLK_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga3d512d674c8a53b29e3310ec8e0a91f1.html#ga3d512d674c8a53b29e3310ec8e0a91f1">SYSMAINCLKSEL_PLLOUT</a></td></tr>
<tr class="memdesc:ga2f0500a9ddfbe6489a57caa04c34c979"><td class="mdescLeft">&#160;</td><td class="mdescRight">System main clock source. <br /></td></tr>
<tr class="separator:ga2f0500a9ddfbe6489a57caa04c34c979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39992c8e21df95f6ae78e7df2863e7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga39992c8e21df95f6ae78e7df2863e7da.html#ga39992c8e21df95f6ae78e7df2863e7da">LPC122x_SYSABHCLK_DIV</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga39992c8e21df95f6ae78e7df2863e7da"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock divider.  <a href="group__HAL_ga39992c8e21df95f6ae78e7df2863e7da.html#ga39992c8e21df95f6ae78e7df2863e7da">More...</a><br /></td></tr>
<tr class="separator:ga39992c8e21df95f6ae78e7df2863e7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf936460020de35c19bd3d66521c83d97"><td class="memItemLeft" align="right" valign="top"><a id="gaf936460020de35c19bd3d66521c83d97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf936460020de35c19bd3d66521c83d97">LPC122x_SYSOSCCTRL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf936460020de35c19bd3d66521c83d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculated SYSOSCCTRL setting. <br /></td></tr>
<tr class="separator:gaf936460020de35c19bd3d66521c83d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2702b39fa7b98c6925efa252aa2d1b"><td class="memItemLeft" align="right" valign="top"><a id="ga9c2702b39fa7b98c6925efa252aa2d1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga9c2702b39fa7b98c6925efa252aa2d1b">LPC122x_SYSPLLCLKIN</a>&#160;&#160;&#160;SYSOSCCLK</td></tr>
<tr class="memdesc:ga9c2702b39fa7b98c6925efa252aa2d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input clock frequency. <br /></td></tr>
<tr class="separator:ga9c2702b39fa7b98c6925efa252aa2d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab407658457a8c5dec4674862117bf344"><td class="memItemLeft" align="right" valign="top"><a id="gab407658457a8c5dec4674862117bf344"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab407658457a8c5dec4674862117bf344">LPC122x_SYSPLLCTRL_MSEL</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga49f30184729b651595f4cf51b48d6ea4.html#ga49f30184729b651595f4cf51b48d6ea4">LPC122x_SYSPLL_MUL</a> - 1)</td></tr>
<tr class="memdesc:gab407658457a8c5dec4674862117bf344"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSEL mask in SYSPLLCTRL register. <br /></td></tr>
<tr class="separator:gab407658457a8c5dec4674862117bf344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4086a30fde1c1675c040afafe9209697"><td class="memItemLeft" align="right" valign="top"><a id="ga4086a30fde1c1675c040afafe9209697"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga4086a30fde1c1675c040afafe9209697">LPC122x_SYSPLLCTRL_PSEL</a>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga4086a30fde1c1675c040afafe9209697"><td class="mdescLeft">&#160;</td><td class="mdescRight">PSEL mask in SYSPLLCTRL register. <br /></td></tr>
<tr class="separator:ga4086a30fde1c1675c040afafe9209697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b292f75413b862ff338e786dc4d0625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1b292f75413b862ff338e786dc4d0625.html#ga1b292f75413b862ff338e786dc4d0625">LPC122x_SYSPLLCCO</a></td></tr>
<tr class="memdesc:ga1b292f75413b862ff338e786dc4d0625"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCP frequency.  <a href="group__HAL_ga1b292f75413b862ff338e786dc4d0625.html#ga1b292f75413b862ff338e786dc4d0625">More...</a><br /></td></tr>
<tr class="separator:ga1b292f75413b862ff338e786dc4d0625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8e0964a2e7821403d59c01c7598298"><td class="memItemLeft" align="right" valign="top"><a id="ga9f8e0964a2e7821403d59c01c7598298"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga9f8e0964a2e7821403d59c01c7598298">LPC122x_SYSPLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga1b292f75413b862ff338e786dc4d0625.html#ga1b292f75413b862ff338e786dc4d0625">LPC122x_SYSPLLCCO</a> / <a class="el" href="group__HAL_gacdf7b048e4fbf0a63b2f847decb22ce3.html#gacdf7b048e4fbf0a63b2f847decb22ce3">LPC122x_SYSPLL_DIV</a>)</td></tr>
<tr class="memdesc:ga9f8e0964a2e7821403d59c01c7598298"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga9f8e0964a2e7821403d59c01c7598298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657a7c2c797144f040b15d9bb508d406"><td class="memItemLeft" align="right" valign="top"><a id="ga657a7c2c797144f040b15d9bb508d406"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC122x_MAINCLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga9f8e0964a2e7821403d59c01c7598298">LPC122x_SYSPLLCLKOUT</a></td></tr>
<tr class="separator:ga657a7c2c797144f040b15d9bb508d406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30bea6fa5d7151bd7fb71b51bc226228"><td class="memItemLeft" align="right" valign="top"><a id="ga30bea6fa5d7151bd7fb71b51bc226228"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga30bea6fa5d7151bd7fb71b51bc226228">LPC122x_SYSCLK</a>&#160;&#160;&#160;(LPC122x_MAINCLK / <a class="el" href="group__HAL_ga39992c8e21df95f6ae78e7df2863e7da.html#ga39992c8e21df95f6ae78e7df2863e7da">LPC122x_SYSABHCLK_DIV</a>)</td></tr>
<tr class="memdesc:ga30bea6fa5d7151bd7fb71b51bc226228"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock. <br /></td></tr>
<tr class="separator:ga30bea6fa5d7151bd7fb71b51bc226228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba0c122d580ec965059d4ca528d4657"><td class="memItemLeft" align="right" valign="top"><a id="gadba0c122d580ec965059d4ca528d4657"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gadba0c122d580ec965059d4ca528d4657">LPC122x_FLASHCFG_FLASHTIM</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gadba0c122d580ec965059d4ca528d4657"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait states. <br /></td></tr>
<tr class="separator:gadba0c122d580ec965059d4ca528d4657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04124548670aa00dd6c9ba87e267330f"><td class="memItemLeft" align="right" valign="top"><a id="ga04124548670aa00dd6c9ba87e267330f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga04124548670aa00dd6c9ba87e267330f">FLASHCFG</a>&#160;&#160;&#160;(*((volatile uint32_t *)0x4003C010))</td></tr>
<tr class="memdesc:ga04124548670aa00dd6c9ba87e267330f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register missing in NXP header file. <br /></td></tr>
<tr class="separator:ga04124548670aa00dd6c9ba87e267330f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&#160;&#160;&#160;&quot;LPC13xx&quot;</td></tr>
<tr class="memdesc:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform name. <br /></td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c4cd9115c1f86a3c7f729756468cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae9c4cd9115c1f86a3c7f729756468cc7.html#gae9c4cd9115c1f86a3c7f729756468cc7">IRCOSCCLK</a>&#160;&#160;&#160;12000000</td></tr>
<tr class="separator:gae9c4cd9115c1f86a3c7f729756468cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f90d1e0533b935544f1658dd307a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga91f90d1e0533b935544f1658dd307a02.html#ga91f90d1e0533b935544f1658dd307a02">WDGOSCCLK</a>&#160;&#160;&#160;1600000</td></tr>
<tr class="separator:ga91f90d1e0533b935544f1658dd307a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f69af8cfd491d5789e8c44b559938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga226f69af8cfd491d5789e8c44b559938.html#ga226f69af8cfd491d5789e8c44b559938">SYSPLLCLKSEL_IRCOSC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga226f69af8cfd491d5789e8c44b559938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f2768ea4b414f49e0dfd0b44746d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa1f2768ea4b414f49e0dfd0b44746d12.html#gaa1f2768ea4b414f49e0dfd0b44746d12">SYSPLLCLKSEL_SYSOSC</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa1f2768ea4b414f49e0dfd0b44746d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d352e0307396256a171122fc58e6151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9d352e0307396256a171122fc58e6151.html#ga9d352e0307396256a171122fc58e6151">SYSMAINCLKSEL_IRCOSC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9d352e0307396256a171122fc58e6151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bc724cd6474ec490c353c7059a519c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf4bc724cd6474ec490c353c7059a519c.html#gaf4bc724cd6474ec490c353c7059a519c">SYSMAINCLKSEL_PLLIN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf4bc724cd6474ec490c353c7059a519c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4e8322f142cef5db8262ca8e0ed691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2d4e8322f142cef5db8262ca8e0ed691.html#ga2d4e8322f142cef5db8262ca8e0ed691">SYSMAINCLKSEL_WDGOSC</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2d4e8322f142cef5db8262ca8e0ed691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d512d674c8a53b29e3310ec8e0a91f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3d512d674c8a53b29e3310ec8e0a91f1.html#ga3d512d674c8a53b29e3310ec8e0a91f1">SYSMAINCLKSEL_PLLOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3d512d674c8a53b29e3310ec8e0a91f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0772ec9e95d8a6da3a768bcb92d0e3a0"><td class="memItemLeft" align="right" valign="top"><a id="ga0772ec9e95d8a6da3a768bcb92d0e3a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0772ec9e95d8a6da3a768bcb92d0e3a0">LPC13xx_PLLCLK_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gaa1f2768ea4b414f49e0dfd0b44746d12.html#gaa1f2768ea4b414f49e0dfd0b44746d12">SYSPLLCLKSEL_SYSOSC</a></td></tr>
<tr class="memdesc:ga0772ec9e95d8a6da3a768bcb92d0e3a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> clock source. <br /></td></tr>
<tr class="separator:ga0772ec9e95d8a6da3a768bcb92d0e3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608460bdb91c761b7d97a7739cca4172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga608460bdb91c761b7d97a7739cca4172.html#ga608460bdb91c761b7d97a7739cca4172">LPC13xx_SYSPLL_MUL</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga608460bdb91c761b7d97a7739cca4172"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> multiplier.  <a href="group__HAL_ga608460bdb91c761b7d97a7739cca4172.html#ga608460bdb91c761b7d97a7739cca4172">More...</a><br /></td></tr>
<tr class="separator:ga608460bdb91c761b7d97a7739cca4172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1ef8433fb88f9cb4a782ebf3020d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0e1ef8433fb88f9cb4a782ebf3020d6a.html#ga0e1ef8433fb88f9cb4a782ebf3020d6a">LPC13xx_SYSPLL_DIV</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga0e1ef8433fb88f9cb4a782ebf3020d6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> divider.  <a href="group__HAL_ga0e1ef8433fb88f9cb4a782ebf3020d6a.html#ga0e1ef8433fb88f9cb4a782ebf3020d6a">More...</a><br /></td></tr>
<tr class="separator:ga0e1ef8433fb88f9cb4a782ebf3020d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga402511448896382ce0e0fd3b2bd3e687"><td class="memItemLeft" align="right" valign="top"><a id="ga402511448896382ce0e0fd3b2bd3e687"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga402511448896382ce0e0fd3b2bd3e687">LPC13xx_MAINCLK_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga3d512d674c8a53b29e3310ec8e0a91f1.html#ga3d512d674c8a53b29e3310ec8e0a91f1">SYSMAINCLKSEL_PLLOUT</a></td></tr>
<tr class="memdesc:ga402511448896382ce0e0fd3b2bd3e687"><td class="mdescLeft">&#160;</td><td class="mdescRight">System main clock source. <br /></td></tr>
<tr class="separator:ga402511448896382ce0e0fd3b2bd3e687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa06ffac0eb7b8a76d738001b0765f9fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa06ffac0eb7b8a76d738001b0765f9fb.html#gaa06ffac0eb7b8a76d738001b0765f9fb">LPC13xx_SYSABHCLK_DIV</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaa06ffac0eb7b8a76d738001b0765f9fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock divider.  <a href="group__HAL_gaa06ffac0eb7b8a76d738001b0765f9fb.html#gaa06ffac0eb7b8a76d738001b0765f9fb">More...</a><br /></td></tr>
<tr class="separator:gaa06ffac0eb7b8a76d738001b0765f9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f2bd9d6c444701e8783e26c3850d48"><td class="memItemLeft" align="right" valign="top"><a id="ga15f2bd9d6c444701e8783e26c3850d48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga15f2bd9d6c444701e8783e26c3850d48">LPC13xx_SYSOSCCTRL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga15f2bd9d6c444701e8783e26c3850d48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculated SYSOSCCTRL setting. <br /></td></tr>
<tr class="separator:ga15f2bd9d6c444701e8783e26c3850d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e916414c796ba2c3b8ead8c366e266a"><td class="memItemLeft" align="right" valign="top"><a id="ga7e916414c796ba2c3b8ead8c366e266a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7e916414c796ba2c3b8ead8c366e266a">LPC13xx_SYSPLLCLKIN</a>&#160;&#160;&#160;SYSOSCCLK</td></tr>
<tr class="memdesc:ga7e916414c796ba2c3b8ead8c366e266a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input clock frequency. <br /></td></tr>
<tr class="separator:ga7e916414c796ba2c3b8ead8c366e266a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba169a87f69ae7ceaa82b8c37191b5a"><td class="memItemLeft" align="right" valign="top"><a id="ga9ba169a87f69ae7ceaa82b8c37191b5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga9ba169a87f69ae7ceaa82b8c37191b5a">LPC13xx_SYSPLLCTRL_MSEL</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga608460bdb91c761b7d97a7739cca4172.html#ga608460bdb91c761b7d97a7739cca4172">LPC13xx_SYSPLL_MUL</a> - 1)</td></tr>
<tr class="memdesc:ga9ba169a87f69ae7ceaa82b8c37191b5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSEL mask in SYSPLLCTRL register. <br /></td></tr>
<tr class="separator:ga9ba169a87f69ae7ceaa82b8c37191b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a89e6510a553edbf39c2dbcf1992c25"><td class="memItemLeft" align="right" valign="top"><a id="ga2a89e6510a553edbf39c2dbcf1992c25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2a89e6510a553edbf39c2dbcf1992c25">LPC13xx_SYSPLLCTRL_PSEL</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga2a89e6510a553edbf39c2dbcf1992c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">PSEL mask in SYSPLLCTRL register. <br /></td></tr>
<tr class="separator:ga2a89e6510a553edbf39c2dbcf1992c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8224748e98049ac9ecb3905c2a91bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6c8224748e98049ac9ecb3905c2a91bb.html#ga6c8224748e98049ac9ecb3905c2a91bb">LPC13xx_SYSPLLCCO</a></td></tr>
<tr class="memdesc:ga6c8224748e98049ac9ecb3905c2a91bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCP frequency.  <a href="group__HAL_ga6c8224748e98049ac9ecb3905c2a91bb.html#ga6c8224748e98049ac9ecb3905c2a91bb">More...</a><br /></td></tr>
<tr class="separator:ga6c8224748e98049ac9ecb3905c2a91bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29f065430e576c82effc70e74513932b"><td class="memItemLeft" align="right" valign="top"><a id="ga29f065430e576c82effc70e74513932b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga29f065430e576c82effc70e74513932b">LPC13xx_SYSPLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga6c8224748e98049ac9ecb3905c2a91bb.html#ga6c8224748e98049ac9ecb3905c2a91bb">LPC13xx_SYSPLLCCO</a> / <a class="el" href="group__HAL_ga0e1ef8433fb88f9cb4a782ebf3020d6a.html#ga0e1ef8433fb88f9cb4a782ebf3020d6a">LPC13xx_SYSPLL_DIV</a>)</td></tr>
<tr class="memdesc:ga29f065430e576c82effc70e74513932b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga29f065430e576c82effc70e74513932b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e21cd92ed4011168f27b032e27ec23e"><td class="memItemLeft" align="right" valign="top"><a id="ga0e21cd92ed4011168f27b032e27ec23e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC13xx_MAINCLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga29f065430e576c82effc70e74513932b">LPC13xx_SYSPLLCLKOUT</a></td></tr>
<tr class="separator:ga0e21cd92ed4011168f27b032e27ec23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a507334b0e59b7a34bbd53d565acbf"><td class="memItemLeft" align="right" valign="top"><a id="ga05a507334b0e59b7a34bbd53d565acbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga05a507334b0e59b7a34bbd53d565acbf">LPC13xx_SYSCLK</a>&#160;&#160;&#160;(LPC13xx_MAINCLK / <a class="el" href="group__HAL_gaa06ffac0eb7b8a76d738001b0765f9fb.html#gaa06ffac0eb7b8a76d738001b0765f9fb">LPC13xx_SYSABHCLK_DIV</a>)</td></tr>
<tr class="memdesc:ga05a507334b0e59b7a34bbd53d565acbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock. <br /></td></tr>
<tr class="separator:ga05a507334b0e59b7a34bbd53d565acbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae024528c3e362544f29e7f29ab2b5740"><td class="memItemLeft" align="right" valign="top"><a id="gae024528c3e362544f29e7f29ab2b5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gae024528c3e362544f29e7f29ab2b5740">LPC13xx_FLASHCFG_FLASHTIM</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gae024528c3e362544f29e7f29ab2b5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait states. <br /></td></tr>
<tr class="separator:gae024528c3e362544f29e7f29ab2b5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&#160;&#160;&#160;&quot;LPC214x&quot;</td></tr>
<tr class="memdesc:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform name. <br /></td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7646039136752eaa69c47cc26f226e86"><td class="memItemLeft" align="right" valign="top"><a id="ga7646039136752eaa69c47cc26f226e86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7646039136752eaa69c47cc26f226e86">LPC214x_NON_VECTORED_IRQ_HOOK</a>()</td></tr>
<tr class="memdesc:ga7646039136752eaa69c47cc26f226e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default action for the non vectored IRQ handler, nothing. <br /></td></tr>
<tr class="separator:ga7646039136752eaa69c47cc26f226e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&#160;&#160;&#160;&quot;LPC8xx&quot;</td></tr>
<tr class="memdesc:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform name. <br /></td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c4cd9115c1f86a3c7f729756468cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae9c4cd9115c1f86a3c7f729756468cc7.html#gae9c4cd9115c1f86a3c7f729756468cc7">IRCOSCCLK</a>&#160;&#160;&#160;12000000</td></tr>
<tr class="separator:gae9c4cd9115c1f86a3c7f729756468cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f90d1e0533b935544f1658dd307a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga91f90d1e0533b935544f1658dd307a02.html#ga91f90d1e0533b935544f1658dd307a02">WDGOSCCLK</a>&#160;&#160;&#160;???????</td></tr>
<tr class="separator:ga91f90d1e0533b935544f1658dd307a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f69af8cfd491d5789e8c44b559938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga226f69af8cfd491d5789e8c44b559938.html#ga226f69af8cfd491d5789e8c44b559938">SYSPLLCLKSEL_IRCOSC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga226f69af8cfd491d5789e8c44b559938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f2768ea4b414f49e0dfd0b44746d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa1f2768ea4b414f49e0dfd0b44746d12.html#gaa1f2768ea4b414f49e0dfd0b44746d12">SYSPLLCLKSEL_SYSOSC</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa1f2768ea4b414f49e0dfd0b44746d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef0c29f95661aa9abd40962515342b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1ef0c29f95661aa9abd40962515342b6.html#ga1ef0c29f95661aa9abd40962515342b6">SYSPLLCLKSEL_CLKIN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga1ef0c29f95661aa9abd40962515342b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d352e0307396256a171122fc58e6151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9d352e0307396256a171122fc58e6151.html#ga9d352e0307396256a171122fc58e6151">SYSMAINCLKSEL_IRCOSC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9d352e0307396256a171122fc58e6151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bc724cd6474ec490c353c7059a519c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf4bc724cd6474ec490c353c7059a519c.html#gaf4bc724cd6474ec490c353c7059a519c">SYSMAINCLKSEL_PLLIN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf4bc724cd6474ec490c353c7059a519c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4e8322f142cef5db8262ca8e0ed691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2d4e8322f142cef5db8262ca8e0ed691.html#ga2d4e8322f142cef5db8262ca8e0ed691">SYSMAINCLKSEL_WDGOSC</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2d4e8322f142cef5db8262ca8e0ed691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d512d674c8a53b29e3310ec8e0a91f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3d512d674c8a53b29e3310ec8e0a91f1.html#ga3d512d674c8a53b29e3310ec8e0a91f1">SYSMAINCLKSEL_PLLOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3d512d674c8a53b29e3310ec8e0a91f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a590b1e0d0fb4cc60464925810ce4e"><td class="memItemLeft" align="right" valign="top"><a id="ga98a590b1e0d0fb4cc60464925810ce4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga98a590b1e0d0fb4cc60464925810ce4e">LPC8xx_PLLCLK_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga226f69af8cfd491d5789e8c44b559938.html#ga226f69af8cfd491d5789e8c44b559938">SYSPLLCLKSEL_IRCOSC</a></td></tr>
<tr class="memdesc:ga98a590b1e0d0fb4cc60464925810ce4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> clock source. <br /></td></tr>
<tr class="separator:ga98a590b1e0d0fb4cc60464925810ce4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96755060c987d917ad2126201574601d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga96755060c987d917ad2126201574601d.html#ga96755060c987d917ad2126201574601d">LPC8xx_SYSPLL_MUL</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga96755060c987d917ad2126201574601d"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> multiplier.  <a href="group__HAL_ga96755060c987d917ad2126201574601d.html#ga96755060c987d917ad2126201574601d">More...</a><br /></td></tr>
<tr class="separator:ga96755060c987d917ad2126201574601d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8b92eb8386dcad9bdad1bba00bb93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5d8b92eb8386dcad9bdad1bba00bb93e.html#ga5d8b92eb8386dcad9bdad1bba00bb93e">LPC8xx_SYSPLL_DIV</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga5d8b92eb8386dcad9bdad1bba00bb93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">System <a class="el" href="structPLL.html">PLL</a> divider.  <a href="group__HAL_ga5d8b92eb8386dcad9bdad1bba00bb93e.html#ga5d8b92eb8386dcad9bdad1bba00bb93e">More...</a><br /></td></tr>
<tr class="separator:ga5d8b92eb8386dcad9bdad1bba00bb93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030de1fd175b03b0b5bd4ee2ef7d4f6a"><td class="memItemLeft" align="right" valign="top"><a id="ga030de1fd175b03b0b5bd4ee2ef7d4f6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga030de1fd175b03b0b5bd4ee2ef7d4f6a">LPC8xx_MAINCLK_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga3d512d674c8a53b29e3310ec8e0a91f1.html#ga3d512d674c8a53b29e3310ec8e0a91f1">SYSMAINCLKSEL_PLLOUT</a></td></tr>
<tr class="memdesc:ga030de1fd175b03b0b5bd4ee2ef7d4f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">System main clock source. <br /></td></tr>
<tr class="separator:ga030de1fd175b03b0b5bd4ee2ef7d4f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93bd55a124c398b1c7544327988cd069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga93bd55a124c398b1c7544327988cd069.html#ga93bd55a124c398b1c7544327988cd069">LPC8xx_SYSABHCLK_DIV</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga93bd55a124c398b1c7544327988cd069"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock divider.  <a href="group__HAL_ga93bd55a124c398b1c7544327988cd069.html#ga93bd55a124c398b1c7544327988cd069">More...</a><br /></td></tr>
<tr class="separator:ga93bd55a124c398b1c7544327988cd069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c7ccd6c803aa812ac03888db4198c1"><td class="memItemLeft" align="right" valign="top"><a id="ga03c7ccd6c803aa812ac03888db4198c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga03c7ccd6c803aa812ac03888db4198c1">LPC8xx_SYSOSCCTRL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga03c7ccd6c803aa812ac03888db4198c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculated SYSOSCCTRL setting. <br /></td></tr>
<tr class="separator:ga03c7ccd6c803aa812ac03888db4198c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c403f74c741583d2519fad3298662e"><td class="memItemLeft" align="right" valign="top"><a id="ga98c403f74c741583d2519fad3298662e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga98c403f74c741583d2519fad3298662e">LPC8xx_SYSPLLCLKIN</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gae9c4cd9115c1f86a3c7f729756468cc7.html#gae9c4cd9115c1f86a3c7f729756468cc7">IRCOSCCLK</a></td></tr>
<tr class="memdesc:ga98c403f74c741583d2519fad3298662e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input clock frequency. <br /></td></tr>
<tr class="separator:ga98c403f74c741583d2519fad3298662e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467b63b839235f75e282dfe999682678"><td class="memItemLeft" align="right" valign="top"><a id="ga467b63b839235f75e282dfe999682678"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga467b63b839235f75e282dfe999682678">LPC8xx_SYSPLLCTRL_MSEL</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga96755060c987d917ad2126201574601d.html#ga96755060c987d917ad2126201574601d">LPC8xx_SYSPLL_MUL</a> - 1)</td></tr>
<tr class="memdesc:ga467b63b839235f75e282dfe999682678"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSEL mask in SYSPLLCTRL register. <br /></td></tr>
<tr class="separator:ga467b63b839235f75e282dfe999682678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2693a9177450d697366df31dbe512f"><td class="memItemLeft" align="right" valign="top"><a id="ga5b2693a9177450d697366df31dbe512f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5b2693a9177450d697366df31dbe512f">LPC8xx_SYSPLLCTRL_PSEL</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga5b2693a9177450d697366df31dbe512f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PSEL mask in SYSPLLCTRL register. <br /></td></tr>
<tr class="separator:ga5b2693a9177450d697366df31dbe512f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f97156a47a219524e677a486d7a4067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1f97156a47a219524e677a486d7a4067.html#ga1f97156a47a219524e677a486d7a4067">LPC8xx_SYSPLLCCO</a></td></tr>
<tr class="memdesc:ga1f97156a47a219524e677a486d7a4067"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCO frequency.  <a href="group__HAL_ga1f97156a47a219524e677a486d7a4067.html#ga1f97156a47a219524e677a486d7a4067">More...</a><br /></td></tr>
<tr class="separator:ga1f97156a47a219524e677a486d7a4067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2ebf87a032361b5d7a400fe02a1133"><td class="memItemLeft" align="right" valign="top"><a id="ga7b2ebf87a032361b5d7a400fe02a1133"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7b2ebf87a032361b5d7a400fe02a1133">LPC8xx_SYSPLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga1f97156a47a219524e677a486d7a4067.html#ga1f97156a47a219524e677a486d7a4067">LPC8xx_SYSPLLCCO</a> / <a class="el" href="group__HAL_ga5d8b92eb8386dcad9bdad1bba00bb93e.html#ga5d8b92eb8386dcad9bdad1bba00bb93e">LPC8xx_SYSPLL_DIV</a>)</td></tr>
<tr class="memdesc:ga7b2ebf87a032361b5d7a400fe02a1133"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga7b2ebf87a032361b5d7a400fe02a1133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fb3ebacf8dff98fe9aeff46bf75336"><td class="memItemLeft" align="right" valign="top"><a id="ga93fb3ebacf8dff98fe9aeff46bf75336"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC8xx_MAINCLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga7b2ebf87a032361b5d7a400fe02a1133">LPC8xx_SYSPLLCLKOUT</a></td></tr>
<tr class="separator:ga93fb3ebacf8dff98fe9aeff46bf75336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d315c8ac766a18587a3368444eaa55"><td class="memItemLeft" align="right" valign="top"><a id="ga44d315c8ac766a18587a3368444eaa55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga44d315c8ac766a18587a3368444eaa55">LPC8xx_SYSCLK</a>&#160;&#160;&#160;(LPC8xx_MAINCLK / <a class="el" href="group__HAL_ga93bd55a124c398b1c7544327988cd069.html#ga93bd55a124c398b1c7544327988cd069">LPC8xx_SYSABHCLK_DIV</a>)</td></tr>
<tr class="memdesc:ga44d315c8ac766a18587a3368444eaa55"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock. <br /></td></tr>
<tr class="separator:ga44d315c8ac766a18587a3368444eaa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403a43f994f097562cb0897cac266d12"><td class="memItemLeft" align="right" valign="top"><a id="ga403a43f994f097562cb0897cac266d12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga403a43f994f097562cb0897cac266d12">LPC8xx_FLASHCFG_FLASHTIM</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga403a43f994f097562cb0897cac266d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait states. <br /></td></tr>
<tr class="separator:ga403a43f994f097562cb0897cac266d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&#160;&#160;&#160;&quot;MSP430&quot;</td></tr>
<tr class="memdesc:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform name. <br /></td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbfeec7a20282244c3a8bc9a9072670"><td class="memItemLeft" align="right" valign="top"><a id="gaebbfeec7a20282244c3a8bc9a9072670"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaebbfeec7a20282244c3a8bc9a9072670">MSP430_CLOCK_SOURCE_XT2CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaebbfeec7a20282244c3a8bc9a9072670"><td class="mdescLeft">&#160;</td><td class="mdescRight">XT2CLK clock selector. <br  />
 <br /></td></tr>
<tr class="separator:gaebbfeec7a20282244c3a8bc9a9072670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d348e799f2bbdc7653d33463985687"><td class="memItemLeft" align="right" valign="top"><a id="ga44d348e799f2bbdc7653d33463985687"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga44d348e799f2bbdc7653d33463985687">MSP430_CLOCK_SOURCE_DCOCLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga44d348e799f2bbdc7653d33463985687"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCOCLK clock selector. <br  />
 <br /></td></tr>
<tr class="separator:ga44d348e799f2bbdc7653d33463985687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0664e20ba9f47b723ba299f5574d35a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0664e20ba9f47b723ba299f5574d35a3.html#ga0664e20ba9f47b723ba299f5574d35a3">MSP430_USE_CLOCK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#gaebbfeec7a20282244c3a8bc9a9072670">MSP430_CLOCK_SOURCE_XT2CLK</a></td></tr>
<tr class="memdesc:ga0664e20ba9f47b723ba299f5574d35a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source.  <a href="group__HAL_ga0664e20ba9f47b723ba299f5574d35a3.html#ga0664e20ba9f47b723ba299f5574d35a3">More...</a><br /></td></tr>
<tr class="separator:ga0664e20ba9f47b723ba299f5574d35a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8eb22da228a66a71433ea7694a4bdd"><td class="memItemLeft" align="right" valign="top"><a id="ga6f8eb22da228a66a71433ea7694a4bdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ACLK</b>&#160;&#160;&#160;LFXT1CLK</td></tr>
<tr class="separator:ga6f8eb22da228a66a71433ea7694a4bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625e6fdb4c2120fc163e1b04178af3dd"><td class="memItemLeft" align="right" valign="top"><a id="ga625e6fdb4c2120fc163e1b04178af3dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCLK</b>&#160;&#160;&#160;XT2CLK</td></tr>
<tr class="separator:ga625e6fdb4c2120fc163e1b04178af3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90667866281ab7b0a964473af049cc7c"><td class="memItemLeft" align="right" valign="top"><a id="ga90667866281ab7b0a964473af049cc7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SMCLK</b>&#160;&#160;&#160;(XT2CLK / 8)</td></tr>
<tr class="separator:ga90667866281ab7b0a964473af049cc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62446428dc1821824095bd5ae825d3b3"><td class="memItemLeft" align="right" valign="top"><a id="ga62446428dc1821824095bd5ae825d3b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VAL_DCOCTL</b>&#160;&#160;&#160;(DCO0 | DCO1)</td></tr>
<tr class="separator:ga62446428dc1821824095bd5ae825d3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd68544c377285951827c229d259bf36"><td class="memItemLeft" align="right" valign="top"><a id="gafd68544c377285951827c229d259bf36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VAL_BCSCTL1</b>&#160;&#160;&#160;(RSEL2)</td></tr>
<tr class="separator:gafd68544c377285951827c229d259bf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550491d2245795dd1db6455786e7f837"><td class="memItemLeft" align="right" valign="top"><a id="ga550491d2245795dd1db6455786e7f837"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VAL_BCSCTL2</b>&#160;&#160;&#160;(SELM_2 | DIVM_0 | DIVS_3 | SELS)</td></tr>
<tr class="separator:ga550491d2245795dd1db6455786e7f837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828daef992fbe78d36fc3a52b8872d82"><td class="memItemLeft" align="right" valign="top"><a id="ga828daef992fbe78d36fc3a52b8872d82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga828daef992fbe78d36fc3a52b8872d82">SPC5_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga828daef992fbe78d36fc3a52b8872d82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clocks initialization in the HAL. <br /></td></tr>
<tr class="separator:ga828daef992fbe78d36fc3a52b8872d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397073684df81db0d2ede216cb90c5e7"><td class="memItemLeft" align="right" valign="top"><a id="ga397073684df81db0d2ede216cb90c5e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga397073684df81db0d2ede216cb90c5e7">SPC5_ALLOW_OVERCLOCK</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga397073684df81db0d2ede216cb90c5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the overclock checks. <br /></td></tr>
<tr class="separator:ga397073684df81db0d2ede216cb90c5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4b0806d91db4aa27e2b0606487fee7"><td class="memItemLeft" align="right" valign="top"><a id="gaad4b0806d91db4aa27e2b0606487fee7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaad4b0806d91db4aa27e2b0606487fee7">SPC5_DISABLE_WATCHDOG</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gaad4b0806d91db4aa27e2b0606487fee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the watchdog on start. <br /></td></tr>
<tr class="separator:gaad4b0806d91db4aa27e2b0606487fee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecd31d7f872724cab0c224340d615a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafecd31d7f872724cab0c224340d615a3.html#gafecd31d7f872724cab0c224340d615a3">SPC5_FMPLL0_IDF_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gafecd31d7f872724cab0c224340d615a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 IDF divider value.  <a href="group__HAL_gafecd31d7f872724cab0c224340d615a3.html#gafecd31d7f872724cab0c224340d615a3">More...</a><br /></td></tr>
<tr class="separator:gafecd31d7f872724cab0c224340d615a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797c9a62ec9daf25a668e49ef9ec2dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga797c9a62ec9daf25a668e49ef9ec2dfc.html#ga797c9a62ec9daf25a668e49ef9ec2dfc">SPC5_FMPLL0_NDIV_VALUE</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:ga797c9a62ec9daf25a668e49ef9ec2dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 NDIV divider value.  <a href="group__HAL_ga797c9a62ec9daf25a668e49ef9ec2dfc.html#ga797c9a62ec9daf25a668e49ef9ec2dfc">More...</a><br /></td></tr>
<tr class="separator:ga797c9a62ec9daf25a668e49ef9ec2dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bc6e7d7373d0242740cfa9ff414634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga62bc6e7d7373d0242740cfa9ff414634.html#ga62bc6e7d7373d0242740cfa9ff414634">SPC5_FMPLL0_ODF</a>&#160;&#160;&#160;SPC5_FMPLL_ODF_DIV4</td></tr>
<tr class="memdesc:ga62bc6e7d7373d0242740cfa9ff414634"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 ODF divider value.  <a href="group__HAL_ga62bc6e7d7373d0242740cfa9ff414634.html#ga62bc6e7d7373d0242740cfa9ff414634">More...</a><br /></td></tr>
<tr class="separator:ga62bc6e7d7373d0242740cfa9ff414634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7104dbebe580e9c3a0f814f3ebfbe74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7104dbebe580e9c3a0f814f3ebfbe74a.html#ga7104dbebe580e9c3a0f814f3ebfbe74a">SPC5_XOSCDIV_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga7104dbebe580e9c3a0f814f3ebfbe74a"><td class="mdescLeft">&#160;</td><td class="mdescRight">XOSC divider value.  <a href="group__HAL_ga7104dbebe580e9c3a0f814f3ebfbe74a.html#ga7104dbebe580e9c3a0f814f3ebfbe74a">More...</a><br /></td></tr>
<tr class="separator:ga7104dbebe580e9c3a0f814f3ebfbe74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994de6dddef56ce00a05216f72e4e64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga994de6dddef56ce00a05216f72e4e64e.html#ga994de6dddef56ce00a05216f72e4e64e">SPC5_IRCDIV_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga994de6dddef56ce00a05216f72e4e64e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IRC divider value.  <a href="group__HAL_ga994de6dddef56ce00a05216f72e4e64e.html#ga994de6dddef56ce00a05216f72e4e64e">More...</a><br /></td></tr>
<tr class="separator:ga994de6dddef56ce00a05216f72e4e64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a067ef1db76ee034bbf1bb5f36106e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga88a067ef1db76ee034bbf1bb5f36106e.html#ga88a067ef1db76ee034bbf1bb5f36106e">SPC5_PERIPHERAL1_CLK_DIV_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga88a067ef1db76ee034bbf1bb5f36106e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripherals Set 1 clock divider value.  <a href="group__HAL_ga88a067ef1db76ee034bbf1bb5f36106e.html#ga88a067ef1db76ee034bbf1bb5f36106e">More...</a><br /></td></tr>
<tr class="separator:ga88a067ef1db76ee034bbf1bb5f36106e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa386fac4e0f17298cd091a38a2ce32d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa386fac4e0f17298cd091a38a2ce32d8.html#gaa386fac4e0f17298cd091a38a2ce32d8">SPC5_PERIPHERAL2_CLK_DIV_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaa386fac4e0f17298cd091a38a2ce32d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripherals Set 2 clock divider value.  <a href="group__HAL_gaa386fac4e0f17298cd091a38a2ce32d8.html#gaa386fac4e0f17298cd091a38a2ce32d8">More...</a><br /></td></tr>
<tr class="separator:gaa386fac4e0f17298cd091a38a2ce32d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea4fb1a49cd8bdbe2283e80c087cbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1ea4fb1a49cd8bdbe2283e80c087cbe1.html#ga1ea4fb1a49cd8bdbe2283e80c087cbe1">SPC5_PERIPHERAL3_CLK_DIV_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga1ea4fb1a49cd8bdbe2283e80c087cbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripherals Set 3 clock divider value.  <a href="group__HAL_ga1ea4fb1a49cd8bdbe2283e80c087cbe1.html#ga1ea4fb1a49cd8bdbe2283e80c087cbe1">More...</a><br /></td></tr>
<tr class="separator:ga1ea4fb1a49cd8bdbe2283e80c087cbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bc31de81ec4da9fcb99d9ccbdc1c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga04bc31de81ec4da9fcb99d9ccbdc1c54.html#ga04bc31de81ec4da9fcb99d9ccbdc1c54">SPC5_ME_ME_BITS</a></td></tr>
<tr class="memdesc:ga04bc31de81ec4da9fcb99d9ccbdc1c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active run modes in ME_ME register.  <a href="group__HAL_ga04bc31de81ec4da9fcb99d9ccbdc1c54.html#ga04bc31de81ec4da9fcb99d9ccbdc1c54">More...</a><br /></td></tr>
<tr class="separator:ga04bc31de81ec4da9fcb99d9ccbdc1c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a843b0cbbd24a6268c583916c9cddea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9a843b0cbbd24a6268c583916c9cddea.html#ga9a843b0cbbd24a6268c583916c9cddea">SPC5_ME_TEST_MC_BITS</a></td></tr>
<tr class="memdesc:ga9a843b0cbbd24a6268c583916c9cddea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TEST mode settings.  <a href="group__HAL_ga9a843b0cbbd24a6268c583916c9cddea.html#ga9a843b0cbbd24a6268c583916c9cddea">More...</a><br /></td></tr>
<tr class="separator:ga9a843b0cbbd24a6268c583916c9cddea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6d530b68b03a6e3871608987a573bd"><td class="memItemLeft" align="right" valign="top"><a id="gafa6d530b68b03a6e3871608987a573bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gafa6d530b68b03a6e3871608987a573bd">SPC5_ME_SAFE_MC_BITS</a>&#160;&#160;&#160;(SPC5_ME_MC_PDO)</td></tr>
<tr class="memdesc:gafa6d530b68b03a6e3871608987a573bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAFE mode settings. <br /></td></tr>
<tr class="separator:gafa6d530b68b03a6e3871608987a573bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59176c37e10f5af0a03c3d916ccee958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga59176c37e10f5af0a03c3d916ccee958.html#ga59176c37e10f5af0a03c3d916ccee958">SPC5_ME_DRUN_MC_BITS</a></td></tr>
<tr class="memdesc:ga59176c37e10f5af0a03c3d916ccee958"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRUN mode settings.  <a href="group__HAL_ga59176c37e10f5af0a03c3d916ccee958.html#ga59176c37e10f5af0a03c3d916ccee958">More...</a><br /></td></tr>
<tr class="separator:ga59176c37e10f5af0a03c3d916ccee958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03de7bec540a1554ee15cbd814173cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga03de7bec540a1554ee15cbd814173cf1.html#ga03de7bec540a1554ee15cbd814173cf1">SPC5_ME_RUN0_MC_BITS</a></td></tr>
<tr class="memdesc:ga03de7bec540a1554ee15cbd814173cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN0 mode settings.  <a href="group__HAL_ga03de7bec540a1554ee15cbd814173cf1.html#ga03de7bec540a1554ee15cbd814173cf1">More...</a><br /></td></tr>
<tr class="separator:ga03de7bec540a1554ee15cbd814173cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8ff7099e0e4c8161678e663277579e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf8ff7099e0e4c8161678e663277579e.html#gacf8ff7099e0e4c8161678e663277579e">SPC5_ME_RUN1_MC_BITS</a></td></tr>
<tr class="memdesc:gacf8ff7099e0e4c8161678e663277579e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN1 mode settings.  <a href="group__HAL_gacf8ff7099e0e4c8161678e663277579e.html#gacf8ff7099e0e4c8161678e663277579e">More...</a><br /></td></tr>
<tr class="separator:gacf8ff7099e0e4c8161678e663277579e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6505c98f9bc16abbf17c58376fd46e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6505c98f9bc16abbf17c58376fd46e95.html#ga6505c98f9bc16abbf17c58376fd46e95">SPC5_ME_RUN2_MC_BITS</a></td></tr>
<tr class="memdesc:ga6505c98f9bc16abbf17c58376fd46e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN2 mode settings.  <a href="group__HAL_ga6505c98f9bc16abbf17c58376fd46e95.html#ga6505c98f9bc16abbf17c58376fd46e95">More...</a><br /></td></tr>
<tr class="separator:ga6505c98f9bc16abbf17c58376fd46e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14f0b0e280d309190db3d77d08989e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad14f0b0e280d309190db3d77d08989e6.html#gad14f0b0e280d309190db3d77d08989e6">SPC5_ME_RUN3_MC_BITS</a></td></tr>
<tr class="memdesc:gad14f0b0e280d309190db3d77d08989e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN3 mode settings.  <a href="group__HAL_gad14f0b0e280d309190db3d77d08989e6.html#gad14f0b0e280d309190db3d77d08989e6">More...</a><br /></td></tr>
<tr class="separator:gad14f0b0e280d309190db3d77d08989e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac726198927c446ed74b6d193fdee9996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac726198927c446ed74b6d193fdee9996.html#gac726198927c446ed74b6d193fdee9996">SPC5_ME_HALT0_MC_BITS</a></td></tr>
<tr class="memdesc:gac726198927c446ed74b6d193fdee9996"><td class="mdescLeft">&#160;</td><td class="mdescRight">HALT0 mode settings.  <a href="group__HAL_gac726198927c446ed74b6d193fdee9996.html#gac726198927c446ed74b6d193fdee9996">More...</a><br /></td></tr>
<tr class="separator:gac726198927c446ed74b6d193fdee9996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a9ac5150d62f52fed453cce04abbcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga61a9ac5150d62f52fed453cce04abbcd.html#ga61a9ac5150d62f52fed453cce04abbcd">SPC5_ME_STOP0_MC_BITS</a></td></tr>
<tr class="memdesc:ga61a9ac5150d62f52fed453cce04abbcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">STOP0 mode settings.  <a href="group__HAL_ga61a9ac5150d62f52fed453cce04abbcd.html#ga61a9ac5150d62f52fed453cce04abbcd">More...</a><br /></td></tr>
<tr class="separator:ga61a9ac5150d62f52fed453cce04abbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6adaadca8413bae384b819a4485133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6c6adaadca8413bae384b819a4485133.html#ga6c6adaadca8413bae384b819a4485133">SPC5_ME_STANDBY0_MC_BITS</a></td></tr>
<tr class="memdesc:ga6c6adaadca8413bae384b819a4485133"><td class="mdescLeft">&#160;</td><td class="mdescRight">STANDBY0 mode settings.  <a href="group__HAL_ga6c6adaadca8413bae384b819a4485133.html#ga6c6adaadca8413bae384b819a4485133">More...</a><br /></td></tr>
<tr class="separator:ga6c6adaadca8413bae384b819a4485133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab035b354788a000d55fc150c02ab2300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab035b354788a000d55fc150c02ab2300.html#gab035b354788a000d55fc150c02ab2300">SPC5_ME_RUN_PC0_BITS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab035b354788a000d55fc150c02ab2300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 0 (run mode).  <a href="group__HAL_gab035b354788a000d55fc150c02ab2300.html#gab035b354788a000d55fc150c02ab2300">More...</a><br /></td></tr>
<tr class="separator:gab035b354788a000d55fc150c02ab2300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada89349a41d37d21055140fc2a39392d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gada89349a41d37d21055140fc2a39392d.html#gada89349a41d37d21055140fc2a39392d">SPC5_ME_RUN_PC1_BITS</a></td></tr>
<tr class="memdesc:gada89349a41d37d21055140fc2a39392d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 1 (run mode).  <a href="group__HAL_gada89349a41d37d21055140fc2a39392d.html#gada89349a41d37d21055140fc2a39392d">More...</a><br /></td></tr>
<tr class="separator:gada89349a41d37d21055140fc2a39392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac6a2f2d8e5bf39785d112ece8da348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4ac6a2f2d8e5bf39785d112ece8da348.html#ga4ac6a2f2d8e5bf39785d112ece8da348">SPC5_ME_RUN_PC2_BITS</a></td></tr>
<tr class="memdesc:ga4ac6a2f2d8e5bf39785d112ece8da348"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 2 (run mode).  <a href="group__HAL_ga4ac6a2f2d8e5bf39785d112ece8da348.html#ga4ac6a2f2d8e5bf39785d112ece8da348">More...</a><br /></td></tr>
<tr class="separator:ga4ac6a2f2d8e5bf39785d112ece8da348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f9d12b428eda9ac395e710447a68f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga37f9d12b428eda9ac395e710447a68f4.html#ga37f9d12b428eda9ac395e710447a68f4">SPC5_ME_RUN_PC3_BITS</a></td></tr>
<tr class="memdesc:ga37f9d12b428eda9ac395e710447a68f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 3 (run mode).  <a href="group__HAL_ga37f9d12b428eda9ac395e710447a68f4.html#ga37f9d12b428eda9ac395e710447a68f4">More...</a><br /></td></tr>
<tr class="separator:ga37f9d12b428eda9ac395e710447a68f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b63e60f9ad75791ca4f8b6921dcf60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad8b63e60f9ad75791ca4f8b6921dcf60.html#gad8b63e60f9ad75791ca4f8b6921dcf60">SPC5_ME_RUN_PC4_BITS</a></td></tr>
<tr class="memdesc:gad8b63e60f9ad75791ca4f8b6921dcf60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 4 (run mode).  <a href="group__HAL_gad8b63e60f9ad75791ca4f8b6921dcf60.html#gad8b63e60f9ad75791ca4f8b6921dcf60">More...</a><br /></td></tr>
<tr class="separator:gad8b63e60f9ad75791ca4f8b6921dcf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75706379a7470d41370656f2740c0400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga75706379a7470d41370656f2740c0400.html#ga75706379a7470d41370656f2740c0400">SPC5_ME_RUN_PC5_BITS</a></td></tr>
<tr class="memdesc:ga75706379a7470d41370656f2740c0400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 5 (run mode).  <a href="group__HAL_ga75706379a7470d41370656f2740c0400.html#ga75706379a7470d41370656f2740c0400">More...</a><br /></td></tr>
<tr class="separator:ga75706379a7470d41370656f2740c0400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e5a0e5fbc761535ea59a785f8e2a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga70e5a0e5fbc761535ea59a785f8e2a78.html#ga70e5a0e5fbc761535ea59a785f8e2a78">SPC5_ME_RUN_PC6_BITS</a></td></tr>
<tr class="memdesc:ga70e5a0e5fbc761535ea59a785f8e2a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 6 (run mode).  <a href="group__HAL_ga70e5a0e5fbc761535ea59a785f8e2a78.html#ga70e5a0e5fbc761535ea59a785f8e2a78">More...</a><br /></td></tr>
<tr class="separator:ga70e5a0e5fbc761535ea59a785f8e2a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031794aceee0419d0fd84cea06793f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga031794aceee0419d0fd84cea06793f33.html#ga031794aceee0419d0fd84cea06793f33">SPC5_ME_RUN_PC7_BITS</a></td></tr>
<tr class="memdesc:ga031794aceee0419d0fd84cea06793f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 7 (run mode).  <a href="group__HAL_ga031794aceee0419d0fd84cea06793f33.html#ga031794aceee0419d0fd84cea06793f33">More...</a><br /></td></tr>
<tr class="separator:ga031794aceee0419d0fd84cea06793f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcec04c4e46029b8896e645e0bc4353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafdcec04c4e46029b8896e645e0bc4353.html#gafdcec04c4e46029b8896e645e0bc4353">SPC5_ME_LP_PC0_BITS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gafdcec04c4e46029b8896e645e0bc4353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 0 (low power mode).  <a href="group__HAL_gafdcec04c4e46029b8896e645e0bc4353.html#gafdcec04c4e46029b8896e645e0bc4353">More...</a><br /></td></tr>
<tr class="separator:gafdcec04c4e46029b8896e645e0bc4353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549000c33a759ced535bb8ff46645080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga549000c33a759ced535bb8ff46645080.html#ga549000c33a759ced535bb8ff46645080">SPC5_ME_LP_PC1_BITS</a></td></tr>
<tr class="memdesc:ga549000c33a759ced535bb8ff46645080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 1 (low power mode).  <a href="group__HAL_ga549000c33a759ced535bb8ff46645080.html#ga549000c33a759ced535bb8ff46645080">More...</a><br /></td></tr>
<tr class="separator:ga549000c33a759ced535bb8ff46645080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82621094389cdf428b5dcb6ea1354f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga82621094389cdf428b5dcb6ea1354f8f.html#ga82621094389cdf428b5dcb6ea1354f8f">SPC5_ME_LP_PC2_BITS</a>&#160;&#160;&#160;(SPC5_ME_LP_PC_HALT0)</td></tr>
<tr class="memdesc:ga82621094389cdf428b5dcb6ea1354f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 2 (low power mode).  <a href="group__HAL_ga82621094389cdf428b5dcb6ea1354f8f.html#ga82621094389cdf428b5dcb6ea1354f8f">More...</a><br /></td></tr>
<tr class="separator:ga82621094389cdf428b5dcb6ea1354f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98506dde3f5ed04ee44b05c4b82158d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga98506dde3f5ed04ee44b05c4b82158d6.html#ga98506dde3f5ed04ee44b05c4b82158d6">SPC5_ME_LP_PC3_BITS</a>&#160;&#160;&#160;(SPC5_ME_LP_PC_STOP0)</td></tr>
<tr class="memdesc:ga98506dde3f5ed04ee44b05c4b82158d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 3 (low power mode).  <a href="group__HAL_ga98506dde3f5ed04ee44b05c4b82158d6.html#ga98506dde3f5ed04ee44b05c4b82158d6">More...</a><br /></td></tr>
<tr class="separator:ga98506dde3f5ed04ee44b05c4b82158d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cd3ffa6fc566ef235d47b173c4128c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad5cd3ffa6fc566ef235d47b173c4128c.html#gad5cd3ffa6fc566ef235d47b173c4128c">SPC5_ME_LP_PC4_BITS</a></td></tr>
<tr class="memdesc:gad5cd3ffa6fc566ef235d47b173c4128c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 4 (low power mode).  <a href="group__HAL_gad5cd3ffa6fc566ef235d47b173c4128c.html#gad5cd3ffa6fc566ef235d47b173c4128c">More...</a><br /></td></tr>
<tr class="separator:gad5cd3ffa6fc566ef235d47b173c4128c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509e158a5ba2fef4c04943f8d03f94d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga509e158a5ba2fef4c04943f8d03f94d3.html#ga509e158a5ba2fef4c04943f8d03f94d3">SPC5_ME_LP_PC5_BITS</a></td></tr>
<tr class="memdesc:ga509e158a5ba2fef4c04943f8d03f94d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 5 (low power mode).  <a href="group__HAL_ga509e158a5ba2fef4c04943f8d03f94d3.html#ga509e158a5ba2fef4c04943f8d03f94d3">More...</a><br /></td></tr>
<tr class="separator:ga509e158a5ba2fef4c04943f8d03f94d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7e308691c112d080ff1cf6b73aa976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaed7e308691c112d080ff1cf6b73aa976.html#gaed7e308691c112d080ff1cf6b73aa976">SPC5_ME_LP_PC6_BITS</a></td></tr>
<tr class="memdesc:gaed7e308691c112d080ff1cf6b73aa976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 6 (low power mode).  <a href="group__HAL_gaed7e308691c112d080ff1cf6b73aa976.html#gaed7e308691c112d080ff1cf6b73aa976">More...</a><br /></td></tr>
<tr class="separator:gaed7e308691c112d080ff1cf6b73aa976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac40d541cf3edc5bf34262a73e0f0f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3ac40d541cf3edc5bf34262a73e0f0f3.html#ga3ac40d541cf3edc5bf34262a73e0f0f3">SPC5_ME_LP_PC7_BITS</a></td></tr>
<tr class="memdesc:ga3ac40d541cf3edc5bf34262a73e0f0f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 7 (low power mode).  <a href="group__HAL_ga3ac40d541cf3edc5bf34262a73e0f0f3.html#ga3ac40d541cf3edc5bf34262a73e0f0f3">More...</a><br /></td></tr>
<tr class="separator:ga3ac40d541cf3edc5bf34262a73e0f0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21895234542ea85342f577b8bbcca376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga21895234542ea85342f577b8bbcca376.html#ga21895234542ea85342f577b8bbcca376">SPC5_PIT0_IRQ_PRIORITY</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga21895234542ea85342f577b8bbcca376"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIT channel 0 IRQ priority.  <a href="group__HAL_ga21895234542ea85342f577b8bbcca376.html#ga21895234542ea85342f577b8bbcca376">More...</a><br /></td></tr>
<tr class="separator:ga21895234542ea85342f577b8bbcca376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f4ae290c9fd507f3e3123cddaefb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad0f4ae290c9fd507f3e3123cddaefb4c.html#gad0f4ae290c9fd507f3e3123cddaefb4c">SPC5_CLOCK_FAILURE_HOOK</a>()&#160;&#160;&#160;<a class="el" href="group__system_gad43b78f160a2c983792af3041cc4a536.html#gad43b78f160a2c983792af3041cc4a536">chSysHalt</a>()</td></tr>
<tr class="memdesc:gad0f4ae290c9fd507f3e3123cddaefb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock initialization failure hook.  <a href="group__HAL_gad0f4ae290c9fd507f3e3123cddaefb4c.html#gad0f4ae290c9fd507f3e3123cddaefb4c">More...</a><br /></td></tr>
<tr class="separator:gad0f4ae290c9fd507f3e3123cddaefb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e3a3745f7c2b130d2de6153aa6371c"><td class="memItemLeft" align="right" valign="top"><a id="gaf5e3a3745f7c2b130d2de6153aa6371c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL0_ODF_VALUE</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf5e3a3745f7c2b130d2de6153aa6371c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267c75723a85a694af1b990b92eb9372"><td class="memItemLeft" align="right" valign="top"><a id="ga267c75723a85a694af1b990b92eb9372"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga267c75723a85a694af1b990b92eb9372">SPC5_FMPLL0_VCO_CLK</a>&#160;&#160;&#160;((SPC5_XOSC_CLK / <a class="el" href="group__HAL_gafecd31d7f872724cab0c224340d615a3.html#gafecd31d7f872724cab0c224340d615a3">SPC5_FMPLL0_IDF_VALUE</a>) * <a class="el" href="group__HAL_ga797c9a62ec9daf25a668e49ef9ec2dfc.html#ga797c9a62ec9daf25a668e49ef9ec2dfc">SPC5_FMPLL0_NDIV_VALUE</a>)</td></tr>
<tr class="memdesc:ga267c75723a85a694af1b990b92eb9372"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL0_VCO_CLK clock point. <br /></td></tr>
<tr class="separator:ga267c75723a85a694af1b990b92eb9372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c2c3d33f85130377b55656daab6837"><td class="memItemLeft" align="right" valign="top"><a id="gad2c2c3d33f85130377b55656daab6837"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad2c2c3d33f85130377b55656daab6837">SPC5_FMPLL0_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga267c75723a85a694af1b990b92eb9372">SPC5_FMPLL0_VCO_CLK</a> / SPC5_FMPLL0_ODF_VALUE)</td></tr>
<tr class="memdesc:gad2c2c3d33f85130377b55656daab6837"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL0_CLK clock point. <br /></td></tr>
<tr class="separator:gad2c2c3d33f85130377b55656daab6837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208250a90705c24742755754129f5bf9"><td class="memItemLeft" align="right" valign="top"><a id="ga208250a90705c24742755754129f5bf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SC_DC0</b>&#160;&#160;&#160;(0x80 | (<a class="el" href="group__HAL_ga88a067ef1db76ee034bbf1bb5f36106e.html#ga88a067ef1db76ee034bbf1bb5f36106e">SPC5_PERIPHERAL1_CLK_DIV_VALUE</a> - 1))</td></tr>
<tr class="separator:ga208250a90705c24742755754129f5bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c56d9f5cdb215bac5f0d4131b215aed"><td class="memItemLeft" align="right" valign="top"><a id="ga3c56d9f5cdb215bac5f0d4131b215aed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SC_DC1</b>&#160;&#160;&#160;(0x80 | (<a class="el" href="group__HAL_gaa386fac4e0f17298cd091a38a2ce32d8.html#gaa386fac4e0f17298cd091a38a2ce32d8">SPC5_PERIPHERAL2_CLK_DIV_VALUE</a> - 1))</td></tr>
<tr class="separator:ga3c56d9f5cdb215bac5f0d4131b215aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706f78dc44bc65baf19289a8191a2753"><td class="memItemLeft" align="right" valign="top"><a id="ga706f78dc44bc65baf19289a8191a2753"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SC_DC2</b>&#160;&#160;&#160;(0x80 | (<a class="el" href="group__HAL_ga1ea4fb1a49cd8bdbe2283e80c087cbe1.html#ga1ea4fb1a49cd8bdbe2283e80c087cbe1">SPC5_PERIPHERAL3_CLK_DIV_VALUE</a> - 1))</td></tr>
<tr class="separator:ga706f78dc44bc65baf19289a8191a2753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828daef992fbe78d36fc3a52b8872d82"><td class="memItemLeft" align="right" valign="top"><a id="ga828daef992fbe78d36fc3a52b8872d82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga828daef992fbe78d36fc3a52b8872d82">SPC5_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga828daef992fbe78d36fc3a52b8872d82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clocks initialization in the HAL. <br /></td></tr>
<tr class="separator:ga828daef992fbe78d36fc3a52b8872d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397073684df81db0d2ede216cb90c5e7"><td class="memItemLeft" align="right" valign="top"><a id="ga397073684df81db0d2ede216cb90c5e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga397073684df81db0d2ede216cb90c5e7">SPC5_ALLOW_OVERCLOCK</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga397073684df81db0d2ede216cb90c5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the overclock checks. <br /></td></tr>
<tr class="separator:ga397073684df81db0d2ede216cb90c5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4b0806d91db4aa27e2b0606487fee7"><td class="memItemLeft" align="right" valign="top"><a id="gaad4b0806d91db4aa27e2b0606487fee7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaad4b0806d91db4aa27e2b0606487fee7">SPC5_DISABLE_WATCHDOG</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gaad4b0806d91db4aa27e2b0606487fee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the watchdog on start. <br /></td></tr>
<tr class="separator:gaad4b0806d91db4aa27e2b0606487fee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecd31d7f872724cab0c224340d615a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafecd31d7f872724cab0c224340d615a3.html#gafecd31d7f872724cab0c224340d615a3">SPC5_FMPLL0_IDF_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gafecd31d7f872724cab0c224340d615a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 IDF divider value.  <a href="group__HAL_gafecd31d7f872724cab0c224340d615a3.html#gafecd31d7f872724cab0c224340d615a3">More...</a><br /></td></tr>
<tr class="separator:gafecd31d7f872724cab0c224340d615a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797c9a62ec9daf25a668e49ef9ec2dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga797c9a62ec9daf25a668e49ef9ec2dfc.html#ga797c9a62ec9daf25a668e49ef9ec2dfc">SPC5_FMPLL0_NDIV_VALUE</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:ga797c9a62ec9daf25a668e49ef9ec2dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 NDIV divider value.  <a href="group__HAL_ga797c9a62ec9daf25a668e49ef9ec2dfc.html#ga797c9a62ec9daf25a668e49ef9ec2dfc">More...</a><br /></td></tr>
<tr class="separator:ga797c9a62ec9daf25a668e49ef9ec2dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bc6e7d7373d0242740cfa9ff414634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga62bc6e7d7373d0242740cfa9ff414634.html#ga62bc6e7d7373d0242740cfa9ff414634">SPC5_FMPLL0_ODF</a>&#160;&#160;&#160;SPC5_FMPLL_ODF_DIV4</td></tr>
<tr class="memdesc:ga62bc6e7d7373d0242740cfa9ff414634"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 ODF divider value.  <a href="group__HAL_ga62bc6e7d7373d0242740cfa9ff414634.html#ga62bc6e7d7373d0242740cfa9ff414634">More...</a><br /></td></tr>
<tr class="separator:ga62bc6e7d7373d0242740cfa9ff414634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23797264d2830f7100b4b41bf367bd35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga23797264d2830f7100b4b41bf367bd35.html#ga23797264d2830f7100b4b41bf367bd35">SPC5_FMPLL1_IDF_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga23797264d2830f7100b4b41bf367bd35"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL1 IDF divider value.  <a href="group__HAL_ga23797264d2830f7100b4b41bf367bd35.html#ga23797264d2830f7100b4b41bf367bd35">More...</a><br /></td></tr>
<tr class="separator:ga23797264d2830f7100b4b41bf367bd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73492913dab362d3c3e7ef971905cf05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga73492913dab362d3c3e7ef971905cf05.html#ga73492913dab362d3c3e7ef971905cf05">SPC5_FMPLL1_NDIV_VALUE</a>&#160;&#160;&#160;60</td></tr>
<tr class="memdesc:ga73492913dab362d3c3e7ef971905cf05"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL1 NDIV divider value.  <a href="group__HAL_ga73492913dab362d3c3e7ef971905cf05.html#ga73492913dab362d3c3e7ef971905cf05">More...</a><br /></td></tr>
<tr class="separator:ga73492913dab362d3c3e7ef971905cf05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521b2c82a7eaeabf9c028abf40f11474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga521b2c82a7eaeabf9c028abf40f11474.html#ga521b2c82a7eaeabf9c028abf40f11474">SPC5_FMPLL1_ODF</a>&#160;&#160;&#160;SPC5_FMPLL_ODF_DIV4</td></tr>
<tr class="memdesc:ga521b2c82a7eaeabf9c028abf40f11474"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL1 ODF divider value.  <a href="group__HAL_ga521b2c82a7eaeabf9c028abf40f11474.html#ga521b2c82a7eaeabf9c028abf40f11474">More...</a><br /></td></tr>
<tr class="separator:ga521b2c82a7eaeabf9c028abf40f11474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0c4215fec356db4b576bc6f10ac69d"><td class="memItemLeft" align="right" valign="top"><a id="ga7d0c4215fec356db4b576bc6f10ac69d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7d0c4215fec356db4b576bc6f10ac69d">SPC5_AUX0CLK_SRC</a>&#160;&#160;&#160;SPC5_CGM_SS_FMPLL1</td></tr>
<tr class="memdesc:ga7d0c4215fec356db4b576bc6f10ac69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX0 clock source. <br /></td></tr>
<tr class="separator:ga7d0c4215fec356db4b576bc6f10ac69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413efec5f8db95162a7e0b73f71833db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga413efec5f8db95162a7e0b73f71833db.html#ga413efec5f8db95162a7e0b73f71833db">SPC5_MCONTROL_DIVIDER_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga413efec5f8db95162a7e0b73f71833db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control clock divider value.  <a href="group__HAL_ga413efec5f8db95162a7e0b73f71833db.html#ga413efec5f8db95162a7e0b73f71833db">More...</a><br /></td></tr>
<tr class="separator:ga413efec5f8db95162a7e0b73f71833db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04de0c34b61dd1cef2b7f17fd44b2e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga04de0c34b61dd1cef2b7f17fd44b2e03.html#ga04de0c34b61dd1cef2b7f17fd44b2e03">SPC5_AUX1CLK_SRC</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga04de0c34b61dd1cef2b7f17fd44b2e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX1 clock source.  <a href="group__HAL_ga04de0c34b61dd1cef2b7f17fd44b2e03.html#ga04de0c34b61dd1cef2b7f17fd44b2e03">More...</a><br /></td></tr>
<tr class="separator:ga04de0c34b61dd1cef2b7f17fd44b2e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1e6d754d425c456011401efaedc175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5f1e6d754d425c456011401efaedc175.html#ga5f1e6d754d425c456011401efaedc175">SPC5_FMPLL1_CLK_DIVIDER_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga5f1e6d754d425c456011401efaedc175"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL1 clock divider value.  <a href="group__HAL_ga5f1e6d754d425c456011401efaedc175.html#ga5f1e6d754d425c456011401efaedc175">More...</a><br /></td></tr>
<tr class="separator:ga5f1e6d754d425c456011401efaedc175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bad2f6ee9e17d129af4efe95b03756c"><td class="memItemLeft" align="right" valign="top"><a id="ga3bad2f6ee9e17d129af4efe95b03756c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga3bad2f6ee9e17d129af4efe95b03756c">SPC5_AUX2CLK_SRC</a>&#160;&#160;&#160;SPC5_CGM_SS_FMPLL1</td></tr>
<tr class="memdesc:ga3bad2f6ee9e17d129af4efe95b03756c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX2 clock source. <br /></td></tr>
<tr class="separator:ga3bad2f6ee9e17d129af4efe95b03756c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae838bd5e2ae733f453aa8e8ba27aa5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae838bd5e2ae733f453aa8e8ba27aa5fa.html#gae838bd5e2ae733f453aa8e8ba27aa5fa">SPC5_SP_CLK_DIVIDER_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gae838bd5e2ae733f453aa8e8ba27aa5fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SP clock divider value.  <a href="group__HAL_gae838bd5e2ae733f453aa8e8ba27aa5fa.html#gae838bd5e2ae733f453aa8e8ba27aa5fa">More...</a><br /></td></tr>
<tr class="separator:gae838bd5e2ae733f453aa8e8ba27aa5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a83aac4184ee3117e24f57a9928631a"><td class="memItemLeft" align="right" valign="top"><a id="ga9a83aac4184ee3117e24f57a9928631a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga9a83aac4184ee3117e24f57a9928631a">SPC5_AUX3CLK_SRC</a>&#160;&#160;&#160;SPC5_CGM_SS_FMPLL1</td></tr>
<tr class="memdesc:ga9a83aac4184ee3117e24f57a9928631a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX3 clock source. <br /></td></tr>
<tr class="separator:ga9a83aac4184ee3117e24f57a9928631a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2f54a4bd86c89f5d16f996c665a1b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1b2f54a4bd86c89f5d16f996c665a1b4.html#ga1b2f54a4bd86c89f5d16f996c665a1b4">SPC5_FR_CLK_DIVIDER_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga1b2f54a4bd86c89f5d16f996c665a1b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">FR clock divider value.  <a href="group__HAL_ga1b2f54a4bd86c89f5d16f996c665a1b4.html#ga1b2f54a4bd86c89f5d16f996c665a1b4">More...</a><br /></td></tr>
<tr class="separator:ga1b2f54a4bd86c89f5d16f996c665a1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bc31de81ec4da9fcb99d9ccbdc1c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga04bc31de81ec4da9fcb99d9ccbdc1c54.html#ga04bc31de81ec4da9fcb99d9ccbdc1c54">SPC5_ME_ME_BITS</a></td></tr>
<tr class="memdesc:ga04bc31de81ec4da9fcb99d9ccbdc1c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active run modes in ME_ME register.  <a href="group__HAL_ga04bc31de81ec4da9fcb99d9ccbdc1c54.html#ga04bc31de81ec4da9fcb99d9ccbdc1c54">More...</a><br /></td></tr>
<tr class="separator:ga04bc31de81ec4da9fcb99d9ccbdc1c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a843b0cbbd24a6268c583916c9cddea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9a843b0cbbd24a6268c583916c9cddea.html#ga9a843b0cbbd24a6268c583916c9cddea">SPC5_ME_TEST_MC_BITS</a></td></tr>
<tr class="memdesc:ga9a843b0cbbd24a6268c583916c9cddea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TEST mode settings.  <a href="group__HAL_ga9a843b0cbbd24a6268c583916c9cddea.html#ga9a843b0cbbd24a6268c583916c9cddea">More...</a><br /></td></tr>
<tr class="separator:ga9a843b0cbbd24a6268c583916c9cddea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6d530b68b03a6e3871608987a573bd"><td class="memItemLeft" align="right" valign="top"><a id="gafa6d530b68b03a6e3871608987a573bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gafa6d530b68b03a6e3871608987a573bd">SPC5_ME_SAFE_MC_BITS</a>&#160;&#160;&#160;(SPC5_ME_MC_PDO)</td></tr>
<tr class="memdesc:gafa6d530b68b03a6e3871608987a573bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAFE mode settings. <br /></td></tr>
<tr class="separator:gafa6d530b68b03a6e3871608987a573bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59176c37e10f5af0a03c3d916ccee958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga59176c37e10f5af0a03c3d916ccee958.html#ga59176c37e10f5af0a03c3d916ccee958">SPC5_ME_DRUN_MC_BITS</a></td></tr>
<tr class="memdesc:ga59176c37e10f5af0a03c3d916ccee958"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRUN mode settings.  <a href="group__HAL_ga59176c37e10f5af0a03c3d916ccee958.html#ga59176c37e10f5af0a03c3d916ccee958">More...</a><br /></td></tr>
<tr class="separator:ga59176c37e10f5af0a03c3d916ccee958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03de7bec540a1554ee15cbd814173cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga03de7bec540a1554ee15cbd814173cf1.html#ga03de7bec540a1554ee15cbd814173cf1">SPC5_ME_RUN0_MC_BITS</a></td></tr>
<tr class="memdesc:ga03de7bec540a1554ee15cbd814173cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN0 mode settings.  <a href="group__HAL_ga03de7bec540a1554ee15cbd814173cf1.html#ga03de7bec540a1554ee15cbd814173cf1">More...</a><br /></td></tr>
<tr class="separator:ga03de7bec540a1554ee15cbd814173cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8ff7099e0e4c8161678e663277579e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf8ff7099e0e4c8161678e663277579e.html#gacf8ff7099e0e4c8161678e663277579e">SPC5_ME_RUN1_MC_BITS</a></td></tr>
<tr class="memdesc:gacf8ff7099e0e4c8161678e663277579e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN1 mode settings.  <a href="group__HAL_gacf8ff7099e0e4c8161678e663277579e.html#gacf8ff7099e0e4c8161678e663277579e">More...</a><br /></td></tr>
<tr class="separator:gacf8ff7099e0e4c8161678e663277579e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6505c98f9bc16abbf17c58376fd46e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6505c98f9bc16abbf17c58376fd46e95.html#ga6505c98f9bc16abbf17c58376fd46e95">SPC5_ME_RUN2_MC_BITS</a></td></tr>
<tr class="memdesc:ga6505c98f9bc16abbf17c58376fd46e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN2 mode settings.  <a href="group__HAL_ga6505c98f9bc16abbf17c58376fd46e95.html#ga6505c98f9bc16abbf17c58376fd46e95">More...</a><br /></td></tr>
<tr class="separator:ga6505c98f9bc16abbf17c58376fd46e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14f0b0e280d309190db3d77d08989e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad14f0b0e280d309190db3d77d08989e6.html#gad14f0b0e280d309190db3d77d08989e6">SPC5_ME_RUN3_MC_BITS</a></td></tr>
<tr class="memdesc:gad14f0b0e280d309190db3d77d08989e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN3 mode settings.  <a href="group__HAL_gad14f0b0e280d309190db3d77d08989e6.html#gad14f0b0e280d309190db3d77d08989e6">More...</a><br /></td></tr>
<tr class="separator:gad14f0b0e280d309190db3d77d08989e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac726198927c446ed74b6d193fdee9996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac726198927c446ed74b6d193fdee9996.html#gac726198927c446ed74b6d193fdee9996">SPC5_ME_HALT0_MC_BITS</a></td></tr>
<tr class="memdesc:gac726198927c446ed74b6d193fdee9996"><td class="mdescLeft">&#160;</td><td class="mdescRight">HALT0 mode settings.  <a href="group__HAL_gac726198927c446ed74b6d193fdee9996.html#gac726198927c446ed74b6d193fdee9996">More...</a><br /></td></tr>
<tr class="separator:gac726198927c446ed74b6d193fdee9996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a9ac5150d62f52fed453cce04abbcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga61a9ac5150d62f52fed453cce04abbcd.html#ga61a9ac5150d62f52fed453cce04abbcd">SPC5_ME_STOP0_MC_BITS</a></td></tr>
<tr class="memdesc:ga61a9ac5150d62f52fed453cce04abbcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">STOP0 mode settings.  <a href="group__HAL_ga61a9ac5150d62f52fed453cce04abbcd.html#ga61a9ac5150d62f52fed453cce04abbcd">More...</a><br /></td></tr>
<tr class="separator:ga61a9ac5150d62f52fed453cce04abbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab035b354788a000d55fc150c02ab2300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab035b354788a000d55fc150c02ab2300.html#gab035b354788a000d55fc150c02ab2300">SPC5_ME_RUN_PC0_BITS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab035b354788a000d55fc150c02ab2300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 0 (run mode).  <a href="group__HAL_gab035b354788a000d55fc150c02ab2300.html#gab035b354788a000d55fc150c02ab2300">More...</a><br /></td></tr>
<tr class="separator:gab035b354788a000d55fc150c02ab2300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada89349a41d37d21055140fc2a39392d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gada89349a41d37d21055140fc2a39392d.html#gada89349a41d37d21055140fc2a39392d">SPC5_ME_RUN_PC1_BITS</a></td></tr>
<tr class="memdesc:gada89349a41d37d21055140fc2a39392d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 1 (run mode).  <a href="group__HAL_gada89349a41d37d21055140fc2a39392d.html#gada89349a41d37d21055140fc2a39392d">More...</a><br /></td></tr>
<tr class="separator:gada89349a41d37d21055140fc2a39392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac6a2f2d8e5bf39785d112ece8da348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4ac6a2f2d8e5bf39785d112ece8da348.html#ga4ac6a2f2d8e5bf39785d112ece8da348">SPC5_ME_RUN_PC2_BITS</a></td></tr>
<tr class="memdesc:ga4ac6a2f2d8e5bf39785d112ece8da348"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 2 (run mode).  <a href="group__HAL_ga4ac6a2f2d8e5bf39785d112ece8da348.html#ga4ac6a2f2d8e5bf39785d112ece8da348">More...</a><br /></td></tr>
<tr class="separator:ga4ac6a2f2d8e5bf39785d112ece8da348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f9d12b428eda9ac395e710447a68f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga37f9d12b428eda9ac395e710447a68f4.html#ga37f9d12b428eda9ac395e710447a68f4">SPC5_ME_RUN_PC3_BITS</a></td></tr>
<tr class="memdesc:ga37f9d12b428eda9ac395e710447a68f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 3 (run mode).  <a href="group__HAL_ga37f9d12b428eda9ac395e710447a68f4.html#ga37f9d12b428eda9ac395e710447a68f4">More...</a><br /></td></tr>
<tr class="separator:ga37f9d12b428eda9ac395e710447a68f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b63e60f9ad75791ca4f8b6921dcf60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad8b63e60f9ad75791ca4f8b6921dcf60.html#gad8b63e60f9ad75791ca4f8b6921dcf60">SPC5_ME_RUN_PC4_BITS</a></td></tr>
<tr class="memdesc:gad8b63e60f9ad75791ca4f8b6921dcf60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 4 (run mode).  <a href="group__HAL_gad8b63e60f9ad75791ca4f8b6921dcf60.html#gad8b63e60f9ad75791ca4f8b6921dcf60">More...</a><br /></td></tr>
<tr class="separator:gad8b63e60f9ad75791ca4f8b6921dcf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75706379a7470d41370656f2740c0400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga75706379a7470d41370656f2740c0400.html#ga75706379a7470d41370656f2740c0400">SPC5_ME_RUN_PC5_BITS</a></td></tr>
<tr class="memdesc:ga75706379a7470d41370656f2740c0400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 5 (run mode).  <a href="group__HAL_ga75706379a7470d41370656f2740c0400.html#ga75706379a7470d41370656f2740c0400">More...</a><br /></td></tr>
<tr class="separator:ga75706379a7470d41370656f2740c0400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e5a0e5fbc761535ea59a785f8e2a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga70e5a0e5fbc761535ea59a785f8e2a78.html#ga70e5a0e5fbc761535ea59a785f8e2a78">SPC5_ME_RUN_PC6_BITS</a></td></tr>
<tr class="memdesc:ga70e5a0e5fbc761535ea59a785f8e2a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 6 (run mode).  <a href="group__HAL_ga70e5a0e5fbc761535ea59a785f8e2a78.html#ga70e5a0e5fbc761535ea59a785f8e2a78">More...</a><br /></td></tr>
<tr class="separator:ga70e5a0e5fbc761535ea59a785f8e2a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031794aceee0419d0fd84cea06793f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga031794aceee0419d0fd84cea06793f33.html#ga031794aceee0419d0fd84cea06793f33">SPC5_ME_RUN_PC7_BITS</a></td></tr>
<tr class="memdesc:ga031794aceee0419d0fd84cea06793f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 7 (run mode).  <a href="group__HAL_ga031794aceee0419d0fd84cea06793f33.html#ga031794aceee0419d0fd84cea06793f33">More...</a><br /></td></tr>
<tr class="separator:ga031794aceee0419d0fd84cea06793f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcec04c4e46029b8896e645e0bc4353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafdcec04c4e46029b8896e645e0bc4353.html#gafdcec04c4e46029b8896e645e0bc4353">SPC5_ME_LP_PC0_BITS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gafdcec04c4e46029b8896e645e0bc4353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 0 (low power mode).  <a href="group__HAL_gafdcec04c4e46029b8896e645e0bc4353.html#gafdcec04c4e46029b8896e645e0bc4353">More...</a><br /></td></tr>
<tr class="separator:gafdcec04c4e46029b8896e645e0bc4353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549000c33a759ced535bb8ff46645080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga549000c33a759ced535bb8ff46645080.html#ga549000c33a759ced535bb8ff46645080">SPC5_ME_LP_PC1_BITS</a></td></tr>
<tr class="memdesc:ga549000c33a759ced535bb8ff46645080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 1 (low power mode).  <a href="group__HAL_ga549000c33a759ced535bb8ff46645080.html#ga549000c33a759ced535bb8ff46645080">More...</a><br /></td></tr>
<tr class="separator:ga549000c33a759ced535bb8ff46645080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82621094389cdf428b5dcb6ea1354f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga82621094389cdf428b5dcb6ea1354f8f.html#ga82621094389cdf428b5dcb6ea1354f8f">SPC5_ME_LP_PC2_BITS</a>&#160;&#160;&#160;(SPC5_ME_LP_PC_HALT0)</td></tr>
<tr class="memdesc:ga82621094389cdf428b5dcb6ea1354f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 2 (low power mode).  <a href="group__HAL_ga82621094389cdf428b5dcb6ea1354f8f.html#ga82621094389cdf428b5dcb6ea1354f8f">More...</a><br /></td></tr>
<tr class="separator:ga82621094389cdf428b5dcb6ea1354f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98506dde3f5ed04ee44b05c4b82158d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga98506dde3f5ed04ee44b05c4b82158d6.html#ga98506dde3f5ed04ee44b05c4b82158d6">SPC5_ME_LP_PC3_BITS</a>&#160;&#160;&#160;(SPC5_ME_LP_PC_STOP0)</td></tr>
<tr class="memdesc:ga98506dde3f5ed04ee44b05c4b82158d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 3 (low power mode).  <a href="group__HAL_ga98506dde3f5ed04ee44b05c4b82158d6.html#ga98506dde3f5ed04ee44b05c4b82158d6">More...</a><br /></td></tr>
<tr class="separator:ga98506dde3f5ed04ee44b05c4b82158d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cd3ffa6fc566ef235d47b173c4128c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad5cd3ffa6fc566ef235d47b173c4128c.html#gad5cd3ffa6fc566ef235d47b173c4128c">SPC5_ME_LP_PC4_BITS</a></td></tr>
<tr class="memdesc:gad5cd3ffa6fc566ef235d47b173c4128c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 4 (low power mode).  <a href="group__HAL_gad5cd3ffa6fc566ef235d47b173c4128c.html#gad5cd3ffa6fc566ef235d47b173c4128c">More...</a><br /></td></tr>
<tr class="separator:gad5cd3ffa6fc566ef235d47b173c4128c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509e158a5ba2fef4c04943f8d03f94d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga509e158a5ba2fef4c04943f8d03f94d3.html#ga509e158a5ba2fef4c04943f8d03f94d3">SPC5_ME_LP_PC5_BITS</a></td></tr>
<tr class="memdesc:ga509e158a5ba2fef4c04943f8d03f94d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 5 (low power mode).  <a href="group__HAL_ga509e158a5ba2fef4c04943f8d03f94d3.html#ga509e158a5ba2fef4c04943f8d03f94d3">More...</a><br /></td></tr>
<tr class="separator:ga509e158a5ba2fef4c04943f8d03f94d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7e308691c112d080ff1cf6b73aa976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaed7e308691c112d080ff1cf6b73aa976.html#gaed7e308691c112d080ff1cf6b73aa976">SPC5_ME_LP_PC6_BITS</a></td></tr>
<tr class="memdesc:gaed7e308691c112d080ff1cf6b73aa976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 6 (low power mode).  <a href="group__HAL_gaed7e308691c112d080ff1cf6b73aa976.html#gaed7e308691c112d080ff1cf6b73aa976">More...</a><br /></td></tr>
<tr class="separator:gaed7e308691c112d080ff1cf6b73aa976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac40d541cf3edc5bf34262a73e0f0f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3ac40d541cf3edc5bf34262a73e0f0f3.html#ga3ac40d541cf3edc5bf34262a73e0f0f3">SPC5_ME_LP_PC7_BITS</a></td></tr>
<tr class="memdesc:ga3ac40d541cf3edc5bf34262a73e0f0f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 7 (low power mode).  <a href="group__HAL_ga3ac40d541cf3edc5bf34262a73e0f0f3.html#ga3ac40d541cf3edc5bf34262a73e0f0f3">More...</a><br /></td></tr>
<tr class="separator:ga3ac40d541cf3edc5bf34262a73e0f0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21895234542ea85342f577b8bbcca376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga21895234542ea85342f577b8bbcca376.html#ga21895234542ea85342f577b8bbcca376">SPC5_PIT0_IRQ_PRIORITY</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga21895234542ea85342f577b8bbcca376"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIT channel 0 IRQ priority.  <a href="group__HAL_ga21895234542ea85342f577b8bbcca376.html#ga21895234542ea85342f577b8bbcca376">More...</a><br /></td></tr>
<tr class="separator:ga21895234542ea85342f577b8bbcca376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f4ae290c9fd507f3e3123cddaefb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad0f4ae290c9fd507f3e3123cddaefb4c.html#gad0f4ae290c9fd507f3e3123cddaefb4c">SPC5_CLOCK_FAILURE_HOOK</a>()&#160;&#160;&#160;<a class="el" href="group__system_gad43b78f160a2c983792af3041cc4a536.html#gad43b78f160a2c983792af3041cc4a536">chSysHalt</a>()</td></tr>
<tr class="memdesc:gad0f4ae290c9fd507f3e3123cddaefb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock initialization failure hook.  <a href="group__HAL_gad0f4ae290c9fd507f3e3123cddaefb4c.html#gad0f4ae290c9fd507f3e3123cddaefb4c">More...</a><br /></td></tr>
<tr class="separator:gad0f4ae290c9fd507f3e3123cddaefb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e3a3745f7c2b130d2de6153aa6371c"><td class="memItemLeft" align="right" valign="top"><a id="gaf5e3a3745f7c2b130d2de6153aa6371c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL0_ODF_VALUE</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf5e3a3745f7c2b130d2de6153aa6371c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267c75723a85a694af1b990b92eb9372"><td class="memItemLeft" align="right" valign="top"><a id="ga267c75723a85a694af1b990b92eb9372"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga267c75723a85a694af1b990b92eb9372">SPC5_FMPLL0_VCO_CLK</a>&#160;&#160;&#160;((SPC5_XOSC_CLK / <a class="el" href="group__HAL_gafecd31d7f872724cab0c224340d615a3.html#gafecd31d7f872724cab0c224340d615a3">SPC5_FMPLL0_IDF_VALUE</a>) * <a class="el" href="group__HAL_ga797c9a62ec9daf25a668e49ef9ec2dfc.html#ga797c9a62ec9daf25a668e49ef9ec2dfc">SPC5_FMPLL0_NDIV_VALUE</a>)</td></tr>
<tr class="memdesc:ga267c75723a85a694af1b990b92eb9372"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL0_VCO_CLK clock point. <br /></td></tr>
<tr class="separator:ga267c75723a85a694af1b990b92eb9372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c2c3d33f85130377b55656daab6837"><td class="memItemLeft" align="right" valign="top"><a id="gad2c2c3d33f85130377b55656daab6837"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad2c2c3d33f85130377b55656daab6837">SPC5_FMPLL0_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga267c75723a85a694af1b990b92eb9372">SPC5_FMPLL0_VCO_CLK</a> / SPC5_FMPLL0_ODF_VALUE)</td></tr>
<tr class="memdesc:gad2c2c3d33f85130377b55656daab6837"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL0_CLK clock point. <br /></td></tr>
<tr class="separator:gad2c2c3d33f85130377b55656daab6837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34d37e56ffbba459f26725e8a5eb57d"><td class="memItemLeft" align="right" valign="top"><a id="gad34d37e56ffbba459f26725e8a5eb57d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL1_ODF_VALUE</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad34d37e56ffbba459f26725e8a5eb57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1fa5fc95215feb3fa5eb852b0acf9b"><td class="memItemLeft" align="right" valign="top"><a id="ga2c1fa5fc95215feb3fa5eb852b0acf9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2c1fa5fc95215feb3fa5eb852b0acf9b">SPC5_FMPLL1_VCO_CLK</a>&#160;&#160;&#160;((SPC5_XOSC_CLK / <a class="el" href="group__HAL_ga23797264d2830f7100b4b41bf367bd35.html#ga23797264d2830f7100b4b41bf367bd35">SPC5_FMPLL1_IDF_VALUE</a>) * <a class="el" href="group__HAL_ga73492913dab362d3c3e7ef971905cf05.html#ga73492913dab362d3c3e7ef971905cf05">SPC5_FMPLL1_NDIV_VALUE</a>)</td></tr>
<tr class="memdesc:ga2c1fa5fc95215feb3fa5eb852b0acf9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL1_VCO_CLK clock point. <br /></td></tr>
<tr class="separator:ga2c1fa5fc95215feb3fa5eb852b0acf9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc53de4e6e6a43a294c8bafcf23e5308"><td class="memItemLeft" align="right" valign="top"><a id="gacc53de4e6e6a43a294c8bafcf23e5308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gacc53de4e6e6a43a294c8bafcf23e5308">SPC5_FMPLL1_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2c1fa5fc95215feb3fa5eb852b0acf9b">SPC5_FMPLL1_VCO_CLK</a> / SPC5_FMPLL1_ODF_VALUE)</td></tr>
<tr class="memdesc:gacc53de4e6e6a43a294c8bafcf23e5308"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL1_CLK clock point. <br /></td></tr>
<tr class="separator:gacc53de4e6e6a43a294c8bafcf23e5308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8057df9399e224f1f28abd66f7a48f3"><td class="memItemLeft" align="right" valign="top"><a id="gad8057df9399e224f1f28abd66f7a48f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad8057df9399e224f1f28abd66f7a48f3">SPC5_AUX0_CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#gacc53de4e6e6a43a294c8bafcf23e5308">SPC5_FMPLL1_CLK</a></td></tr>
<tr class="memdesc:gad8057df9399e224f1f28abd66f7a48f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX0 clock point. <br /></td></tr>
<tr class="separator:gad8057df9399e224f1f28abd66f7a48f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9346c1fea9c2a032f7ab824aaff5d9c"><td class="memItemLeft" align="right" valign="top"><a id="gae9346c1fea9c2a032f7ab824aaff5d9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_AC0_DC0</b>&#160;&#160;&#160;((0x80U | (<a class="el" href="group__HAL_ga413efec5f8db95162a7e0b73f71833db.html#ga413efec5f8db95162a7e0b73f71833db">SPC5_MCONTROL_DIVIDER_VALUE</a> - 1)) &lt;&lt; 24)</td></tr>
<tr class="separator:gae9346c1fea9c2a032f7ab824aaff5d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026c4c35519d96d3947669ff0d308512"><td class="memItemLeft" align="right" valign="top"><a id="ga026c4c35519d96d3947669ff0d308512"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga026c4c35519d96d3947669ff0d308512">SPC5_MCONTROL_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gad8057df9399e224f1f28abd66f7a48f3">SPC5_AUX0_CLK</a> / <a class="el" href="group__HAL_ga413efec5f8db95162a7e0b73f71833db.html#ga413efec5f8db95162a7e0b73f71833db">SPC5_MCONTROL_DIVIDER_VALUE</a>)</td></tr>
<tr class="memdesc:ga026c4c35519d96d3947669ff0d308512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control clock point. <br /></td></tr>
<tr class="separator:ga026c4c35519d96d3947669ff0d308512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc43648e1b1c1e039b9835dbd6d394ab"><td class="memItemLeft" align="right" valign="top"><a id="gabc43648e1b1c1e039b9835dbd6d394ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabc43648e1b1c1e039b9835dbd6d394ab">SPC5_AUX1_CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#gacc53de4e6e6a43a294c8bafcf23e5308">SPC5_FMPLL1_CLK</a></td></tr>
<tr class="memdesc:gabc43648e1b1c1e039b9835dbd6d394ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX1 clock point. <br /></td></tr>
<tr class="separator:gabc43648e1b1c1e039b9835dbd6d394ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62115b9360d1efdfb69834d82b28a463"><td class="memItemLeft" align="right" valign="top"><a id="ga62115b9360d1efdfb69834d82b28a463"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_AC1_DC0</b>&#160;&#160;&#160;((0x80U | (<a class="el" href="group__HAL_ga5f1e6d754d425c456011401efaedc175.html#ga5f1e6d754d425c456011401efaedc175">SPC5_FMPLL1_CLK_DIVIDER_VALUE</a> - 1)) &lt;&lt; 24)</td></tr>
<tr class="separator:ga62115b9360d1efdfb69834d82b28a463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece0369f01a15af07a5c3bf0da1b76f6"><td class="memItemLeft" align="right" valign="top"><a id="gaece0369f01a15af07a5c3bf0da1b76f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaece0369f01a15af07a5c3bf0da1b76f6">SPC5_FMPLL1_DIV_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gabc43648e1b1c1e039b9835dbd6d394ab">SPC5_AUX1_CLK</a> / <a class="el" href="group__HAL_ga5f1e6d754d425c456011401efaedc175.html#ga5f1e6d754d425c456011401efaedc175">SPC5_FMPLL1_CLK_DIVIDER_VALUE</a>)</td></tr>
<tr class="memdesc:gaece0369f01a15af07a5c3bf0da1b76f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL1 clock point. <br /></td></tr>
<tr class="separator:gaece0369f01a15af07a5c3bf0da1b76f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff86e1e2fa3271695638600bf4d4419"><td class="memItemLeft" align="right" valign="top"><a id="ga1ff86e1e2fa3271695638600bf4d4419"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga1ff86e1e2fa3271695638600bf4d4419">SPC5_AUX2_CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#gacc53de4e6e6a43a294c8bafcf23e5308">SPC5_FMPLL1_CLK</a></td></tr>
<tr class="memdesc:ga1ff86e1e2fa3271695638600bf4d4419"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX2 clock point. <br /></td></tr>
<tr class="separator:ga1ff86e1e2fa3271695638600bf4d4419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5bb1b707a896878859b71a4bea6c86"><td class="memItemLeft" align="right" valign="top"><a id="ga3c5bb1b707a896878859b71a4bea6c86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_AC2_DC0</b>&#160;&#160;&#160;((0x80U | (<a class="el" href="group__HAL_gae838bd5e2ae733f453aa8e8ba27aa5fa.html#gae838bd5e2ae733f453aa8e8ba27aa5fa">SPC5_SP_CLK_DIVIDER_VALUE</a> - 1)) &lt;&lt; 24)</td></tr>
<tr class="separator:ga3c5bb1b707a896878859b71a4bea6c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad987512d9b931d2834293a7d0acfdd"><td class="memItemLeft" align="right" valign="top"><a id="ga6ad987512d9b931d2834293a7d0acfdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6ad987512d9b931d2834293a7d0acfdd">SPC5_SP_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga1ff86e1e2fa3271695638600bf4d4419">SPC5_AUX2_CLK</a> / <a class="el" href="group__HAL_gae838bd5e2ae733f453aa8e8ba27aa5fa.html#gae838bd5e2ae733f453aa8e8ba27aa5fa">SPC5_SP_CLK_DIVIDER_VALUE</a>)</td></tr>
<tr class="memdesc:ga6ad987512d9b931d2834293a7d0acfdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SP clock point. <br /></td></tr>
<tr class="separator:ga6ad987512d9b931d2834293a7d0acfdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a40f15f0197cbc27b0e00f36618c625"><td class="memItemLeft" align="right" valign="top"><a id="ga2a40f15f0197cbc27b0e00f36618c625"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2a40f15f0197cbc27b0e00f36618c625">SPC5_AUX3_CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#gacc53de4e6e6a43a294c8bafcf23e5308">SPC5_FMPLL1_CLK</a></td></tr>
<tr class="memdesc:ga2a40f15f0197cbc27b0e00f36618c625"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX3 clock point. <br /></td></tr>
<tr class="separator:ga2a40f15f0197cbc27b0e00f36618c625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ff685cdfa6623a82f7bca323bdd290"><td class="memItemLeft" align="right" valign="top"><a id="ga00ff685cdfa6623a82f7bca323bdd290"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_AC3_DC0</b>&#160;&#160;&#160;((0x80U | (<a class="el" href="group__HAL_ga1b2f54a4bd86c89f5d16f996c665a1b4.html#ga1b2f54a4bd86c89f5d16f996c665a1b4">SPC5_FR_CLK_DIVIDER_VALUE</a> - 1)) &lt;&lt; 24)</td></tr>
<tr class="separator:ga00ff685cdfa6623a82f7bca323bdd290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3b7f8e81538d927361d33c73e7bbb6"><td class="memItemLeft" align="right" valign="top"><a id="gaec3b7f8e81538d927361d33c73e7bbb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaec3b7f8e81538d927361d33c73e7bbb6">SPC5_FR_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a40f15f0197cbc27b0e00f36618c625">SPC5_AUX3_CLK</a> / <a class="el" href="group__HAL_ga1b2f54a4bd86c89f5d16f996c665a1b4.html#ga1b2f54a4bd86c89f5d16f996c665a1b4">SPC5_FR_CLK_DIVIDER_VALUE</a>)</td></tr>
<tr class="memdesc:gaec3b7f8e81538d927361d33c73e7bbb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FR clock point. <br /></td></tr>
<tr class="separator:gaec3b7f8e81538d927361d33c73e7bbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&#160;&#160;&#160;&quot;SPC563Mxx Powertrain&quot;</td></tr>
<tr class="memdesc:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform name. <br /></td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828daef992fbe78d36fc3a52b8872d82"><td class="memItemLeft" align="right" valign="top"><a id="ga828daef992fbe78d36fc3a52b8872d82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga828daef992fbe78d36fc3a52b8872d82">SPC5_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga828daef992fbe78d36fc3a52b8872d82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clocks initialization in the HAL. <br /></td></tr>
<tr class="separator:ga828daef992fbe78d36fc3a52b8872d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c39d13264ff979e17102e0749cef9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae7c39d13264ff979e17102e0749cef9c.html#gae7c39d13264ff979e17102e0749cef9c">SPC5_CLK_BYPASS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gae7c39d13264ff979e17102e0749cef9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock bypass.  <a href="group__HAL_gae7c39d13264ff979e17102e0749cef9c.html#gae7c39d13264ff979e17102e0749cef9c">More...</a><br /></td></tr>
<tr class="separator:gae7c39d13264ff979e17102e0749cef9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397073684df81db0d2ede216cb90c5e7"><td class="memItemLeft" align="right" valign="top"><a id="ga397073684df81db0d2ede216cb90c5e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga397073684df81db0d2ede216cb90c5e7">SPC5_ALLOW_OVERCLOCK</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga397073684df81db0d2ede216cb90c5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the overclock checks. <br /></td></tr>
<tr class="separator:ga397073684df81db0d2ede216cb90c5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8acca3c2a430df0723689129e4195464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8acca3c2a430df0723689129e4195464.html#ga8acca3c2a430df0723689129e4195464">SPC5_CLK_PREDIV_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga8acca3c2a430df0723689129e4195464"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock pre-divider.  <a href="group__HAL_ga8acca3c2a430df0723689129e4195464.html#ga8acca3c2a430df0723689129e4195464">More...</a><br /></td></tr>
<tr class="separator:ga8acca3c2a430df0723689129e4195464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075ec789c556a61ed82849180d4d449b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga075ec789c556a61ed82849180d4d449b.html#ga075ec789c556a61ed82849180d4d449b">SPC5_CLK_MFD_VALUE</a>&#160;&#160;&#160;80</td></tr>
<tr class="memdesc:ga075ec789c556a61ed82849180d4d449b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplication factor divider.  <a href="group__HAL_ga075ec789c556a61ed82849180d4d449b.html#ga075ec789c556a61ed82849180d4d449b">More...</a><br /></td></tr>
<tr class="separator:ga075ec789c556a61ed82849180d4d449b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbdcbd8e99f49dc0c30272a56715faa"><td class="memItemLeft" align="right" valign="top"><a id="gafcbdcbd8e99f49dc0c30272a56715faa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gafcbdcbd8e99f49dc0c30272a56715faa">SPC5_CLK_RFD</a>&#160;&#160;&#160;RFD_DIV4</td></tr>
<tr class="memdesc:gafcbdcbd8e99f49dc0c30272a56715faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reduced frequency divider. <br /></td></tr>
<tr class="separator:gafcbdcbd8e99f49dc0c30272a56715faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6fc380607f0f32c049343c2c8f8dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9f6fc380607f0f32c049343c2c8f8dbb.html#ga9f6fc380607f0f32c049343c2c8f8dbb">SPC5_FLASH_BIUCR</a></td></tr>
<tr class="memdesc:ga9f6fc380607f0f32c049343c2c8f8dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash buffer and prefetching settings.  <a href="group__HAL_ga9f6fc380607f0f32c049343c2c8f8dbb.html#ga9f6fc380607f0f32c049343c2c8f8dbb">More...</a><br /></td></tr>
<tr class="separator:ga9f6fc380607f0f32c049343c2c8f8dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04a5660af684cbb6bae77e328a67601"><td class="memItemLeft" align="right" valign="top"><a id="gac04a5660af684cbb6bae77e328a67601"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gac04a5660af684cbb6bae77e328a67601">SPC5_CLK_PREDIV</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga8acca3c2a430df0723689129e4195464.html#ga8acca3c2a430df0723689129e4195464">SPC5_CLK_PREDIV_VALUE</a> - 1)</td></tr>
<tr class="memdesc:gac04a5660af684cbb6bae77e328a67601"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input divider. <br /></td></tr>
<tr class="separator:gac04a5660af684cbb6bae77e328a67601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd5ba243ac72209feecf08f943c31a4"><td class="memItemLeft" align="right" valign="top"><a id="ga4fd5ba243ac72209feecf08f943c31a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga4fd5ba243ac72209feecf08f943c31a4">SPC5_CLK_MFD</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga075ec789c556a61ed82849180d4d449b.html#ga075ec789c556a61ed82849180d4d449b">SPC5_CLK_MFD_VALUE</a>)</td></tr>
<tr class="memdesc:ga4fd5ba243ac72209feecf08f943c31a4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> multiplier. <br /></td></tr>
<tr class="separator:ga4fd5ba243ac72209feecf08f943c31a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301f2b2c33b239f62ef7dd3ed767cdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga301f2b2c33b239f62ef7dd3ed767cdc5.html#ga301f2b2c33b239f62ef7dd3ed767cdc5">SPC5_PLLCLK</a></td></tr>
<tr class="memdesc:ga301f2b2c33b239f62ef7dd3ed767cdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock.  <a href="group__HAL_ga301f2b2c33b239f62ef7dd3ed767cdc5.html#ga301f2b2c33b239f62ef7dd3ed767cdc5">More...</a><br /></td></tr>
<tr class="separator:ga301f2b2c33b239f62ef7dd3ed767cdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace06c947d6ab2d53e7822b62b934e007"><td class="memItemLeft" align="right" valign="top"><a id="gace06c947d6ab2d53e7822b62b934e007"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gace06c947d6ab2d53e7822b62b934e007">SPC5_SYSCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga301f2b2c33b239f62ef7dd3ed767cdc5.html#ga301f2b2c33b239f62ef7dd3ed767cdc5">SPC5_PLLCLK</a> / (1 &lt;&lt; (<a class="el" href="group__HAL.html#gafcbdcbd8e99f49dc0c30272a56715faa">SPC5_CLK_RFD</a> + 1)))</td></tr>
<tr class="memdesc:gace06c947d6ab2d53e7822b62b934e007"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock. <br /></td></tr>
<tr class="separator:gace06c947d6ab2d53e7822b62b934e007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga307b0351eb3eb716c9eef3a5721ebb3e"><td class="memItemLeft" align="right" valign="top"><a id="ga307b0351eb3eb716c9eef3a5721ebb3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga307b0351eb3eb716c9eef3a5721ebb3e">SPC5_FLASH_WS</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga0cd4ff2f95fe4d2fe05c9b2634f378d2.html#ga0cd4ff2f95fe4d2fe05c9b2634f378d2">BIUCR_APC_0</a> | <a class="el" href="group__HAL_gae921d22d3828a83ebea3f85b6d70467d.html#gae921d22d3828a83ebea3f85b6d70467d">BIUCR_RWSC_0</a> | <a class="el" href="group__HAL_gad751f35cad796e9e14f660c3f5473406.html#gad751f35cad796e9e14f660c3f5473406">BIUCR_WWSC_1</a>)</td></tr>
<tr class="memdesc:ga307b0351eb3eb716c9eef3a5721ebb3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait states are a function of the system clock. <br /></td></tr>
<tr class="separator:ga307b0351eb3eb716c9eef3a5721ebb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&#160;&#160;&#160;&quot;SPC564Axx Powertrain&quot;</td></tr>
<tr class="memdesc:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform name. <br /></td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828daef992fbe78d36fc3a52b8872d82"><td class="memItemLeft" align="right" valign="top"><a id="ga828daef992fbe78d36fc3a52b8872d82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga828daef992fbe78d36fc3a52b8872d82">SPC5_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga828daef992fbe78d36fc3a52b8872d82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clocks initialization in the HAL. <br /></td></tr>
<tr class="separator:ga828daef992fbe78d36fc3a52b8872d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c39d13264ff979e17102e0749cef9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae7c39d13264ff979e17102e0749cef9c.html#gae7c39d13264ff979e17102e0749cef9c">SPC5_CLK_BYPASS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gae7c39d13264ff979e17102e0749cef9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock bypass.  <a href="group__HAL_gae7c39d13264ff979e17102e0749cef9c.html#gae7c39d13264ff979e17102e0749cef9c">More...</a><br /></td></tr>
<tr class="separator:gae7c39d13264ff979e17102e0749cef9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397073684df81db0d2ede216cb90c5e7"><td class="memItemLeft" align="right" valign="top"><a id="ga397073684df81db0d2ede216cb90c5e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga397073684df81db0d2ede216cb90c5e7">SPC5_ALLOW_OVERCLOCK</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga397073684df81db0d2ede216cb90c5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the overclock checks. <br /></td></tr>
<tr class="separator:ga397073684df81db0d2ede216cb90c5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8acca3c2a430df0723689129e4195464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8acca3c2a430df0723689129e4195464.html#ga8acca3c2a430df0723689129e4195464">SPC5_CLK_PREDIV_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga8acca3c2a430df0723689129e4195464"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock pre-divider.  <a href="group__HAL_ga8acca3c2a430df0723689129e4195464.html#ga8acca3c2a430df0723689129e4195464">More...</a><br /></td></tr>
<tr class="separator:ga8acca3c2a430df0723689129e4195464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075ec789c556a61ed82849180d4d449b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga075ec789c556a61ed82849180d4d449b.html#ga075ec789c556a61ed82849180d4d449b">SPC5_CLK_MFD_VALUE</a>&#160;&#160;&#160;75</td></tr>
<tr class="memdesc:ga075ec789c556a61ed82849180d4d449b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplication factor divider.  <a href="group__HAL_ga075ec789c556a61ed82849180d4d449b.html#ga075ec789c556a61ed82849180d4d449b">More...</a><br /></td></tr>
<tr class="separator:ga075ec789c556a61ed82849180d4d449b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbdcbd8e99f49dc0c30272a56715faa"><td class="memItemLeft" align="right" valign="top"><a id="gafcbdcbd8e99f49dc0c30272a56715faa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gafcbdcbd8e99f49dc0c30272a56715faa">SPC5_CLK_RFD</a>&#160;&#160;&#160;RFD_DIV2</td></tr>
<tr class="memdesc:gafcbdcbd8e99f49dc0c30272a56715faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reduced frequency divider. <br /></td></tr>
<tr class="separator:gafcbdcbd8e99f49dc0c30272a56715faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6fc380607f0f32c049343c2c8f8dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9f6fc380607f0f32c049343c2c8f8dbb.html#ga9f6fc380607f0f32c049343c2c8f8dbb">SPC5_FLASH_BIUCR</a></td></tr>
<tr class="memdesc:ga9f6fc380607f0f32c049343c2c8f8dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash buffer and prefetching settings.  <a href="group__HAL_ga9f6fc380607f0f32c049343c2c8f8dbb.html#ga9f6fc380607f0f32c049343c2c8f8dbb">More...</a><br /></td></tr>
<tr class="separator:ga9f6fc380607f0f32c049343c2c8f8dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04a5660af684cbb6bae77e328a67601"><td class="memItemLeft" align="right" valign="top"><a id="gac04a5660af684cbb6bae77e328a67601"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gac04a5660af684cbb6bae77e328a67601">SPC5_CLK_PREDIV</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga8acca3c2a430df0723689129e4195464.html#ga8acca3c2a430df0723689129e4195464">SPC5_CLK_PREDIV_VALUE</a> - 1)</td></tr>
<tr class="memdesc:gac04a5660af684cbb6bae77e328a67601"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input divider. <br /></td></tr>
<tr class="separator:gac04a5660af684cbb6bae77e328a67601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd5ba243ac72209feecf08f943c31a4"><td class="memItemLeft" align="right" valign="top"><a id="ga4fd5ba243ac72209feecf08f943c31a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga4fd5ba243ac72209feecf08f943c31a4">SPC5_CLK_MFD</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga075ec789c556a61ed82849180d4d449b.html#ga075ec789c556a61ed82849180d4d449b">SPC5_CLK_MFD_VALUE</a>)</td></tr>
<tr class="memdesc:ga4fd5ba243ac72209feecf08f943c31a4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> multiplier. <br /></td></tr>
<tr class="separator:ga4fd5ba243ac72209feecf08f943c31a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301f2b2c33b239f62ef7dd3ed767cdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga301f2b2c33b239f62ef7dd3ed767cdc5.html#ga301f2b2c33b239f62ef7dd3ed767cdc5">SPC5_PLLCLK</a></td></tr>
<tr class="memdesc:ga301f2b2c33b239f62ef7dd3ed767cdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock.  <a href="group__HAL_ga301f2b2c33b239f62ef7dd3ed767cdc5.html#ga301f2b2c33b239f62ef7dd3ed767cdc5">More...</a><br /></td></tr>
<tr class="separator:ga301f2b2c33b239f62ef7dd3ed767cdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace06c947d6ab2d53e7822b62b934e007"><td class="memItemLeft" align="right" valign="top"><a id="gace06c947d6ab2d53e7822b62b934e007"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gace06c947d6ab2d53e7822b62b934e007">SPC5_SYSCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga301f2b2c33b239f62ef7dd3ed767cdc5.html#ga301f2b2c33b239f62ef7dd3ed767cdc5">SPC5_PLLCLK</a> / (1 &lt;&lt; (<a class="el" href="group__HAL.html#gafcbdcbd8e99f49dc0c30272a56715faa">SPC5_CLK_RFD</a> + 1)))</td></tr>
<tr class="memdesc:gace06c947d6ab2d53e7822b62b934e007"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock. <br /></td></tr>
<tr class="separator:gace06c947d6ab2d53e7822b62b934e007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga307b0351eb3eb716c9eef3a5721ebb3e"><td class="memItemLeft" align="right" valign="top"><a id="ga307b0351eb3eb716c9eef3a5721ebb3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga307b0351eb3eb716c9eef3a5721ebb3e">SPC5_FLASH_WS</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga0cd4ff2f95fe4d2fe05c9b2634f378d2.html#ga0cd4ff2f95fe4d2fe05c9b2634f378d2">BIUCR_APC_0</a> | <a class="el" href="group__HAL_gae921d22d3828a83ebea3f85b6d70467d.html#gae921d22d3828a83ebea3f85b6d70467d">BIUCR_RWSC_0</a> | <a class="el" href="group__HAL_ga9da108b17527b17665db0355e0163c89.html#ga9da108b17527b17665db0355e0163c89">BIUCR_WWSC_3</a>)</td></tr>
<tr class="memdesc:ga307b0351eb3eb716c9eef3a5721ebb3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait states are a function of the system clock. <br /></td></tr>
<tr class="separator:ga307b0351eb3eb716c9eef3a5721ebb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5c9a4dcf96a08635253eabe78a0ce6"><td class="memItemLeft" align="right" valign="top"><a id="ga6e5c9a4dcf96a08635253eabe78a0ce6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6e5c9a4dcf96a08635253eabe78a0ce6">SPC5_RAM_WS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6e5c9a4dcf96a08635253eabe78a0ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAM wait states are a function of the system clock. <br /></td></tr>
<tr class="separator:ga6e5c9a4dcf96a08635253eabe78a0ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828daef992fbe78d36fc3a52b8872d82"><td class="memItemLeft" align="right" valign="top"><a id="ga828daef992fbe78d36fc3a52b8872d82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga828daef992fbe78d36fc3a52b8872d82">SPC5_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga828daef992fbe78d36fc3a52b8872d82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clocks initialization in the HAL. <br /></td></tr>
<tr class="separator:ga828daef992fbe78d36fc3a52b8872d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397073684df81db0d2ede216cb90c5e7"><td class="memItemLeft" align="right" valign="top"><a id="ga397073684df81db0d2ede216cb90c5e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga397073684df81db0d2ede216cb90c5e7">SPC5_ALLOW_OVERCLOCK</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga397073684df81db0d2ede216cb90c5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the overclock checks. <br /></td></tr>
<tr class="separator:ga397073684df81db0d2ede216cb90c5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4b0806d91db4aa27e2b0606487fee7"><td class="memItemLeft" align="right" valign="top"><a id="gaad4b0806d91db4aa27e2b0606487fee7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaad4b0806d91db4aa27e2b0606487fee7">SPC5_DISABLE_WATCHDOG</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gaad4b0806d91db4aa27e2b0606487fee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the watchdog on start. <br /></td></tr>
<tr class="separator:gaad4b0806d91db4aa27e2b0606487fee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad510ba164966c27dd9ac8b46ab93883a"><td class="memItemLeft" align="right" valign="top"><a id="gad510ba164966c27dd9ac8b46ab93883a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad510ba164966c27dd9ac8b46ab93883a">SPC5_FMPLL0_CLK_SRC</a>&#160;&#160;&#160;SPC5_FMPLL_SRC_XOSC</td></tr>
<tr class="memdesc:gad510ba164966c27dd9ac8b46ab93883a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 Clock source. <br /></td></tr>
<tr class="separator:gad510ba164966c27dd9ac8b46ab93883a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecd31d7f872724cab0c224340d615a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafecd31d7f872724cab0c224340d615a3.html#gafecd31d7f872724cab0c224340d615a3">SPC5_FMPLL0_IDF_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gafecd31d7f872724cab0c224340d615a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 IDF divider value.  <a href="group__HAL_gafecd31d7f872724cab0c224340d615a3.html#gafecd31d7f872724cab0c224340d615a3">More...</a><br /></td></tr>
<tr class="separator:gafecd31d7f872724cab0c224340d615a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797c9a62ec9daf25a668e49ef9ec2dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga797c9a62ec9daf25a668e49ef9ec2dfc.html#ga797c9a62ec9daf25a668e49ef9ec2dfc">SPC5_FMPLL0_NDIV_VALUE</a>&#160;&#160;&#160;60</td></tr>
<tr class="memdesc:ga797c9a62ec9daf25a668e49ef9ec2dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 NDIV divider value.  <a href="group__HAL_ga797c9a62ec9daf25a668e49ef9ec2dfc.html#ga797c9a62ec9daf25a668e49ef9ec2dfc">More...</a><br /></td></tr>
<tr class="separator:ga797c9a62ec9daf25a668e49ef9ec2dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bc6e7d7373d0242740cfa9ff414634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga62bc6e7d7373d0242740cfa9ff414634.html#ga62bc6e7d7373d0242740cfa9ff414634">SPC5_FMPLL0_ODF</a>&#160;&#160;&#160;SPC5_FMPLL_ODF_DIV4</td></tr>
<tr class="memdesc:ga62bc6e7d7373d0242740cfa9ff414634"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 ODF divider value.  <a href="group__HAL_ga62bc6e7d7373d0242740cfa9ff414634.html#ga62bc6e7d7373d0242740cfa9ff414634">More...</a><br /></td></tr>
<tr class="separator:ga62bc6e7d7373d0242740cfa9ff414634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93e7e61045f37c92f9d22c62b7ab9b4"><td class="memItemLeft" align="right" valign="top"><a id="gac93e7e61045f37c92f9d22c62b7ab9b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gac93e7e61045f37c92f9d22c62b7ab9b4">SPC5_FMPLL1_CLK_SRC</a>&#160;&#160;&#160;SPC5_FMPLL_SRC_XOSC</td></tr>
<tr class="memdesc:gac93e7e61045f37c92f9d22c62b7ab9b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL1 Clock source. <br /></td></tr>
<tr class="separator:gac93e7e61045f37c92f9d22c62b7ab9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23797264d2830f7100b4b41bf367bd35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga23797264d2830f7100b4b41bf367bd35.html#ga23797264d2830f7100b4b41bf367bd35">SPC5_FMPLL1_IDF_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga23797264d2830f7100b4b41bf367bd35"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL1 IDF divider value.  <a href="group__HAL_ga23797264d2830f7100b4b41bf367bd35.html#ga23797264d2830f7100b4b41bf367bd35">More...</a><br /></td></tr>
<tr class="separator:ga23797264d2830f7100b4b41bf367bd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73492913dab362d3c3e7ef971905cf05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga73492913dab362d3c3e7ef971905cf05.html#ga73492913dab362d3c3e7ef971905cf05">SPC5_FMPLL1_NDIV_VALUE</a>&#160;&#160;&#160;60</td></tr>
<tr class="memdesc:ga73492913dab362d3c3e7ef971905cf05"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL1 NDIV divider value.  <a href="group__HAL_ga73492913dab362d3c3e7ef971905cf05.html#ga73492913dab362d3c3e7ef971905cf05">More...</a><br /></td></tr>
<tr class="separator:ga73492913dab362d3c3e7ef971905cf05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521b2c82a7eaeabf9c028abf40f11474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga521b2c82a7eaeabf9c028abf40f11474.html#ga521b2c82a7eaeabf9c028abf40f11474">SPC5_FMPLL1_ODF</a>&#160;&#160;&#160;SPC5_FMPLL_ODF_DIV4</td></tr>
<tr class="memdesc:ga521b2c82a7eaeabf9c028abf40f11474"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL1 ODF divider value.  <a href="group__HAL_ga521b2c82a7eaeabf9c028abf40f11474.html#ga521b2c82a7eaeabf9c028abf40f11474">More...</a><br /></td></tr>
<tr class="separator:ga521b2c82a7eaeabf9c028abf40f11474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc943b0b4b1ffcbfe11c748572d6b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7bc943b0b4b1ffcbfe11c748572d6b14.html#ga7bc943b0b4b1ffcbfe11c748572d6b14">SPC5_SYSCLK_DIVIDER_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga7bc943b0b4b1ffcbfe11c748572d6b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock divider value.  <a href="group__HAL_ga7bc943b0b4b1ffcbfe11c748572d6b14.html#ga7bc943b0b4b1ffcbfe11c748572d6b14">More...</a><br /></td></tr>
<tr class="separator:ga7bc943b0b4b1ffcbfe11c748572d6b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0c4215fec356db4b576bc6f10ac69d"><td class="memItemLeft" align="right" valign="top"><a id="ga7d0c4215fec356db4b576bc6f10ac69d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7d0c4215fec356db4b576bc6f10ac69d">SPC5_AUX0CLK_SRC</a>&#160;&#160;&#160;SPC5_CGM_SS_FMPLL1</td></tr>
<tr class="memdesc:ga7d0c4215fec356db4b576bc6f10ac69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX0 clock source. <br /></td></tr>
<tr class="separator:ga7d0c4215fec356db4b576bc6f10ac69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413efec5f8db95162a7e0b73f71833db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga413efec5f8db95162a7e0b73f71833db.html#ga413efec5f8db95162a7e0b73f71833db">SPC5_MCONTROL_DIVIDER_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga413efec5f8db95162a7e0b73f71833db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control clock divider value.  <a href="group__HAL_ga413efec5f8db95162a7e0b73f71833db.html#ga413efec5f8db95162a7e0b73f71833db">More...</a><br /></td></tr>
<tr class="separator:ga413efec5f8db95162a7e0b73f71833db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2f7d036355f512bc6c1266fe9eecdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a2f7d036355f512bc6c1266fe9eecdd.html#ga8a2f7d036355f512bc6c1266fe9eecdd">SPC5_SWG_DIVIDER_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga8a2f7d036355f512bc6c1266fe9eecdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWG clock divider value.  <a href="group__HAL_ga8a2f7d036355f512bc6c1266fe9eecdd.html#ga8a2f7d036355f512bc6c1266fe9eecdd">More...</a><br /></td></tr>
<tr class="separator:ga8a2f7d036355f512bc6c1266fe9eecdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04de0c34b61dd1cef2b7f17fd44b2e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga04de0c34b61dd1cef2b7f17fd44b2e03.html#ga04de0c34b61dd1cef2b7f17fd44b2e03">SPC5_AUX1CLK_SRC</a>&#160;&#160;&#160;SPC5_CGM_SS_FMPLL1</td></tr>
<tr class="memdesc:ga04de0c34b61dd1cef2b7f17fd44b2e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX1 clock source.  <a href="group__HAL_ga04de0c34b61dd1cef2b7f17fd44b2e03.html#ga04de0c34b61dd1cef2b7f17fd44b2e03">More...</a><br /></td></tr>
<tr class="separator:ga04de0c34b61dd1cef2b7f17fd44b2e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9162a0bd50027e403fca0bf1803eeca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac9162a0bd50027e403fca0bf1803eeca.html#gac9162a0bd50027e403fca0bf1803eeca">SPC5_FLEXRAY_DIVIDER_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gac9162a0bd50027e403fca0bf1803eeca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexray clock divider value.  <a href="group__HAL_gac9162a0bd50027e403fca0bf1803eeca.html#gac9162a0bd50027e403fca0bf1803eeca">More...</a><br /></td></tr>
<tr class="separator:gac9162a0bd50027e403fca0bf1803eeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bad2f6ee9e17d129af4efe95b03756c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3bad2f6ee9e17d129af4efe95b03756c.html#ga3bad2f6ee9e17d129af4efe95b03756c">SPC5_AUX2CLK_SRC</a>&#160;&#160;&#160;SPC5_CGM_SS_FMPLL1</td></tr>
<tr class="memdesc:ga3bad2f6ee9e17d129af4efe95b03756c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX2 clock source.  <a href="group__HAL_ga3bad2f6ee9e17d129af4efe95b03756c.html#ga3bad2f6ee9e17d129af4efe95b03756c">More...</a><br /></td></tr>
<tr class="separator:ga3bad2f6ee9e17d129af4efe95b03756c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb9c68748e5e4899cfcb886c486f3a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabdb9c68748e5e4899cfcb886c486f3a4.html#gabdb9c68748e5e4899cfcb886c486f3a4">SPC5_FLEXCAN_DIVIDER_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gabdb9c68748e5e4899cfcb886c486f3a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">FlexCAN clock divider value.  <a href="group__HAL_gabdb9c68748e5e4899cfcb886c486f3a4.html#gabdb9c68748e5e4899cfcb886c486f3a4">More...</a><br /></td></tr>
<tr class="separator:gabdb9c68748e5e4899cfcb886c486f3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bc31de81ec4da9fcb99d9ccbdc1c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga04bc31de81ec4da9fcb99d9ccbdc1c54.html#ga04bc31de81ec4da9fcb99d9ccbdc1c54">SPC5_ME_ME_BITS</a></td></tr>
<tr class="memdesc:ga04bc31de81ec4da9fcb99d9ccbdc1c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active run modes in ME_ME register.  <a href="group__HAL_ga04bc31de81ec4da9fcb99d9ccbdc1c54.html#ga04bc31de81ec4da9fcb99d9ccbdc1c54">More...</a><br /></td></tr>
<tr class="separator:ga04bc31de81ec4da9fcb99d9ccbdc1c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6d530b68b03a6e3871608987a573bd"><td class="memItemLeft" align="right" valign="top"><a id="gafa6d530b68b03a6e3871608987a573bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gafa6d530b68b03a6e3871608987a573bd">SPC5_ME_SAFE_MC_BITS</a>&#160;&#160;&#160;(SPC5_ME_MC_PDO)</td></tr>
<tr class="memdesc:gafa6d530b68b03a6e3871608987a573bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAFE mode settings. <br /></td></tr>
<tr class="separator:gafa6d530b68b03a6e3871608987a573bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59176c37e10f5af0a03c3d916ccee958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga59176c37e10f5af0a03c3d916ccee958.html#ga59176c37e10f5af0a03c3d916ccee958">SPC5_ME_DRUN_MC_BITS</a></td></tr>
<tr class="memdesc:ga59176c37e10f5af0a03c3d916ccee958"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRUN mode settings.  <a href="group__HAL_ga59176c37e10f5af0a03c3d916ccee958.html#ga59176c37e10f5af0a03c3d916ccee958">More...</a><br /></td></tr>
<tr class="separator:ga59176c37e10f5af0a03c3d916ccee958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03de7bec540a1554ee15cbd814173cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga03de7bec540a1554ee15cbd814173cf1.html#ga03de7bec540a1554ee15cbd814173cf1">SPC5_ME_RUN0_MC_BITS</a></td></tr>
<tr class="memdesc:ga03de7bec540a1554ee15cbd814173cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN0 mode settings.  <a href="group__HAL_ga03de7bec540a1554ee15cbd814173cf1.html#ga03de7bec540a1554ee15cbd814173cf1">More...</a><br /></td></tr>
<tr class="separator:ga03de7bec540a1554ee15cbd814173cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8ff7099e0e4c8161678e663277579e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf8ff7099e0e4c8161678e663277579e.html#gacf8ff7099e0e4c8161678e663277579e">SPC5_ME_RUN1_MC_BITS</a></td></tr>
<tr class="memdesc:gacf8ff7099e0e4c8161678e663277579e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN1 mode settings.  <a href="group__HAL_gacf8ff7099e0e4c8161678e663277579e.html#gacf8ff7099e0e4c8161678e663277579e">More...</a><br /></td></tr>
<tr class="separator:gacf8ff7099e0e4c8161678e663277579e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6505c98f9bc16abbf17c58376fd46e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6505c98f9bc16abbf17c58376fd46e95.html#ga6505c98f9bc16abbf17c58376fd46e95">SPC5_ME_RUN2_MC_BITS</a></td></tr>
<tr class="memdesc:ga6505c98f9bc16abbf17c58376fd46e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN2 mode settings.  <a href="group__HAL_ga6505c98f9bc16abbf17c58376fd46e95.html#ga6505c98f9bc16abbf17c58376fd46e95">More...</a><br /></td></tr>
<tr class="separator:ga6505c98f9bc16abbf17c58376fd46e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14f0b0e280d309190db3d77d08989e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad14f0b0e280d309190db3d77d08989e6.html#gad14f0b0e280d309190db3d77d08989e6">SPC5_ME_RUN3_MC_BITS</a></td></tr>
<tr class="memdesc:gad14f0b0e280d309190db3d77d08989e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN3 mode settings.  <a href="group__HAL_gad14f0b0e280d309190db3d77d08989e6.html#gad14f0b0e280d309190db3d77d08989e6">More...</a><br /></td></tr>
<tr class="separator:gad14f0b0e280d309190db3d77d08989e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac726198927c446ed74b6d193fdee9996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac726198927c446ed74b6d193fdee9996.html#gac726198927c446ed74b6d193fdee9996">SPC5_ME_HALT0_MC_BITS</a></td></tr>
<tr class="memdesc:gac726198927c446ed74b6d193fdee9996"><td class="mdescLeft">&#160;</td><td class="mdescRight">HALT0 mode settings.  <a href="group__HAL_gac726198927c446ed74b6d193fdee9996.html#gac726198927c446ed74b6d193fdee9996">More...</a><br /></td></tr>
<tr class="separator:gac726198927c446ed74b6d193fdee9996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a9ac5150d62f52fed453cce04abbcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga61a9ac5150d62f52fed453cce04abbcd.html#ga61a9ac5150d62f52fed453cce04abbcd">SPC5_ME_STOP0_MC_BITS</a></td></tr>
<tr class="memdesc:ga61a9ac5150d62f52fed453cce04abbcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">STOP0 mode settings.  <a href="group__HAL_ga61a9ac5150d62f52fed453cce04abbcd.html#ga61a9ac5150d62f52fed453cce04abbcd">More...</a><br /></td></tr>
<tr class="separator:ga61a9ac5150d62f52fed453cce04abbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab035b354788a000d55fc150c02ab2300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab035b354788a000d55fc150c02ab2300.html#gab035b354788a000d55fc150c02ab2300">SPC5_ME_RUN_PC0_BITS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab035b354788a000d55fc150c02ab2300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 0 (run mode).  <a href="group__HAL_gab035b354788a000d55fc150c02ab2300.html#gab035b354788a000d55fc150c02ab2300">More...</a><br /></td></tr>
<tr class="separator:gab035b354788a000d55fc150c02ab2300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada89349a41d37d21055140fc2a39392d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gada89349a41d37d21055140fc2a39392d.html#gada89349a41d37d21055140fc2a39392d">SPC5_ME_RUN_PC1_BITS</a></td></tr>
<tr class="memdesc:gada89349a41d37d21055140fc2a39392d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 1 (run mode).  <a href="group__HAL_gada89349a41d37d21055140fc2a39392d.html#gada89349a41d37d21055140fc2a39392d">More...</a><br /></td></tr>
<tr class="separator:gada89349a41d37d21055140fc2a39392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac6a2f2d8e5bf39785d112ece8da348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4ac6a2f2d8e5bf39785d112ece8da348.html#ga4ac6a2f2d8e5bf39785d112ece8da348">SPC5_ME_RUN_PC2_BITS</a></td></tr>
<tr class="memdesc:ga4ac6a2f2d8e5bf39785d112ece8da348"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 2 (run mode).  <a href="group__HAL_ga4ac6a2f2d8e5bf39785d112ece8da348.html#ga4ac6a2f2d8e5bf39785d112ece8da348">More...</a><br /></td></tr>
<tr class="separator:ga4ac6a2f2d8e5bf39785d112ece8da348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f9d12b428eda9ac395e710447a68f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga37f9d12b428eda9ac395e710447a68f4.html#ga37f9d12b428eda9ac395e710447a68f4">SPC5_ME_RUN_PC3_BITS</a></td></tr>
<tr class="memdesc:ga37f9d12b428eda9ac395e710447a68f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 3 (run mode).  <a href="group__HAL_ga37f9d12b428eda9ac395e710447a68f4.html#ga37f9d12b428eda9ac395e710447a68f4">More...</a><br /></td></tr>
<tr class="separator:ga37f9d12b428eda9ac395e710447a68f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b63e60f9ad75791ca4f8b6921dcf60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad8b63e60f9ad75791ca4f8b6921dcf60.html#gad8b63e60f9ad75791ca4f8b6921dcf60">SPC5_ME_RUN_PC4_BITS</a></td></tr>
<tr class="memdesc:gad8b63e60f9ad75791ca4f8b6921dcf60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 4 (run mode).  <a href="group__HAL_gad8b63e60f9ad75791ca4f8b6921dcf60.html#gad8b63e60f9ad75791ca4f8b6921dcf60">More...</a><br /></td></tr>
<tr class="separator:gad8b63e60f9ad75791ca4f8b6921dcf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75706379a7470d41370656f2740c0400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga75706379a7470d41370656f2740c0400.html#ga75706379a7470d41370656f2740c0400">SPC5_ME_RUN_PC5_BITS</a></td></tr>
<tr class="memdesc:ga75706379a7470d41370656f2740c0400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 5 (run mode).  <a href="group__HAL_ga75706379a7470d41370656f2740c0400.html#ga75706379a7470d41370656f2740c0400">More...</a><br /></td></tr>
<tr class="separator:ga75706379a7470d41370656f2740c0400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e5a0e5fbc761535ea59a785f8e2a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga70e5a0e5fbc761535ea59a785f8e2a78.html#ga70e5a0e5fbc761535ea59a785f8e2a78">SPC5_ME_RUN_PC6_BITS</a></td></tr>
<tr class="memdesc:ga70e5a0e5fbc761535ea59a785f8e2a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 6 (run mode).  <a href="group__HAL_ga70e5a0e5fbc761535ea59a785f8e2a78.html#ga70e5a0e5fbc761535ea59a785f8e2a78">More...</a><br /></td></tr>
<tr class="separator:ga70e5a0e5fbc761535ea59a785f8e2a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031794aceee0419d0fd84cea06793f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga031794aceee0419d0fd84cea06793f33.html#ga031794aceee0419d0fd84cea06793f33">SPC5_ME_RUN_PC7_BITS</a></td></tr>
<tr class="memdesc:ga031794aceee0419d0fd84cea06793f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 7 (run mode).  <a href="group__HAL_ga031794aceee0419d0fd84cea06793f33.html#ga031794aceee0419d0fd84cea06793f33">More...</a><br /></td></tr>
<tr class="separator:ga031794aceee0419d0fd84cea06793f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcec04c4e46029b8896e645e0bc4353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafdcec04c4e46029b8896e645e0bc4353.html#gafdcec04c4e46029b8896e645e0bc4353">SPC5_ME_LP_PC0_BITS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gafdcec04c4e46029b8896e645e0bc4353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 0 (low power mode).  <a href="group__HAL_gafdcec04c4e46029b8896e645e0bc4353.html#gafdcec04c4e46029b8896e645e0bc4353">More...</a><br /></td></tr>
<tr class="separator:gafdcec04c4e46029b8896e645e0bc4353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549000c33a759ced535bb8ff46645080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga549000c33a759ced535bb8ff46645080.html#ga549000c33a759ced535bb8ff46645080">SPC5_ME_LP_PC1_BITS</a></td></tr>
<tr class="memdesc:ga549000c33a759ced535bb8ff46645080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 1 (low power mode).  <a href="group__HAL_ga549000c33a759ced535bb8ff46645080.html#ga549000c33a759ced535bb8ff46645080">More...</a><br /></td></tr>
<tr class="separator:ga549000c33a759ced535bb8ff46645080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82621094389cdf428b5dcb6ea1354f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga82621094389cdf428b5dcb6ea1354f8f.html#ga82621094389cdf428b5dcb6ea1354f8f">SPC5_ME_LP_PC2_BITS</a>&#160;&#160;&#160;(SPC5_ME_LP_PC_HALT0)</td></tr>
<tr class="memdesc:ga82621094389cdf428b5dcb6ea1354f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 2 (low power mode).  <a href="group__HAL_ga82621094389cdf428b5dcb6ea1354f8f.html#ga82621094389cdf428b5dcb6ea1354f8f">More...</a><br /></td></tr>
<tr class="separator:ga82621094389cdf428b5dcb6ea1354f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98506dde3f5ed04ee44b05c4b82158d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga98506dde3f5ed04ee44b05c4b82158d6.html#ga98506dde3f5ed04ee44b05c4b82158d6">SPC5_ME_LP_PC3_BITS</a>&#160;&#160;&#160;(SPC5_ME_LP_PC_STOP0)</td></tr>
<tr class="memdesc:ga98506dde3f5ed04ee44b05c4b82158d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 3 (low power mode).  <a href="group__HAL_ga98506dde3f5ed04ee44b05c4b82158d6.html#ga98506dde3f5ed04ee44b05c4b82158d6">More...</a><br /></td></tr>
<tr class="separator:ga98506dde3f5ed04ee44b05c4b82158d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cd3ffa6fc566ef235d47b173c4128c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad5cd3ffa6fc566ef235d47b173c4128c.html#gad5cd3ffa6fc566ef235d47b173c4128c">SPC5_ME_LP_PC4_BITS</a></td></tr>
<tr class="memdesc:gad5cd3ffa6fc566ef235d47b173c4128c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 4 (low power mode).  <a href="group__HAL_gad5cd3ffa6fc566ef235d47b173c4128c.html#gad5cd3ffa6fc566ef235d47b173c4128c">More...</a><br /></td></tr>
<tr class="separator:gad5cd3ffa6fc566ef235d47b173c4128c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509e158a5ba2fef4c04943f8d03f94d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga509e158a5ba2fef4c04943f8d03f94d3.html#ga509e158a5ba2fef4c04943f8d03f94d3">SPC5_ME_LP_PC5_BITS</a></td></tr>
<tr class="memdesc:ga509e158a5ba2fef4c04943f8d03f94d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 5 (low power mode).  <a href="group__HAL_ga509e158a5ba2fef4c04943f8d03f94d3.html#ga509e158a5ba2fef4c04943f8d03f94d3">More...</a><br /></td></tr>
<tr class="separator:ga509e158a5ba2fef4c04943f8d03f94d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7e308691c112d080ff1cf6b73aa976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaed7e308691c112d080ff1cf6b73aa976.html#gaed7e308691c112d080ff1cf6b73aa976">SPC5_ME_LP_PC6_BITS</a></td></tr>
<tr class="memdesc:gaed7e308691c112d080ff1cf6b73aa976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 6 (low power mode).  <a href="group__HAL_gaed7e308691c112d080ff1cf6b73aa976.html#gaed7e308691c112d080ff1cf6b73aa976">More...</a><br /></td></tr>
<tr class="separator:gaed7e308691c112d080ff1cf6b73aa976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac40d541cf3edc5bf34262a73e0f0f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3ac40d541cf3edc5bf34262a73e0f0f3.html#ga3ac40d541cf3edc5bf34262a73e0f0f3">SPC5_ME_LP_PC7_BITS</a></td></tr>
<tr class="memdesc:ga3ac40d541cf3edc5bf34262a73e0f0f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 7 (low power mode).  <a href="group__HAL_ga3ac40d541cf3edc5bf34262a73e0f0f3.html#ga3ac40d541cf3edc5bf34262a73e0f0f3">More...</a><br /></td></tr>
<tr class="separator:ga3ac40d541cf3edc5bf34262a73e0f0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f4ae290c9fd507f3e3123cddaefb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad0f4ae290c9fd507f3e3123cddaefb4c.html#gad0f4ae290c9fd507f3e3123cddaefb4c">SPC5_CLOCK_FAILURE_HOOK</a>()&#160;&#160;&#160;<a class="el" href="group__system_gad43b78f160a2c983792af3041cc4a536.html#gad43b78f160a2c983792af3041cc4a536">chSysHalt</a>()</td></tr>
<tr class="memdesc:gad0f4ae290c9fd507f3e3123cddaefb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock initialization failure hook.  <a href="group__HAL_gad0f4ae290c9fd507f3e3123cddaefb4c.html#gad0f4ae290c9fd507f3e3123cddaefb4c">More...</a><br /></td></tr>
<tr class="separator:gad0f4ae290c9fd507f3e3123cddaefb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d0915ef39eeb27eba4cfff13275eef"><td class="memItemLeft" align="right" valign="top"><a id="ga36d0915ef39eeb27eba4cfff13275eef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL0_INPUT_CLK</b>&#160;&#160;&#160;SPC5_XOSC_CLK</td></tr>
<tr class="separator:ga36d0915ef39eeb27eba4cfff13275eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e3a3745f7c2b130d2de6153aa6371c"><td class="memItemLeft" align="right" valign="top"><a id="gaf5e3a3745f7c2b130d2de6153aa6371c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL0_ODF_VALUE</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf5e3a3745f7c2b130d2de6153aa6371c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267c75723a85a694af1b990b92eb9372"><td class="memItemLeft" align="right" valign="top"><a id="ga267c75723a85a694af1b990b92eb9372"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga267c75723a85a694af1b990b92eb9372">SPC5_FMPLL0_VCO_CLK</a>&#160;&#160;&#160;((SPC5_FMPLL0_INPUT_CLK / <a class="el" href="group__HAL_gafecd31d7f872724cab0c224340d615a3.html#gafecd31d7f872724cab0c224340d615a3">SPC5_FMPLL0_IDF_VALUE</a>) * <a class="el" href="group__HAL_ga797c9a62ec9daf25a668e49ef9ec2dfc.html#ga797c9a62ec9daf25a668e49ef9ec2dfc">SPC5_FMPLL0_NDIV_VALUE</a>)</td></tr>
<tr class="memdesc:ga267c75723a85a694af1b990b92eb9372"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL0_VCO_CLK clock point. <br /></td></tr>
<tr class="separator:ga267c75723a85a694af1b990b92eb9372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c2c3d33f85130377b55656daab6837"><td class="memItemLeft" align="right" valign="top"><a id="gad2c2c3d33f85130377b55656daab6837"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad2c2c3d33f85130377b55656daab6837">SPC5_FMPLL0_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga267c75723a85a694af1b990b92eb9372">SPC5_FMPLL0_VCO_CLK</a> / SPC5_FMPLL0_ODF_VALUE)</td></tr>
<tr class="memdesc:gad2c2c3d33f85130377b55656daab6837"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL0_CLK clock point. <br /></td></tr>
<tr class="separator:gad2c2c3d33f85130377b55656daab6837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38015a3c7eb766b9fc153c1d987a193b"><td class="memItemLeft" align="right" valign="top"><a id="ga38015a3c7eb766b9fc153c1d987a193b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL1_INPUT_CLK</b>&#160;&#160;&#160;SPC5_XOSC_CLK</td></tr>
<tr class="separator:ga38015a3c7eb766b9fc153c1d987a193b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34d37e56ffbba459f26725e8a5eb57d"><td class="memItemLeft" align="right" valign="top"><a id="gad34d37e56ffbba459f26725e8a5eb57d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL1_ODF_VALUE</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad34d37e56ffbba459f26725e8a5eb57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1fa5fc95215feb3fa5eb852b0acf9b"><td class="memItemLeft" align="right" valign="top"><a id="ga2c1fa5fc95215feb3fa5eb852b0acf9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2c1fa5fc95215feb3fa5eb852b0acf9b">SPC5_FMPLL1_VCO_CLK</a>&#160;&#160;&#160;((SPC5_FMPLL1_INPUT_CLK / <a class="el" href="group__HAL_ga23797264d2830f7100b4b41bf367bd35.html#ga23797264d2830f7100b4b41bf367bd35">SPC5_FMPLL1_IDF_VALUE</a>) * <a class="el" href="group__HAL_ga73492913dab362d3c3e7ef971905cf05.html#ga73492913dab362d3c3e7ef971905cf05">SPC5_FMPLL1_NDIV_VALUE</a>)</td></tr>
<tr class="memdesc:ga2c1fa5fc95215feb3fa5eb852b0acf9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL1_VCO_CLK clock point. <br /></td></tr>
<tr class="separator:ga2c1fa5fc95215feb3fa5eb852b0acf9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc53de4e6e6a43a294c8bafcf23e5308"><td class="memItemLeft" align="right" valign="top"><a id="gacc53de4e6e6a43a294c8bafcf23e5308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gacc53de4e6e6a43a294c8bafcf23e5308">SPC5_FMPLL1_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2c1fa5fc95215feb3fa5eb852b0acf9b">SPC5_FMPLL1_VCO_CLK</a> / SPC5_FMPLL1_ODF_VALUE)</td></tr>
<tr class="memdesc:gacc53de4e6e6a43a294c8bafcf23e5308"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL1_CLK clock point. <br /></td></tr>
<tr class="separator:gacc53de4e6e6a43a294c8bafcf23e5308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57ed3308c303ff19f70c1ec930245f1"><td class="memItemLeft" align="right" valign="top"><a id="gae57ed3308c303ff19f70c1ec930245f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gae57ed3308c303ff19f70c1ec930245f1">SPC5_FMPLL1_1D1_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2c1fa5fc95215feb3fa5eb852b0acf9b">SPC5_FMPLL1_VCO_CLK</a> / 6)</td></tr>
<tr class="memdesc:gae57ed3308c303ff19f70c1ec930245f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL1_1D1_CLK clock point. <br /></td></tr>
<tr class="separator:gae57ed3308c303ff19f70c1ec930245f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208250a90705c24742755754129f5bf9"><td class="memItemLeft" align="right" valign="top"><a id="ga208250a90705c24742755754129f5bf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SC_DC0</b>&#160;&#160;&#160;(0x80 | (<a class="el" href="group__HAL_ga7bc943b0b4b1ffcbfe11c748572d6b14.html#ga7bc943b0b4b1ffcbfe11c748572d6b14">SPC5_SYSCLK_DIVIDER_VALUE</a> - 1))</td></tr>
<tr class="separator:ga208250a90705c24742755754129f5bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8057df9399e224f1f28abd66f7a48f3"><td class="memItemLeft" align="right" valign="top"><a id="gad8057df9399e224f1f28abd66f7a48f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad8057df9399e224f1f28abd66f7a48f3">SPC5_AUX0_CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#gacc53de4e6e6a43a294c8bafcf23e5308">SPC5_FMPLL1_CLK</a></td></tr>
<tr class="memdesc:gad8057df9399e224f1f28abd66f7a48f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX0 clock point. <br /></td></tr>
<tr class="separator:gad8057df9399e224f1f28abd66f7a48f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9346c1fea9c2a032f7ab824aaff5d9c"><td class="memItemLeft" align="right" valign="top"><a id="gae9346c1fea9c2a032f7ab824aaff5d9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_AC0_DC0</b>&#160;&#160;&#160;((0x80U | (<a class="el" href="group__HAL_ga413efec5f8db95162a7e0b73f71833db.html#ga413efec5f8db95162a7e0b73f71833db">SPC5_MCONTROL_DIVIDER_VALUE</a> - 1)) &lt;&lt; 24)</td></tr>
<tr class="separator:gae9346c1fea9c2a032f7ab824aaff5d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6031c7cddc0ec164a8746a2b5aa4464b"><td class="memItemLeft" align="right" valign="top"><a id="ga6031c7cddc0ec164a8746a2b5aa4464b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_AC0_DC1</b>&#160;&#160;&#160;((0x80U | (<a class="el" href="group__HAL_ga8a2f7d036355f512bc6c1266fe9eecdd.html#ga8a2f7d036355f512bc6c1266fe9eecdd">SPC5_SWG_DIVIDER_VALUE</a> - 1)) &lt;&lt; 16)</td></tr>
<tr class="separator:ga6031c7cddc0ec164a8746a2b5aa4464b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026c4c35519d96d3947669ff0d308512"><td class="memItemLeft" align="right" valign="top"><a id="ga026c4c35519d96d3947669ff0d308512"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga026c4c35519d96d3947669ff0d308512">SPC5_MCONTROL_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gad8057df9399e224f1f28abd66f7a48f3">SPC5_AUX0_CLK</a> / <a class="el" href="group__HAL_ga413efec5f8db95162a7e0b73f71833db.html#ga413efec5f8db95162a7e0b73f71833db">SPC5_MCONTROL_DIVIDER_VALUE</a>)</td></tr>
<tr class="memdesc:ga026c4c35519d96d3947669ff0d308512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control clock point. <br /></td></tr>
<tr class="separator:ga026c4c35519d96d3947669ff0d308512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138436293b2bcfc28fe699d6efa3d369"><td class="memItemLeft" align="right" valign="top"><a id="ga138436293b2bcfc28fe699d6efa3d369"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga138436293b2bcfc28fe699d6efa3d369">SPC5_SWG_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gad8057df9399e224f1f28abd66f7a48f3">SPC5_AUX0_CLK</a> / <a class="el" href="group__HAL_ga8a2f7d036355f512bc6c1266fe9eecdd.html#ga8a2f7d036355f512bc6c1266fe9eecdd">SPC5_SWG_DIVIDER_VALUE</a>)</td></tr>
<tr class="memdesc:ga138436293b2bcfc28fe699d6efa3d369"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWG clock point. <br /></td></tr>
<tr class="separator:ga138436293b2bcfc28fe699d6efa3d369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc43648e1b1c1e039b9835dbd6d394ab"><td class="memItemLeft" align="right" valign="top"><a id="gabc43648e1b1c1e039b9835dbd6d394ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabc43648e1b1c1e039b9835dbd6d394ab">SPC5_AUX1_CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#gacc53de4e6e6a43a294c8bafcf23e5308">SPC5_FMPLL1_CLK</a></td></tr>
<tr class="memdesc:gabc43648e1b1c1e039b9835dbd6d394ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX1 clock point. <br /></td></tr>
<tr class="separator:gabc43648e1b1c1e039b9835dbd6d394ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62115b9360d1efdfb69834d82b28a463"><td class="memItemLeft" align="right" valign="top"><a id="ga62115b9360d1efdfb69834d82b28a463"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_AC1_DC0</b>&#160;&#160;&#160;((0x80U | (<a class="el" href="group__HAL_gac9162a0bd50027e403fca0bf1803eeca.html#gac9162a0bd50027e403fca0bf1803eeca">SPC5_FLEXRAY_DIVIDER_VALUE</a> - 1)) &lt;&lt; 24)</td></tr>
<tr class="separator:ga62115b9360d1efdfb69834d82b28a463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a566b402820097fec8fe19b6943c03"><td class="memItemLeft" align="right" valign="top"><a id="ga49a566b402820097fec8fe19b6943c03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga49a566b402820097fec8fe19b6943c03">SPC5_FLEXRAY_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga1ff86e1e2fa3271695638600bf4d4419">SPC5_AUX2_CLK</a> / <a class="el" href="group__HAL_gac9162a0bd50027e403fca0bf1803eeca.html#gac9162a0bd50027e403fca0bf1803eeca">SPC5_FLEXRAY_DIVIDER_VALUE</a>)</td></tr>
<tr class="memdesc:ga49a566b402820097fec8fe19b6943c03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexray clock point. <br /></td></tr>
<tr class="separator:ga49a566b402820097fec8fe19b6943c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff86e1e2fa3271695638600bf4d4419"><td class="memItemLeft" align="right" valign="top"><a id="ga1ff86e1e2fa3271695638600bf4d4419"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga1ff86e1e2fa3271695638600bf4d4419">SPC5_AUX2_CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#gacc53de4e6e6a43a294c8bafcf23e5308">SPC5_FMPLL1_CLK</a></td></tr>
<tr class="memdesc:ga1ff86e1e2fa3271695638600bf4d4419"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX2 clock point. <br /></td></tr>
<tr class="separator:ga1ff86e1e2fa3271695638600bf4d4419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5bb1b707a896878859b71a4bea6c86"><td class="memItemLeft" align="right" valign="top"><a id="ga3c5bb1b707a896878859b71a4bea6c86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_AC2_DC0</b>&#160;&#160;&#160;((0x80U | (<a class="el" href="group__HAL_gabdb9c68748e5e4899cfcb886c486f3a4.html#gabdb9c68748e5e4899cfcb886c486f3a4">SPC5_FLEXCAN_DIVIDER_VALUE</a> - 1)) &lt;&lt; 24)</td></tr>
<tr class="separator:ga3c5bb1b707a896878859b71a4bea6c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5df51ca68086897b55fc9e7c6203753"><td class="memItemLeft" align="right" valign="top"><a id="gaf5df51ca68086897b55fc9e7c6203753"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf5df51ca68086897b55fc9e7c6203753">SPC5_FLEXCAN_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga1ff86e1e2fa3271695638600bf4d4419">SPC5_AUX2_CLK</a> / <a class="el" href="group__HAL_gabdb9c68748e5e4899cfcb886c486f3a4.html#gabdb9c68748e5e4899cfcb886c486f3a4">SPC5_FLEXCAN_DIVIDER_VALUE</a>)</td></tr>
<tr class="memdesc:gaf5df51ca68086897b55fc9e7c6203753"><td class="mdescLeft">&#160;</td><td class="mdescRight">FlexCAN clock point. <br /></td></tr>
<tr class="separator:gaf5df51ca68086897b55fc9e7c6203753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">hal_lld_get_counter_frequency</a>()&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a>)<a class="el" href="group__HAL_ga346a159762df124244701aa2bb193011.html#ga346a159762df124244701aa2bb193011">halSPCGetSystemClock</a>()</td></tr>
<tr class="memdesc:ga6736dc08fce519d8aa265d68cf8d2619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime counter frequency.  <a href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">More...</a><br /></td></tr>
<tr class="separator:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeed5a2f63a88ddd473d2ff057984c03"><td class="memItemLeft" align="right" valign="top"><a id="gaaeed5a2f63a88ddd473d2ff057984c03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_FLEXPWM0</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaaeed5a2f63a88ddd473d2ff057984c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92bf8f5a5d07e63dbb94ad4bc4c0e89c"><td class="memItemLeft" align="right" valign="top"><a id="ga92bf8f5a5d07e63dbb94ad4bc4c0e89c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_PCTL</b>&#160;&#160;&#160;41</td></tr>
<tr class="separator:ga92bf8f5a5d07e63dbb94ad4bc4c0e89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c900cb5945148adc216357f7d4367f"><td class="memItemLeft" align="right" valign="top"><a id="gab7c900cb5945148adc216357f7d4367f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF0_HANDLER</b>&#160;&#160;&#160;vector179</td></tr>
<tr class="separator:gab7c900cb5945148adc216357f7d4367f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e389ddbed803274167fb021403632"><td class="memItemLeft" align="right" valign="top"><a id="ga6f3e389ddbed803274167fb021403632"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF0_HANDLER</b>&#160;&#160;&#160;vector180</td></tr>
<tr class="separator:ga6f3e389ddbed803274167fb021403632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eedcd07e8cde757da4b7f32e1f771c6"><td class="memItemLeft" align="right" valign="top"><a id="ga9eedcd07e8cde757da4b7f32e1f771c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF0_HANDLER</b>&#160;&#160;&#160;vector181</td></tr>
<tr class="separator:ga9eedcd07e8cde757da4b7f32e1f771c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada53ed11f7bb8e84e1bc10214b214752"><td class="memItemLeft" align="right" valign="top"><a id="gada53ed11f7bb8e84e1bc10214b214752"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF1_HANDLER</b>&#160;&#160;&#160;vector182</td></tr>
<tr class="separator:gada53ed11f7bb8e84e1bc10214b214752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16be8d3f572d471b9d0b4e67471db77"><td class="memItemLeft" align="right" valign="top"><a id="gaa16be8d3f572d471b9d0b4e67471db77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF1_HANDLER</b>&#160;&#160;&#160;vector183</td></tr>
<tr class="separator:gaa16be8d3f572d471b9d0b4e67471db77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790117e68115262c20d2d8ed85c1e45b"><td class="memItemLeft" align="right" valign="top"><a id="ga790117e68115262c20d2d8ed85c1e45b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF1_HANDLER</b>&#160;&#160;&#160;vector184</td></tr>
<tr class="separator:ga790117e68115262c20d2d8ed85c1e45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acea99c609f5c04dede220247c01851"><td class="memItemLeft" align="right" valign="top"><a id="ga4acea99c609f5c04dede220247c01851"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF2_HANDLER</b>&#160;&#160;&#160;vector185</td></tr>
<tr class="separator:ga4acea99c609f5c04dede220247c01851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a3ceeb96ff88c2850ae4663604fcfc"><td class="memItemLeft" align="right" valign="top"><a id="ga03a3ceeb96ff88c2850ae4663604fcfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF2_HANDLER</b>&#160;&#160;&#160;vector186</td></tr>
<tr class="separator:ga03a3ceeb96ff88c2850ae4663604fcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae92e8092a6d67959830176d3b59d861"><td class="memItemLeft" align="right" valign="top"><a id="gaae92e8092a6d67959830176d3b59d861"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF2_HANDLER</b>&#160;&#160;&#160;vector187</td></tr>
<tr class="separator:gaae92e8092a6d67959830176d3b59d861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f728b5e56f01960a734c0eeb69faed"><td class="memItemLeft" align="right" valign="top"><a id="gaf4f728b5e56f01960a734c0eeb69faed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF3_HANDLER</b>&#160;&#160;&#160;vector188</td></tr>
<tr class="separator:gaf4f728b5e56f01960a734c0eeb69faed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d19a7e847e260601c0532eae37c02f0"><td class="memItemLeft" align="right" valign="top"><a id="ga3d19a7e847e260601c0532eae37c02f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF3_HANDLER</b>&#160;&#160;&#160;vector189</td></tr>
<tr class="separator:ga3d19a7e847e260601c0532eae37c02f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93b3e83bbb5dab8c4c82a56d98c1c45"><td class="memItemLeft" align="right" valign="top"><a id="gab93b3e83bbb5dab8c4c82a56d98c1c45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF3_HANDLER</b>&#160;&#160;&#160;vector190</td></tr>
<tr class="separator:gab93b3e83bbb5dab8c4c82a56d98c1c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3bab031ae45453bdbed34eca5100b9"><td class="memItemLeft" align="right" valign="top"><a id="gaad3bab031ae45453bdbed34eca5100b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_FFLAG_HANDLER</b>&#160;&#160;&#160;vector191</td></tr>
<tr class="separator:gaad3bab031ae45453bdbed34eca5100b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562d9dd9caed614bc4a589c78e56ec26"><td class="memItemLeft" align="right" valign="top"><a id="ga562d9dd9caed614bc4a589c78e56ec26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_REF_HANDLER</b>&#160;&#160;&#160;vector192</td></tr>
<tr class="separator:ga562d9dd9caed614bc4a589c78e56ec26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4cc5c8fba927e9b838721261eba5746"><td class="memItemLeft" align="right" valign="top"><a id="gab4cc5c8fba927e9b838721261eba5746"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF0_NUMBER</b>&#160;&#160;&#160;179</td></tr>
<tr class="separator:gab4cc5c8fba927e9b838721261eba5746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e803869e8f4b862a446d92eb9d61e1"><td class="memItemLeft" align="right" valign="top"><a id="gae1e803869e8f4b862a446d92eb9d61e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF0_NUMBER</b>&#160;&#160;&#160;180</td></tr>
<tr class="separator:gae1e803869e8f4b862a446d92eb9d61e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab537e66ebcaa84e5daed4f632b235a97"><td class="memItemLeft" align="right" valign="top"><a id="gab537e66ebcaa84e5daed4f632b235a97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF0_NUMBER</b>&#160;&#160;&#160;181</td></tr>
<tr class="separator:gab537e66ebcaa84e5daed4f632b235a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a8d77d919d5ecc8117ee293b94f858"><td class="memItemLeft" align="right" valign="top"><a id="ga74a8d77d919d5ecc8117ee293b94f858"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF1_NUMBER</b>&#160;&#160;&#160;182</td></tr>
<tr class="separator:ga74a8d77d919d5ecc8117ee293b94f858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9804a5b30c2a0d4905f986e37ac391c1"><td class="memItemLeft" align="right" valign="top"><a id="ga9804a5b30c2a0d4905f986e37ac391c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF1_NUMBER</b>&#160;&#160;&#160;183</td></tr>
<tr class="separator:ga9804a5b30c2a0d4905f986e37ac391c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd58079362ee36b12f077f78d065f3c"><td class="memItemLeft" align="right" valign="top"><a id="ga6fd58079362ee36b12f077f78d065f3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF1_NUMBER</b>&#160;&#160;&#160;184</td></tr>
<tr class="separator:ga6fd58079362ee36b12f077f78d065f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b346abc533c6b81af392843c5f96871"><td class="memItemLeft" align="right" valign="top"><a id="ga4b346abc533c6b81af392843c5f96871"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF2_NUMBER</b>&#160;&#160;&#160;185</td></tr>
<tr class="separator:ga4b346abc533c6b81af392843c5f96871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd7d53bf7a5c646a23b3e05938f6880"><td class="memItemLeft" align="right" valign="top"><a id="ga4cd7d53bf7a5c646a23b3e05938f6880"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF2_NUMBER</b>&#160;&#160;&#160;186</td></tr>
<tr class="separator:ga4cd7d53bf7a5c646a23b3e05938f6880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec4926b1754172d8d08f7dc9ee8cd07"><td class="memItemLeft" align="right" valign="top"><a id="ga4ec4926b1754172d8d08f7dc9ee8cd07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF2_NUMBER</b>&#160;&#160;&#160;187</td></tr>
<tr class="separator:ga4ec4926b1754172d8d08f7dc9ee8cd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313fc7ec91571c827f10e03441cbbe87"><td class="memItemLeft" align="right" valign="top"><a id="ga313fc7ec91571c827f10e03441cbbe87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF3_NUMBER</b>&#160;&#160;&#160;188</td></tr>
<tr class="separator:ga313fc7ec91571c827f10e03441cbbe87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c4d12f82b2c43c2b8ab6952972afc46"><td class="memItemLeft" align="right" valign="top"><a id="ga4c4d12f82b2c43c2b8ab6952972afc46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF3_NUMBER</b>&#160;&#160;&#160;189</td></tr>
<tr class="separator:ga4c4d12f82b2c43c2b8ab6952972afc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedee15ab3134ec4a8fb7842e07d4872f"><td class="memItemLeft" align="right" valign="top"><a id="gaedee15ab3134ec4a8fb7842e07d4872f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF3_NUMBER</b>&#160;&#160;&#160;190</td></tr>
<tr class="separator:gaedee15ab3134ec4a8fb7842e07d4872f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09cc2311c15c27a825d654f4a9977cd"><td class="memItemLeft" align="right" valign="top"><a id="gac09cc2311c15c27a825d654f4a9977cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_FFLAG_NUMBER</b>&#160;&#160;&#160;191</td></tr>
<tr class="separator:gac09cc2311c15c27a825d654f4a9977cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567fb53a1a614765d379c2f5f446202c"><td class="memItemLeft" align="right" valign="top"><a id="ga567fb53a1a614765d379c2f5f446202c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_REF_NUMBER</b>&#160;&#160;&#160;192</td></tr>
<tr class="separator:ga567fb53a1a614765d379c2f5f446202c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab893bf9fe9024f96c8cba8aa433d04ff"><td class="memItemLeft" align="right" valign="top"><a id="gab893bf9fe9024f96c8cba8aa433d04ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga026c4c35519d96d3947669ff0d308512">SPC5_MCONTROL_CLK</a></td></tr>
<tr class="separator:gab893bf9fe9024f96c8cba8aa433d04ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad08fce1f2d397fa6d4a3d1b75ef43320"><td class="memItemLeft" align="right" valign="top"><a id="gad08fce1f2d397fa6d4a3d1b75ef43320"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_FLEXPWM1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gad08fce1f2d397fa6d4a3d1b75ef43320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea85912c474037999751a3b321478db"><td class="memItemLeft" align="right" valign="top"><a id="gadea85912c474037999751a3b321478db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_PCTL</b>&#160;&#160;&#160;42</td></tr>
<tr class="separator:gadea85912c474037999751a3b321478db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4e84e4e19c7a042a15d6018085c84e"><td class="memItemLeft" align="right" valign="top"><a id="ga8f4e84e4e19c7a042a15d6018085c84e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_RF0_HANDLER</b>&#160;&#160;&#160;vector233</td></tr>
<tr class="separator:ga8f4e84e4e19c7a042a15d6018085c84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1853092f40ce93e772f69ed843397f"><td class="memItemLeft" align="right" valign="top"><a id="gabf1853092f40ce93e772f69ed843397f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_COF0_HANDLER</b>&#160;&#160;&#160;vector234</td></tr>
<tr class="separator:gabf1853092f40ce93e772f69ed843397f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60036e8b766ac0ddd243afad45f69db8"><td class="memItemLeft" align="right" valign="top"><a id="ga60036e8b766ac0ddd243afad45f69db8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_CAF0_HANDLER</b>&#160;&#160;&#160;vector235</td></tr>
<tr class="separator:ga60036e8b766ac0ddd243afad45f69db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5b54fbc793c65bef922dc429824df8"><td class="memItemLeft" align="right" valign="top"><a id="gaaf5b54fbc793c65bef922dc429824df8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_RF1_HANDLER</b>&#160;&#160;&#160;vector236</td></tr>
<tr class="separator:gaaf5b54fbc793c65bef922dc429824df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddc61d8611ee2656ffe31b9c38bfc75"><td class="memItemLeft" align="right" valign="top"><a id="ga1ddc61d8611ee2656ffe31b9c38bfc75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_COF1_HANDLER</b>&#160;&#160;&#160;vector237</td></tr>
<tr class="separator:ga1ddc61d8611ee2656ffe31b9c38bfc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5419d38e0f6787260d7385519d118d1"><td class="memItemLeft" align="right" valign="top"><a id="gab5419d38e0f6787260d7385519d118d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_CAF1_HANDLER</b>&#160;&#160;&#160;vector238</td></tr>
<tr class="separator:gab5419d38e0f6787260d7385519d118d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c329c70afa2f7a570bc72f5d74717c2"><td class="memItemLeft" align="right" valign="top"><a id="ga0c329c70afa2f7a570bc72f5d74717c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_RF2_HANDLER</b>&#160;&#160;&#160;vector239</td></tr>
<tr class="separator:ga0c329c70afa2f7a570bc72f5d74717c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d888ad792211c5a0d72f9b0de19ca41"><td class="memItemLeft" align="right" valign="top"><a id="ga1d888ad792211c5a0d72f9b0de19ca41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_COF2_HANDLER</b>&#160;&#160;&#160;vector240</td></tr>
<tr class="separator:ga1d888ad792211c5a0d72f9b0de19ca41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fbede19154886ddd55234ea3feac9d"><td class="memItemLeft" align="right" valign="top"><a id="gae6fbede19154886ddd55234ea3feac9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_CAF2_HANDLER</b>&#160;&#160;&#160;vector241</td></tr>
<tr class="separator:gae6fbede19154886ddd55234ea3feac9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab2f68dad4675bae879747be5c78086"><td class="memItemLeft" align="right" valign="top"><a id="ga4ab2f68dad4675bae879747be5c78086"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_RF3_HANDLER</b>&#160;&#160;&#160;vector242</td></tr>
<tr class="separator:ga4ab2f68dad4675bae879747be5c78086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707a093c833bb288acbb0e3d7ce9ac72"><td class="memItemLeft" align="right" valign="top"><a id="ga707a093c833bb288acbb0e3d7ce9ac72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_COF3_HANDLER</b>&#160;&#160;&#160;vector243</td></tr>
<tr class="separator:ga707a093c833bb288acbb0e3d7ce9ac72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa330ef1da30d51c3b0238459cd469e4a"><td class="memItemLeft" align="right" valign="top"><a id="gaa330ef1da30d51c3b0238459cd469e4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_CAF3_HANDLER</b>&#160;&#160;&#160;vector244</td></tr>
<tr class="separator:gaa330ef1da30d51c3b0238459cd469e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04f0024cdc9dbd00009ab2670bee0fd"><td class="memItemLeft" align="right" valign="top"><a id="gaf04f0024cdc9dbd00009ab2670bee0fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_FFLAG_HANDLER</b>&#160;&#160;&#160;vector245</td></tr>
<tr class="separator:gaf04f0024cdc9dbd00009ab2670bee0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce7f28bee3d8b3ed06477639e15fec8"><td class="memItemLeft" align="right" valign="top"><a id="gacce7f28bee3d8b3ed06477639e15fec8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_REF_HANDLER</b>&#160;&#160;&#160;vector246</td></tr>
<tr class="separator:gacce7f28bee3d8b3ed06477639e15fec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06c3cc66ff88ee99c947483a748cebf"><td class="memItemLeft" align="right" valign="top"><a id="gab06c3cc66ff88ee99c947483a748cebf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_RF0_NUMBER</b>&#160;&#160;&#160;233</td></tr>
<tr class="separator:gab06c3cc66ff88ee99c947483a748cebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2ea77ddaa64f7eb6b6f03585382580"><td class="memItemLeft" align="right" valign="top"><a id="ga9e2ea77ddaa64f7eb6b6f03585382580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_COF0_NUMBER</b>&#160;&#160;&#160;234</td></tr>
<tr class="separator:ga9e2ea77ddaa64f7eb6b6f03585382580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf61afca545cb50134d75727435e30b"><td class="memItemLeft" align="right" valign="top"><a id="gaadf61afca545cb50134d75727435e30b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_CAF0_NUMBER</b>&#160;&#160;&#160;235</td></tr>
<tr class="separator:gaadf61afca545cb50134d75727435e30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f734a5adfca7f586828b2ff8a229618"><td class="memItemLeft" align="right" valign="top"><a id="ga2f734a5adfca7f586828b2ff8a229618"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_RF1_NUMBER</b>&#160;&#160;&#160;236</td></tr>
<tr class="separator:ga2f734a5adfca7f586828b2ff8a229618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2166ab1aa718b93692a104d79bfbf181"><td class="memItemLeft" align="right" valign="top"><a id="ga2166ab1aa718b93692a104d79bfbf181"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_COF1_NUMBER</b>&#160;&#160;&#160;237</td></tr>
<tr class="separator:ga2166ab1aa718b93692a104d79bfbf181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fd40a37766f0694d33561f66a561c0"><td class="memItemLeft" align="right" valign="top"><a id="gad7fd40a37766f0694d33561f66a561c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_CAF1_NUMBER</b>&#160;&#160;&#160;238</td></tr>
<tr class="separator:gad7fd40a37766f0694d33561f66a561c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaab8585b8a57aff2586d5e6017cbcaf"><td class="memItemLeft" align="right" valign="top"><a id="gadaab8585b8a57aff2586d5e6017cbcaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_RF2_NUMBER</b>&#160;&#160;&#160;239</td></tr>
<tr class="separator:gadaab8585b8a57aff2586d5e6017cbcaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7853e162ac87903f556987872446859d"><td class="memItemLeft" align="right" valign="top"><a id="ga7853e162ac87903f556987872446859d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_COF2_NUMBER</b>&#160;&#160;&#160;240</td></tr>
<tr class="separator:ga7853e162ac87903f556987872446859d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e156643a96797aea4c38034faa9a6f0"><td class="memItemLeft" align="right" valign="top"><a id="ga2e156643a96797aea4c38034faa9a6f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_CAF2_NUMBER</b>&#160;&#160;&#160;241</td></tr>
<tr class="separator:ga2e156643a96797aea4c38034faa9a6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4049b89813bfe20315fece173b8e78b6"><td class="memItemLeft" align="right" valign="top"><a id="ga4049b89813bfe20315fece173b8e78b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_RF3_NUMBER</b>&#160;&#160;&#160;242</td></tr>
<tr class="separator:ga4049b89813bfe20315fece173b8e78b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c5e672ea2cdffc96043e9f63b37884"><td class="memItemLeft" align="right" valign="top"><a id="gae7c5e672ea2cdffc96043e9f63b37884"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_COF3_NUMBER</b>&#160;&#160;&#160;243</td></tr>
<tr class="separator:gae7c5e672ea2cdffc96043e9f63b37884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b7927caf6392e890c2b55a6338bce7"><td class="memItemLeft" align="right" valign="top"><a id="gaf2b7927caf6392e890c2b55a6338bce7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_CAF3_NUMBER</b>&#160;&#160;&#160;244</td></tr>
<tr class="separator:gaf2b7927caf6392e890c2b55a6338bce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6527df94f9ad5abd9be2ea10fca836"><td class="memItemLeft" align="right" valign="top"><a id="gabf6527df94f9ad5abd9be2ea10fca836"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_FFLAG_NUMBER</b>&#160;&#160;&#160;245</td></tr>
<tr class="separator:gabf6527df94f9ad5abd9be2ea10fca836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ffbf9f74a42d1c57c0ee4f3363aaa07"><td class="memItemLeft" align="right" valign="top"><a id="ga1ffbf9f74a42d1c57c0ee4f3363aaa07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_REF_NUMBER</b>&#160;&#160;&#160;246</td></tr>
<tr class="separator:ga1ffbf9f74a42d1c57c0ee4f3363aaa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b242e8e51b7d05130b008cae6ff68d"><td class="memItemLeft" align="right" valign="top"><a id="ga79b242e8e51b7d05130b008cae6ff68d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM1_CLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga026c4c35519d96d3947669ff0d308512">SPC5_MCONTROL_CLK</a></td></tr>
<tr class="separator:ga79b242e8e51b7d05130b008cae6ff68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88108276b6c6cef50cde584590e9bba"><td class="memItemLeft" align="right" valign="top"><a id="gaf88108276b6c6cef50cde584590e9bba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_ETIMER0</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf88108276b6c6cef50cde584590e9bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116eb9f637263e4b74c1d7345fced2ba"><td class="memItemLeft" align="right" valign="top"><a id="ga116eb9f637263e4b74c1d7345fced2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_PCTL</b>&#160;&#160;&#160;38</td></tr>
<tr class="separator:ga116eb9f637263e4b74c1d7345fced2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e183bee06778c0dbb24564313307b1"><td class="memItemLeft" align="right" valign="top"><a id="ga42e183bee06778c0dbb24564313307b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC0IR_HANDLER</b>&#160;&#160;&#160;vector157</td></tr>
<tr class="separator:ga42e183bee06778c0dbb24564313307b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5511c4c5913c0ca6f614935926336284"><td class="memItemLeft" align="right" valign="top"><a id="ga5511c4c5913c0ca6f614935926336284"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC1IR_HANDLER</b>&#160;&#160;&#160;vector158</td></tr>
<tr class="separator:ga5511c4c5913c0ca6f614935926336284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e4b4f7af9419194dc839dd47b368e6"><td class="memItemLeft" align="right" valign="top"><a id="ga54e4b4f7af9419194dc839dd47b368e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC2IR_HANDLER</b>&#160;&#160;&#160;vector159</td></tr>
<tr class="separator:ga54e4b4f7af9419194dc839dd47b368e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cad646dbb99c6d852813931a0287147"><td class="memItemLeft" align="right" valign="top"><a id="ga8cad646dbb99c6d852813931a0287147"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC3IR_HANDLER</b>&#160;&#160;&#160;vector160</td></tr>
<tr class="separator:ga8cad646dbb99c6d852813931a0287147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9a27871ddf3ddd613ec2eba110015e"><td class="memItemLeft" align="right" valign="top"><a id="ga6d9a27871ddf3ddd613ec2eba110015e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC4IR_HANDLER</b>&#160;&#160;&#160;vector161</td></tr>
<tr class="separator:ga6d9a27871ddf3ddd613ec2eba110015e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac866c86c4bce41b5e845bba3acb86896"><td class="memItemLeft" align="right" valign="top"><a id="gac866c86c4bce41b5e845bba3acb86896"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC5IR_HANDLER</b>&#160;&#160;&#160;vector162</td></tr>
<tr class="separator:gac866c86c4bce41b5e845bba3acb86896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc5ed5b66a41d9bf1307d8ae91884b7"><td class="memItemLeft" align="right" valign="top"><a id="ga8fc5ed5b66a41d9bf1307d8ae91884b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_WTIF_HANDLER</b>&#160;&#160;&#160;vector165</td></tr>
<tr class="separator:ga8fc5ed5b66a41d9bf1307d8ae91884b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf037eda8646e08b0e51e66a713f6af8"><td class="memItemLeft" align="right" valign="top"><a id="gadf037eda8646e08b0e51e66a713f6af8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_RCF_HANDLER</b>&#160;&#160;&#160;vector167</td></tr>
<tr class="separator:gadf037eda8646e08b0e51e66a713f6af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1045f24fd13d4e9b9ca2a365cf34e042"><td class="memItemLeft" align="right" valign="top"><a id="ga1045f24fd13d4e9b9ca2a365cf34e042"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC0IR_NUMBER</b>&#160;&#160;&#160;157</td></tr>
<tr class="separator:ga1045f24fd13d4e9b9ca2a365cf34e042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97e00c479d5ef61fa2126dac9acead5"><td class="memItemLeft" align="right" valign="top"><a id="gae97e00c479d5ef61fa2126dac9acead5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC1IR_NUMBER</b>&#160;&#160;&#160;158</td></tr>
<tr class="separator:gae97e00c479d5ef61fa2126dac9acead5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga156c6f6974be982b81325b833e187484"><td class="memItemLeft" align="right" valign="top"><a id="ga156c6f6974be982b81325b833e187484"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC2IR_NUMBER</b>&#160;&#160;&#160;159</td></tr>
<tr class="separator:ga156c6f6974be982b81325b833e187484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adae4040925aa57a68a91a76cc51c2f"><td class="memItemLeft" align="right" valign="top"><a id="ga7adae4040925aa57a68a91a76cc51c2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC3IR_NUMBER</b>&#160;&#160;&#160;160</td></tr>
<tr class="separator:ga7adae4040925aa57a68a91a76cc51c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9cf3fe1f4d5cdddca40a5c1fe40c55"><td class="memItemLeft" align="right" valign="top"><a id="ga9b9cf3fe1f4d5cdddca40a5c1fe40c55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC4IR_NUMBER</b>&#160;&#160;&#160;161</td></tr>
<tr class="separator:ga9b9cf3fe1f4d5cdddca40a5c1fe40c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2733e1d528c8d751f21f5eaaa2e3f59"><td class="memItemLeft" align="right" valign="top"><a id="gac2733e1d528c8d751f21f5eaaa2e3f59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC5IR_NUMBER</b>&#160;&#160;&#160;162</td></tr>
<tr class="separator:gac2733e1d528c8d751f21f5eaaa2e3f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3415e8c6d50d27924ea40145aa47b236"><td class="memItemLeft" align="right" valign="top"><a id="ga3415e8c6d50d27924ea40145aa47b236"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_WTIF_NUMBER</b>&#160;&#160;&#160;165</td></tr>
<tr class="separator:ga3415e8c6d50d27924ea40145aa47b236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a5f999b552a9f3d7ac046d5fad5abe"><td class="memItemLeft" align="right" valign="top"><a id="ga88a5f999b552a9f3d7ac046d5fad5abe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_RCF_NUMBER</b>&#160;&#160;&#160;167</td></tr>
<tr class="separator:ga88a5f999b552a9f3d7ac046d5fad5abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b40d94d5f4a696acaa721588ba43b7"><td class="memItemLeft" align="right" valign="top"><a id="ga71b40d94d5f4a696acaa721588ba43b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_CLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga026c4c35519d96d3947669ff0d308512">SPC5_MCONTROL_CLK</a></td></tr>
<tr class="separator:ga71b40d94d5f4a696acaa721588ba43b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de5f2d945e563242a99e7bf0d81e26b"><td class="memItemLeft" align="right" valign="top"><a id="ga2de5f2d945e563242a99e7bf0d81e26b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_ETIMER1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga2de5f2d945e563242a99e7bf0d81e26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa656d0f97f39e4261272d37186d26da8"><td class="memItemLeft" align="right" valign="top"><a id="gaa656d0f97f39e4261272d37186d26da8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_PCTL</b>&#160;&#160;&#160;39</td></tr>
<tr class="separator:gaa656d0f97f39e4261272d37186d26da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf87294e76f70bdd2902ec9eb3008679"><td class="memItemLeft" align="right" valign="top"><a id="gacf87294e76f70bdd2902ec9eb3008679"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC0IR_HANDLER</b>&#160;&#160;&#160;vector168</td></tr>
<tr class="separator:gacf87294e76f70bdd2902ec9eb3008679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf664bbbef7a4f19d37d56d824d4b3be5"><td class="memItemLeft" align="right" valign="top"><a id="gaf664bbbef7a4f19d37d56d824d4b3be5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC1IR_HANDLER</b>&#160;&#160;&#160;vector169</td></tr>
<tr class="separator:gaf664bbbef7a4f19d37d56d824d4b3be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ab46d5dce5cbec0bf70c057fe7cf4b"><td class="memItemLeft" align="right" valign="top"><a id="ga34ab46d5dce5cbec0bf70c057fe7cf4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC2IR_HANDLER</b>&#160;&#160;&#160;vector170</td></tr>
<tr class="separator:ga34ab46d5dce5cbec0bf70c057fe7cf4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33eba1cd244f3d44dc9ec2f8b231984c"><td class="memItemLeft" align="right" valign="top"><a id="ga33eba1cd244f3d44dc9ec2f8b231984c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC3IR_HANDLER</b>&#160;&#160;&#160;vector171</td></tr>
<tr class="separator:ga33eba1cd244f3d44dc9ec2f8b231984c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da4e34977e7ce194df99a3beba4b87a"><td class="memItemLeft" align="right" valign="top"><a id="ga4da4e34977e7ce194df99a3beba4b87a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC4IR_HANDLER</b>&#160;&#160;&#160;vector172</td></tr>
<tr class="separator:ga4da4e34977e7ce194df99a3beba4b87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd1359ab978334cb1b411d5ca81d061"><td class="memItemLeft" align="right" valign="top"><a id="ga3bd1359ab978334cb1b411d5ca81d061"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC5IR_HANDLER</b>&#160;&#160;&#160;vector173</td></tr>
<tr class="separator:ga3bd1359ab978334cb1b411d5ca81d061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237f6f6fe374c023dc427430b3645b67"><td class="memItemLeft" align="right" valign="top"><a id="ga237f6f6fe374c023dc427430b3645b67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_RCF_HANDLER</b>&#160;&#160;&#160;vector178</td></tr>
<tr class="separator:ga237f6f6fe374c023dc427430b3645b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e8c4603c3769b3dd8ba08b7ad96b26"><td class="memItemLeft" align="right" valign="top"><a id="ga02e8c4603c3769b3dd8ba08b7ad96b26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC0IR_NUMBER</b>&#160;&#160;&#160;168</td></tr>
<tr class="separator:ga02e8c4603c3769b3dd8ba08b7ad96b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b1e4939d8cca88e46ab14495d2efa9"><td class="memItemLeft" align="right" valign="top"><a id="ga85b1e4939d8cca88e46ab14495d2efa9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC1IR_NUMBER</b>&#160;&#160;&#160;169</td></tr>
<tr class="separator:ga85b1e4939d8cca88e46ab14495d2efa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300fdb0a2af7bbe727574afc6b528066"><td class="memItemLeft" align="right" valign="top"><a id="ga300fdb0a2af7bbe727574afc6b528066"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC2IR_NUMBER</b>&#160;&#160;&#160;170</td></tr>
<tr class="separator:ga300fdb0a2af7bbe727574afc6b528066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga426cea83d666780fdd656b7ba4b8c1a8"><td class="memItemLeft" align="right" valign="top"><a id="ga426cea83d666780fdd656b7ba4b8c1a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC3IR_NUMBER</b>&#160;&#160;&#160;171</td></tr>
<tr class="separator:ga426cea83d666780fdd656b7ba4b8c1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94826ae2745f7e394d81abba696974b0"><td class="memItemLeft" align="right" valign="top"><a id="ga94826ae2745f7e394d81abba696974b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC4IR_NUMBER</b>&#160;&#160;&#160;172</td></tr>
<tr class="separator:ga94826ae2745f7e394d81abba696974b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d8a5f989143d306e40ab3f0d1b76fc0"><td class="memItemLeft" align="right" valign="top"><a id="ga3d8a5f989143d306e40ab3f0d1b76fc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC5IR_NUMBER</b>&#160;&#160;&#160;173</td></tr>
<tr class="separator:ga3d8a5f989143d306e40ab3f0d1b76fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cf4f989c0062c60897e1730104c585"><td class="memItemLeft" align="right" valign="top"><a id="ga36cf4f989c0062c60897e1730104c585"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_RCF_NUMBER</b>&#160;&#160;&#160;178</td></tr>
<tr class="separator:ga36cf4f989c0062c60897e1730104c585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4a576aec26cca7905e44f011612440"><td class="memItemLeft" align="right" valign="top"><a id="gaff4a576aec26cca7905e44f011612440"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_CLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga026c4c35519d96d3947669ff0d308512">SPC5_MCONTROL_CLK</a></td></tr>
<tr class="separator:gaff4a576aec26cca7905e44f011612440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f7a43575623f5421e5b44043f02854"><td class="memItemLeft" align="right" valign="top"><a id="gac5f7a43575623f5421e5b44043f02854"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_ETIMER2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac5f7a43575623f5421e5b44043f02854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98255c18cf0138ad1dc38680315c2fc"><td class="memItemLeft" align="right" valign="top"><a id="gaa98255c18cf0138ad1dc38680315c2fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_PCTL</b>&#160;&#160;&#160;40</td></tr>
<tr class="separator:gaa98255c18cf0138ad1dc38680315c2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4c8da1e15945cb63ff5b3866b43740"><td class="memItemLeft" align="right" valign="top"><a id="gaec4c8da1e15945cb63ff5b3866b43740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_TC0IR_HANDLER</b>&#160;&#160;&#160;vector222</td></tr>
<tr class="separator:gaec4c8da1e15945cb63ff5b3866b43740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1805ca79ac7c1997091f4b969ee37b"><td class="memItemLeft" align="right" valign="top"><a id="gafc1805ca79ac7c1997091f4b969ee37b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_TC1IR_HANDLER</b>&#160;&#160;&#160;vector223</td></tr>
<tr class="separator:gafc1805ca79ac7c1997091f4b969ee37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26226b6ef6b8a5c4ef4523c3863023e9"><td class="memItemLeft" align="right" valign="top"><a id="ga26226b6ef6b8a5c4ef4523c3863023e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_TC2IR_HANDLER</b>&#160;&#160;&#160;vector224</td></tr>
<tr class="separator:ga26226b6ef6b8a5c4ef4523c3863023e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c487e7ae99d5c9501449b8a1057b101"><td class="memItemLeft" align="right" valign="top"><a id="ga4c487e7ae99d5c9501449b8a1057b101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_TC3IR_HANDLER</b>&#160;&#160;&#160;vector225</td></tr>
<tr class="separator:ga4c487e7ae99d5c9501449b8a1057b101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1e6ac9fe1e02da007bebdb97772adc"><td class="memItemLeft" align="right" valign="top"><a id="gada1e6ac9fe1e02da007bebdb97772adc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_TC4IR_HANDLER</b>&#160;&#160;&#160;vector226</td></tr>
<tr class="separator:gada1e6ac9fe1e02da007bebdb97772adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89170e840b735ed5570c3bbe6d90d0a6"><td class="memItemLeft" align="right" valign="top"><a id="ga89170e840b735ed5570c3bbe6d90d0a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_TC5IR_HANDLER</b>&#160;&#160;&#160;vector227</td></tr>
<tr class="separator:ga89170e840b735ed5570c3bbe6d90d0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b2f4c6b7a65fd2f88d94bd004ca4d3"><td class="memItemLeft" align="right" valign="top"><a id="gad1b2f4c6b7a65fd2f88d94bd004ca4d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_RCF_HANDLER</b>&#160;&#160;&#160;vector232</td></tr>
<tr class="separator:gad1b2f4c6b7a65fd2f88d94bd004ca4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1df0192871ace8f0651aebd697f733"><td class="memItemLeft" align="right" valign="top"><a id="gaee1df0192871ace8f0651aebd697f733"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_TC0IR_NUMBER</b>&#160;&#160;&#160;222</td></tr>
<tr class="separator:gaee1df0192871ace8f0651aebd697f733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f650ef55345683227285350693111d"><td class="memItemLeft" align="right" valign="top"><a id="gad3f650ef55345683227285350693111d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_TC1IR_NUMBER</b>&#160;&#160;&#160;223</td></tr>
<tr class="separator:gad3f650ef55345683227285350693111d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b51e11cdbbdc700a85cf8616271760"><td class="memItemLeft" align="right" valign="top"><a id="gaf3b51e11cdbbdc700a85cf8616271760"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_TC2IR_NUMBER</b>&#160;&#160;&#160;224</td></tr>
<tr class="separator:gaf3b51e11cdbbdc700a85cf8616271760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f125498dde0d470cfbf724be9b5c8a7"><td class="memItemLeft" align="right" valign="top"><a id="ga0f125498dde0d470cfbf724be9b5c8a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_TC3IR_NUMBER</b>&#160;&#160;&#160;225</td></tr>
<tr class="separator:ga0f125498dde0d470cfbf724be9b5c8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b601814134b18bf4115ea1f580d8d8d"><td class="memItemLeft" align="right" valign="top"><a id="ga7b601814134b18bf4115ea1f580d8d8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_TC4IR_NUMBER</b>&#160;&#160;&#160;226</td></tr>
<tr class="separator:ga7b601814134b18bf4115ea1f580d8d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6117429bb431f961e36a7b9bd03fe727"><td class="memItemLeft" align="right" valign="top"><a id="ga6117429bb431f961e36a7b9bd03fe727"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_TC5IR_NUMBER</b>&#160;&#160;&#160;227</td></tr>
<tr class="separator:ga6117429bb431f961e36a7b9bd03fe727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47690ba398e16bb17d56fe8fa82751dd"><td class="memItemLeft" align="right" valign="top"><a id="ga47690ba398e16bb17d56fe8fa82751dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_RCF_NUMBER</b>&#160;&#160;&#160;232</td></tr>
<tr class="separator:ga47690ba398e16bb17d56fe8fa82751dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47aff596b6b26ed47c52c1a4293ea00a"><td class="memItemLeft" align="right" valign="top"><a id="ga47aff596b6b26ed47c52c1a4293ea00a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER2_CLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga026c4c35519d96d3947669ff0d308512">SPC5_MCONTROL_CLK</a></td></tr>
<tr class="separator:ga47aff596b6b26ed47c52c1a4293ea00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50581c0af9cad3a47d3a72476236a810"><td class="memItemLeft" align="right" valign="top"><a id="ga50581c0af9cad3a47d3a72476236a810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga50581c0af9cad3a47d3a72476236a810">STM32_ACTIVATE_PLL</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga50581c0af9cad3a47d3a72476236a810"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> activation flag. <br /></td></tr>
<tr class="separator:ga50581c0af9cad3a47d3a72476236a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c64daa46b66a04e796cca844423b41c"><td class="memItemLeft" align="right" valign="top"><a id="ga0c64daa46b66a04e796cca844423b41c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PREDIV</b>&#160;&#160;&#160;((<a class="el" href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a> - 1) &lt;&lt; 0)</td></tr>
<tr class="separator:ga0c64daa46b66a04e796cca844423b41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9889ca83d58a738f5758b4c300433f2a"><td class="memItemLeft" align="right" valign="top"><a id="ga9889ca83d58a738f5758b4c300433f2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a>&#160;&#160;&#160;((<a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a> - 2) &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga9889ca83d58a738f5758b4c300433f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLMUL field. <br /></td></tr>
<tr class="separator:ga9889ca83d58a738f5758b4c300433f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top"><a id="ga0b32be6543b6d55b0505288f268ddbe1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input clock frequency. <br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top"><a id="ga551b4e93d2b76245c4b912ebfc54f9f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top"><a id="ga81594f71c9bc1c1fde4e5207e5133777"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source. <br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top"><a id="ga918128f20df10ac68bd73605007bccf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency. <br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a09c23d706a218ef241e1f53df66df"><td class="memItemLeft" align="right" valign="top"><a id="gab8a09c23d706a218ef241e1f53df66df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab8a09c23d706a218ef241e1f53df66df">STM32_PCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:gab8a09c23d706a218ef241e1f53df66df"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB frequency. <br /></td></tr>
<tr class="separator:gab8a09c23d706a218ef241e1f53df66df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top"><a id="ga0fe3df90a74776d29cc824a0e24069b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a></td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock. <br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f559490a97de4746d6963d946e1e37"><td class="memItemLeft" align="right" valign="top"><a id="ga62f559490a97de4746d6963d946e1e37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga62f559490a97de4746d6963d946e1e37">STM32_ADCCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga20fe23c130e0eb0119bdb7aee543b49b.html#ga20fe23c130e0eb0119bdb7aee543b49b">STM32_HSI14CLK</a></td></tr>
<tr class="memdesc:ga62f559490a97de4746d6963d946e1e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC frequency. <br /></td></tr>
<tr class="separator:ga62f559490a97de4746d6963d946e1e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cee2735e2c1dabcc16a6b24f637cd8d"><td class="memItemLeft" align="right" valign="top"><a id="ga7cee2735e2c1dabcc16a6b24f637cd8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7cee2735e2c1dabcc16a6b24f637cd8d">STM32_CECCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a></td></tr>
<tr class="memdesc:ga7cee2735e2c1dabcc16a6b24f637cd8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CEC frequency. <br /></td></tr>
<tr class="separator:ga7cee2735e2c1dabcc16a6b24f637cd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e18a924241283e72511043775df1b8"><td class="memItemLeft" align="right" valign="top"><a id="gae1e18a924241283e72511043775df1b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gae1e18a924241283e72511043775df1b8">STM32_I2C1CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a></td></tr>
<tr class="memdesc:gae1e18a924241283e72511043775df1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 frequency. <br /></td></tr>
<tr class="separator:gae1e18a924241283e72511043775df1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b746ea192640e5cac70127eef7d006"><td class="memItemLeft" align="right" valign="top"><a id="ga92b746ea192640e5cac70127eef7d006"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga92b746ea192640e5cac70127eef7d006">STM32_USART1CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#gab8a09c23d706a218ef241e1f53df66df">STM32_PCLK</a></td></tr>
<tr class="memdesc:ga92b746ea192640e5cac70127eef7d006"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 frequency. <br /></td></tr>
<tr class="separator:ga92b746ea192640e5cac70127eef7d006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8002bfd28b177fc0be56473091629ca3"><td class="memItemLeft" align="right" valign="top"><a id="ga8002bfd28b177fc0be56473091629ca3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8002bfd28b177fc0be56473091629ca3">STM32_USART2CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#gab8a09c23d706a218ef241e1f53df66df">STM32_PCLK</a></td></tr>
<tr class="memdesc:ga8002bfd28b177fc0be56473091629ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 frequency. <br /></td></tr>
<tr class="separator:ga8002bfd28b177fc0be56473091629ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top"><a id="ga8d53f5e948e73dc86013349c17f742f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gab8a09c23d706a218ef241e1f53df66df">STM32_PCLK</a> * 1)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers clock. <br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top"><a id="gacacec831f4aa8037c710ab56c7a73686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIMCLK2</b>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gab8a09c23d706a218ef241e1f53df66df">STM32_PCLK</a> * 1)</td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top"><a id="ga59b3885d4e2a3f63cfeb9ae58b6da563"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings. <br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c241a521542eb4c4687fe24e2ff5a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7c241a521542eb4c4687fe24e2ff5a72.html#ga7c241a521542eb4c4687fe24e2ff5a72">hal_lld_get_counter_value</a>()&#160;&#160;&#160;DWT_CYCCNT</td></tr>
<tr class="memdesc:ga7c241a521542eb4c4687fe24e2ff5a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current value of the system free running counter.  <a href="group__HAL_ga7c241a521542eb4c4687fe24e2ff5a72.html#ga7c241a521542eb4c4687fe24e2ff5a72">More...</a><br /></td></tr>
<tr class="separator:ga7c241a521542eb4c4687fe24e2ff5a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">hal_lld_get_counter_frequency</a>()&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></td></tr>
<tr class="memdesc:ga6736dc08fce519d8aa265d68cf8d2619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime counter frequency.  <a href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">More...</a><br /></td></tr>
<tr class="separator:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50581c0af9cad3a47d3a72476236a810"><td class="memItemLeft" align="right" valign="top"><a id="ga50581c0af9cad3a47d3a72476236a810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga50581c0af9cad3a47d3a72476236a810">STM32_ACTIVATE_PLL</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga50581c0af9cad3a47d3a72476236a810"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> activation flag. <br /></td></tr>
<tr class="separator:ga50581c0af9cad3a47d3a72476236a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c64daa46b66a04e796cca844423b41c"><td class="memItemLeft" align="right" valign="top"><a id="ga0c64daa46b66a04e796cca844423b41c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PREDIV</b>&#160;&#160;&#160;((<a class="el" href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a> - 1) &lt;&lt; 0)</td></tr>
<tr class="separator:ga0c64daa46b66a04e796cca844423b41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9889ca83d58a738f5758b4c300433f2a"><td class="memItemLeft" align="right" valign="top"><a id="ga9889ca83d58a738f5758b4c300433f2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a>&#160;&#160;&#160;((<a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a> - 2) &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga9889ca83d58a738f5758b4c300433f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLMUL field. <br /></td></tr>
<tr class="separator:ga9889ca83d58a738f5758b4c300433f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top"><a id="ga0b32be6543b6d55b0505288f268ddbe1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input clock frequency. <br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top"><a id="ga551b4e93d2b76245c4b912ebfc54f9f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top"><a id="ga81594f71c9bc1c1fde4e5207e5133777"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source. <br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top"><a id="ga918128f20df10ac68bd73605007bccf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency. <br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top"><a id="ga79d8b0164de9c4437da78024b0ed94cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 2)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency. <br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top"><a id="ga2a19a811dd0dadfed94695a579997cec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 2)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency. <br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top"><a id="ga0fe3df90a74776d29cc824a0e24069b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a></td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock. <br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9740596f9f02fa3948be0c39fb822d"><td class="memItemLeft" align="right" valign="top"><a id="gacd9740596f9f02fa3948be0c39fb822d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gacd9740596f9f02fa3948be0c39fb822d">STM32_ADC12CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a> / 1)</td></tr>
<tr class="memdesc:gacd9740596f9f02fa3948be0c39fb822d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 frequency. <br /></td></tr>
<tr class="separator:gacd9740596f9f02fa3948be0c39fb822d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e0ecf8cdd5ec688ac7c72a5a9a103"><td class="memItemLeft" align="right" valign="top"><a id="ga6f6e0ecf8cdd5ec688ac7c72a5a9a103"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6f6e0ecf8cdd5ec688ac7c72a5a9a103">STM32_ADC34CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6f6e0ecf8cdd5ec688ac7c72a5a9a103"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC34 frequency. <br /></td></tr>
<tr class="separator:ga6f6e0ecf8cdd5ec688ac7c72a5a9a103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e18a924241283e72511043775df1b8"><td class="memItemLeft" align="right" valign="top"><a id="gae1e18a924241283e72511043775df1b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gae1e18a924241283e72511043775df1b8">STM32_I2C1CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a></td></tr>
<tr class="memdesc:gae1e18a924241283e72511043775df1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 frequency. <br /></td></tr>
<tr class="separator:gae1e18a924241283e72511043775df1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3e20b03544809a0e3720e8a2cea969"><td class="memItemLeft" align="right" valign="top"><a id="gadc3e20b03544809a0e3720e8a2cea969"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gadc3e20b03544809a0e3720e8a2cea969">STM32_I2C2CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a></td></tr>
<tr class="memdesc:gadc3e20b03544809a0e3720e8a2cea969"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C2 frequency. <br /></td></tr>
<tr class="separator:gadc3e20b03544809a0e3720e8a2cea969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b746ea192640e5cac70127eef7d006"><td class="memItemLeft" align="right" valign="top"><a id="ga92b746ea192640e5cac70127eef7d006"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga92b746ea192640e5cac70127eef7d006">STM32_USART1CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a></td></tr>
<tr class="memdesc:ga92b746ea192640e5cac70127eef7d006"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 frequency. <br /></td></tr>
<tr class="separator:ga92b746ea192640e5cac70127eef7d006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8002bfd28b177fc0be56473091629ca3"><td class="memItemLeft" align="right" valign="top"><a id="ga8002bfd28b177fc0be56473091629ca3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8002bfd28b177fc0be56473091629ca3">STM32_USART2CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:ga8002bfd28b177fc0be56473091629ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 frequency. <br /></td></tr>
<tr class="separator:ga8002bfd28b177fc0be56473091629ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaebb75492d01938ec3417e01aadb52e5"><td class="memItemLeft" align="right" valign="top"><a id="gaaebb75492d01938ec3417e01aadb52e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaaebb75492d01938ec3417e01aadb52e5">STM32_USART3CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:gaaebb75492d01938ec3417e01aadb52e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART3 frequency. <br /></td></tr>
<tr class="separator:gaaebb75492d01938ec3417e01aadb52e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5160476b3a17c010b53f0b74e5bb4fed"><td class="memItemLeft" align="right" valign="top"><a id="ga5160476b3a17c010b53f0b74e5bb4fed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5160476b3a17c010b53f0b74e5bb4fed">STM32_UART4CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:ga5160476b3a17c010b53f0b74e5bb4fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 frequency. <br /></td></tr>
<tr class="separator:ga5160476b3a17c010b53f0b74e5bb4fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6691c818c1e0a2a37ee1ce9eeaff3dfa"><td class="memItemLeft" align="right" valign="top"><a id="ga6691c818c1e0a2a37ee1ce9eeaff3dfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6691c818c1e0a2a37ee1ce9eeaff3dfa">STM32_UART5CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:ga6691c818c1e0a2a37ee1ce9eeaff3dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 frequency. <br /></td></tr>
<tr class="separator:ga6691c818c1e0a2a37ee1ce9eeaff3dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dcf8fe7535c12463a02c5fca3e34c3e"><td class="memItemLeft" align="right" valign="top"><a id="ga5dcf8fe7535c12463a02c5fca3e34c3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5dcf8fe7535c12463a02c5fca3e34c3e">STM32_TIM1CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:ga5dcf8fe7535c12463a02c5fca3e34c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 frequency. <br /></td></tr>
<tr class="separator:ga5dcf8fe7535c12463a02c5fca3e34c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016c7e4e139db09a247107bb0583960b"><td class="memItemLeft" align="right" valign="top"><a id="ga016c7e4e139db09a247107bb0583960b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga016c7e4e139db09a247107bb0583960b">STM32_TIM8CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:ga016c7e4e139db09a247107bb0583960b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM8 frequency. <br /></td></tr>
<tr class="separator:ga016c7e4e139db09a247107bb0583960b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top"><a id="ga8d53f5e948e73dc86013349c17f742f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 2)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 2, 3, 4, 6, 7 frequency. <br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top"><a id="gacacec831f4aa8037c710ab56c7a73686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 1, 8, 15, 16, 17 frequency. <br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9855fb229637f68a7909d94630073d"><td class="memItemLeft" align="right" valign="top"><a id="ga1f9855fb229637f68a7909d94630073d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga1f9855fb229637f68a7909d94630073d">STM32_USBCLK</a>&#160;&#160;&#160;((<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a> * 2) / 3)</td></tr>
<tr class="memdesc:ga1f9855fb229637f68a7909d94630073d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB frequency. <br /></td></tr>
<tr class="separator:ga1f9855fb229637f68a7909d94630073d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top"><a id="ga59b3885d4e2a3f63cfeb9ae58b6da563"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings. <br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b58144c58561ea2698a000ee077f15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">hal_lld_get_counter_value</a>()&#160;&#160;&#160;DWT_CYCCNT</td></tr>
<tr class="memdesc:ga0b58144c58561ea2698a000ee077f15a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current value of the system free running counter.  <a href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">More...</a><br /></td></tr>
<tr class="separator:ga0b58144c58561ea2698a000ee077f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">hal_lld_get_counter_frequency</a>()&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></td></tr>
<tr class="memdesc:ga6736dc08fce519d8aa265d68cf8d2619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime counter frequency.  <a href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">More...</a><br /></td></tr>
<tr class="separator:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50581c0af9cad3a47d3a72476236a810"><td class="memItemLeft" align="right" valign="top"><a id="ga50581c0af9cad3a47d3a72476236a810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga50581c0af9cad3a47d3a72476236a810">STM32_ACTIVATE_PLL</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga50581c0af9cad3a47d3a72476236a810"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> activation flag. <br /></td></tr>
<tr class="separator:ga50581c0af9cad3a47d3a72476236a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c64daa46b66a04e796cca844423b41c"><td class="memItemLeft" align="right" valign="top"><a id="ga0c64daa46b66a04e796cca844423b41c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PREDIV</b>&#160;&#160;&#160;((<a class="el" href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a> - 1) &lt;&lt; 0)</td></tr>
<tr class="separator:ga0c64daa46b66a04e796cca844423b41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9889ca83d58a738f5758b4c300433f2a"><td class="memItemLeft" align="right" valign="top"><a id="ga9889ca83d58a738f5758b4c300433f2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a>&#160;&#160;&#160;((<a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a> - 2) &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga9889ca83d58a738f5758b4c300433f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLMUL field. <br /></td></tr>
<tr class="separator:ga9889ca83d58a738f5758b4c300433f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top"><a id="ga0b32be6543b6d55b0505288f268ddbe1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input clock frequency. <br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top"><a id="ga551b4e93d2b76245c4b912ebfc54f9f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top"><a id="ga81594f71c9bc1c1fde4e5207e5133777"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source. <br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top"><a id="ga918128f20df10ac68bd73605007bccf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency. <br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top"><a id="ga79d8b0164de9c4437da78024b0ed94cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 2)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency. <br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top"><a id="ga2a19a811dd0dadfed94695a579997cec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 2)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency. <br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top"><a id="ga0fe3df90a74776d29cc824a0e24069b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a></td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock. <br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f559490a97de4746d6963d946e1e37"><td class="memItemLeft" align="right" valign="top"><a id="ga62f559490a97de4746d6963d946e1e37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga62f559490a97de4746d6963d946e1e37">STM32_ADCCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> / 4)</td></tr>
<tr class="memdesc:ga62f559490a97de4746d6963d946e1e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC frequency. <br /></td></tr>
<tr class="separator:ga62f559490a97de4746d6963d946e1e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a5f0fc03cf0c5c845c5bdf0af2f05c"><td class="memItemLeft" align="right" valign="top"><a id="gac2a5f0fc03cf0c5c845c5bdf0af2f05c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gac2a5f0fc03cf0c5c845c5bdf0af2f05c">STM32_SDADCCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 12)</td></tr>
<tr class="memdesc:gac2a5f0fc03cf0c5c845c5bdf0af2f05c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDADC frequency. <br /></td></tr>
<tr class="separator:gac2a5f0fc03cf0c5c845c5bdf0af2f05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e18a924241283e72511043775df1b8"><td class="memItemLeft" align="right" valign="top"><a id="gae1e18a924241283e72511043775df1b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gae1e18a924241283e72511043775df1b8">STM32_I2C1CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a></td></tr>
<tr class="memdesc:gae1e18a924241283e72511043775df1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 frequency. <br /></td></tr>
<tr class="separator:gae1e18a924241283e72511043775df1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3e20b03544809a0e3720e8a2cea969"><td class="memItemLeft" align="right" valign="top"><a id="gadc3e20b03544809a0e3720e8a2cea969"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gadc3e20b03544809a0e3720e8a2cea969">STM32_I2C2CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a></td></tr>
<tr class="memdesc:gadc3e20b03544809a0e3720e8a2cea969"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C2 frequency. <br /></td></tr>
<tr class="separator:gadc3e20b03544809a0e3720e8a2cea969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b746ea192640e5cac70127eef7d006"><td class="memItemLeft" align="right" valign="top"><a id="ga92b746ea192640e5cac70127eef7d006"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga92b746ea192640e5cac70127eef7d006">STM32_USART1CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a></td></tr>
<tr class="memdesc:ga92b746ea192640e5cac70127eef7d006"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 frequency. <br /></td></tr>
<tr class="separator:ga92b746ea192640e5cac70127eef7d006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8002bfd28b177fc0be56473091629ca3"><td class="memItemLeft" align="right" valign="top"><a id="ga8002bfd28b177fc0be56473091629ca3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8002bfd28b177fc0be56473091629ca3">STM32_USART2CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:ga8002bfd28b177fc0be56473091629ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 frequency. <br /></td></tr>
<tr class="separator:ga8002bfd28b177fc0be56473091629ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaebb75492d01938ec3417e01aadb52e5"><td class="memItemLeft" align="right" valign="top"><a id="gaaebb75492d01938ec3417e01aadb52e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaaebb75492d01938ec3417e01aadb52e5">STM32_USART3CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:gaaebb75492d01938ec3417e01aadb52e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART3 frequency. <br /></td></tr>
<tr class="separator:gaaebb75492d01938ec3417e01aadb52e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top"><a id="ga8d53f5e948e73dc86013349c17f742f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 2)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 2, 3, 4, 5, 6, 7, 12, 13, 14, 18 frequency. <br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top"><a id="gacacec831f4aa8037c710ab56c7a73686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 15, 16, 17, 19 frequency. <br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9855fb229637f68a7909d94630073d"><td class="memItemLeft" align="right" valign="top"><a id="ga1f9855fb229637f68a7909d94630073d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga1f9855fb229637f68a7909d94630073d">STM32_USBCLK</a>&#160;&#160;&#160;((<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a> * 2) / 3)</td></tr>
<tr class="memdesc:ga1f9855fb229637f68a7909d94630073d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB frequency. <br /></td></tr>
<tr class="separator:ga1f9855fb229637f68a7909d94630073d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top"><a id="ga59b3885d4e2a3f63cfeb9ae58b6da563"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings. <br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b58144c58561ea2698a000ee077f15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">hal_lld_get_counter_value</a>()&#160;&#160;&#160;DWT_CYCCNT</td></tr>
<tr class="memdesc:ga0b58144c58561ea2698a000ee077f15a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current value of the system free running counter.  <a href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">More...</a><br /></td></tr>
<tr class="separator:ga0b58144c58561ea2698a000ee077f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">hal_lld_get_counter_frequency</a>()&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></td></tr>
<tr class="memdesc:ga6736dc08fce519d8aa265d68cf8d2619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime counter frequency.  <a href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">More...</a><br /></td></tr>
<tr class="separator:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c9f16468ea7467b0911bdb042b142f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga97c9f16468ea7467b0911bdb042b142f.html#ga97c9f16468ea7467b0911bdb042b142f">STM32_PLLM</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_gacba56aaa8c0bd717ad217771ee8300c2.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a> &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga97c9f16468ea7467b0911bdb042b142f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum frequency thresholds and wait states for flash access.  <a href="group__HAL_ga97c9f16468ea7467b0911bdb042b142f.html#ga97c9f16468ea7467b0911bdb042b142f">More...</a><br /></td></tr>
<tr class="separator:ga97c9f16468ea7467b0911bdb042b142f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top"><a id="ga0b32be6543b6d55b0505288f268ddbe1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group__HAL_gacba56aaa8c0bd717ad217771ee8300c2.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50581c0af9cad3a47d3a72476236a810"><td class="memItemLeft" align="right" valign="top"><a id="ga50581c0af9cad3a47d3a72476236a810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga50581c0af9cad3a47d3a72476236a810">STM32_ACTIVATE_PLL</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga50581c0af9cad3a47d3a72476236a810"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> activation flag. <br /></td></tr>
<tr class="separator:ga50581c0af9cad3a47d3a72476236a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63169967f5d9bffe007dc92f6148da96"><td class="memItemLeft" align="right" valign="top"><a id="ga63169967f5d9bffe007dc92f6148da96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga63169967f5d9bffe007dc92f6148da96">STM32_PLLN</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga42a8bb439be9c6c643c7ab48f02ee662.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a> &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga63169967f5d9bffe007dc92f6148da96"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLN field. <br /></td></tr>
<tr class="separator:ga63169967f5d9bffe007dc92f6148da96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1946fac37c10bb94e6daa17dc4e6138e"><td class="memItemLeft" align="right" valign="top"><a id="ga1946fac37c10bb94e6daa17dc4e6138e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga1946fac37c10bb94e6daa17dc4e6138e">STM32_PLLP</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga1946fac37c10bb94e6daa17dc4e6138e"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLP field. <br /></td></tr>
<tr class="separator:ga1946fac37c10bb94e6daa17dc4e6138e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c62d05f62b04754eb986ca83d63e7c"><td class="memItemLeft" align="right" valign="top"><a id="ga26c62d05f62b04754eb986ca83d63e7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga26c62d05f62b04754eb986ca83d63e7c">STM32_PLLQ</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_gadc27d1e2fcdedcb56fc15a41e5f43d91.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a> &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga26c62d05f62b04754eb986ca83d63e7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLQ field. <br /></td></tr>
<tr class="separator:ga26c62d05f62b04754eb986ca83d63e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memItemLeft" align="right" valign="top"><a id="gad537b9f020ad589c5a1b78f27316f8ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group__HAL_ga42a8bb439be9c6c643c7ab48f02ee662.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>)</td></tr>
<tr class="memdesc:gad537b9f020ad589c5a1b78f27316f8ef"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> VCO frequency. <br /></td></tr>
<tr class="separator:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top"><a id="ga551b4e93d2b76245c4b912ebfc54f9f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / <a class="el" href="group__HAL_ga0a2a10496ad437bb1bf6bf23892148e4.html#ga0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top"><a id="ga81594f71c9bc1c1fde4e5207e5133777"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source. <br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5da7cbaec4709ca1c30ce7e1abd4ae"><td class="memItemLeft" align="right" valign="top"><a id="ga2f5da7cbaec4709ca1c30ce7e1abd4ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_OVERDRIVE_REQUIRED</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga2f5da7cbaec4709ca1c30ce7e1abd4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top"><a id="ga918128f20df10ac68bd73605007bccf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency. <br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top"><a id="ga79d8b0164de9c4437da78024b0ed94cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 4)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency. <br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top"><a id="ga2a19a811dd0dadfed94695a579997cec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 2)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency. <br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0085c975246931b0437d1ac1517dd991"><td class="memItemLeft" align="right" valign="top"><a id="ga0085c975246931b0437d1ac1517dd991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ACTIVATE_PLLI2S</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga0085c975246931b0437d1ac1517dd991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45edcd61a04651439c284de848bfa809"><td class="memItemLeft" align="right" valign="top"><a id="ga45edcd61a04651439c284de848bfa809"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga45edcd61a04651439c284de848bfa809">STM32_PLLI2SN</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_gaa2179285dbf70d5d5a370c3353737813.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a> &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga45edcd61a04651439c284de848bfa809"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLI2SN field. <br /></td></tr>
<tr class="separator:ga45edcd61a04651439c284de848bfa809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaade70a783a8516086a8211a94393a84"><td class="memItemLeft" align="right" valign="top"><a id="gaaade70a783a8516086a8211a94393a84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaaade70a783a8516086a8211a94393a84">STM32_PLLI2SR</a>&#160;&#160;&#160;(<a class="el" href="group__HAL_gaa6385bafac509e5ef0926a722fc54adb.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a> &lt;&lt; 28)</td></tr>
<tr class="memdesc:gaaade70a783a8516086a8211a94393a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32_PLLI2SR field. <br /></td></tr>
<tr class="separator:gaaade70a783a8516086a8211a94393a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d88211678e05d307ef77d888dd2ee2"><td class="memItemLeft" align="right" valign="top"><a id="gab7d88211678e05d307ef77d888dd2ee2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab7d88211678e05d307ef77d888dd2ee2">STM32_PLLI2SVCO</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group__HAL_gaa2179285dbf70d5d5a370c3353737813.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>)</td></tr>
<tr class="memdesc:gab7d88211678e05d307ef77d888dd2ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> VCO frequency. <br /></td></tr>
<tr class="separator:gab7d88211678e05d307ef77d888dd2ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c199a0627313131ae245fd4ecdef3a"><td class="memItemLeft" align="right" valign="top"><a id="ga10c199a0627313131ae245fd4ecdef3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga10c199a0627313131ae245fd4ecdef3a">STM32_PLLI2SCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gab7d88211678e05d307ef77d888dd2ee2">STM32_PLLI2SVCO</a> / <a class="el" href="group__HAL_gaa6385bafac509e5ef0926a722fc54adb.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>)</td></tr>
<tr class="memdesc:ga10c199a0627313131ae245fd4ecdef3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2S output clock frequency. <br /></td></tr>
<tr class="separator:ga10c199a0627313131ae245fd4ecdef3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cdcd3e60626026a78b4a8e70f9d47d"><td class="memItemLeft" align="right" valign="top"><a id="ga21cdcd3e60626026a78b4a8e70f9d47d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga21cdcd3e60626026a78b4a8e70f9d47d">STM32_MCO1DIVCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a></td></tr>
<tr class="memdesc:ga21cdcd3e60626026a78b4a8e70f9d47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO1 divider clock. <br /></td></tr>
<tr class="separator:ga21cdcd3e60626026a78b4a8e70f9d47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c1274722d618f3611bba230c730de8"><td class="memItemLeft" align="right" valign="top"><a id="ga77c1274722d618f3611bba230c730de8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga77c1274722d618f3611bba230c730de8">STM32_MCO1CLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga21cdcd3e60626026a78b4a8e70f9d47d">STM32_MCO1DIVCLK</a></td></tr>
<tr class="memdesc:ga77c1274722d618f3611bba230c730de8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO1 output pin clock. <br /></td></tr>
<tr class="separator:ga77c1274722d618f3611bba230c730de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be0ea978182dca835b72946674a26f5"><td class="memItemLeft" align="right" valign="top"><a id="ga5be0ea978182dca835b72946674a26f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5be0ea978182dca835b72946674a26f5">STM32_MCO2DIVCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a></td></tr>
<tr class="memdesc:ga5be0ea978182dca835b72946674a26f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO2 divider clock. <br /></td></tr>
<tr class="separator:ga5be0ea978182dca835b72946674a26f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bb2d37331070df33abe7d5677b1643"><td class="memItemLeft" align="right" valign="top"><a id="ga95bb2d37331070df33abe7d5677b1643"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga95bb2d37331070df33abe7d5677b1643">STM32_MCO2CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga5be0ea978182dca835b72946674a26f5">STM32_MCO2DIVCLK</a> / 5)</td></tr>
<tr class="memdesc:ga95bb2d37331070df33abe7d5677b1643"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO2 output pin clock. <br /></td></tr>
<tr class="separator:ga95bb2d37331070df33abe7d5677b1643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8144c2af57de000f8c94863e2caa9a0"><td class="memItemLeft" align="right" valign="top"><a id="gab8144c2af57de000f8c94863e2caa9a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab8144c2af57de000f8c94863e2caa9a0">STM32_RTCPRE</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a> &lt;&lt; 16)</td></tr>
<tr class="memdesc:gab8144c2af57de000f8c94863e2caa9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC HSE divider setting. <br /></td></tr>
<tr class="separator:gab8144c2af57de000f8c94863e2caa9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab238ab776bcb3e1c2fa32d54b0919872"><td class="memItemLeft" align="right" valign="top"><a id="gab238ab776bcb3e1c2fa32d54b0919872"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab238ab776bcb3e1c2fa32d54b0919872">STM32_HSEDIVCLK</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group__HAL.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>)</td></tr>
<tr class="memdesc:gab238ab776bcb3e1c2fa32d54b0919872"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE divider toward RTC clock. <br /></td></tr>
<tr class="separator:gab238ab776bcb3e1c2fa32d54b0919872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top"><a id="ga0fe3df90a74776d29cc824a0e24069b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;STM32_LSECLK</td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock. <br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51da85c31d935b42e5ab9fda2224005"><td class="memItemLeft" align="right" valign="top"><a id="gab51da85c31d935b42e5ab9fda2224005"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab51da85c31d935b42e5ab9fda2224005">STM32_PLL48CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab51da85c31d935b42e5ab9fda2224005"><td class="mdescLeft">&#160;</td><td class="mdescRight">48MHz frequency. <br /></td></tr>
<tr class="separator:gab51da85c31d935b42e5ab9fda2224005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top"><a id="ga8d53f5e948e73dc86013349c17f742f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 2)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14 clock. <br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top"><a id="gacacec831f4aa8037c710ab56c7a73686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 1, 8 clock. <br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top"><a id="ga59b3885d4e2a3f63cfeb9ae58b6da563"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings. <br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb41665351172898cb03e4cb9417ca1"><td class="memItemLeft" align="right" valign="top"><a id="ga6cb41665351172898cb03e4cb9417ca1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM1_BRK_IRQn</b>&#160;&#160;&#160;<a class="el" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a></td></tr>
<tr class="separator:ga6cb41665351172898cb03e4cb9417ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86823112131b09ed0360de3e7b46ef16"><td class="memItemLeft" align="right" valign="top"><a id="ga86823112131b09ed0360de3e7b46ef16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM1_UP_IRQn</b>&#160;&#160;&#160;<a class="el" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a></td></tr>
<tr class="separator:ga86823112131b09ed0360de3e7b46ef16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728f2b4aeccc89d3e8d696b90e5b23c1"><td class="memItemLeft" align="right" valign="top"><a id="ga728f2b4aeccc89d3e8d696b90e5b23c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM1_TRG_COM_IRQn</b>&#160;&#160;&#160;<a class="el" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a></td></tr>
<tr class="separator:ga728f2b4aeccc89d3e8d696b90e5b23c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86ebb25e2e1e65e47e20e37e1311305"><td class="memItemLeft" align="right" valign="top"><a id="gaa86ebb25e2e1e65e47e20e37e1311305"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM8_BRK_IRQn</b>&#160;&#160;&#160;<a class="el" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a></td></tr>
<tr class="separator:gaa86ebb25e2e1e65e47e20e37e1311305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e82b224ba4ee7277722e51874c45d53"><td class="memItemLeft" align="right" valign="top"><a id="ga9e82b224ba4ee7277722e51874c45d53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM8_UP_IRQn</b>&#160;&#160;&#160;<a class="el" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a></td></tr>
<tr class="separator:ga9e82b224ba4ee7277722e51874c45d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d95244021f2795b7f68a566a088388"><td class="memItemLeft" align="right" valign="top"><a id="ga84d95244021f2795b7f68a566a088388"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM8_TRG_COM_IRQn</b>&#160;&#160;&#160;<a class="el" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a></td></tr>
<tr class="separator:ga84d95244021f2795b7f68a566a088388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b58144c58561ea2698a000ee077f15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">hal_lld_get_counter_value</a>()&#160;&#160;&#160;DWT_CYCCNT</td></tr>
<tr class="memdesc:ga0b58144c58561ea2698a000ee077f15a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current value of the system free running counter.  <a href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">More...</a><br /></td></tr>
<tr class="separator:ga0b58144c58561ea2698a000ee077f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">hal_lld_get_counter_frequency</a>()&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></td></tr>
<tr class="memdesc:ga6736dc08fce519d8aa265d68cf8d2619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime counter frequency.  <a href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">More...</a><br /></td></tr>
<tr class="separator:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top"><a id="ga7f81c871091f06bf48c8f114f6263858"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;32000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency at current voltage setting. <br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top"><a id="ga39bc63c812ed1405e2c6332bad22a73e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;32000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SYSCLK clock frequency at current voltage setting. <br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95948d00a5f3219c114769e367711d5d"><td class="memItemLeft" align="right" valign="top"><a id="ga95948d00a5f3219c114769e367711d5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga95948d00a5f3219c114769e367711d5d">STM32_PLLVCO_MAX</a>&#160;&#160;&#160;96000000</td></tr>
<tr class="memdesc:ga95948d00a5f3219c114769e367711d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum VCO clock frequency at current voltage setting. <br /></td></tr>
<tr class="separator:ga95948d00a5f3219c114769e367711d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74244627c4eca57339cf858d8e35420"><td class="memItemLeft" align="right" valign="top"><a id="gac74244627c4eca57339cf858d8e35420"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gac74244627c4eca57339cf858d8e35420">STM32_PLLVCO_MIN</a>&#160;&#160;&#160;6000000</td></tr>
<tr class="memdesc:gac74244627c4eca57339cf858d8e35420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum VCO clock frequency at current voltage setting. <br /></td></tr>
<tr class="separator:gac74244627c4eca57339cf858d8e35420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top"><a id="gae4828e5c08bf22ef117bc69d76b20cf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;32000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency. <br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top"><a id="gabb4f27c65fb8a5b3271f89adb6ee95bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;32000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency. <br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2e7644734b6b3773a9252ba3dff048"><td class="memItemLeft" align="right" valign="top"><a id="ga0b2e7644734b6b3773a9252ba3dff048"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0b2e7644734b6b3773a9252ba3dff048">STM32_0WS_THRESHOLD</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="memdesc:ga0b2e7644734b6b3773a9252ba3dff048"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum frequency not requiring a wait state for flash accesses. <br /></td></tr>
<tr class="separator:ga0b2e7644734b6b3773a9252ba3dff048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3498484d800f6f396431d015e0b23c"><td class="memItemLeft" align="right" valign="top"><a id="gaac3498484d800f6f396431d015e0b23c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaac3498484d800f6f396431d015e0b23c">STM32_HSI_AVAILABLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gaac3498484d800f6f396431d015e0b23c"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI availability at current voltage settings. <br /></td></tr>
<tr class="separator:gaac3498484d800f6f396431d015e0b23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50581c0af9cad3a47d3a72476236a810"><td class="memItemLeft" align="right" valign="top"><a id="ga50581c0af9cad3a47d3a72476236a810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga50581c0af9cad3a47d3a72476236a810">STM32_ACTIVATE_PLL</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga50581c0af9cad3a47d3a72476236a810"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> activation flag. <br /></td></tr>
<tr class="separator:ga50581c0af9cad3a47d3a72476236a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9889ca83d58a738f5758b4c300433f2a"><td class="memItemLeft" align="right" valign="top"><a id="ga9889ca83d58a738f5758b4c300433f2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a>&#160;&#160;&#160;(2 &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga9889ca83d58a738f5758b4c300433f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLMUL field. <br /></td></tr>
<tr class="separator:ga9889ca83d58a738f5758b4c300433f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebb077ae870dc3023bdc39f639621ca1"><td class="memItemLeft" align="right" valign="top"><a id="gaebb077ae870dc3023bdc39f639621ca1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaebb077ae870dc3023bdc39f639621ca1">STM32_PLLDIV</a>&#160;&#160;&#160;(2 &lt;&lt; 22)</td></tr>
<tr class="memdesc:gaebb077ae870dc3023bdc39f639621ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLDIV field. <br /></td></tr>
<tr class="separator:gaebb077ae870dc3023bdc39f639621ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top"><a id="ga0b32be6543b6d55b0505288f268ddbe1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a></td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> input clock frequency. <br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memItemLeft" align="right" valign="top"><a id="gad537b9f020ad589c5a1b78f27316f8ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td></tr>
<tr class="memdesc:gad537b9f020ad589c5a1b78f27316f8ef"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> VCO frequency. <br /></td></tr>
<tr class="separator:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top"><a id="ga551b4e93d2b76245c4b912ebfc54f9f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / <a class="el" href="group__HAL_ga2c8b648a08611d0494acf73e329b4e4a.html#ga2c8b648a08611d0494acf73e329b4e4a">STM32_PLLDIV_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2aac0cb9f76dc27d0277a3b93ae0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaea2aac0cb9f76dc27d0277a3b93ae0a8.html#gaea2aac0cb9f76dc27d0277a3b93ae0a8">STM32_MSICLK</a>&#160;&#160;&#160;2100000</td></tr>
<tr class="memdesc:gaea2aac0cb9f76dc27d0277a3b93ae0a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSI frequency.  <a href="group__HAL_gaea2aac0cb9f76dc27d0277a3b93ae0a8.html#gaea2aac0cb9f76dc27d0277a3b93ae0a8">More...</a><br /></td></tr>
<tr class="separator:gaea2aac0cb9f76dc27d0277a3b93ae0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top"><a id="ga81594f71c9bc1c1fde4e5207e5133777"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source. <br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top"><a id="ga918128f20df10ac68bd73605007bccf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency. <br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top"><a id="ga79d8b0164de9c4437da78024b0ed94cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency. <br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top"><a id="ga2a19a811dd0dadfed94695a579997cec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency. <br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a9886a889cc59d95a60c78441c4e02"><td class="memItemLeft" align="right" valign="top"><a id="gad3a9886a889cc59d95a60c78441c4e02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad3a9886a889cc59d95a60c78441c4e02">STM32_MCODIVCLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gad3a9886a889cc59d95a60c78441c4e02"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO divider clock. <br /></td></tr>
<tr class="separator:gad3a9886a889cc59d95a60c78441c4e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f030d00f3c50f140db8f53efdc8e2af"><td class="memItemLeft" align="right" valign="top"><a id="ga9f030d00f3c50f140db8f53efdc8e2af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga9f030d00f3c50f140db8f53efdc8e2af">STM32_MCOCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL.html#gad3a9886a889cc59d95a60c78441c4e02">STM32_MCODIVCLK</a></td></tr>
<tr class="memdesc:ga9f030d00f3c50f140db8f53efdc8e2af"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO output pin clock. <br /></td></tr>
<tr class="separator:ga9f030d00f3c50f140db8f53efdc8e2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab238ab776bcb3e1c2fa32d54b0919872"><td class="memItemLeft" align="right" valign="top"><a id="gab238ab776bcb3e1c2fa32d54b0919872"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab238ab776bcb3e1c2fa32d54b0919872">STM32_HSEDIVCLK</a>&#160;&#160;&#160;(STM32_HSECLK / 2)</td></tr>
<tr class="memdesc:gab238ab776bcb3e1c2fa32d54b0919872"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE divider toward RTC clock. <br /></td></tr>
<tr class="separator:gab238ab776bcb3e1c2fa32d54b0919872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top"><a id="ga0fe3df90a74776d29cc824a0e24069b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;STM32_LSECLK</td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC/LCD clock. <br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f559490a97de4746d6963d946e1e37"><td class="memItemLeft" align="right" valign="top"><a id="ga62f559490a97de4746d6963d946e1e37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga62f559490a97de4746d6963d946e1e37">STM32_ADCCLK</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a></td></tr>
<tr class="memdesc:ga62f559490a97de4746d6963d946e1e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC frequency. <br /></td></tr>
<tr class="separator:ga62f559490a97de4746d6963d946e1e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9855fb229637f68a7909d94630073d"><td class="memItemLeft" align="right" valign="top"><a id="ga1f9855fb229637f68a7909d94630073d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga1f9855fb229637f68a7909d94630073d">STM32_USBCLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / 2)</td></tr>
<tr class="memdesc:ga1f9855fb229637f68a7909d94630073d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB frequency. <br /></td></tr>
<tr class="separator:ga1f9855fb229637f68a7909d94630073d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top"><a id="ga8d53f5e948e73dc86013349c17f742f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 1)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 2, 3, 4, 6, 7 clock. <br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top"><a id="gacacec831f4aa8037c710ab56c7a73686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 1)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 9, 10, 11 clock. <br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3e031da1a2eff8bb9f5591e5516327"><td class="memItemLeft" align="right" valign="top"><a id="gaab3e031da1a2eff8bb9f5591e5516327"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaab3e031da1a2eff8bb9f5591e5516327">STM32_FLASHBITS1</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaab3e031da1a2eff8bb9f5591e5516327"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings. <br /></td></tr>
<tr class="separator:gaab3e031da1a2eff8bb9f5591e5516327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9210de2c609908e364f477ff0a3356c"><td class="memItemLeft" align="right" valign="top"><a id="gac9210de2c609908e364f477ff0a3356c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_FLASHBITS2</b>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:gac9210de2c609908e364f477ff0a3356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b58144c58561ea2698a000ee077f15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">hal_lld_get_counter_value</a>()&#160;&#160;&#160;DWT_CYCCNT</td></tr>
<tr class="memdesc:ga0b58144c58561ea2698a000ee077f15a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current value of the system free running counter.  <a href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">More...</a><br /></td></tr>
<tr class="separator:ga0b58144c58561ea2698a000ee077f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">hal_lld_get_counter_frequency</a>()&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></td></tr>
<tr class="memdesc:ga6736dc08fce519d8aa265d68cf8d2619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime counter frequency.  <a href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">More...</a><br /></td></tr>
<tr class="separator:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b58144c58561ea2698a000ee077f15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">hal_lld_get_counter_value</a>()&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga0b58144c58561ea2698a000ee077f15a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current value of the system free running counter.  <a href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">More...</a><br /></td></tr>
<tr class="separator:ga0b58144c58561ea2698a000ee077f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">hal_lld_get_counter_frequency</a>()&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6736dc08fce519d8aa265d68cf8d2619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime counter frequency.  <a href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">More...</a><br /></td></tr>
<tr class="separator:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&#160;&#160;&#160;&quot;LPC43xx M0&quot;</td></tr>
<tr class="memdesc:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform name. <br /></td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5ad99e2204728f5bd630d27054e707"><td class="memItemLeft" align="right" valign="top"><a id="gafb5ad99e2204728f5bd630d27054e707"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC43XX_M0_CLK_PLL1_AT_BOOT</b>&#160;&#160;&#160;96000000</td></tr>
<tr class="separator:gafb5ad99e2204728f5bd630d27054e707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b58144c58561ea2698a000ee077f15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">hal_lld_get_counter_value</a>()&#160;&#160;&#160;(LPC_TIMER3-&gt;<a class="el" href="structTC.html">TC</a>)</td></tr>
<tr class="memdesc:ga0b58144c58561ea2698a000ee077f15a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current value of the system free running counter.  <a href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">More...</a><br /></td></tr>
<tr class="separator:ga0b58144c58561ea2698a000ee077f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">hal_lld_get_counter_frequency</a>()&#160;&#160;&#160;halLPCGetSystemClock()</td></tr>
<tr class="memdesc:ga6736dc08fce519d8aa265d68cf8d2619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime counter frequency.  <a href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">More...</a><br /></td></tr>
<tr class="separator:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top"><a id="gab9381cecf5d8ee734b286623300f5740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe72cd2cc5caa6ea691c94707a62ca06"><td class="memItemLeft" align="right" valign="top"><a id="gafe72cd2cc5caa6ea691c94707a62ca06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPC43XX_M4_CLK_IRC</b>&#160;&#160;&#160;12000000</td></tr>
<tr class="separator:gafe72cd2cc5caa6ea691c94707a62ca06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b58144c58561ea2698a000ee077f15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">hal_lld_get_counter_value</a>()&#160;&#160;&#160;DWT_CYCCNT</td></tr>
<tr class="memdesc:ga0b58144c58561ea2698a000ee077f15a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current value of the system free running counter.  <a href="group__HAL_ga0b58144c58561ea2698a000ee077f15a.html#ga0b58144c58561ea2698a000ee077f15a">More...</a><br /></td></tr>
<tr class="separator:ga0b58144c58561ea2698a000ee077f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">hal_lld_get_counter_frequency</a>()&#160;&#160;&#160;halLPCGetSystemClock()</td></tr>
<tr class="memdesc:ga6736dc08fce519d8aa265d68cf8d2619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime counter frequency.  <a href="group__HAL_ga6736dc08fce519d8aa265d68cf8d2619.html#ga6736dc08fce519d8aa265d68cf8d2619">More...</a><br /></td></tr>
<tr class="separator:ga6736dc08fce519d8aa265d68cf8d2619"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memItemLeft" align="right" valign="top"><a id="gaf3eca55d81a3c9d0c0b6131b079bfb9e"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a></td></tr>
<tr class="memdesc:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type representing a system clock frequency. <br /></td></tr>
<tr class="separator:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a210ed32313aab79a661eea02778f76"><td class="memItemLeft" align="right" valign="top"><a id="ga5a210ed32313aab79a661eea02778f76"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5a210ed32313aab79a661eea02778f76">halrtcnt_t</a></td></tr>
<tr class="memdesc:ga5a210ed32313aab79a661eea02778f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the realtime free counter value. <br /></td></tr>
<tr class="separator:ga5a210ed32313aab79a661eea02778f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memItemLeft" align="right" valign="top"><a id="gaf3eca55d81a3c9d0c0b6131b079bfb9e"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a></td></tr>
<tr class="memdesc:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type representing a system clock frequency. <br /></td></tr>
<tr class="separator:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a210ed32313aab79a661eea02778f76"><td class="memItemLeft" align="right" valign="top"><a id="ga5a210ed32313aab79a661eea02778f76"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5a210ed32313aab79a661eea02778f76">halrtcnt_t</a></td></tr>
<tr class="memdesc:ga5a210ed32313aab79a661eea02778f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the realtime free counter value. <br /></td></tr>
<tr class="separator:ga5a210ed32313aab79a661eea02778f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memItemLeft" align="right" valign="top"><a id="gaf3eca55d81a3c9d0c0b6131b079bfb9e"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a></td></tr>
<tr class="memdesc:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type representing a system clock frequency. <br /></td></tr>
<tr class="separator:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a210ed32313aab79a661eea02778f76"><td class="memItemLeft" align="right" valign="top"><a id="ga5a210ed32313aab79a661eea02778f76"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5a210ed32313aab79a661eea02778f76">halrtcnt_t</a></td></tr>
<tr class="memdesc:ga5a210ed32313aab79a661eea02778f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the realtime free counter value. <br /></td></tr>
<tr class="separator:ga5a210ed32313aab79a661eea02778f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memItemLeft" align="right" valign="top"><a id="gaf3eca55d81a3c9d0c0b6131b079bfb9e"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a></td></tr>
<tr class="memdesc:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type representing a system clock frequency. <br /></td></tr>
<tr class="separator:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a210ed32313aab79a661eea02778f76"><td class="memItemLeft" align="right" valign="top"><a id="ga5a210ed32313aab79a661eea02778f76"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5a210ed32313aab79a661eea02778f76">halrtcnt_t</a></td></tr>
<tr class="memdesc:ga5a210ed32313aab79a661eea02778f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the realtime free counter value. <br /></td></tr>
<tr class="separator:ga5a210ed32313aab79a661eea02778f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memItemLeft" align="right" valign="top"><a id="gaf3eca55d81a3c9d0c0b6131b079bfb9e"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a></td></tr>
<tr class="memdesc:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type representing a system clock frequency. <br /></td></tr>
<tr class="separator:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a210ed32313aab79a661eea02778f76"><td class="memItemLeft" align="right" valign="top"><a id="ga5a210ed32313aab79a661eea02778f76"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5a210ed32313aab79a661eea02778f76">halrtcnt_t</a></td></tr>
<tr class="memdesc:ga5a210ed32313aab79a661eea02778f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the realtime free counter value. <br /></td></tr>
<tr class="separator:ga5a210ed32313aab79a661eea02778f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memItemLeft" align="right" valign="top"><a id="gaf3eca55d81a3c9d0c0b6131b079bfb9e"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a></td></tr>
<tr class="memdesc:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type representing a system clock frequency. <br /></td></tr>
<tr class="separator:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a210ed32313aab79a661eea02778f76"><td class="memItemLeft" align="right" valign="top"><a id="ga5a210ed32313aab79a661eea02778f76"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5a210ed32313aab79a661eea02778f76">halrtcnt_t</a></td></tr>
<tr class="memdesc:ga5a210ed32313aab79a661eea02778f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the realtime free counter value. <br /></td></tr>
<tr class="separator:ga5a210ed32313aab79a661eea02778f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memItemLeft" align="right" valign="top"><a id="gaf3eca55d81a3c9d0c0b6131b079bfb9e"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a></td></tr>
<tr class="memdesc:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type representing a system clock frequency. <br /></td></tr>
<tr class="separator:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a210ed32313aab79a661eea02778f76"><td class="memItemLeft" align="right" valign="top"><a id="ga5a210ed32313aab79a661eea02778f76"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5a210ed32313aab79a661eea02778f76">halrtcnt_t</a></td></tr>
<tr class="memdesc:ga5a210ed32313aab79a661eea02778f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the realtime free counter value. <br /></td></tr>
<tr class="separator:ga5a210ed32313aab79a661eea02778f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memItemLeft" align="right" valign="top"><a id="gaf3eca55d81a3c9d0c0b6131b079bfb9e"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a></td></tr>
<tr class="memdesc:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type representing a system clock frequency. <br /></td></tr>
<tr class="separator:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a210ed32313aab79a661eea02778f76"><td class="memItemLeft" align="right" valign="top"><a id="ga5a210ed32313aab79a661eea02778f76"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5a210ed32313aab79a661eea02778f76">halrtcnt_t</a></td></tr>
<tr class="memdesc:ga5a210ed32313aab79a661eea02778f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the realtime free counter value. <br /></td></tr>
<tr class="separator:ga5a210ed32313aab79a661eea02778f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memItemLeft" align="right" valign="top"><a id="gaf3eca55d81a3c9d0c0b6131b079bfb9e"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a></td></tr>
<tr class="memdesc:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type representing a system clock frequency. <br /></td></tr>
<tr class="separator:gaf3eca55d81a3c9d0c0b6131b079bfb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a210ed32313aab79a661eea02778f76"><td class="memItemLeft" align="right" valign="top"><a id="ga5a210ed32313aab79a661eea02778f76"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5a210ed32313aab79a661eea02778f76">halrtcnt_t</a></td></tr>
<tr class="memdesc:ga5a210ed32313aab79a661eea02778f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the realtime free counter value. <br /></td></tr>
<tr class="separator:ga5a210ed32313aab79a661eea02778f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gad23b51b5198e36af763658710b8823e6"><td class="memItemLeft" align="right" valign="top"><a id="gad23b51b5198e36af763658710b8823e6"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>spc5_runmode_t</b> { <br />
&#160;&#160;<b>SPC5_RUNMODE_TEST</b> = 1, 
<b>SPC5_RUNMODE_SAFE</b> = 2, 
<b>SPC5_RUNMODE_DRUN</b> = 3, 
<b>SPC5_RUNMODE_RUN0</b> = 4, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_RUN1</b> = 5, 
<b>SPC5_RUNMODE_RUN2</b> = 6, 
<b>SPC5_RUNMODE_RUN3</b> = 7, 
<b>SPC5_RUNMODE_HALT0</b> = 8, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_STOP0</b> = 10, 
<b>SPC5_RUNMODE_TEST</b> = 1, 
<b>SPC5_RUNMODE_SAFE</b> = 2, 
<b>SPC5_RUNMODE_DRUN</b> = 3, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_RUN0</b> = 4, 
<b>SPC5_RUNMODE_RUN1</b> = 5, 
<b>SPC5_RUNMODE_RUN2</b> = 6, 
<b>SPC5_RUNMODE_RUN3</b> = 7, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_HALT0</b> = 8, 
<b>SPC5_RUNMODE_STOP0</b> = 10, 
<b>SPC5_RUNMODE_SAFE</b> = 2, 
<b>SPC5_RUNMODE_DRUN</b> = 3, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_RUN0</b> = 4, 
<b>SPC5_RUNMODE_RUN1</b> = 5, 
<b>SPC5_RUNMODE_RUN2</b> = 6, 
<b>SPC5_RUNMODE_RUN3</b> = 7, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_HALT0</b> = 8, 
<b>SPC5_RUNMODE_STOP0</b> = 10
<br />
 }</td></tr>
<tr class="separator:gad23b51b5198e36af763658710b8823e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23b51b5198e36af763658710b8823e6"><td class="memItemLeft" align="right" valign="top"><a id="gad23b51b5198e36af763658710b8823e6"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>spc5_runmode_t</b> { <br />
&#160;&#160;<b>SPC5_RUNMODE_TEST</b> = 1, 
<b>SPC5_RUNMODE_SAFE</b> = 2, 
<b>SPC5_RUNMODE_DRUN</b> = 3, 
<b>SPC5_RUNMODE_RUN0</b> = 4, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_RUN1</b> = 5, 
<b>SPC5_RUNMODE_RUN2</b> = 6, 
<b>SPC5_RUNMODE_RUN3</b> = 7, 
<b>SPC5_RUNMODE_HALT0</b> = 8, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_STOP0</b> = 10, 
<b>SPC5_RUNMODE_TEST</b> = 1, 
<b>SPC5_RUNMODE_SAFE</b> = 2, 
<b>SPC5_RUNMODE_DRUN</b> = 3, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_RUN0</b> = 4, 
<b>SPC5_RUNMODE_RUN1</b> = 5, 
<b>SPC5_RUNMODE_RUN2</b> = 6, 
<b>SPC5_RUNMODE_RUN3</b> = 7, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_HALT0</b> = 8, 
<b>SPC5_RUNMODE_STOP0</b> = 10, 
<b>SPC5_RUNMODE_SAFE</b> = 2, 
<b>SPC5_RUNMODE_DRUN</b> = 3, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_RUN0</b> = 4, 
<b>SPC5_RUNMODE_RUN1</b> = 5, 
<b>SPC5_RUNMODE_RUN2</b> = 6, 
<b>SPC5_RUNMODE_RUN3</b> = 7, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_HALT0</b> = 8, 
<b>SPC5_RUNMODE_STOP0</b> = 10
<br />
 }</td></tr>
<tr class="separator:gad23b51b5198e36af763658710b8823e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23b51b5198e36af763658710b8823e6"><td class="memItemLeft" align="right" valign="top"><a id="gad23b51b5198e36af763658710b8823e6"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad23b51b5198e36af763658710b8823e6">spc5_runmode_t</a> { <br />
&#160;&#160;<b>SPC5_RUNMODE_TEST</b> = 1, 
<b>SPC5_RUNMODE_SAFE</b> = 2, 
<b>SPC5_RUNMODE_DRUN</b> = 3, 
<b>SPC5_RUNMODE_RUN0</b> = 4, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_RUN1</b> = 5, 
<b>SPC5_RUNMODE_RUN2</b> = 6, 
<b>SPC5_RUNMODE_RUN3</b> = 7, 
<b>SPC5_RUNMODE_HALT0</b> = 8, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_STOP0</b> = 10, 
<b>SPC5_RUNMODE_TEST</b> = 1, 
<b>SPC5_RUNMODE_SAFE</b> = 2, 
<b>SPC5_RUNMODE_DRUN</b> = 3, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_RUN0</b> = 4, 
<b>SPC5_RUNMODE_RUN1</b> = 5, 
<b>SPC5_RUNMODE_RUN2</b> = 6, 
<b>SPC5_RUNMODE_RUN3</b> = 7, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_HALT0</b> = 8, 
<b>SPC5_RUNMODE_STOP0</b> = 10, 
<b>SPC5_RUNMODE_SAFE</b> = 2, 
<b>SPC5_RUNMODE_DRUN</b> = 3, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_RUN0</b> = 4, 
<b>SPC5_RUNMODE_RUN1</b> = 5, 
<b>SPC5_RUNMODE_RUN2</b> = 6, 
<b>SPC5_RUNMODE_RUN3</b> = 7, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_HALT0</b> = 8, 
<b>SPC5_RUNMODE_STOP0</b> = 10
<br />
 }</td></tr>
<tr class="memdesc:gad23b51b5198e36af763658710b8823e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Run modes. <br /></td></tr>
<tr class="separator:gad23b51b5198e36af763658710b8823e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafd89c1650df524d95aef39b8bc38170d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafd89c1650df524d95aef39b8bc38170d.html#gafd89c1650df524d95aef39b8bc38170d">halInit</a> (void)</td></tr>
<tr class="memdesc:gafd89c1650df524d95aef39b8bc38170d"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL initialization.  <a href="group__HAL_gafd89c1650df524d95aef39b8bc38170d.html#gafd89c1650df524d95aef39b8bc38170d">More...</a><br /></td></tr>
<tr class="separator:gafd89c1650df524d95aef39b8bc38170d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da23079277123e1cd4d5e69d768026b"><td class="memItemLeft" align="right" valign="top"><a id="ga2da23079277123e1cd4d5e69d768026b"></a>
static&#160;</td><td class="memItemRight" valign="bottom"><b>CH_IRQ_HANDLER</b> (spurious_handler)</td></tr>
<tr class="separator:ga2da23079277123e1cd4d5e69d768026b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d5821e5a06754e2ce920c97890d06f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga07d5821e5a06754e2ce920c97890d06f.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a> (void)</td></tr>
<tr class="memdesc:ga07d5821e5a06754e2ce920c97890d06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low level HAL driver initialization.  <a href="group__HAL_ga07d5821e5a06754e2ce920c97890d06f.html#ga07d5821e5a06754e2ce920c97890d06f">More...</a><br /></td></tr>
<tr class="separator:ga07d5821e5a06754e2ce920c97890d06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872b60fe27f723697460133d5f7f32af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga872b60fe27f723697460133d5f7f32af.html#ga872b60fe27f723697460133d5f7f32af">at91sam7_clock_init</a> (void)</td></tr>
<tr class="memdesc:ga872b60fe27f723697460133d5f7f32af"><td class="mdescLeft">&#160;</td><td class="mdescRight">AT91SAM7 clocks and <a class="el" href="structPLL.html">PLL</a> initialization.  <a href="group__HAL_ga872b60fe27f723697460133d5f7f32af.html#ga872b60fe27f723697460133d5f7f32af">More...</a><br /></td></tr>
<tr class="separator:ga872b60fe27f723697460133d5f7f32af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4629d55c05038f603751846b504aef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaff4629d55c05038f603751846b504aef.html#gaff4629d55c05038f603751846b504aef">lpc_clock_init</a> (void)</td></tr>
<tr class="memdesc:gaff4629d55c05038f603751846b504aef"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPC11Uxx clocks and <a class="el" href="structPLL.html">PLL</a> initialization.  <a href="group__HAL_gaff4629d55c05038f603751846b504aef.html#gaff4629d55c05038f603751846b504aef">More...</a><br /></td></tr>
<tr class="separator:gaff4629d55c05038f603751846b504aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911e8579d0334184c01d61e4f4c42411"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga911e8579d0334184c01d61e4f4c42411.html#ga911e8579d0334184c01d61e4f4c42411">lpc111x_clock_init</a> (void)</td></tr>
<tr class="memdesc:ga911e8579d0334184c01d61e4f4c42411"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPC11xx clocks and <a class="el" href="structPLL.html">PLL</a> initialization.  <a href="group__HAL_ga911e8579d0334184c01d61e4f4c42411.html#ga911e8579d0334184c01d61e4f4c42411">More...</a><br /></td></tr>
<tr class="separator:ga911e8579d0334184c01d61e4f4c42411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab338d0467ea2f5d00a6dca43e7eef4bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab338d0467ea2f5d00a6dca43e7eef4bc.html#gab338d0467ea2f5d00a6dca43e7eef4bc">lpc122x_clock_init</a> (void)</td></tr>
<tr class="memdesc:gab338d0467ea2f5d00a6dca43e7eef4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPC122x clocks and <a class="el" href="structPLL.html">PLL</a> initialization.  <a href="group__HAL_gab338d0467ea2f5d00a6dca43e7eef4bc.html#gab338d0467ea2f5d00a6dca43e7eef4bc">More...</a><br /></td></tr>
<tr class="separator:gab338d0467ea2f5d00a6dca43e7eef4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d4aa7461d0ea9e55ea77f5480eb4a5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac0d4aa7461d0ea9e55ea77f5480eb4a5.html#gac0d4aa7461d0ea9e55ea77f5480eb4a5">LPC13xx_clock_init</a> (void)</td></tr>
<tr class="memdesc:gac0d4aa7461d0ea9e55ea77f5480eb4a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPC13xx clocks and <a class="el" href="structPLL.html">PLL</a> initialization.  <a href="group__HAL_gac0d4aa7461d0ea9e55ea77f5480eb4a5.html#gac0d4aa7461d0ea9e55ea77f5480eb4a5">More...</a><br /></td></tr>
<tr class="separator:gac0d4aa7461d0ea9e55ea77f5480eb4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505037e7f56f99607720251de3fa42d5"><td class="memItemLeft" align="right" valign="top"><a id="ga505037e7f56f99607720251de3fa42d5"></a>
static&#160;</td><td class="memItemRight" valign="bottom"><b>CH_IRQ_HANDLER</b> (irq_handler)</td></tr>
<tr class="separator:ga505037e7f56f99607720251de3fa42d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39c58fbc00ebee07d5167a2b5c95c3e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae39c58fbc00ebee07d5167a2b5c95c3e.html#gae39c58fbc00ebee07d5167a2b5c95c3e">lpc214x_clock_init</a> (void)</td></tr>
<tr class="memdesc:gae39c58fbc00ebee07d5167a2b5c95c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPC214x clocks and <a class="el" href="structPLL.html">PLL</a> initialization.  <a href="group__HAL_gae39c58fbc00ebee07d5167a2b5c95c3e.html#gae39c58fbc00ebee07d5167a2b5c95c3e">More...</a><br /></td></tr>
<tr class="separator:gae39c58fbc00ebee07d5167a2b5c95c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f359687de506292fc5a67558e67d401"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7f359687de506292fc5a67558e67d401.html#ga7f359687de506292fc5a67558e67d401">lpc8xx_clock_init</a> (void)</td></tr>
<tr class="memdesc:ga7f359687de506292fc5a67558e67d401"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPC8xx clocks and <a class="el" href="structPLL.html">PLL</a> initialization.  <a href="group__HAL_ga7f359687de506292fc5a67558e67d401.html#ga7f359687de506292fc5a67558e67d401">More...</a><br /></td></tr>
<tr class="separator:ga7f359687de506292fc5a67558e67d401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9afc6e6cae8cbb57f50b3337e5a9149f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9afc6e6cae8cbb57f50b3337e5a9149f.html#ga9afc6e6cae8cbb57f50b3337e5a9149f">CH_IRQ_HANDLER</a> (vector59)</td></tr>
<tr class="memdesc:ga9afc6e6cae8cbb57f50b3337e5a9149f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIT channel 3 interrupt handler.  <a href="group__HAL_ga9afc6e6cae8cbb57f50b3337e5a9149f.html#ga9afc6e6cae8cbb57f50b3337e5a9149f">More...</a><br /></td></tr>
<tr class="separator:ga9afc6e6cae8cbb57f50b3337e5a9149f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d941ccae7ac9c259f5dc7ff2f93dc39"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2d941ccae7ac9c259f5dc7ff2f93dc39.html#ga2d941ccae7ac9c259f5dc7ff2f93dc39">spc_clock_init</a> (void)</td></tr>
<tr class="memdesc:ga2d941ccae7ac9c259f5dc7ff2f93dc39"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC560B/Cxx clocks and <a class="el" href="structPLL.html">PLL</a> initialization.  <a href="group__HAL_ga2d941ccae7ac9c259f5dc7ff2f93dc39.html#ga2d941ccae7ac9c259f5dc7ff2f93dc39">More...</a><br /></td></tr>
<tr class="separator:ga2d941ccae7ac9c259f5dc7ff2f93dc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba0885f3b8b2548283bb0c6afc76f26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__types.html#ga7556af1cb61728b53228fa3af1c851de">bool_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacba0885f3b8b2548283bb0c6afc76f26.html#gacba0885f3b8b2548283bb0c6afc76f26">halSPCSetRunMode</a> (<a class="el" href="group__HAL.html#gad23b51b5198e36af763658710b8823e6">spc5_runmode_t</a> mode)</td></tr>
<tr class="memdesc:gacba0885f3b8b2548283bb0c6afc76f26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switches the system to the specified run mode.  <a href="group__HAL_gacba0885f3b8b2548283bb0c6afc76f26.html#gacba0885f3b8b2548283bb0c6afc76f26">More...</a><br /></td></tr>
<tr class="separator:gacba0885f3b8b2548283bb0c6afc76f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69eaeb078c31fd39fa431b47c835025"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf69eaeb078c31fd39fa431b47c835025.html#gaf69eaeb078c31fd39fa431b47c835025">halSPCSetPeripheralClockMode</a> (uint32_t n, uint32_t pctl)</td></tr>
<tr class="memdesc:gaf69eaeb078c31fd39fa431b47c835025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Changes the clock mode of a peripheral.  <a href="group__HAL_gaf69eaeb078c31fd39fa431b47c835025.html#gaf69eaeb078c31fd39fa431b47c835025">More...</a><br /></td></tr>
<tr class="separator:gaf69eaeb078c31fd39fa431b47c835025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346a159762df124244701aa2bb193011"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga346a159762df124244701aa2bb193011.html#ga346a159762df124244701aa2bb193011">halSPCGetSystemClock</a> (void)</td></tr>
<tr class="memdesc:ga346a159762df124244701aa2bb193011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the system clock under the current run mode.  <a href="group__HAL_ga346a159762df124244701aa2bb193011.html#ga346a159762df124244701aa2bb193011">More...</a><br /></td></tr>
<tr class="separator:ga346a159762df124244701aa2bb193011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56ce42773a99465ac7e3b9268bcb4b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__HAL.html#ga5a210ed32313aab79a661eea02778f76">halrtcnt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad56ce42773a99465ac7e3b9268bcb4b7.html#gad56ce42773a99465ac7e3b9268bcb4b7">hal_lld_get_counter_value</a> (void)</td></tr>
<tr class="memdesc:gad56ce42773a99465ac7e3b9268bcb4b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current value of the system free running counter.  <a href="group__HAL_gad56ce42773a99465ac7e3b9268bcb4b7.html#gad56ce42773a99465ac7e3b9268bcb4b7">More...</a><br /></td></tr>
<tr class="separator:gad56ce42773a99465ac7e3b9268bcb4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d964a7f4ac3f60ef0b1df23870c29c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga58d964a7f4ac3f60ef0b1df23870c29c.html#ga58d964a7f4ac3f60ef0b1df23870c29c">spc_early_init</a> (void)</td></tr>
<tr class="memdesc:ga58d964a7f4ac3f60ef0b1df23870c29c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC56ELxx early initialization.  <a href="group__HAL_ga58d964a7f4ac3f60ef0b1df23870c29c.html#ga58d964a7f4ac3f60ef0b1df23870c29c">More...</a><br /></td></tr>
<tr class="separator:ga58d964a7f4ac3f60ef0b1df23870c29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c20e7cc2204e118a5c21c5fa04a510a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7c20e7cc2204e118a5c21c5fa04a510a.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init</a> (void)</td></tr>
<tr class="memdesc:ga7c20e7cc2204e118a5c21c5fa04a510a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the backup domain.  <a href="group__HAL_ga7c20e7cc2204e118a5c21c5fa04a510a.html#ga7c20e7cc2204e118a5c21c5fa04a510a">More...</a><br /></td></tr>
<tr class="separator:ga7c20e7cc2204e118a5c21c5fa04a510a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacdc37c6e05255d6485d9dfe06cdf82f5.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a> (void)</td></tr>
<tr class="memdesc:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 clocks and <a class="el" href="structPLL.html">PLL</a> initialization.  <a href="group__HAL_gacdc37c6e05255d6485d9dfe06cdf82f5.html#gacdc37c6e05255d6485d9dfe06cdf82f5">More...</a><br /></td></tr>
<tr class="separator:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c744bc5008001cbc26af25ba4819b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad1c744bc5008001cbc26af25ba4819b4.html#gad1c744bc5008001cbc26af25ba4819b4">platform_early_init</a> (void)</td></tr>
<tr class="memdesc:gad1c744bc5008001cbc26af25ba4819b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform early initialization.  <a href="group__HAL_gad1c744bc5008001cbc26af25ba4819b4.html#gad1c744bc5008001cbc26af25ba4819b4">More...</a><br /></td></tr>
<tr class="separator:gad1c744bc5008001cbc26af25ba4819b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c4bb518c95d8334d533047e0abe5d50"><td class="memItemLeft" align="right" valign="top"><a id="ga6c4bb518c95d8334d533047e0abe5d50"></a>
<a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>halLPCGetSystemClock</b> (void)</td></tr>
<tr class="separator:ga6c4bb518c95d8334d533047e0abe5d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8a5c83a26a4fac8d66b835693465fe"><td class="memItemLeft" align="right" valign="top"><a id="ga4a8a5c83a26a4fac8d66b835693465fe"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>halLPCSetSystemClock</b> (const <a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a> new_frequency)</td></tr>
<tr class="separator:ga4a8a5c83a26a4fac8d66b835693465fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb487caa1afb740c0a2cf6983c3de159"><td class="memItemLeft" align="right" valign="top"><a id="gabb487caa1afb740c0a2cf6983c3de159"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>ritimer_stop</b> (void)</td></tr>
<tr class="separator:gabb487caa1afb740c0a2cf6983c3de159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d48b01fbbd10ee4b43295051c89554a"><td class="memItemLeft" align="right" valign="top"><a id="ga9d48b01fbbd10ee4b43295051c89554a"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>ritimer_start</b> (void)</td></tr>
<tr class="separator:ga9d48b01fbbd10ee4b43295051c89554a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9742162c32b74b86dee894fb1f31d3e2"><td class="memItemLeft" align="right" valign="top"><a id="ga9742162c32b74b86dee894fb1f31d3e2"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>systick_adjust_period</b> (const uint32_t counts_per_tick)</td></tr>
<tr class="separator:ga9742162c32b74b86dee894fb1f31d3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga658d40dd88b35406d1f7f4c69cafb467"><td class="memItemLeft" align="right" valign="top"><a id="ga658d40dd88b35406d1f7f4c69cafb467"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>systick_stop</b> ()</td></tr>
<tr class="separator:ga658d40dd88b35406d1f7f4c69cafb467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef22b6df5ec7c3bb5abf9b322dc1c107"><td class="memItemLeft" align="right" valign="top"><a id="gaef22b6df5ec7c3bb5abf9b322dc1c107"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>CH_IRQ_HANDLER</b> (<a class="el" href="group__HAL_gaedcd31b2195a52152249314e5d095322.html#gaedcd31b2195a52152249314e5d095322">RITimer_Or_WWDT_IRQHandler</a>)</td></tr>
<tr class="separator:gaef22b6df5ec7c3bb5abf9b322dc1c107"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga0e2bf0c1451995a5b898faa267c5cb77"><td class="memItemLeft" align="right" valign="top"><a id="ga0e2bf0c1451995a5b898faa267c5cb77"></a>
static <a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>hal_clock_f</b> = LPC43XX_M0_CLK_PLL1_AT_BOOT</td></tr>
<tr class="separator:ga0e2bf0c1451995a5b898faa267c5cb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2bf0c1451995a5b898faa267c5cb77"><td class="memItemLeft" align="right" valign="top"><a id="ga0e2bf0c1451995a5b898faa267c5cb77"></a>
static <a class="el" href="group__HAL.html#gaf3eca55d81a3c9d0c0b6131b079bfb9e">halclock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>hal_clock_f</b> = LPC43XX_M4_CLK</td></tr>
<tr class="separator:ga0e2bf0c1451995a5b898faa267c5cb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Platform identification</h2></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;SPC560B/Cxx Car Body and Convenience&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Absolute Maximum Ratings</h2></td></tr>
<tr class="memitem:gafa1c67b40b10c01295191200d7f85b17"><td class="memItemLeft" align="right" valign="top"><a id="gafa1c67b40b10c01295191200d7f85b17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gafa1c67b40b10c01295191200d7f85b17">SPC5_XOSC_CLK_MAX</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="memdesc:gafa1c67b40b10c01295191200d7f85b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum XOSC clock frequency. <br /></td></tr>
<tr class="separator:gafa1c67b40b10c01295191200d7f85b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519fcb6ca7eb6bc3571e2a9989144611"><td class="memItemLeft" align="right" valign="top"><a id="ga519fcb6ca7eb6bc3571e2a9989144611"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga519fcb6ca7eb6bc3571e2a9989144611">SPC5_XOSC_CLK_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:ga519fcb6ca7eb6bc3571e2a9989144611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum XOSC clock frequency. <br /></td></tr>
<tr class="separator:ga519fcb6ca7eb6bc3571e2a9989144611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b6f895f9191cd245b4959d832c4ce7"><td class="memItemLeft" align="right" valign="top"><a id="gac6b6f895f9191cd245b4959d832c4ce7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gac6b6f895f9191cd245b4959d832c4ce7">SPC5_SXOSC_CLK_MAX</a>&#160;&#160;&#160;40000</td></tr>
<tr class="memdesc:gac6b6f895f9191cd245b4959d832c4ce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SXOSC clock frequency. <br /></td></tr>
<tr class="separator:gac6b6f895f9191cd245b4959d832c4ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398e84940a5a14f23afa4b5ece3aefc7"><td class="memItemLeft" align="right" valign="top"><a id="ga398e84940a5a14f23afa4b5ece3aefc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga398e84940a5a14f23afa4b5ece3aefc7">SPC5_SXOSC_CLK_MIN</a>&#160;&#160;&#160;32000</td></tr>
<tr class="memdesc:ga398e84940a5a14f23afa4b5ece3aefc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum SXOSC clock frequency. <br /></td></tr>
<tr class="separator:ga398e84940a5a14f23afa4b5ece3aefc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3ff9a2e41e301436877ad0e816abfa"><td class="memItemLeft" align="right" valign="top"><a id="ga6c3ff9a2e41e301436877ad0e816abfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6c3ff9a2e41e301436877ad0e816abfa">SPC5_FMPLLIN_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:ga6c3ff9a2e41e301436877ad0e816abfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga6c3ff9a2e41e301436877ad0e816abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0991b124a8b77775bc5c56e719ceca84"><td class="memItemLeft" align="right" valign="top"><a id="ga0991b124a8b77775bc5c56e719ceca84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0991b124a8b77775bc5c56e719ceca84">SPC5_FMPLLIN_MAX</a>&#160;&#160;&#160;64000000</td></tr>
<tr class="memdesc:ga0991b124a8b77775bc5c56e719ceca84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga0991b124a8b77775bc5c56e719ceca84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa1d90fd717964b92bc1618c874742a"><td class="memItemLeft" align="right" valign="top"><a id="ga7aa1d90fd717964b92bc1618c874742a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7aa1d90fd717964b92bc1618c874742a">SPC5_FMPLLVCO_MAX</a>&#160;&#160;&#160;512000000</td></tr>
<tr class="memdesc:ga7aa1d90fd717964b92bc1618c874742a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs VCO clock frequency. <br /></td></tr>
<tr class="separator:ga7aa1d90fd717964b92bc1618c874742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeacf208dac9cfbcb8062c4b39d535ff"><td class="memItemLeft" align="right" valign="top"><a id="gaaeacf208dac9cfbcb8062c4b39d535ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaaeacf208dac9cfbcb8062c4b39d535ff">SPC5_FMPLLVCO_MIN</a>&#160;&#160;&#160;256000000</td></tr>
<tr class="memdesc:gaaeacf208dac9cfbcb8062c4b39d535ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs VCO clock frequency. <br /></td></tr>
<tr class="separator:gaaeacf208dac9cfbcb8062c4b39d535ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa6ff60fc5c01c2e75bee3fdc53b035"><td class="memItemLeft" align="right" valign="top"><a id="ga0aa6ff60fc5c01c2e75bee3fdc53b035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0aa6ff60fc5c01c2e75bee3fdc53b035">SPC5_FMPLL0_CLK_MAX</a>&#160;&#160;&#160;64000000</td></tr>
<tr class="memdesc:ga0aa6ff60fc5c01c2e75bee3fdc53b035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLL0 output clock frequency. <br /></td></tr>
<tr class="separator:ga0aa6ff60fc5c01c2e75bee3fdc53b035"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal clock sources</h2></td></tr>
<tr class="memitem:ga151e838d39e5a5bdae68f0f54666b2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga151e838d39e5a5bdae68f0f54666b2cf.html#ga151e838d39e5a5bdae68f0f54666b2cf">SPC5_IRC_CLK</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="separator:ga151e838d39e5a5bdae68f0f54666b2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadbd6c7c3e129af7c3ba49619384fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gadadbd6c7c3e129af7c3ba49619384fa9.html#gadadbd6c7c3e129af7c3ba49619384fa9">SPC5_SIRC_CLK</a>&#160;&#160;&#160;128000</td></tr>
<tr class="separator:gadadbd6c7c3e129af7c3ba49619384fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FMPLL_CR register bits definitions</h2></td></tr>
<tr class="memitem:ga2329f33a29196fe0feb435af46fd200d"><td class="memItemLeft" align="right" valign="top"><a id="ga2329f33a29196fe0feb435af46fd200d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV2</b>&#160;&#160;&#160;(0U &lt;&lt; 24)</td></tr>
<tr class="separator:ga2329f33a29196fe0feb435af46fd200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b23d5d507ddb49c50bef007f18fd23d"><td class="memItemLeft" align="right" valign="top"><a id="ga0b23d5d507ddb49c50bef007f18fd23d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV4</b>&#160;&#160;&#160;(1U &lt;&lt; 24)</td></tr>
<tr class="separator:ga0b23d5d507ddb49c50bef007f18fd23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a7bc8742ab143b63b02a81dae04bf7"><td class="memItemLeft" align="right" valign="top"><a id="ga42a7bc8742ab143b63b02a81dae04bf7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV8</b>&#160;&#160;&#160;(2U &lt;&lt; 24)</td></tr>
<tr class="separator:ga42a7bc8742ab143b63b02a81dae04bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e388c6bb1bf1bb44c64107e99920a93"><td class="memItemLeft" align="right" valign="top"><a id="ga3e388c6bb1bf1bb44c64107e99920a93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV16</b>&#160;&#160;&#160;(3U &lt;&lt; 24)</td></tr>
<tr class="separator:ga3e388c6bb1bf1bb44c64107e99920a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_GS register bits definitions</h2></td></tr>
<tr class="memitem:ga4394e0c458ca2fe84c3fa33198243332"><td class="memItemLeft" align="right" valign="top"><a id="ga4394e0c458ca2fe84c3fa33198243332"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 0)</td></tr>
<tr class="separator:ga4394e0c458ca2fe84c3fa33198243332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d246d61440458ebdbc19cff61838cf"><td class="memItemLeft" align="right" valign="top"><a id="ga95d246d61440458ebdbc19cff61838cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_IRC</b>&#160;&#160;&#160;(0U &lt;&lt; 0)</td></tr>
<tr class="separator:ga95d246d61440458ebdbc19cff61838cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75fdb98409fb957bfa3136aeb6a30f67"><td class="memItemLeft" align="right" valign="top"><a id="ga75fdb98409fb957bfa3136aeb6a30f67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_DIVIRC</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga75fdb98409fb957bfa3136aeb6a30f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa547b93f7f5284eb90aeed7368124fab"><td class="memItemLeft" align="right" valign="top"><a id="gaa547b93f7f5284eb90aeed7368124fab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_XOSC</b>&#160;&#160;&#160;(2U &lt;&lt; 0)</td></tr>
<tr class="separator:gaa547b93f7f5284eb90aeed7368124fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d70db24b98563b3cdcc5f948f18c597"><td class="memItemLeft" align="right" valign="top"><a id="ga8d70db24b98563b3cdcc5f948f18c597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_DIVXOSC</b>&#160;&#160;&#160;(3U &lt;&lt; 0)</td></tr>
<tr class="separator:ga8d70db24b98563b3cdcc5f948f18c597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a92c7cfcc6f3361fd8ad8498627dd4e"><td class="memItemLeft" align="right" valign="top"><a id="ga7a92c7cfcc6f3361fd8ad8498627dd4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_FMPLL0</b>&#160;&#160;&#160;(4U &lt;&lt; 0)</td></tr>
<tr class="separator:ga7a92c7cfcc6f3361fd8ad8498627dd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_ME register bits definitions</h2></td></tr>
<tr class="memitem:ga34107c6f3028c2d27d6b4bf5a30956ab"><td class="memItemLeft" align="right" valign="top"><a id="ga34107c6f3028c2d27d6b4bf5a30956ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RESET</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga34107c6f3028c2d27d6b4bf5a30956ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e99f7290923a36c62ed542bb474c515"><td class="memItemLeft" align="right" valign="top"><a id="ga9e99f7290923a36c62ed542bb474c515"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_TEST</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:ga9e99f7290923a36c62ed542bb474c515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad782988426283387d917e5443983bfa1"><td class="memItemLeft" align="right" valign="top"><a id="gad782988426283387d917e5443983bfa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_SAFE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:gad782988426283387d917e5443983bfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92ed1d691787cae19966d8762f73098"><td class="memItemLeft" align="right" valign="top"><a id="gac92ed1d691787cae19966d8762f73098"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_DRUN</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:gac92ed1d691787cae19966d8762f73098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7948fabc402617ebd48e0b0193db64"><td class="memItemLeft" align="right" valign="top"><a id="gaef7948fabc402617ebd48e0b0193db64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN0</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:gaef7948fabc402617ebd48e0b0193db64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e12bc8b8eb837fcacd15e94b8f8dbed"><td class="memItemLeft" align="right" valign="top"><a id="ga7e12bc8b8eb837fcacd15e94b8f8dbed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN1</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga7e12bc8b8eb837fcacd15e94b8f8dbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3c714fcce2241e9f6ae66cdeace961"><td class="memItemLeft" align="right" valign="top"><a id="gaaa3c714fcce2241e9f6ae66cdeace961"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN2</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gaaa3c714fcce2241e9f6ae66cdeace961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58574fe28fd15224b239b948dc32a991"><td class="memItemLeft" align="right" valign="top"><a id="ga58574fe28fd15224b239b948dc32a991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN3</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga58574fe28fd15224b239b948dc32a991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8380c6ae29dd302adbfc5cdb02e6a0bb"><td class="memItemLeft" align="right" valign="top"><a id="ga8380c6ae29dd302adbfc5cdb02e6a0bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_HALT0</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:ga8380c6ae29dd302adbfc5cdb02e6a0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35144cef89bd9ca9152eca6fc3e535a1"><td class="memItemLeft" align="right" valign="top"><a id="ga35144cef89bd9ca9152eca6fc3e535a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_STOP0</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga35144cef89bd9ca9152eca6fc3e535a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe130ec303c9dcc6ac77b0d9db5dd7b2"><td class="memItemLeft" align="right" valign="top"><a id="gafe130ec303c9dcc6ac77b0d9db5dd7b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_STANDBY0</b>&#160;&#160;&#160;(1U &lt;&lt; 13)</td></tr>
<tr class="separator:gafe130ec303c9dcc6ac77b0d9db5dd7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_xxx_MC registers bits definitions</h2></td></tr>
<tr class="memitem:gac1d8cb89aea79765b85192da509253d6"><td class="memItemLeft" align="right" valign="top"><a id="gac1d8cb89aea79765b85192da509253d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 0)</td></tr>
<tr class="separator:gac1d8cb89aea79765b85192da509253d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb7b40d9fd638d52b93420ba6366686"><td class="memItemLeft" align="right" valign="top"><a id="ga5cb7b40d9fd638d52b93420ba6366686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:ga5cb7b40d9fd638d52b93420ba6366686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed61151deadd077399498774954e3a4e"><td class="memItemLeft" align="right" valign="top"><a id="gaed61151deadd077399498774954e3a4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_IRC</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(0)</td></tr>
<tr class="separator:gaed61151deadd077399498774954e3a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a88195688ced1130cac3d728ee8faca"><td class="memItemLeft" align="right" valign="top"><a id="ga5a88195688ced1130cac3d728ee8faca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_DIVIRC</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(1)</td></tr>
<tr class="separator:ga5a88195688ced1130cac3d728ee8faca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0aca1b6c13133b10648735c29532da0"><td class="memItemLeft" align="right" valign="top"><a id="gac0aca1b6c13133b10648735c29532da0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_XOSC</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(2)</td></tr>
<tr class="separator:gac0aca1b6c13133b10648735c29532da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9db5d9bdcedd158c2808c51b888e04"><td class="memItemLeft" align="right" valign="top"><a id="ga5b9db5d9bdcedd158c2808c51b888e04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_DIVXOSC</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(3)</td></tr>
<tr class="separator:ga5b9db5d9bdcedd158c2808c51b888e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1b18e0a3a55ca8844baa5e5b5b3c98"><td class="memItemLeft" align="right" valign="top"><a id="ga4f1b18e0a3a55ca8844baa5e5b5b3c98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_FMPLL0</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(4)</td></tr>
<tr class="separator:ga4f1b18e0a3a55ca8844baa5e5b5b3c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee15053693753a0ea0d77b438db00295"><td class="memItemLeft" align="right" valign="top"><a id="gaee15053693753a0ea0d77b438db00295"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_DISABLED</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(15)</td></tr>
<tr class="separator:gaee15053693753a0ea0d77b438db00295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91401852148cb398119f592439d0f65"><td class="memItemLeft" align="right" valign="top"><a id="gaa91401852148cb398119f592439d0f65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_IRCON</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:gaa91401852148cb398119f592439d0f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ac06fc0e567d888d4fee7ee783539f"><td class="memItemLeft" align="right" valign="top"><a id="ga72ac06fc0e567d888d4fee7ee783539f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_XOSC0ON</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga72ac06fc0e567d888d4fee7ee783539f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c7394010bee66df79cdce9d69e1371"><td class="memItemLeft" align="right" valign="top"><a id="ga05c7394010bee66df79cdce9d69e1371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_PLL0ON</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:ga05c7394010bee66df79cdce9d69e1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8a9b4f92ea37983ffd03c6baca27d6"><td class="memItemLeft" align="right" valign="top"><a id="ga8d8a9b4f92ea37983ffd03c6baca27d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 16)</td></tr>
<tr class="separator:ga8d8a9b4f92ea37983ffd03c6baca27d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746da1d5224885470356df5dce16bb7b"><td class="memItemLeft" align="right" valign="top"><a id="ga746da1d5224885470356df5dce16bb7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 16)</td></tr>
<tr class="separator:ga746da1d5224885470356df5dce16bb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab391899a7bf651429af842bffb3ef1f3"><td class="memItemLeft" align="right" valign="top"><a id="gab391899a7bf651429af842bffb3ef1f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON_PD</b>&#160;&#160;&#160;(1U &lt;&lt; 16)</td></tr>
<tr class="separator:gab391899a7bf651429af842bffb3ef1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c7537062789aa12c42d736f64495cf"><td class="memItemLeft" align="right" valign="top"><a id="gac8c7537062789aa12c42d736f64495cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON_LP</b>&#160;&#160;&#160;(2U &lt;&lt; 16)</td></tr>
<tr class="separator:gac8c7537062789aa12c42d736f64495cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae862d305af79cb8d029bcf0cda363c98"><td class="memItemLeft" align="right" valign="top"><a id="gae862d305af79cb8d029bcf0cda363c98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON_NORMAL</b>&#160;&#160;&#160;(3U &lt;&lt; 16)</td></tr>
<tr class="separator:gae862d305af79cb8d029bcf0cda363c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e7b81fda4d1daa90c1a15d37b8bebb"><td class="memItemLeft" align="right" valign="top"><a id="ga34e7b81fda4d1daa90c1a15d37b8bebb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 18)</td></tr>
<tr class="separator:ga34e7b81fda4d1daa90c1a15d37b8bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd5db89ac1d9390dbc9d7250b30c4bc"><td class="memItemLeft" align="right" valign="top"><a id="ga8cd5db89ac1d9390dbc9d7250b30c4bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 18)</td></tr>
<tr class="separator:ga8cd5db89ac1d9390dbc9d7250b30c4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6030914079e99e7271f13437afe727ad"><td class="memItemLeft" align="right" valign="top"><a id="ga6030914079e99e7271f13437afe727ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON_PD</b>&#160;&#160;&#160;(1U &lt;&lt; 18)</td></tr>
<tr class="separator:ga6030914079e99e7271f13437afe727ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b9d7300f9e69c51a3594f05ee868eba"><td class="memItemLeft" align="right" valign="top"><a id="ga6b9d7300f9e69c51a3594f05ee868eba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON_LP</b>&#160;&#160;&#160;(2U &lt;&lt; 18)</td></tr>
<tr class="separator:ga6b9d7300f9e69c51a3594f05ee868eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da0a4c34d767ef9504e36f63494b828"><td class="memItemLeft" align="right" valign="top"><a id="ga9da0a4c34d767ef9504e36f63494b828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON_NORMAL</b>&#160;&#160;&#160;(3U &lt;&lt; 18)</td></tr>
<tr class="separator:ga9da0a4c34d767ef9504e36f63494b828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c57e6d161d77a16db3fe6add2a12989"><td class="memItemLeft" align="right" valign="top"><a id="ga7c57e6d161d77a16db3fe6add2a12989"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_MVRON</b>&#160;&#160;&#160;(1U &lt;&lt; 20)</td></tr>
<tr class="separator:ga7c57e6d161d77a16db3fe6add2a12989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7fec83f65b73cdda99d4fdc56e6d90"><td class="memItemLeft" align="right" valign="top"><a id="gaad7fec83f65b73cdda99d4fdc56e6d90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_PDO</b>&#160;&#160;&#160;(1U &lt;&lt; 23)</td></tr>
<tr class="separator:gaad7fec83f65b73cdda99d4fdc56e6d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_MCTL register bits definitions</h2></td></tr>
<tr class="memitem:gaea190a979f8955a55cce23d1408db7c6"><td class="memItemLeft" align="right" valign="top"><a id="gaea190a979f8955a55cce23d1408db7c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_KEY</b>&#160;&#160;&#160;0x5AF0U</td></tr>
<tr class="separator:gaea190a979f8955a55cce23d1408db7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4bea6bfaa7ad89123d45bb6fb1e6d09"><td class="memItemLeft" align="right" valign="top"><a id="gae4bea6bfaa7ad89123d45bb6fb1e6d09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_KEY_INV</b>&#160;&#160;&#160;0xA50FU</td></tr>
<tr class="separator:gae4bea6bfaa7ad89123d45bb6fb1e6d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e25c92b29f34842e1690819e2050e2b"><td class="memItemLeft" align="right" valign="top"><a id="ga2e25c92b29f34842e1690819e2050e2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_MODE_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 28)</td></tr>
<tr class="separator:ga2e25c92b29f34842e1690819e2050e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba42f26904eb82b326a3e386d684ee8b"><td class="memItemLeft" align="right" valign="top"><a id="gaba42f26904eb82b326a3e386d684ee8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_MODE</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 28)</td></tr>
<tr class="separator:gaba42f26904eb82b326a3e386d684ee8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_RUN_PCx registers bits definitions</h2></td></tr>
<tr class="memitem:gaf14b259ccca140a11cda598201d884cc"><td class="memItemLeft" align="right" valign="top"><a id="gaf14b259ccca140a11cda598201d884cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_TEST</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:gaf14b259ccca140a11cda598201d884cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8bed3b9041b5de55af30d66b4558b4"><td class="memItemLeft" align="right" valign="top"><a id="gafa8bed3b9041b5de55af30d66b4558b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_SAFE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:gafa8bed3b9041b5de55af30d66b4558b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1275e7067ff128e982d7e51e68429d"><td class="memItemLeft" align="right" valign="top"><a id="ga9e1275e7067ff128e982d7e51e68429d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_DRUN</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:ga9e1275e7067ff128e982d7e51e68429d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ba7af4179bbc13985b0211471af90e"><td class="memItemLeft" align="right" valign="top"><a id="ga64ba7af4179bbc13985b0211471af90e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN0</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:ga64ba7af4179bbc13985b0211471af90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077ef1c32bb60206cbb7bf781f08ed7d"><td class="memItemLeft" align="right" valign="top"><a id="ga077ef1c32bb60206cbb7bf781f08ed7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN1</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga077ef1c32bb60206cbb7bf781f08ed7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf304f3288ebcc660041815ecc12e07b0"><td class="memItemLeft" align="right" valign="top"><a id="gaf304f3288ebcc660041815ecc12e07b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN2</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gaf304f3288ebcc660041815ecc12e07b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363a44f3856b8208944ea4cf3687c53b"><td class="memItemLeft" align="right" valign="top"><a id="ga363a44f3856b8208944ea4cf3687c53b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN3</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga363a44f3856b8208944ea4cf3687c53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_LP_PCx registers bits definitions</h2></td></tr>
<tr class="memitem:ga36c2b3b44b9e4b3943b06c960ce5e4ab"><td class="memItemLeft" align="right" valign="top"><a id="ga36c2b3b44b9e4b3943b06c960ce5e4ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_LP_PC_HALT0</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:ga36c2b3b44b9e4b3943b06c960ce5e4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542f834995994817e8e1dbf59a1c5204"><td class="memItemLeft" align="right" valign="top"><a id="ga542f834995994817e8e1dbf59a1c5204"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_LP_PC_STOP0</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga542f834995994817e8e1dbf59a1c5204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ef23a5d55d54f38ba4decc87d68855"><td class="memItemLeft" align="right" valign="top"><a id="ga01ef23a5d55d54f38ba4decc87d68855"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_LP_PC_STANDBY0</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga01ef23a5d55d54f38ba4decc87d68855"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_PCTL registers bits definitions</h2></td></tr>
<tr class="memitem:ga245e89217a8c28df16f951a9ae5c890b"><td class="memItemLeft" align="right" valign="top"><a id="ga245e89217a8c28df16f951a9ae5c890b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_RUN_MASK</b>&#160;&#160;&#160;(7U &lt;&lt; 0)</td></tr>
<tr class="separator:ga245e89217a8c28df16f951a9ae5c890b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5722188d550e3b586ab03186b71918d9"><td class="memItemLeft" align="right" valign="top"><a id="ga5722188d550e3b586ab03186b71918d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_RUN</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:ga5722188d550e3b586ab03186b71918d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b38ad97fc5bd5a38765501719a29d6"><td class="memItemLeft" align="right" valign="top"><a id="gad8b38ad97fc5bd5a38765501719a29d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_LP_MASK</b>&#160;&#160;&#160;(7U &lt;&lt; 3)</td></tr>
<tr class="separator:gad8b38ad97fc5bd5a38765501719a29d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8015cddca5889461da643849c9267ce5"><td class="memItemLeft" align="right" valign="top"><a id="ga8015cddca5889461da643849c9267ce5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_LP</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 3)</td></tr>
<tr class="separator:ga8015cddca5889461da643849c9267ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5de16a638123f38736d7e20918af09"><td class="memItemLeft" align="right" valign="top"><a id="gafe5de16a638123f38736d7e20918af09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_DBG</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gafe5de16a638123f38736d7e20918af09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPC560B/Cxx capabilities</h2></td></tr>
<tr class="memitem:gaa56d82cc1415d417662c9d47765864dc"><td class="memItemLeft" align="right" valign="top"><a id="gaa56d82cc1415d417662c9d47765864dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_EDMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa56d82cc1415d417662c9d47765864dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c185cd13882c89236bab6684fb2d6b1"><td class="memItemLeft" align="right" valign="top"><a id="ga5c185cd13882c89236bab6684fb2d6b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_LINFLEX0</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5c185cd13882c89236bab6684fb2d6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa771975c4d73a54545dba6b915b0775f"><td class="memItemLeft" align="right" valign="top"><a id="gaa771975c4d73a54545dba6b915b0775f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_PCTL</b>&#160;&#160;&#160;48</td></tr>
<tr class="separator:gaa771975c4d73a54545dba6b915b0775f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf49a7f6f4c740c3c305b7bc27a26c6b"><td class="memItemLeft" align="right" valign="top"><a id="gabf49a7f6f4c740c3c305b7bc27a26c6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_RXI_HANDLER</b>&#160;&#160;&#160;vector79</td></tr>
<tr class="separator:gabf49a7f6f4c740c3c305b7bc27a26c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf641fb4ff2fdc014267fa37fa14a728c"><td class="memItemLeft" align="right" valign="top"><a id="gaf641fb4ff2fdc014267fa37fa14a728c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_TXI_HANDLER</b>&#160;&#160;&#160;vector80</td></tr>
<tr class="separator:gaf641fb4ff2fdc014267fa37fa14a728c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d7306c980c711588dd0569bca65812"><td class="memItemLeft" align="right" valign="top"><a id="gad6d7306c980c711588dd0569bca65812"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_ERR_HANDLER</b>&#160;&#160;&#160;vector81</td></tr>
<tr class="separator:gad6d7306c980c711588dd0569bca65812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga699c53a3a9d776da15a1adf49d2c7d0c"><td class="memItemLeft" align="right" valign="top"><a id="ga699c53a3a9d776da15a1adf49d2c7d0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_RXI_NUMBER</b>&#160;&#160;&#160;79</td></tr>
<tr class="separator:ga699c53a3a9d776da15a1adf49d2c7d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a2fecb92e2c3e40a2ae1e6ff30a80e"><td class="memItemLeft" align="right" valign="top"><a id="gac3a2fecb92e2c3e40a2ae1e6ff30a80e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_TXI_NUMBER</b>&#160;&#160;&#160;80</td></tr>
<tr class="separator:gac3a2fecb92e2c3e40a2ae1e6ff30a80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5067121f37b983cd0d182c05ab3a03a3"><td class="memItemLeft" align="right" valign="top"><a id="ga5067121f37b983cd0d182c05ab3a03a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_ERR_NUMBER</b>&#160;&#160;&#160;81</td></tr>
<tr class="separator:ga5067121f37b983cd0d182c05ab3a03a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094a53acc43fb2ac0985fd0ce10116c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_CLK</b></td></tr>
<tr class="separator:ga094a53acc43fb2ac0985fd0ce10116c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1badabc07864e12723e0a796e4fdaee9"><td class="memItemLeft" align="right" valign="top"><a id="ga1badabc07864e12723e0a796e4fdaee9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_LINFLEX1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga1badabc07864e12723e0a796e4fdaee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d945ea3ddde5aedbabbe242ec60b474"><td class="memItemLeft" align="right" valign="top"><a id="ga2d945ea3ddde5aedbabbe242ec60b474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_PCTL</b>&#160;&#160;&#160;49</td></tr>
<tr class="separator:ga2d945ea3ddde5aedbabbe242ec60b474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7886d3bb474e623f533b6f6a6437fd"><td class="memItemLeft" align="right" valign="top"><a id="ga8f7886d3bb474e623f533b6f6a6437fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_RXI_HANDLER</b>&#160;&#160;&#160;vector99</td></tr>
<tr class="separator:ga8f7886d3bb474e623f533b6f6a6437fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4fdf2a7058f77075b60dcad5054453"><td class="memItemLeft" align="right" valign="top"><a id="ga4a4fdf2a7058f77075b60dcad5054453"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_TXI_HANDLER</b>&#160;&#160;&#160;vector100</td></tr>
<tr class="separator:ga4a4fdf2a7058f77075b60dcad5054453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f921fa7ea3e12927e4e212e68a8f41"><td class="memItemLeft" align="right" valign="top"><a id="gaf0f921fa7ea3e12927e4e212e68a8f41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_ERR_HANDLER</b>&#160;&#160;&#160;vector101</td></tr>
<tr class="separator:gaf0f921fa7ea3e12927e4e212e68a8f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3220cef674674a22543ba5262e0b15bd"><td class="memItemLeft" align="right" valign="top"><a id="ga3220cef674674a22543ba5262e0b15bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_RXI_NUMBER</b>&#160;&#160;&#160;99</td></tr>
<tr class="separator:ga3220cef674674a22543ba5262e0b15bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543bbc4ec03273bbe543b257c71a0df9"><td class="memItemLeft" align="right" valign="top"><a id="ga543bbc4ec03273bbe543b257c71a0df9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_TXI_NUMBER</b>&#160;&#160;&#160;100</td></tr>
<tr class="separator:ga543bbc4ec03273bbe543b257c71a0df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2599f135fb452a05472882df15952d"><td class="memItemLeft" align="right" valign="top"><a id="ga1f2599f135fb452a05472882df15952d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_ERR_NUMBER</b>&#160;&#160;&#160;101</td></tr>
<tr class="separator:ga1f2599f135fb452a05472882df15952d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5ef523d827a1387eb01094e39ca7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_CLK</b></td></tr>
<tr class="separator:ga1f5ef523d827a1387eb01094e39ca7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f79b8e6f5414a4c489d745ed091da9e"><td class="memItemLeft" align="right" valign="top"><a id="ga1f79b8e6f5414a4c489d745ed091da9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_LINFLEX2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga1f79b8e6f5414a4c489d745ed091da9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040d06f1b2f7bd1544e90512c7c2c33b"><td class="memItemLeft" align="right" valign="top"><a id="ga040d06f1b2f7bd1544e90512c7c2c33b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX2_PCTL</b>&#160;&#160;&#160;50</td></tr>
<tr class="separator:ga040d06f1b2f7bd1544e90512c7c2c33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6931a9aa4ce93adb15d72e811109a41"><td class="memItemLeft" align="right" valign="top"><a id="gaf6931a9aa4ce93adb15d72e811109a41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX2_RXI_HANDLER</b>&#160;&#160;&#160;vector119</td></tr>
<tr class="separator:gaf6931a9aa4ce93adb15d72e811109a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a253581d4048d86999b916c19ef5004"><td class="memItemLeft" align="right" valign="top"><a id="ga4a253581d4048d86999b916c19ef5004"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX2_TXI_HANDLER</b>&#160;&#160;&#160;vector120</td></tr>
<tr class="separator:ga4a253581d4048d86999b916c19ef5004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15fe1d735c7a72dae0b7839ec463f00"><td class="memItemLeft" align="right" valign="top"><a id="gae15fe1d735c7a72dae0b7839ec463f00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX2_ERR_HANDLER</b>&#160;&#160;&#160;vector121</td></tr>
<tr class="separator:gae15fe1d735c7a72dae0b7839ec463f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ec330d1b59e46a6d9d689b2eee8bbe"><td class="memItemLeft" align="right" valign="top"><a id="ga21ec330d1b59e46a6d9d689b2eee8bbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX2_RXI_NUMBER</b>&#160;&#160;&#160;119</td></tr>
<tr class="separator:ga21ec330d1b59e46a6d9d689b2eee8bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga072912ea23adc112c5bcafdbbd5ecb43"><td class="memItemLeft" align="right" valign="top"><a id="ga072912ea23adc112c5bcafdbbd5ecb43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX2_TXI_NUMBER</b>&#160;&#160;&#160;120</td></tr>
<tr class="separator:ga072912ea23adc112c5bcafdbbd5ecb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6bcfb3c1fbc728432f0aca56b877ce5"><td class="memItemLeft" align="right" valign="top"><a id="gac6bcfb3c1fbc728432f0aca56b877ce5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX2_ERR_NUMBER</b>&#160;&#160;&#160;121</td></tr>
<tr class="separator:gac6bcfb3c1fbc728432f0aca56b877ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe59f026ba90d3dbc54b569edc5f485f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX2_CLK</b></td></tr>
<tr class="separator:gafe59f026ba90d3dbc54b569edc5f485f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b0a55796eda6f2092d84bfe248c2f8"><td class="memItemLeft" align="right" valign="top"><a id="ga46b0a55796eda6f2092d84bfe248c2f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_LINFLEX3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga46b0a55796eda6f2092d84bfe248c2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff04b10df479c7a14dd6fe25d13a6e8"><td class="memItemLeft" align="right" valign="top"><a id="ga4ff04b10df479c7a14dd6fe25d13a6e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX3_PCTL</b>&#160;&#160;&#160;51</td></tr>
<tr class="separator:ga4ff04b10df479c7a14dd6fe25d13a6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d04fd15f998c6d5be3cbbbaeb0c2ca"><td class="memItemLeft" align="right" valign="top"><a id="gac3d04fd15f998c6d5be3cbbbaeb0c2ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX3_RXI_HANDLER</b>&#160;&#160;&#160;vector122</td></tr>
<tr class="separator:gac3d04fd15f998c6d5be3cbbbaeb0c2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd08f38ce8a546617d25a0b45e358eb"><td class="memItemLeft" align="right" valign="top"><a id="ga1dd08f38ce8a546617d25a0b45e358eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX3_TXI_HANDLER</b>&#160;&#160;&#160;vector123</td></tr>
<tr class="separator:ga1dd08f38ce8a546617d25a0b45e358eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04444508692d9fa2f2c777a8d7b19742"><td class="memItemLeft" align="right" valign="top"><a id="ga04444508692d9fa2f2c777a8d7b19742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX3_ERR_HANDLER</b>&#160;&#160;&#160;vector124</td></tr>
<tr class="separator:ga04444508692d9fa2f2c777a8d7b19742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50afb6658cb74a15e6e0e718f866edb5"><td class="memItemLeft" align="right" valign="top"><a id="ga50afb6658cb74a15e6e0e718f866edb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX3_RXI_NUMBER</b>&#160;&#160;&#160;122</td></tr>
<tr class="separator:ga50afb6658cb74a15e6e0e718f866edb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f10d129a8a5e1670d3f40c879c518b"><td class="memItemLeft" align="right" valign="top"><a id="gad6f10d129a8a5e1670d3f40c879c518b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX3_TXI_NUMBER</b>&#160;&#160;&#160;123</td></tr>
<tr class="separator:gad6f10d129a8a5e1670d3f40c879c518b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbeeca6c5a0e927fd34a6f9a324c6394"><td class="memItemLeft" align="right" valign="top"><a id="gafbeeca6c5a0e927fd34a6f9a324c6394"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX3_ERR_NUMBER</b>&#160;&#160;&#160;124</td></tr>
<tr class="separator:gafbeeca6c5a0e927fd34a6f9a324c6394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5738f20fa61ac6ba36db527474d0393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX3_CLK</b></td></tr>
<tr class="separator:gad5738f20fa61ac6ba36db527474d0393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab644f873787201f546228052fe08ddaa"><td class="memItemLeft" align="right" valign="top"><a id="gab644f873787201f546228052fe08ddaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_SIUL</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab644f873787201f546228052fe08ddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313e7a443f0474f57f88f6501555e2fe"><td class="memItemLeft" align="right" valign="top"><a id="ga313e7a443f0474f57f88f6501555e2fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIUL_PCTL</b>&#160;&#160;&#160;68</td></tr>
<tr class="separator:ga313e7a443f0474f57f88f6501555e2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05a226ea4d9ae92e12a1fd550b4ed49"><td class="memItemLeft" align="right" valign="top"><a id="gae05a226ea4d9ae92e12a1fd550b4ed49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIUL_NUM_PORTS</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae05a226ea4d9ae92e12a1fd550b4ed49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3ee9ab382f33ee6bf5ba68474091e1"><td class="memItemLeft" align="right" valign="top"><a id="ga2f3ee9ab382f33ee6bf5ba68474091e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIUL_NUM_PCRS</b>&#160;&#160;&#160;123</td></tr>
<tr class="separator:ga2f3ee9ab382f33ee6bf5ba68474091e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ef2aa15d41d3fca902f1d49c8bcdba"><td class="memItemLeft" align="right" valign="top"><a id="gad5ef2aa15d41d3fca902f1d49c8bcdba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIUL_NUM_PADSELS</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:gad5ef2aa15d41d3fca902f1d49c8bcdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e03e858b50fab43ea821ba3d4f65187"><td class="memItemLeft" align="right" valign="top"><a id="ga2e03e858b50fab43ea821ba3d4f65187"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIUL_SYSTEM_PINS</b>&#160;&#160;&#160;32,33,121,122</td></tr>
<tr class="separator:ga2e03e858b50fab43ea821ba3d4f65187"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Platform identification</h2></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;SPC560Pxx Chassis and Safety&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Absolute Maximum Ratings</h2></td></tr>
<tr class="memitem:gafa1c67b40b10c01295191200d7f85b17"><td class="memItemLeft" align="right" valign="top"><a id="gafa1c67b40b10c01295191200d7f85b17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gafa1c67b40b10c01295191200d7f85b17">SPC5_XOSC_CLK_MAX</a>&#160;&#160;&#160;40000000</td></tr>
<tr class="memdesc:gafa1c67b40b10c01295191200d7f85b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum XOSC clock frequency. <br /></td></tr>
<tr class="separator:gafa1c67b40b10c01295191200d7f85b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519fcb6ca7eb6bc3571e2a9989144611"><td class="memItemLeft" align="right" valign="top"><a id="ga519fcb6ca7eb6bc3571e2a9989144611"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga519fcb6ca7eb6bc3571e2a9989144611">SPC5_XOSC_CLK_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:ga519fcb6ca7eb6bc3571e2a9989144611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum XOSC clock frequency. <br /></td></tr>
<tr class="separator:ga519fcb6ca7eb6bc3571e2a9989144611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3ff9a2e41e301436877ad0e816abfa"><td class="memItemLeft" align="right" valign="top"><a id="ga6c3ff9a2e41e301436877ad0e816abfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6c3ff9a2e41e301436877ad0e816abfa">SPC5_FMPLLIN_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:ga6c3ff9a2e41e301436877ad0e816abfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga6c3ff9a2e41e301436877ad0e816abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0991b124a8b77775bc5c56e719ceca84"><td class="memItemLeft" align="right" valign="top"><a id="ga0991b124a8b77775bc5c56e719ceca84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0991b124a8b77775bc5c56e719ceca84">SPC5_FMPLLIN_MAX</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="memdesc:ga0991b124a8b77775bc5c56e719ceca84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga0991b124a8b77775bc5c56e719ceca84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa1d90fd717964b92bc1618c874742a"><td class="memItemLeft" align="right" valign="top"><a id="ga7aa1d90fd717964b92bc1618c874742a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7aa1d90fd717964b92bc1618c874742a">SPC5_FMPLLVCO_MAX</a>&#160;&#160;&#160;512000000</td></tr>
<tr class="memdesc:ga7aa1d90fd717964b92bc1618c874742a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs VCO clock frequency. <br /></td></tr>
<tr class="separator:ga7aa1d90fd717964b92bc1618c874742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeacf208dac9cfbcb8062c4b39d535ff"><td class="memItemLeft" align="right" valign="top"><a id="gaaeacf208dac9cfbcb8062c4b39d535ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaaeacf208dac9cfbcb8062c4b39d535ff">SPC5_FMPLLVCO_MIN</a>&#160;&#160;&#160;256000000</td></tr>
<tr class="memdesc:gaaeacf208dac9cfbcb8062c4b39d535ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs VCO clock frequency. <br /></td></tr>
<tr class="separator:gaaeacf208dac9cfbcb8062c4b39d535ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa6ff60fc5c01c2e75bee3fdc53b035"><td class="memItemLeft" align="right" valign="top"><a id="ga0aa6ff60fc5c01c2e75bee3fdc53b035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0aa6ff60fc5c01c2e75bee3fdc53b035">SPC5_FMPLL0_CLK_MAX</a>&#160;&#160;&#160;64000000</td></tr>
<tr class="memdesc:ga0aa6ff60fc5c01c2e75bee3fdc53b035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLL0 output clock frequency. <br /></td></tr>
<tr class="separator:ga0aa6ff60fc5c01c2e75bee3fdc53b035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28d3d2bb43ddcabe5cf0caef5620753"><td class="memItemLeft" align="right" valign="top"><a id="gaa28d3d2bb43ddcabe5cf0caef5620753"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa28d3d2bb43ddcabe5cf0caef5620753">SPC5_FMPLL1_CLK_MAX</a>&#160;&#160;&#160;120000000</td></tr>
<tr class="memdesc:gaa28d3d2bb43ddcabe5cf0caef5620753"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLL1 output clock frequency. <br /></td></tr>
<tr class="separator:gaa28d3d2bb43ddcabe5cf0caef5620753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87eda19c0fe59b9b7dd9c58ddddcfc3"><td class="memItemLeft" align="right" valign="top"><a id="gad87eda19c0fe59b9b7dd9c58ddddcfc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad87eda19c0fe59b9b7dd9c58ddddcfc3">SPC5_FMPLL1_1D1_CLK_MAX</a>&#160;&#160;&#160;80000000</td></tr>
<tr class="memdesc:gad87eda19c0fe59b9b7dd9c58ddddcfc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLL1 1D1 output clock frequency. <br /></td></tr>
<tr class="separator:gad87eda19c0fe59b9b7dd9c58ddddcfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal clock sources</h2></td></tr>
<tr class="memitem:ga151e838d39e5a5bdae68f0f54666b2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga151e838d39e5a5bdae68f0f54666b2cf.html#ga151e838d39e5a5bdae68f0f54666b2cf">SPC5_IRC_CLK</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="separator:ga151e838d39e5a5bdae68f0f54666b2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FMPLL_CR register bits definitions</h2></td></tr>
<tr class="memitem:ga2329f33a29196fe0feb435af46fd200d"><td class="memItemLeft" align="right" valign="top"><a id="ga2329f33a29196fe0feb435af46fd200d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV2</b>&#160;&#160;&#160;(0U &lt;&lt; 24)</td></tr>
<tr class="separator:ga2329f33a29196fe0feb435af46fd200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b23d5d507ddb49c50bef007f18fd23d"><td class="memItemLeft" align="right" valign="top"><a id="ga0b23d5d507ddb49c50bef007f18fd23d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV4</b>&#160;&#160;&#160;(1U &lt;&lt; 24)</td></tr>
<tr class="separator:ga0b23d5d507ddb49c50bef007f18fd23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a7bc8742ab143b63b02a81dae04bf7"><td class="memItemLeft" align="right" valign="top"><a id="ga42a7bc8742ab143b63b02a81dae04bf7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV8</b>&#160;&#160;&#160;(2U &lt;&lt; 24)</td></tr>
<tr class="separator:ga42a7bc8742ab143b63b02a81dae04bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e388c6bb1bf1bb44c64107e99920a93"><td class="memItemLeft" align="right" valign="top"><a id="ga3e388c6bb1bf1bb44c64107e99920a93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV16</b>&#160;&#160;&#160;(3U &lt;&lt; 24)</td></tr>
<tr class="separator:ga3e388c6bb1bf1bb44c64107e99920a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Clock selectors used in the various GCM SC registers</h2></td></tr>
<tr class="memitem:gaa1b00f0768adc79ae17c97fc76d2cabc"><td class="memItemLeft" align="right" valign="top"><a id="gaa1b00f0768adc79ae17c97fc76d2cabc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SS_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 24)</td></tr>
<tr class="separator:gaa1b00f0768adc79ae17c97fc76d2cabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a43b4d5dd83cd0b5edc976efeaddfb"><td class="memItemLeft" align="right" valign="top"><a id="ga01a43b4d5dd83cd0b5edc976efeaddfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SS_IRC</b>&#160;&#160;&#160;(0U &lt;&lt; 24)</td></tr>
<tr class="separator:ga01a43b4d5dd83cd0b5edc976efeaddfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96573f223e50e0be795bc9fdde82f2a4"><td class="memItemLeft" align="right" valign="top"><a id="ga96573f223e50e0be795bc9fdde82f2a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SS_XOSC</b>&#160;&#160;&#160;(2U &lt;&lt; 24)</td></tr>
<tr class="separator:ga96573f223e50e0be795bc9fdde82f2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe44a449123379c4b460d800beafdaf"><td class="memItemLeft" align="right" valign="top"><a id="ga2fe44a449123379c4b460d800beafdaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SS_FMPLL0</b>&#160;&#160;&#160;(4U &lt;&lt; 24)</td></tr>
<tr class="separator:ga2fe44a449123379c4b460d800beafdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4681f1eecbfc191f16aee3f8e7a699a"><td class="memItemLeft" align="right" valign="top"><a id="gac4681f1eecbfc191f16aee3f8e7a699a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SS_FMPLL1</b>&#160;&#160;&#160;(5U &lt;&lt; 24)</td></tr>
<tr class="separator:gac4681f1eecbfc191f16aee3f8e7a699a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fad9b44ebfa57e82febba4b3ee5b86"><td class="memItemLeft" align="right" valign="top"><a id="ga74fad9b44ebfa57e82febba4b3ee5b86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SS_FMPLL1_1D1</b>&#160;&#160;&#160;(8U &lt;&lt; 24)</td></tr>
<tr class="separator:ga74fad9b44ebfa57e82febba4b3ee5b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_GS register bits definitions</h2></td></tr>
<tr class="memitem:ga4394e0c458ca2fe84c3fa33198243332"><td class="memItemLeft" align="right" valign="top"><a id="ga4394e0c458ca2fe84c3fa33198243332"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 0)</td></tr>
<tr class="separator:ga4394e0c458ca2fe84c3fa33198243332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d246d61440458ebdbc19cff61838cf"><td class="memItemLeft" align="right" valign="top"><a id="ga95d246d61440458ebdbc19cff61838cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_IRC</b>&#160;&#160;&#160;(0U &lt;&lt; 0)</td></tr>
<tr class="separator:ga95d246d61440458ebdbc19cff61838cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa547b93f7f5284eb90aeed7368124fab"><td class="memItemLeft" align="right" valign="top"><a id="gaa547b93f7f5284eb90aeed7368124fab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_XOSC</b>&#160;&#160;&#160;(2U &lt;&lt; 0)</td></tr>
<tr class="separator:gaa547b93f7f5284eb90aeed7368124fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a92c7cfcc6f3361fd8ad8498627dd4e"><td class="memItemLeft" align="right" valign="top"><a id="ga7a92c7cfcc6f3361fd8ad8498627dd4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_FMPLL0</b>&#160;&#160;&#160;(4U &lt;&lt; 0)</td></tr>
<tr class="separator:ga7a92c7cfcc6f3361fd8ad8498627dd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf439d17f6e10568f455434e886235e8e"><td class="memItemLeft" align="right" valign="top"><a id="gaf439d17f6e10568f455434e886235e8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_FMPLL1</b>&#160;&#160;&#160;(5U &lt;&lt; 0)</td></tr>
<tr class="separator:gaf439d17f6e10568f455434e886235e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_ME register bits definitions</h2></td></tr>
<tr class="memitem:ga34107c6f3028c2d27d6b4bf5a30956ab"><td class="memItemLeft" align="right" valign="top"><a id="ga34107c6f3028c2d27d6b4bf5a30956ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RESET</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga34107c6f3028c2d27d6b4bf5a30956ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e99f7290923a36c62ed542bb474c515"><td class="memItemLeft" align="right" valign="top"><a id="ga9e99f7290923a36c62ed542bb474c515"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_TEST</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:ga9e99f7290923a36c62ed542bb474c515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad782988426283387d917e5443983bfa1"><td class="memItemLeft" align="right" valign="top"><a id="gad782988426283387d917e5443983bfa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_SAFE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:gad782988426283387d917e5443983bfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92ed1d691787cae19966d8762f73098"><td class="memItemLeft" align="right" valign="top"><a id="gac92ed1d691787cae19966d8762f73098"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_DRUN</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:gac92ed1d691787cae19966d8762f73098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7948fabc402617ebd48e0b0193db64"><td class="memItemLeft" align="right" valign="top"><a id="gaef7948fabc402617ebd48e0b0193db64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN0</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:gaef7948fabc402617ebd48e0b0193db64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e12bc8b8eb837fcacd15e94b8f8dbed"><td class="memItemLeft" align="right" valign="top"><a id="ga7e12bc8b8eb837fcacd15e94b8f8dbed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN1</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga7e12bc8b8eb837fcacd15e94b8f8dbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3c714fcce2241e9f6ae66cdeace961"><td class="memItemLeft" align="right" valign="top"><a id="gaaa3c714fcce2241e9f6ae66cdeace961"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN2</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gaaa3c714fcce2241e9f6ae66cdeace961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58574fe28fd15224b239b948dc32a991"><td class="memItemLeft" align="right" valign="top"><a id="ga58574fe28fd15224b239b948dc32a991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN3</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga58574fe28fd15224b239b948dc32a991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8380c6ae29dd302adbfc5cdb02e6a0bb"><td class="memItemLeft" align="right" valign="top"><a id="ga8380c6ae29dd302adbfc5cdb02e6a0bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_HALT0</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:ga8380c6ae29dd302adbfc5cdb02e6a0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35144cef89bd9ca9152eca6fc3e535a1"><td class="memItemLeft" align="right" valign="top"><a id="ga35144cef89bd9ca9152eca6fc3e535a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_STOP0</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga35144cef89bd9ca9152eca6fc3e535a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_xxx_MC registers bits definitions</h2></td></tr>
<tr class="memitem:gac1d8cb89aea79765b85192da509253d6"><td class="memItemLeft" align="right" valign="top"><a id="gac1d8cb89aea79765b85192da509253d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 0)</td></tr>
<tr class="separator:gac1d8cb89aea79765b85192da509253d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb7b40d9fd638d52b93420ba6366686"><td class="memItemLeft" align="right" valign="top"><a id="ga5cb7b40d9fd638d52b93420ba6366686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:ga5cb7b40d9fd638d52b93420ba6366686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed61151deadd077399498774954e3a4e"><td class="memItemLeft" align="right" valign="top"><a id="gaed61151deadd077399498774954e3a4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_IRC</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(0)</td></tr>
<tr class="separator:gaed61151deadd077399498774954e3a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0aca1b6c13133b10648735c29532da0"><td class="memItemLeft" align="right" valign="top"><a id="gac0aca1b6c13133b10648735c29532da0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_XOSC</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(2)</td></tr>
<tr class="separator:gac0aca1b6c13133b10648735c29532da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1b18e0a3a55ca8844baa5e5b5b3c98"><td class="memItemLeft" align="right" valign="top"><a id="ga4f1b18e0a3a55ca8844baa5e5b5b3c98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_FMPLL0</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(4)</td></tr>
<tr class="separator:ga4f1b18e0a3a55ca8844baa5e5b5b3c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ebca3a607908943859fc8dadcb14bf"><td class="memItemLeft" align="right" valign="top"><a id="ga08ebca3a607908943859fc8dadcb14bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_FMPLL1</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(5)</td></tr>
<tr class="separator:ga08ebca3a607908943859fc8dadcb14bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee15053693753a0ea0d77b438db00295"><td class="memItemLeft" align="right" valign="top"><a id="gaee15053693753a0ea0d77b438db00295"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_DISABLED</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(15)</td></tr>
<tr class="separator:gaee15053693753a0ea0d77b438db00295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91401852148cb398119f592439d0f65"><td class="memItemLeft" align="right" valign="top"><a id="gaa91401852148cb398119f592439d0f65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_IRCON</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:gaa91401852148cb398119f592439d0f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ac06fc0e567d888d4fee7ee783539f"><td class="memItemLeft" align="right" valign="top"><a id="ga72ac06fc0e567d888d4fee7ee783539f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_XOSC0ON</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga72ac06fc0e567d888d4fee7ee783539f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c7394010bee66df79cdce9d69e1371"><td class="memItemLeft" align="right" valign="top"><a id="ga05c7394010bee66df79cdce9d69e1371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_PLL0ON</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:ga05c7394010bee66df79cdce9d69e1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e246562efe743b74718899f7cba13c"><td class="memItemLeft" align="right" valign="top"><a id="ga78e246562efe743b74718899f7cba13c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_PLL1ON</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga78e246562efe743b74718899f7cba13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8a9b4f92ea37983ffd03c6baca27d6"><td class="memItemLeft" align="right" valign="top"><a id="ga8d8a9b4f92ea37983ffd03c6baca27d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 16)</td></tr>
<tr class="separator:ga8d8a9b4f92ea37983ffd03c6baca27d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746da1d5224885470356df5dce16bb7b"><td class="memItemLeft" align="right" valign="top"><a id="ga746da1d5224885470356df5dce16bb7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 16)</td></tr>
<tr class="separator:ga746da1d5224885470356df5dce16bb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab391899a7bf651429af842bffb3ef1f3"><td class="memItemLeft" align="right" valign="top"><a id="gab391899a7bf651429af842bffb3ef1f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON_PD</b>&#160;&#160;&#160;(1U &lt;&lt; 16)</td></tr>
<tr class="separator:gab391899a7bf651429af842bffb3ef1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c7537062789aa12c42d736f64495cf"><td class="memItemLeft" align="right" valign="top"><a id="gac8c7537062789aa12c42d736f64495cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON_LP</b>&#160;&#160;&#160;(2U &lt;&lt; 16)</td></tr>
<tr class="separator:gac8c7537062789aa12c42d736f64495cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae862d305af79cb8d029bcf0cda363c98"><td class="memItemLeft" align="right" valign="top"><a id="gae862d305af79cb8d029bcf0cda363c98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON_NORMAL</b>&#160;&#160;&#160;(3U &lt;&lt; 16)</td></tr>
<tr class="separator:gae862d305af79cb8d029bcf0cda363c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e7b81fda4d1daa90c1a15d37b8bebb"><td class="memItemLeft" align="right" valign="top"><a id="ga34e7b81fda4d1daa90c1a15d37b8bebb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 18)</td></tr>
<tr class="separator:ga34e7b81fda4d1daa90c1a15d37b8bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd5db89ac1d9390dbc9d7250b30c4bc"><td class="memItemLeft" align="right" valign="top"><a id="ga8cd5db89ac1d9390dbc9d7250b30c4bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 18)</td></tr>
<tr class="separator:ga8cd5db89ac1d9390dbc9d7250b30c4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6030914079e99e7271f13437afe727ad"><td class="memItemLeft" align="right" valign="top"><a id="ga6030914079e99e7271f13437afe727ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON_PD</b>&#160;&#160;&#160;(1U &lt;&lt; 18)</td></tr>
<tr class="separator:ga6030914079e99e7271f13437afe727ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b9d7300f9e69c51a3594f05ee868eba"><td class="memItemLeft" align="right" valign="top"><a id="ga6b9d7300f9e69c51a3594f05ee868eba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON_LP</b>&#160;&#160;&#160;(2U &lt;&lt; 18)</td></tr>
<tr class="separator:ga6b9d7300f9e69c51a3594f05ee868eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da0a4c34d767ef9504e36f63494b828"><td class="memItemLeft" align="right" valign="top"><a id="ga9da0a4c34d767ef9504e36f63494b828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON_NORMAL</b>&#160;&#160;&#160;(3U &lt;&lt; 18)</td></tr>
<tr class="separator:ga9da0a4c34d767ef9504e36f63494b828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c57e6d161d77a16db3fe6add2a12989"><td class="memItemLeft" align="right" valign="top"><a id="ga7c57e6d161d77a16db3fe6add2a12989"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_MVRON</b>&#160;&#160;&#160;(1U &lt;&lt; 20)</td></tr>
<tr class="separator:ga7c57e6d161d77a16db3fe6add2a12989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7fec83f65b73cdda99d4fdc56e6d90"><td class="memItemLeft" align="right" valign="top"><a id="gaad7fec83f65b73cdda99d4fdc56e6d90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_PDO</b>&#160;&#160;&#160;(1U &lt;&lt; 23)</td></tr>
<tr class="separator:gaad7fec83f65b73cdda99d4fdc56e6d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_MCTL register bits definitions</h2></td></tr>
<tr class="memitem:gaea190a979f8955a55cce23d1408db7c6"><td class="memItemLeft" align="right" valign="top"><a id="gaea190a979f8955a55cce23d1408db7c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_KEY</b>&#160;&#160;&#160;0x5AF0U</td></tr>
<tr class="separator:gaea190a979f8955a55cce23d1408db7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4bea6bfaa7ad89123d45bb6fb1e6d09"><td class="memItemLeft" align="right" valign="top"><a id="gae4bea6bfaa7ad89123d45bb6fb1e6d09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_KEY_INV</b>&#160;&#160;&#160;0xA50FU</td></tr>
<tr class="separator:gae4bea6bfaa7ad89123d45bb6fb1e6d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e25c92b29f34842e1690819e2050e2b"><td class="memItemLeft" align="right" valign="top"><a id="ga2e25c92b29f34842e1690819e2050e2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_MODE_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 28)</td></tr>
<tr class="separator:ga2e25c92b29f34842e1690819e2050e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba42f26904eb82b326a3e386d684ee8b"><td class="memItemLeft" align="right" valign="top"><a id="gaba42f26904eb82b326a3e386d684ee8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_MODE</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 28)</td></tr>
<tr class="separator:gaba42f26904eb82b326a3e386d684ee8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_RUN_PCx registers bits definitions</h2></td></tr>
<tr class="memitem:gaf14b259ccca140a11cda598201d884cc"><td class="memItemLeft" align="right" valign="top"><a id="gaf14b259ccca140a11cda598201d884cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_TEST</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:gaf14b259ccca140a11cda598201d884cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8bed3b9041b5de55af30d66b4558b4"><td class="memItemLeft" align="right" valign="top"><a id="gafa8bed3b9041b5de55af30d66b4558b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_SAFE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:gafa8bed3b9041b5de55af30d66b4558b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1275e7067ff128e982d7e51e68429d"><td class="memItemLeft" align="right" valign="top"><a id="ga9e1275e7067ff128e982d7e51e68429d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_DRUN</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:ga9e1275e7067ff128e982d7e51e68429d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ba7af4179bbc13985b0211471af90e"><td class="memItemLeft" align="right" valign="top"><a id="ga64ba7af4179bbc13985b0211471af90e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN0</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:ga64ba7af4179bbc13985b0211471af90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077ef1c32bb60206cbb7bf781f08ed7d"><td class="memItemLeft" align="right" valign="top"><a id="ga077ef1c32bb60206cbb7bf781f08ed7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN1</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga077ef1c32bb60206cbb7bf781f08ed7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf304f3288ebcc660041815ecc12e07b0"><td class="memItemLeft" align="right" valign="top"><a id="gaf304f3288ebcc660041815ecc12e07b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN2</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gaf304f3288ebcc660041815ecc12e07b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363a44f3856b8208944ea4cf3687c53b"><td class="memItemLeft" align="right" valign="top"><a id="ga363a44f3856b8208944ea4cf3687c53b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN3</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga363a44f3856b8208944ea4cf3687c53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_LP_PCx registers bits definitions</h2></td></tr>
<tr class="memitem:ga36c2b3b44b9e4b3943b06c960ce5e4ab"><td class="memItemLeft" align="right" valign="top"><a id="ga36c2b3b44b9e4b3943b06c960ce5e4ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_LP_PC_HALT0</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:ga36c2b3b44b9e4b3943b06c960ce5e4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542f834995994817e8e1dbf59a1c5204"><td class="memItemLeft" align="right" valign="top"><a id="ga542f834995994817e8e1dbf59a1c5204"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_LP_PC_STOP0</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga542f834995994817e8e1dbf59a1c5204"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_PCTL registers bits definitions</h2></td></tr>
<tr class="memitem:ga245e89217a8c28df16f951a9ae5c890b"><td class="memItemLeft" align="right" valign="top"><a id="ga245e89217a8c28df16f951a9ae5c890b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_RUN_MASK</b>&#160;&#160;&#160;(7U &lt;&lt; 0)</td></tr>
<tr class="separator:ga245e89217a8c28df16f951a9ae5c890b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5722188d550e3b586ab03186b71918d9"><td class="memItemLeft" align="right" valign="top"><a id="ga5722188d550e3b586ab03186b71918d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_RUN</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:ga5722188d550e3b586ab03186b71918d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b38ad97fc5bd5a38765501719a29d6"><td class="memItemLeft" align="right" valign="top"><a id="gad8b38ad97fc5bd5a38765501719a29d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_LP_MASK</b>&#160;&#160;&#160;(7U &lt;&lt; 3)</td></tr>
<tr class="separator:gad8b38ad97fc5bd5a38765501719a29d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8015cddca5889461da643849c9267ce5"><td class="memItemLeft" align="right" valign="top"><a id="ga8015cddca5889461da643849c9267ce5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_LP</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 3)</td></tr>
<tr class="separator:ga8015cddca5889461da643849c9267ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5de16a638123f38736d7e20918af09"><td class="memItemLeft" align="right" valign="top"><a id="gafe5de16a638123f38736d7e20918af09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_DBG</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gafe5de16a638123f38736d7e20918af09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPC560Pxx capabilities</h2></td></tr>
<tr class="memitem:gaa56d82cc1415d417662c9d47765864dc"><td class="memItemLeft" align="right" valign="top"><a id="gaa56d82cc1415d417662c9d47765864dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_EDMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa56d82cc1415d417662c9d47765864dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349e02a06c91b01ecb3b5e8a9dce8287"><td class="memItemLeft" align="right" valign="top"><a id="ga349e02a06c91b01ecb3b5e8a9dce8287"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_EDMA_NCHANNELS</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga349e02a06c91b01ecb3b5e8a9dce8287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c385d7df6b82f8ff71e7042f8c11038"><td class="memItemLeft" align="right" valign="top"><a id="ga6c385d7df6b82f8ff71e7042f8c11038"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_EDMA_HAS_MUX</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga6c385d7df6b82f8ff71e7042f8c11038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c185cd13882c89236bab6684fb2d6b1"><td class="memItemLeft" align="right" valign="top"><a id="ga5c185cd13882c89236bab6684fb2d6b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_LINFLEX0</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5c185cd13882c89236bab6684fb2d6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa771975c4d73a54545dba6b915b0775f"><td class="memItemLeft" align="right" valign="top"><a id="gaa771975c4d73a54545dba6b915b0775f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_PCTL</b>&#160;&#160;&#160;48</td></tr>
<tr class="separator:gaa771975c4d73a54545dba6b915b0775f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf49a7f6f4c740c3c305b7bc27a26c6b"><td class="memItemLeft" align="right" valign="top"><a id="gabf49a7f6f4c740c3c305b7bc27a26c6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_RXI_HANDLER</b>&#160;&#160;&#160;vector79</td></tr>
<tr class="separator:gabf49a7f6f4c740c3c305b7bc27a26c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf641fb4ff2fdc014267fa37fa14a728c"><td class="memItemLeft" align="right" valign="top"><a id="gaf641fb4ff2fdc014267fa37fa14a728c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_TXI_HANDLER</b>&#160;&#160;&#160;vector80</td></tr>
<tr class="separator:gaf641fb4ff2fdc014267fa37fa14a728c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d7306c980c711588dd0569bca65812"><td class="memItemLeft" align="right" valign="top"><a id="gad6d7306c980c711588dd0569bca65812"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_ERR_HANDLER</b>&#160;&#160;&#160;vector81</td></tr>
<tr class="separator:gad6d7306c980c711588dd0569bca65812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga699c53a3a9d776da15a1adf49d2c7d0c"><td class="memItemLeft" align="right" valign="top"><a id="ga699c53a3a9d776da15a1adf49d2c7d0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_RXI_NUMBER</b>&#160;&#160;&#160;79</td></tr>
<tr class="separator:ga699c53a3a9d776da15a1adf49d2c7d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a2fecb92e2c3e40a2ae1e6ff30a80e"><td class="memItemLeft" align="right" valign="top"><a id="gac3a2fecb92e2c3e40a2ae1e6ff30a80e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_TXI_NUMBER</b>&#160;&#160;&#160;80</td></tr>
<tr class="separator:gac3a2fecb92e2c3e40a2ae1e6ff30a80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5067121f37b983cd0d182c05ab3a03a3"><td class="memItemLeft" align="right" valign="top"><a id="ga5067121f37b983cd0d182c05ab3a03a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_ERR_NUMBER</b>&#160;&#160;&#160;81</td></tr>
<tr class="separator:ga5067121f37b983cd0d182c05ab3a03a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094a53acc43fb2ac0985fd0ce10116c6"><td class="memItemLeft" align="right" valign="top"><a id="ga094a53acc43fb2ac0985fd0ce10116c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_CLK</b>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga346a159762df124244701aa2bb193011.html#ga346a159762df124244701aa2bb193011">halSPCGetSystemClock</a>() / 1)</td></tr>
<tr class="separator:ga094a53acc43fb2ac0985fd0ce10116c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1badabc07864e12723e0a796e4fdaee9"><td class="memItemLeft" align="right" valign="top"><a id="ga1badabc07864e12723e0a796e4fdaee9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_LINFLEX1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga1badabc07864e12723e0a796e4fdaee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d945ea3ddde5aedbabbe242ec60b474"><td class="memItemLeft" align="right" valign="top"><a id="ga2d945ea3ddde5aedbabbe242ec60b474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_PCTL</b>&#160;&#160;&#160;49</td></tr>
<tr class="separator:ga2d945ea3ddde5aedbabbe242ec60b474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7886d3bb474e623f533b6f6a6437fd"><td class="memItemLeft" align="right" valign="top"><a id="ga8f7886d3bb474e623f533b6f6a6437fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_RXI_HANDLER</b>&#160;&#160;&#160;vector99</td></tr>
<tr class="separator:ga8f7886d3bb474e623f533b6f6a6437fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4fdf2a7058f77075b60dcad5054453"><td class="memItemLeft" align="right" valign="top"><a id="ga4a4fdf2a7058f77075b60dcad5054453"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_TXI_HANDLER</b>&#160;&#160;&#160;vector100</td></tr>
<tr class="separator:ga4a4fdf2a7058f77075b60dcad5054453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f921fa7ea3e12927e4e212e68a8f41"><td class="memItemLeft" align="right" valign="top"><a id="gaf0f921fa7ea3e12927e4e212e68a8f41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_ERR_HANDLER</b>&#160;&#160;&#160;vector101</td></tr>
<tr class="separator:gaf0f921fa7ea3e12927e4e212e68a8f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3220cef674674a22543ba5262e0b15bd"><td class="memItemLeft" align="right" valign="top"><a id="ga3220cef674674a22543ba5262e0b15bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_RXI_NUMBER</b>&#160;&#160;&#160;99</td></tr>
<tr class="separator:ga3220cef674674a22543ba5262e0b15bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543bbc4ec03273bbe543b257c71a0df9"><td class="memItemLeft" align="right" valign="top"><a id="ga543bbc4ec03273bbe543b257c71a0df9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_TXI_NUMBER</b>&#160;&#160;&#160;100</td></tr>
<tr class="separator:ga543bbc4ec03273bbe543b257c71a0df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2599f135fb452a05472882df15952d"><td class="memItemLeft" align="right" valign="top"><a id="ga1f2599f135fb452a05472882df15952d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_ERR_NUMBER</b>&#160;&#160;&#160;101</td></tr>
<tr class="separator:ga1f2599f135fb452a05472882df15952d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5ef523d827a1387eb01094e39ca7d2"><td class="memItemLeft" align="right" valign="top"><a id="ga1f5ef523d827a1387eb01094e39ca7d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_CLK</b>&#160;&#160;&#160;(<a class="el" href="group__HAL_ga346a159762df124244701aa2bb193011.html#ga346a159762df124244701aa2bb193011">halSPCGetSystemClock</a>() / 1)</td></tr>
<tr class="separator:ga1f5ef523d827a1387eb01094e39ca7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f79b8e6f5414a4c489d745ed091da9e"><td class="memItemLeft" align="right" valign="top"><a id="ga1f79b8e6f5414a4c489d745ed091da9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_LINFLEX2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga1f79b8e6f5414a4c489d745ed091da9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b0a55796eda6f2092d84bfe248c2f8"><td class="memItemLeft" align="right" valign="top"><a id="ga46b0a55796eda6f2092d84bfe248c2f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_LINFLEX3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga46b0a55796eda6f2092d84bfe248c2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab644f873787201f546228052fe08ddaa"><td class="memItemLeft" align="right" valign="top"><a id="gab644f873787201f546228052fe08ddaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_SIUL</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab644f873787201f546228052fe08ddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05a226ea4d9ae92e12a1fd550b4ed49"><td class="memItemLeft" align="right" valign="top"><a id="gae05a226ea4d9ae92e12a1fd550b4ed49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIUL_NUM_PORTS</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae05a226ea4d9ae92e12a1fd550b4ed49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3ee9ab382f33ee6bf5ba68474091e1"><td class="memItemLeft" align="right" valign="top"><a id="ga2f3ee9ab382f33ee6bf5ba68474091e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIUL_NUM_PCRS</b>&#160;&#160;&#160;108</td></tr>
<tr class="separator:ga2f3ee9ab382f33ee6bf5ba68474091e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ef2aa15d41d3fca902f1d49c8bcdba"><td class="memItemLeft" align="right" valign="top"><a id="gad5ef2aa15d41d3fca902f1d49c8bcdba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIUL_NUM_PADSELS</b>&#160;&#160;&#160;36</td></tr>
<tr class="separator:gad5ef2aa15d41d3fca902f1d49c8bcdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeed5a2f63a88ddd473d2ff057984c03"><td class="memItemLeft" align="right" valign="top"><a id="gaaeed5a2f63a88ddd473d2ff057984c03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_FLEXPWM0</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaaeed5a2f63a88ddd473d2ff057984c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92bf8f5a5d07e63dbb94ad4bc4c0e89c"><td class="memItemLeft" align="right" valign="top"><a id="ga92bf8f5a5d07e63dbb94ad4bc4c0e89c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_PCTL</b>&#160;&#160;&#160;41</td></tr>
<tr class="separator:ga92bf8f5a5d07e63dbb94ad4bc4c0e89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c900cb5945148adc216357f7d4367f"><td class="memItemLeft" align="right" valign="top"><a id="gab7c900cb5945148adc216357f7d4367f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF0_HANDLER</b>&#160;&#160;&#160;vector179</td></tr>
<tr class="separator:gab7c900cb5945148adc216357f7d4367f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e389ddbed803274167fb021403632"><td class="memItemLeft" align="right" valign="top"><a id="ga6f3e389ddbed803274167fb021403632"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF0_HANDLER</b>&#160;&#160;&#160;vector180</td></tr>
<tr class="separator:ga6f3e389ddbed803274167fb021403632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eedcd07e8cde757da4b7f32e1f771c6"><td class="memItemLeft" align="right" valign="top"><a id="ga9eedcd07e8cde757da4b7f32e1f771c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF0_HANDLER</b>&#160;&#160;&#160;vector181</td></tr>
<tr class="separator:ga9eedcd07e8cde757da4b7f32e1f771c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada53ed11f7bb8e84e1bc10214b214752"><td class="memItemLeft" align="right" valign="top"><a id="gada53ed11f7bb8e84e1bc10214b214752"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF1_HANDLER</b>&#160;&#160;&#160;vector182</td></tr>
<tr class="separator:gada53ed11f7bb8e84e1bc10214b214752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16be8d3f572d471b9d0b4e67471db77"><td class="memItemLeft" align="right" valign="top"><a id="gaa16be8d3f572d471b9d0b4e67471db77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF1_HANDLER</b>&#160;&#160;&#160;vector183</td></tr>
<tr class="separator:gaa16be8d3f572d471b9d0b4e67471db77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790117e68115262c20d2d8ed85c1e45b"><td class="memItemLeft" align="right" valign="top"><a id="ga790117e68115262c20d2d8ed85c1e45b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF1_HANDLER</b>&#160;&#160;&#160;vector184</td></tr>
<tr class="separator:ga790117e68115262c20d2d8ed85c1e45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acea99c609f5c04dede220247c01851"><td class="memItemLeft" align="right" valign="top"><a id="ga4acea99c609f5c04dede220247c01851"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF2_HANDLER</b>&#160;&#160;&#160;vector185</td></tr>
<tr class="separator:ga4acea99c609f5c04dede220247c01851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a3ceeb96ff88c2850ae4663604fcfc"><td class="memItemLeft" align="right" valign="top"><a id="ga03a3ceeb96ff88c2850ae4663604fcfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF2_HANDLER</b>&#160;&#160;&#160;vector186</td></tr>
<tr class="separator:ga03a3ceeb96ff88c2850ae4663604fcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae92e8092a6d67959830176d3b59d861"><td class="memItemLeft" align="right" valign="top"><a id="gaae92e8092a6d67959830176d3b59d861"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF2_HANDLER</b>&#160;&#160;&#160;vector187</td></tr>
<tr class="separator:gaae92e8092a6d67959830176d3b59d861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f728b5e56f01960a734c0eeb69faed"><td class="memItemLeft" align="right" valign="top"><a id="gaf4f728b5e56f01960a734c0eeb69faed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF3_HANDLER</b>&#160;&#160;&#160;vector188</td></tr>
<tr class="separator:gaf4f728b5e56f01960a734c0eeb69faed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d19a7e847e260601c0532eae37c02f0"><td class="memItemLeft" align="right" valign="top"><a id="ga3d19a7e847e260601c0532eae37c02f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF3_HANDLER</b>&#160;&#160;&#160;vector189</td></tr>
<tr class="separator:ga3d19a7e847e260601c0532eae37c02f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93b3e83bbb5dab8c4c82a56d98c1c45"><td class="memItemLeft" align="right" valign="top"><a id="gab93b3e83bbb5dab8c4c82a56d98c1c45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF3_HANDLER</b>&#160;&#160;&#160;vector190</td></tr>
<tr class="separator:gab93b3e83bbb5dab8c4c82a56d98c1c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3bab031ae45453bdbed34eca5100b9"><td class="memItemLeft" align="right" valign="top"><a id="gaad3bab031ae45453bdbed34eca5100b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_FFLAG_HANDLER</b>&#160;&#160;&#160;vector191</td></tr>
<tr class="separator:gaad3bab031ae45453bdbed34eca5100b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562d9dd9caed614bc4a589c78e56ec26"><td class="memItemLeft" align="right" valign="top"><a id="ga562d9dd9caed614bc4a589c78e56ec26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_REF_HANDLER</b>&#160;&#160;&#160;vector192</td></tr>
<tr class="separator:ga562d9dd9caed614bc4a589c78e56ec26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4cc5c8fba927e9b838721261eba5746"><td class="memItemLeft" align="right" valign="top"><a id="gab4cc5c8fba927e9b838721261eba5746"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF0_NUMBER</b>&#160;&#160;&#160;179</td></tr>
<tr class="separator:gab4cc5c8fba927e9b838721261eba5746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e803869e8f4b862a446d92eb9d61e1"><td class="memItemLeft" align="right" valign="top"><a id="gae1e803869e8f4b862a446d92eb9d61e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF0_NUMBER</b>&#160;&#160;&#160;180</td></tr>
<tr class="separator:gae1e803869e8f4b862a446d92eb9d61e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab537e66ebcaa84e5daed4f632b235a97"><td class="memItemLeft" align="right" valign="top"><a id="gab537e66ebcaa84e5daed4f632b235a97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF0_NUMBER</b>&#160;&#160;&#160;181</td></tr>
<tr class="separator:gab537e66ebcaa84e5daed4f632b235a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a8d77d919d5ecc8117ee293b94f858"><td class="memItemLeft" align="right" valign="top"><a id="ga74a8d77d919d5ecc8117ee293b94f858"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF1_NUMBER</b>&#160;&#160;&#160;182</td></tr>
<tr class="separator:ga74a8d77d919d5ecc8117ee293b94f858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9804a5b30c2a0d4905f986e37ac391c1"><td class="memItemLeft" align="right" valign="top"><a id="ga9804a5b30c2a0d4905f986e37ac391c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF1_NUMBER</b>&#160;&#160;&#160;183</td></tr>
<tr class="separator:ga9804a5b30c2a0d4905f986e37ac391c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd58079362ee36b12f077f78d065f3c"><td class="memItemLeft" align="right" valign="top"><a id="ga6fd58079362ee36b12f077f78d065f3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF1_NUMBER</b>&#160;&#160;&#160;184</td></tr>
<tr class="separator:ga6fd58079362ee36b12f077f78d065f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b346abc533c6b81af392843c5f96871"><td class="memItemLeft" align="right" valign="top"><a id="ga4b346abc533c6b81af392843c5f96871"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF2_NUMBER</b>&#160;&#160;&#160;185</td></tr>
<tr class="separator:ga4b346abc533c6b81af392843c5f96871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd7d53bf7a5c646a23b3e05938f6880"><td class="memItemLeft" align="right" valign="top"><a id="ga4cd7d53bf7a5c646a23b3e05938f6880"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF2_NUMBER</b>&#160;&#160;&#160;186</td></tr>
<tr class="separator:ga4cd7d53bf7a5c646a23b3e05938f6880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec4926b1754172d8d08f7dc9ee8cd07"><td class="memItemLeft" align="right" valign="top"><a id="ga4ec4926b1754172d8d08f7dc9ee8cd07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF2_NUMBER</b>&#160;&#160;&#160;187</td></tr>
<tr class="separator:ga4ec4926b1754172d8d08f7dc9ee8cd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313fc7ec91571c827f10e03441cbbe87"><td class="memItemLeft" align="right" valign="top"><a id="ga313fc7ec91571c827f10e03441cbbe87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_RF3_NUMBER</b>&#160;&#160;&#160;188</td></tr>
<tr class="separator:ga313fc7ec91571c827f10e03441cbbe87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c4d12f82b2c43c2b8ab6952972afc46"><td class="memItemLeft" align="right" valign="top"><a id="ga4c4d12f82b2c43c2b8ab6952972afc46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_COF3_NUMBER</b>&#160;&#160;&#160;189</td></tr>
<tr class="separator:ga4c4d12f82b2c43c2b8ab6952972afc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedee15ab3134ec4a8fb7842e07d4872f"><td class="memItemLeft" align="right" valign="top"><a id="gaedee15ab3134ec4a8fb7842e07d4872f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CAF3_NUMBER</b>&#160;&#160;&#160;190</td></tr>
<tr class="separator:gaedee15ab3134ec4a8fb7842e07d4872f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09cc2311c15c27a825d654f4a9977cd"><td class="memItemLeft" align="right" valign="top"><a id="gac09cc2311c15c27a825d654f4a9977cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_FFLAG_NUMBER</b>&#160;&#160;&#160;191</td></tr>
<tr class="separator:gac09cc2311c15c27a825d654f4a9977cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567fb53a1a614765d379c2f5f446202c"><td class="memItemLeft" align="right" valign="top"><a id="ga567fb53a1a614765d379c2f5f446202c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_REF_NUMBER</b>&#160;&#160;&#160;192</td></tr>
<tr class="separator:ga567fb53a1a614765d379c2f5f446202c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab893bf9fe9024f96c8cba8aa433d04ff"><td class="memItemLeft" align="right" valign="top"><a id="gab893bf9fe9024f96c8cba8aa433d04ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FLEXPWM0_CLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga026c4c35519d96d3947669ff0d308512">SPC5_MCONTROL_CLK</a></td></tr>
<tr class="separator:gab893bf9fe9024f96c8cba8aa433d04ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad08fce1f2d397fa6d4a3d1b75ef43320"><td class="memItemLeft" align="right" valign="top"><a id="gad08fce1f2d397fa6d4a3d1b75ef43320"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_FLEXPWM1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad08fce1f2d397fa6d4a3d1b75ef43320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88108276b6c6cef50cde584590e9bba"><td class="memItemLeft" align="right" valign="top"><a id="gaf88108276b6c6cef50cde584590e9bba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_ETIMER0</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf88108276b6c6cef50cde584590e9bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116eb9f637263e4b74c1d7345fced2ba"><td class="memItemLeft" align="right" valign="top"><a id="ga116eb9f637263e4b74c1d7345fced2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_PCTL</b>&#160;&#160;&#160;38</td></tr>
<tr class="separator:ga116eb9f637263e4b74c1d7345fced2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e183bee06778c0dbb24564313307b1"><td class="memItemLeft" align="right" valign="top"><a id="ga42e183bee06778c0dbb24564313307b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC0IR_HANDLER</b>&#160;&#160;&#160;vector157</td></tr>
<tr class="separator:ga42e183bee06778c0dbb24564313307b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5511c4c5913c0ca6f614935926336284"><td class="memItemLeft" align="right" valign="top"><a id="ga5511c4c5913c0ca6f614935926336284"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC1IR_HANDLER</b>&#160;&#160;&#160;vector158</td></tr>
<tr class="separator:ga5511c4c5913c0ca6f614935926336284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e4b4f7af9419194dc839dd47b368e6"><td class="memItemLeft" align="right" valign="top"><a id="ga54e4b4f7af9419194dc839dd47b368e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC2IR_HANDLER</b>&#160;&#160;&#160;vector159</td></tr>
<tr class="separator:ga54e4b4f7af9419194dc839dd47b368e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cad646dbb99c6d852813931a0287147"><td class="memItemLeft" align="right" valign="top"><a id="ga8cad646dbb99c6d852813931a0287147"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC3IR_HANDLER</b>&#160;&#160;&#160;vector160</td></tr>
<tr class="separator:ga8cad646dbb99c6d852813931a0287147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9a27871ddf3ddd613ec2eba110015e"><td class="memItemLeft" align="right" valign="top"><a id="ga6d9a27871ddf3ddd613ec2eba110015e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC4IR_HANDLER</b>&#160;&#160;&#160;vector161</td></tr>
<tr class="separator:ga6d9a27871ddf3ddd613ec2eba110015e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac866c86c4bce41b5e845bba3acb86896"><td class="memItemLeft" align="right" valign="top"><a id="gac866c86c4bce41b5e845bba3acb86896"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC5IR_HANDLER</b>&#160;&#160;&#160;vector162</td></tr>
<tr class="separator:gac866c86c4bce41b5e845bba3acb86896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc5ed5b66a41d9bf1307d8ae91884b7"><td class="memItemLeft" align="right" valign="top"><a id="ga8fc5ed5b66a41d9bf1307d8ae91884b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_WTIF_HANDLER</b>&#160;&#160;&#160;vector165</td></tr>
<tr class="separator:ga8fc5ed5b66a41d9bf1307d8ae91884b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf037eda8646e08b0e51e66a713f6af8"><td class="memItemLeft" align="right" valign="top"><a id="gadf037eda8646e08b0e51e66a713f6af8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_RCF_HANDLER</b>&#160;&#160;&#160;vector167</td></tr>
<tr class="separator:gadf037eda8646e08b0e51e66a713f6af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1045f24fd13d4e9b9ca2a365cf34e042"><td class="memItemLeft" align="right" valign="top"><a id="ga1045f24fd13d4e9b9ca2a365cf34e042"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC0IR_NUMBER</b>&#160;&#160;&#160;157</td></tr>
<tr class="separator:ga1045f24fd13d4e9b9ca2a365cf34e042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97e00c479d5ef61fa2126dac9acead5"><td class="memItemLeft" align="right" valign="top"><a id="gae97e00c479d5ef61fa2126dac9acead5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC1IR_NUMBER</b>&#160;&#160;&#160;158</td></tr>
<tr class="separator:gae97e00c479d5ef61fa2126dac9acead5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga156c6f6974be982b81325b833e187484"><td class="memItemLeft" align="right" valign="top"><a id="ga156c6f6974be982b81325b833e187484"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC2IR_NUMBER</b>&#160;&#160;&#160;159</td></tr>
<tr class="separator:ga156c6f6974be982b81325b833e187484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adae4040925aa57a68a91a76cc51c2f"><td class="memItemLeft" align="right" valign="top"><a id="ga7adae4040925aa57a68a91a76cc51c2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC3IR_NUMBER</b>&#160;&#160;&#160;160</td></tr>
<tr class="separator:ga7adae4040925aa57a68a91a76cc51c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9cf3fe1f4d5cdddca40a5c1fe40c55"><td class="memItemLeft" align="right" valign="top"><a id="ga9b9cf3fe1f4d5cdddca40a5c1fe40c55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC4IR_NUMBER</b>&#160;&#160;&#160;161</td></tr>
<tr class="separator:ga9b9cf3fe1f4d5cdddca40a5c1fe40c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2733e1d528c8d751f21f5eaaa2e3f59"><td class="memItemLeft" align="right" valign="top"><a id="gac2733e1d528c8d751f21f5eaaa2e3f59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_TC5IR_NUMBER</b>&#160;&#160;&#160;162</td></tr>
<tr class="separator:gac2733e1d528c8d751f21f5eaaa2e3f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3415e8c6d50d27924ea40145aa47b236"><td class="memItemLeft" align="right" valign="top"><a id="ga3415e8c6d50d27924ea40145aa47b236"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_WTIF_NUMBER</b>&#160;&#160;&#160;165</td></tr>
<tr class="separator:ga3415e8c6d50d27924ea40145aa47b236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a5f999b552a9f3d7ac046d5fad5abe"><td class="memItemLeft" align="right" valign="top"><a id="ga88a5f999b552a9f3d7ac046d5fad5abe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_RCF_NUMBER</b>&#160;&#160;&#160;167</td></tr>
<tr class="separator:ga88a5f999b552a9f3d7ac046d5fad5abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b40d94d5f4a696acaa721588ba43b7"><td class="memItemLeft" align="right" valign="top"><a id="ga71b40d94d5f4a696acaa721588ba43b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER0_CLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga026c4c35519d96d3947669ff0d308512">SPC5_MCONTROL_CLK</a></td></tr>
<tr class="separator:ga71b40d94d5f4a696acaa721588ba43b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de5f2d945e563242a99e7bf0d81e26b"><td class="memItemLeft" align="right" valign="top"><a id="ga2de5f2d945e563242a99e7bf0d81e26b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_ETIMER1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga2de5f2d945e563242a99e7bf0d81e26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa656d0f97f39e4261272d37186d26da8"><td class="memItemLeft" align="right" valign="top"><a id="gaa656d0f97f39e4261272d37186d26da8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_PCTL</b>&#160;&#160;&#160;39</td></tr>
<tr class="separator:gaa656d0f97f39e4261272d37186d26da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf87294e76f70bdd2902ec9eb3008679"><td class="memItemLeft" align="right" valign="top"><a id="gacf87294e76f70bdd2902ec9eb3008679"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC0IR_HANDLER</b>&#160;&#160;&#160;vector168</td></tr>
<tr class="separator:gacf87294e76f70bdd2902ec9eb3008679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf664bbbef7a4f19d37d56d824d4b3be5"><td class="memItemLeft" align="right" valign="top"><a id="gaf664bbbef7a4f19d37d56d824d4b3be5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC1IR_HANDLER</b>&#160;&#160;&#160;vector169</td></tr>
<tr class="separator:gaf664bbbef7a4f19d37d56d824d4b3be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ab46d5dce5cbec0bf70c057fe7cf4b"><td class="memItemLeft" align="right" valign="top"><a id="ga34ab46d5dce5cbec0bf70c057fe7cf4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC2IR_HANDLER</b>&#160;&#160;&#160;vector170</td></tr>
<tr class="separator:ga34ab46d5dce5cbec0bf70c057fe7cf4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33eba1cd244f3d44dc9ec2f8b231984c"><td class="memItemLeft" align="right" valign="top"><a id="ga33eba1cd244f3d44dc9ec2f8b231984c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC3IR_HANDLER</b>&#160;&#160;&#160;vector171</td></tr>
<tr class="separator:ga33eba1cd244f3d44dc9ec2f8b231984c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da4e34977e7ce194df99a3beba4b87a"><td class="memItemLeft" align="right" valign="top"><a id="ga4da4e34977e7ce194df99a3beba4b87a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC4IR_HANDLER</b>&#160;&#160;&#160;vector172</td></tr>
<tr class="separator:ga4da4e34977e7ce194df99a3beba4b87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd1359ab978334cb1b411d5ca81d061"><td class="memItemLeft" align="right" valign="top"><a id="ga3bd1359ab978334cb1b411d5ca81d061"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC5IR_HANDLER</b>&#160;&#160;&#160;vector173</td></tr>
<tr class="separator:ga3bd1359ab978334cb1b411d5ca81d061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237f6f6fe374c023dc427430b3645b67"><td class="memItemLeft" align="right" valign="top"><a id="ga237f6f6fe374c023dc427430b3645b67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_RCF_HANDLER</b>&#160;&#160;&#160;vector178</td></tr>
<tr class="separator:ga237f6f6fe374c023dc427430b3645b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e8c4603c3769b3dd8ba08b7ad96b26"><td class="memItemLeft" align="right" valign="top"><a id="ga02e8c4603c3769b3dd8ba08b7ad96b26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC0IR_NUMBER</b>&#160;&#160;&#160;168</td></tr>
<tr class="separator:ga02e8c4603c3769b3dd8ba08b7ad96b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b1e4939d8cca88e46ab14495d2efa9"><td class="memItemLeft" align="right" valign="top"><a id="ga85b1e4939d8cca88e46ab14495d2efa9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC1IR_NUMBER</b>&#160;&#160;&#160;169</td></tr>
<tr class="separator:ga85b1e4939d8cca88e46ab14495d2efa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300fdb0a2af7bbe727574afc6b528066"><td class="memItemLeft" align="right" valign="top"><a id="ga300fdb0a2af7bbe727574afc6b528066"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC2IR_NUMBER</b>&#160;&#160;&#160;170</td></tr>
<tr class="separator:ga300fdb0a2af7bbe727574afc6b528066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga426cea83d666780fdd656b7ba4b8c1a8"><td class="memItemLeft" align="right" valign="top"><a id="ga426cea83d666780fdd656b7ba4b8c1a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC3IR_NUMBER</b>&#160;&#160;&#160;171</td></tr>
<tr class="separator:ga426cea83d666780fdd656b7ba4b8c1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94826ae2745f7e394d81abba696974b0"><td class="memItemLeft" align="right" valign="top"><a id="ga94826ae2745f7e394d81abba696974b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC4IR_NUMBER</b>&#160;&#160;&#160;172</td></tr>
<tr class="separator:ga94826ae2745f7e394d81abba696974b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d8a5f989143d306e40ab3f0d1b76fc0"><td class="memItemLeft" align="right" valign="top"><a id="ga3d8a5f989143d306e40ab3f0d1b76fc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_TC5IR_NUMBER</b>&#160;&#160;&#160;173</td></tr>
<tr class="separator:ga3d8a5f989143d306e40ab3f0d1b76fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cf4f989c0062c60897e1730104c585"><td class="memItemLeft" align="right" valign="top"><a id="ga36cf4f989c0062c60897e1730104c585"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_RCF_NUMBER</b>&#160;&#160;&#160;178</td></tr>
<tr class="separator:ga36cf4f989c0062c60897e1730104c585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4a576aec26cca7905e44f011612440"><td class="memItemLeft" align="right" valign="top"><a id="gaff4a576aec26cca7905e44f011612440"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ETIMER1_CLK</b>&#160;&#160;&#160;<a class="el" href="group__HAL.html#ga026c4c35519d96d3947669ff0d308512">SPC5_MCONTROL_CLK</a></td></tr>
<tr class="separator:gaff4a576aec26cca7905e44f011612440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f7a43575623f5421e5b44043f02854"><td class="memItemLeft" align="right" valign="top"><a id="gac5f7a43575623f5421e5b44043f02854"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_ETIMER2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac5f7a43575623f5421e5b44043f02854"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ESYNCR2 register definitions</h2></td></tr>
<tr class="memitem:ga2b1c8138d937f9c39310f6cc3d7e6636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2b1c8138d937f9c39310f6cc3d7e6636.html#ga2b1c8138d937f9c39310f6cc3d7e6636">SPC5_RFD_DIV2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2b1c8138d937f9c39310f6cc3d7e6636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90872638c6169c17ba22a60306ab148f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90872638c6169c17ba22a60306ab148f.html#ga90872638c6169c17ba22a60306ab148f">SPC5_RFD_DIV4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga90872638c6169c17ba22a60306ab148f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e59b497b5576231308789586a61866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga60e59b497b5576231308789586a61866.html#ga60e59b497b5576231308789586a61866">SPC5_RFD_DIV8</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga60e59b497b5576231308789586a61866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ccb76df37a0443572fb04091239689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga13ccb76df37a0443572fb04091239689.html#ga13ccb76df37a0443572fb04091239689">SPC5_RFD_DIV16</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga13ccb76df37a0443572fb04091239689"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
BIUCR register definitions</h2></td></tr>
<tr class="memitem:gab30145b090cf4c4a3c16b97e39dea90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab30145b090cf4c4a3c16b97e39dea90f.html#gab30145b090cf4c4a3c16b97e39dea90f">BIUCR_BANK1_TOO</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:gab30145b090cf4c4a3c16b97e39dea90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7070dd19e5b2bbd00b9e32b0f9512ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa7070dd19e5b2bbd00b9e32b0f9512ef.html#gaa7070dd19e5b2bbd00b9e32b0f9512ef">BIUCR_MASTER7_PREFETCH</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:gaa7070dd19e5b2bbd00b9e32b0f9512ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f85304a0fa4bb5fd2ed1418f1b4417f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0f85304a0fa4bb5fd2ed1418f1b4417f.html#ga0f85304a0fa4bb5fd2ed1418f1b4417f">BIUCR_MASTER6_PREFETCH</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:ga0f85304a0fa4bb5fd2ed1418f1b4417f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad226336d918e0f9a458fef7c982493d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad226336d918e0f9a458fef7c982493d9.html#gad226336d918e0f9a458fef7c982493d9">BIUCR_MASTER5_PREFETCH</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:gad226336d918e0f9a458fef7c982493d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddb011b6912de09097bb125cf710436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9ddb011b6912de09097bb125cf710436.html#ga9ddb011b6912de09097bb125cf710436">BIUCR_MASTER4_PREFETCH</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ga9ddb011b6912de09097bb125cf710436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a785742eae8ba1d38a27b0e7ba900d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7a785742eae8ba1d38a27b0e7ba900d8.html#ga7a785742eae8ba1d38a27b0e7ba900d8">BIUCR_MASTER3_PREFETCH</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:ga7a785742eae8ba1d38a27b0e7ba900d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a89911e53fddd6c90b1853c7eb9ea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf2a89911e53fddd6c90b1853c7eb9ea6.html#gaf2a89911e53fddd6c90b1853c7eb9ea6">BIUCR_MASTER2_PREFETCH</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:gaf2a89911e53fddd6c90b1853c7eb9ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c157f7cc01b61d3a7f4597decf3825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga42c157f7cc01b61d3a7f4597decf3825.html#ga42c157f7cc01b61d3a7f4597decf3825">BIUCR_MASTER1_PREFETCH</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:ga42c157f7cc01b61d3a7f4597decf3825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b36ecf0dd539a21da266142e8ee89a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6b36ecf0dd539a21da266142e8ee89a0.html#ga6b36ecf0dd539a21da266142e8ee89a0">BIUCR_MASTER0_PREFETCH</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga6b36ecf0dd539a21da266142e8ee89a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0155c9ba6dea2db004cdb68497daf5c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0155c9ba6dea2db004cdb68497daf5c1.html#ga0155c9ba6dea2db004cdb68497daf5c1">BIUCR_APC_MASK</a>&#160;&#160;&#160;0x0000E000</td></tr>
<tr class="separator:ga0155c9ba6dea2db004cdb68497daf5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd4ff2f95fe4d2fe05c9b2634f378d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0cd4ff2f95fe4d2fe05c9b2634f378d2.html#ga0cd4ff2f95fe4d2fe05c9b2634f378d2">BIUCR_APC_0</a>&#160;&#160;&#160;(0 &lt;&lt; 13)</td></tr>
<tr class="separator:ga0cd4ff2f95fe4d2fe05c9b2634f378d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920a349ca541f30da37925526cf21f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga920a349ca541f30da37925526cf21f8a.html#ga920a349ca541f30da37925526cf21f8a">BIUCR_APC_1</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga920a349ca541f30da37925526cf21f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821ea47bb68724287b59a3c6ed7e1455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga821ea47bb68724287b59a3c6ed7e1455.html#ga821ea47bb68724287b59a3c6ed7e1455">BIUCR_APC_2</a>&#160;&#160;&#160;(2 &lt;&lt; 13)</td></tr>
<tr class="separator:ga821ea47bb68724287b59a3c6ed7e1455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2fa1b5fcc573a2d8fcf60afade5deb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf2fa1b5fcc573a2d8fcf60afade5deb2.html#gaf2fa1b5fcc573a2d8fcf60afade5deb2">BIUCR_APC_3</a>&#160;&#160;&#160;(3 &lt;&lt; 13)</td></tr>
<tr class="separator:gaf2fa1b5fcc573a2d8fcf60afade5deb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac115af7246ce4b57a41666822f44596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaac115af7246ce4b57a41666822f44596.html#gaac115af7246ce4b57a41666822f44596">BIUCR_APC_4</a>&#160;&#160;&#160;(4 &lt;&lt; 13)</td></tr>
<tr class="separator:gaac115af7246ce4b57a41666822f44596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e21961169e62f5350f31b732f87231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga47e21961169e62f5350f31b732f87231.html#ga47e21961169e62f5350f31b732f87231">BIUCR_APC_5</a>&#160;&#160;&#160;(5 &lt;&lt; 13)</td></tr>
<tr class="separator:ga47e21961169e62f5350f31b732f87231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb431dafd07f453a47118854229cb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaafb431dafd07f453a47118854229cb6e.html#gaafb431dafd07f453a47118854229cb6e">BIUCR_APC_6</a>&#160;&#160;&#160;(6 &lt;&lt; 13)</td></tr>
<tr class="separator:gaafb431dafd07f453a47118854229cb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4f6be62ec1a1c43c3d1acbfe53bb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0f4f6be62ec1a1c43c3d1acbfe53bb62.html#ga0f4f6be62ec1a1c43c3d1acbfe53bb62">BIUCR_WWSC_MASK</a>&#160;&#160;&#160;0x00001800</td></tr>
<tr class="separator:ga0f4f6be62ec1a1c43c3d1acbfe53bb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c068ef4b39050a5176b59130ed0ca62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4c068ef4b39050a5176b59130ed0ca62.html#ga4c068ef4b39050a5176b59130ed0ca62">BIUCR_WWSC_0</a>&#160;&#160;&#160;(0 &lt;&lt; 11)</td></tr>
<tr class="separator:ga4c068ef4b39050a5176b59130ed0ca62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad751f35cad796e9e14f660c3f5473406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad751f35cad796e9e14f660c3f5473406.html#gad751f35cad796e9e14f660c3f5473406">BIUCR_WWSC_1</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gad751f35cad796e9e14f660c3f5473406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ceac4819f2011360a888a07c8e00b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf3ceac4819f2011360a888a07c8e00b2.html#gaf3ceac4819f2011360a888a07c8e00b2">BIUCR_WWSC_2</a>&#160;&#160;&#160;(2 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf3ceac4819f2011360a888a07c8e00b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da108b17527b17665db0355e0163c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9da108b17527b17665db0355e0163c89.html#ga9da108b17527b17665db0355e0163c89">BIUCR_WWSC_3</a>&#160;&#160;&#160;(3 &lt;&lt; 11)</td></tr>
<tr class="separator:ga9da108b17527b17665db0355e0163c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049ad54f70b4159e4456c47f11bfb53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga049ad54f70b4159e4456c47f11bfb53e.html#ga049ad54f70b4159e4456c47f11bfb53e">BIUCR_RWSC_MASK</a>&#160;&#160;&#160;0x00001800</td></tr>
<tr class="separator:ga049ad54f70b4159e4456c47f11bfb53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae921d22d3828a83ebea3f85b6d70467d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae921d22d3828a83ebea3f85b6d70467d.html#gae921d22d3828a83ebea3f85b6d70467d">BIUCR_RWSC_0</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:gae921d22d3828a83ebea3f85b6d70467d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e9441aff571b5dd8a069a09b9ab0e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab0e9441aff571b5dd8a069a09b9ab0e7.html#gab0e9441aff571b5dd8a069a09b9ab0e7">BIUCR_RWSC_1</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gab0e9441aff571b5dd8a069a09b9ab0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe56081c69023c97b790b98454c3d4f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafe56081c69023c97b790b98454c3d4f7.html#gafe56081c69023c97b790b98454c3d4f7">BIUCR_RWSC_2</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gafe56081c69023c97b790b98454c3d4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa897d5ccb1f21f8788427fa978d2d6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa897d5ccb1f21f8788427fa978d2d6b9.html#gaa897d5ccb1f21f8788427fa978d2d6b9">BIUCR_RWSC_3</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gaa897d5ccb1f21f8788427fa978d2d6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81435c86326e50596fd1b75386559816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga81435c86326e50596fd1b75386559816.html#ga81435c86326e50596fd1b75386559816">BIUCR_RWSC_4</a>&#160;&#160;&#160;(4 &lt;&lt; 8)</td></tr>
<tr class="separator:ga81435c86326e50596fd1b75386559816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ecb2d99a2d79a5fbb88ef78ed8c2f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3ecb2d99a2d79a5fbb88ef78ed8c2f0d.html#ga3ecb2d99a2d79a5fbb88ef78ed8c2f0d">BIUCR_RWSC_5</a>&#160;&#160;&#160;(5 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3ecb2d99a2d79a5fbb88ef78ed8c2f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7c77ed82575a2a1be9cac1c9758aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2c7c77ed82575a2a1be9cac1c9758aae.html#ga2c7c77ed82575a2a1be9cac1c9758aae">BIUCR_RWSC_6</a>&#160;&#160;&#160;(6 &lt;&lt; 8)</td></tr>
<tr class="separator:ga2c7c77ed82575a2a1be9cac1c9758aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff2cbcbc2d9ee2dbd5cd46ea3444040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3ff2cbcbc2d9ee2dbd5cd46ea3444040.html#ga3ff2cbcbc2d9ee2dbd5cd46ea3444040">BIUCR_RWSC_7</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3ff2cbcbc2d9ee2dbd5cd46ea3444040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e49205aaac7ae9e5d2975c34a9f8f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8e49205aaac7ae9e5d2975c34a9f8f42.html#ga8e49205aaac7ae9e5d2975c34a9f8f42">BIUCR_DPFEN</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga8e49205aaac7ae9e5d2975c34a9f8f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70843f9e75e5f525e7312b17587f857e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga70843f9e75e5f525e7312b17587f857e.html#ga70843f9e75e5f525e7312b17587f857e">BIUCR_IPFEN</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga70843f9e75e5f525e7312b17587f857e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c931af597ca895b7083d64dd153f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa0c931af597ca895b7083d64dd153f8c.html#gaa0c931af597ca895b7083d64dd153f8c">BIUCR_PFLIM_MASK</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr class="separator:gaa0c931af597ca895b7083d64dd153f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be28f4a4d2182736c7c5f9fd1ec9fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7be28f4a4d2182736c7c5f9fd1ec9fc7.html#ga7be28f4a4d2182736c7c5f9fd1ec9fc7">BIUCR_PFLIM_NO</a>&#160;&#160;&#160;(0 &lt;&lt; 1)</td></tr>
<tr class="separator:ga7be28f4a4d2182736c7c5f9fd1ec9fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94e99f87e40ceed2d22188e84d9f3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab94e99f87e40ceed2d22188e84d9f3ba.html#gab94e99f87e40ceed2d22188e84d9f3ba">BIUCR_PFLIM_ON_MISS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab94e99f87e40ceed2d22188e84d9f3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b04cb2d661eba18c5ae9759d6061bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1b04cb2d661eba18c5ae9759d6061bd4.html#ga1b04cb2d661eba18c5ae9759d6061bd4">BIUCR_PFLIM_ON_HITMISS</a>&#160;&#160;&#160;(2 &lt;&lt; 1)</td></tr>
<tr class="separator:ga1b04cb2d661eba18c5ae9759d6061bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545a06fa62887113172013db376be4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga545a06fa62887113172013db376be4f0.html#ga545a06fa62887113172013db376be4f0">BIUCR_BFEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga545a06fa62887113172013db376be4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPC563Mxx capabilities</h2></td></tr>
<tr class="memitem:gac1614aa0664bcf448fabb76ef8e85717"><td class="memItemLeft" align="right" valign="top"><a id="gac1614aa0664bcf448fabb76ef8e85717"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_DSPI0</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac1614aa0664bcf448fabb76ef8e85717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44eb467840a2fe486a2e83ab52fb69f"><td class="memItemLeft" align="right" valign="top"><a id="gab44eb467840a2fe486a2e83ab52fb69f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_DSPI1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab44eb467840a2fe486a2e83ab52fb69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff11fb44b9dfa5f7028a984e949df7a"><td class="memItemLeft" align="right" valign="top"><a id="ga7ff11fb44b9dfa5f7028a984e949df7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_DSPI2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga7ff11fb44b9dfa5f7028a984e949df7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfbf8af42a009d567e1c37af255d2e3f"><td class="memItemLeft" align="right" valign="top"><a id="gadfbf8af42a009d567e1c37af255d2e3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_DSPI3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gadfbf8af42a009d567e1c37af255d2e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0235e7035f757cb78c4566057952b2a6"><td class="memItemLeft" align="right" valign="top"><a id="ga0235e7035f757cb78c4566057952b2a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI_FIFO_DEPTH</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga0235e7035f757cb78c4566057952b2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858b0a8e0c3e90442972e0a2e58266fe"><td class="memItemLeft" align="right" valign="top"><a id="ga858b0a8e0c3e90442972e0a2e58266fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI1_TX_DMA_DEV_ID</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga858b0a8e0c3e90442972e0a2e58266fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b036f14652337a0dfe7c8ad79a5bf0"><td class="memItemLeft" align="right" valign="top"><a id="ga35b036f14652337a0dfe7c8ad79a5bf0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI1_RX_DMA_DEV_ID</b>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga35b036f14652337a0dfe7c8ad79a5bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d359b89c01570e8843bcdf61ff279b2"><td class="memItemLeft" align="right" valign="top"><a id="ga0d359b89c01570e8843bcdf61ff279b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI2_TX_DMA_DEV_ID</b>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga0d359b89c01570e8843bcdf61ff279b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab17d2cdbc8d9c90b0047e5fa26eded29"><td class="memItemLeft" align="right" valign="top"><a id="gab17d2cdbc8d9c90b0047e5fa26eded29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI2_RX_DMA_DEV_ID</b>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gab17d2cdbc8d9c90b0047e5fa26eded29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f5e0bd3e5f4edb5daacfa64c535da0"><td class="memItemLeft" align="right" valign="top"><a id="gac5f5e0bd3e5f4edb5daacfa64c535da0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI1_EOQF_HANDLER</b>&#160;&#160;&#160;vector132</td></tr>
<tr class="separator:gac5f5e0bd3e5f4edb5daacfa64c535da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6a4829df28f46d4e400a4b3d1fac2a"><td class="memItemLeft" align="right" valign="top"><a id="ga1a6a4829df28f46d4e400a4b3d1fac2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI1_EOQF_NUMBER</b>&#160;&#160;&#160;132</td></tr>
<tr class="separator:ga1a6a4829df28f46d4e400a4b3d1fac2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c55b32271931bdb481827dd8895163"><td class="memItemLeft" align="right" valign="top"><a id="gad0c55b32271931bdb481827dd8895163"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI2_EOQF_HANDLER</b>&#160;&#160;&#160;vector137</td></tr>
<tr class="separator:gad0c55b32271931bdb481827dd8895163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f5d956f1148fe7a63e0bb727ad9d00"><td class="memItemLeft" align="right" valign="top"><a id="ga24f5d956f1148fe7a63e0bb727ad9d00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI2_EOQF_NUMBER</b>&#160;&#160;&#160;137</td></tr>
<tr class="separator:ga24f5d956f1148fe7a63e0bb727ad9d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aeb1439feefa298ed46cf6df7823f81"><td class="memItemLeft" align="right" valign="top"><a id="ga8aeb1439feefa298ed46cf6df7823f81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI1_ENABLE_CLOCK</b>()</td></tr>
<tr class="separator:ga8aeb1439feefa298ed46cf6df7823f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1fb62aeb164cc3d52ff351f83aa8cbd"><td class="memItemLeft" align="right" valign="top"><a id="gac1fb62aeb164cc3d52ff351f83aa8cbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI1_DISABLE_CLOCK</b>()</td></tr>
<tr class="separator:gac1fb62aeb164cc3d52ff351f83aa8cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96a86de48cfcb6fce227bbffef606bb"><td class="memItemLeft" align="right" valign="top"><a id="gad96a86de48cfcb6fce227bbffef606bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI2_ENABLE_CLOCK</b>()</td></tr>
<tr class="separator:gad96a86de48cfcb6fce227bbffef606bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3732379f3b7be1aa5c946161681fe3ad"><td class="memItemLeft" align="right" valign="top"><a id="ga3732379f3b7be1aa5c946161681fe3ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_DSPI2_DISABLE_CLOCK</b>()</td></tr>
<tr class="separator:ga3732379f3b7be1aa5c946161681fe3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa56d82cc1415d417662c9d47765864dc"><td class="memItemLeft" align="right" valign="top"><a id="gaa56d82cc1415d417662c9d47765864dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_EDMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa56d82cc1415d417662c9d47765864dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349e02a06c91b01ecb3b5e8a9dce8287"><td class="memItemLeft" align="right" valign="top"><a id="ga349e02a06c91b01ecb3b5e8a9dce8287"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_EDMA_NCHANNELS</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ga349e02a06c91b01ecb3b5e8a9dce8287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c385d7df6b82f8ff71e7042f8c11038"><td class="memItemLeft" align="right" valign="top"><a id="ga6c385d7df6b82f8ff71e7042f8c11038"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_EDMA_HAS_MUX</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga6c385d7df6b82f8ff71e7042f8c11038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03083889768f6f642a69077ce00ed60d"><td class="memItemLeft" align="right" valign="top"><a id="ga03083889768f6f642a69077ce00ed60d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_EQADC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga03083889768f6f642a69077ce00ed60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb3bc078faa5ce427ab5a5e9069803c"><td class="memItemLeft" align="right" valign="top"><a id="ga1eb3bc078faa5ce427ab5a5e9069803c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_ESCIA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga1eb3bc078faa5ce427ab5a5e9069803c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645fded72150d97edbba787aaded8ddf"><td class="memItemLeft" align="right" valign="top"><a id="ga645fded72150d97edbba787aaded8ddf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ESCIA_HANDLER</b>&#160;&#160;&#160;vector146</td></tr>
<tr class="separator:ga645fded72150d97edbba787aaded8ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d7178ceaa44e74a7bba501697683c5"><td class="memItemLeft" align="right" valign="top"><a id="ga87d7178ceaa44e74a7bba501697683c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ESCIA_NUMBER</b>&#160;&#160;&#160;146</td></tr>
<tr class="separator:ga87d7178ceaa44e74a7bba501697683c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa521f61454f0645fb59c2ccaaf1270fb"><td class="memItemLeft" align="right" valign="top"><a id="gaa521f61454f0645fb59c2ccaaf1270fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_ESCIB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa521f61454f0645fb59c2ccaaf1270fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad482c2bc83732073b4546e028807bb3c"><td class="memItemLeft" align="right" valign="top"><a id="gad482c2bc83732073b4546e028807bb3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ESCIB_HANDLER</b>&#160;&#160;&#160;vector149</td></tr>
<tr class="separator:gad482c2bc83732073b4546e028807bb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12333c136e7e954f175f51d16c0ebea"><td class="memItemLeft" align="right" valign="top"><a id="gac12333c136e7e954f175f51d16c0ebea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ESCIB_NUMBER</b>&#160;&#160;&#160;149</td></tr>
<tr class="separator:gac12333c136e7e954f175f51d16c0ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca0ac16b051c5a736e1f7a8182b028fc"><td class="memItemLeft" align="right" valign="top"><a id="gaca0ac16b051c5a736e1f7a8182b028fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_ESCIC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaca0ac16b051c5a736e1f7a8182b028fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6daafd9de4cfd5bfa79da50d24fa074e"><td class="memItemLeft" align="right" valign="top"><a id="ga6daafd9de4cfd5bfa79da50d24fa074e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_SIU</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga6daafd9de4cfd5bfa79da50d24fa074e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8fd692dcee48d71954f8b70cad3b55"><td class="memItemLeft" align="right" valign="top"><a id="gaba8fd692dcee48d71954f8b70cad3b55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIU_SUPPORTS_PORTS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaba8fd692dcee48d71954f8b70cad3b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ESYNCR2 register definitions</h2></td></tr>
<tr class="memitem:ga2b1c8138d937f9c39310f6cc3d7e6636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2b1c8138d937f9c39310f6cc3d7e6636.html#ga2b1c8138d937f9c39310f6cc3d7e6636">SPC5_RFD_DIV2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2b1c8138d937f9c39310f6cc3d7e6636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90872638c6169c17ba22a60306ab148f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90872638c6169c17ba22a60306ab148f.html#ga90872638c6169c17ba22a60306ab148f">SPC5_RFD_DIV4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga90872638c6169c17ba22a60306ab148f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e59b497b5576231308789586a61866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga60e59b497b5576231308789586a61866.html#ga60e59b497b5576231308789586a61866">SPC5_RFD_DIV8</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga60e59b497b5576231308789586a61866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ccb76df37a0443572fb04091239689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga13ccb76df37a0443572fb04091239689.html#ga13ccb76df37a0443572fb04091239689">SPC5_RFD_DIV16</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga13ccb76df37a0443572fb04091239689"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
BIUCR register definitions</h2></td></tr>
<tr class="memitem:gab30145b090cf4c4a3c16b97e39dea90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab30145b090cf4c4a3c16b97e39dea90f.html#gab30145b090cf4c4a3c16b97e39dea90f">BIUCR_BANK1_TOO</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:gab30145b090cf4c4a3c16b97e39dea90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7070dd19e5b2bbd00b9e32b0f9512ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa7070dd19e5b2bbd00b9e32b0f9512ef.html#gaa7070dd19e5b2bbd00b9e32b0f9512ef">BIUCR_MASTER7_PREFETCH</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:gaa7070dd19e5b2bbd00b9e32b0f9512ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f85304a0fa4bb5fd2ed1418f1b4417f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0f85304a0fa4bb5fd2ed1418f1b4417f.html#ga0f85304a0fa4bb5fd2ed1418f1b4417f">BIUCR_MASTER6_PREFETCH</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:ga0f85304a0fa4bb5fd2ed1418f1b4417f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad226336d918e0f9a458fef7c982493d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad226336d918e0f9a458fef7c982493d9.html#gad226336d918e0f9a458fef7c982493d9">BIUCR_MASTER5_PREFETCH</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:gad226336d918e0f9a458fef7c982493d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddb011b6912de09097bb125cf710436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9ddb011b6912de09097bb125cf710436.html#ga9ddb011b6912de09097bb125cf710436">BIUCR_MASTER4_PREFETCH</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ga9ddb011b6912de09097bb125cf710436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a785742eae8ba1d38a27b0e7ba900d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7a785742eae8ba1d38a27b0e7ba900d8.html#ga7a785742eae8ba1d38a27b0e7ba900d8">BIUCR_MASTER3_PREFETCH</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:ga7a785742eae8ba1d38a27b0e7ba900d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a89911e53fddd6c90b1853c7eb9ea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf2a89911e53fddd6c90b1853c7eb9ea6.html#gaf2a89911e53fddd6c90b1853c7eb9ea6">BIUCR_MASTER2_PREFETCH</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:gaf2a89911e53fddd6c90b1853c7eb9ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c157f7cc01b61d3a7f4597decf3825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga42c157f7cc01b61d3a7f4597decf3825.html#ga42c157f7cc01b61d3a7f4597decf3825">BIUCR_MASTER1_PREFETCH</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:ga42c157f7cc01b61d3a7f4597decf3825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b36ecf0dd539a21da266142e8ee89a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6b36ecf0dd539a21da266142e8ee89a0.html#ga6b36ecf0dd539a21da266142e8ee89a0">BIUCR_MASTER0_PREFETCH</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga6b36ecf0dd539a21da266142e8ee89a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0155c9ba6dea2db004cdb68497daf5c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0155c9ba6dea2db004cdb68497daf5c1.html#ga0155c9ba6dea2db004cdb68497daf5c1">BIUCR_APC_MASK</a>&#160;&#160;&#160;0x0000E000</td></tr>
<tr class="separator:ga0155c9ba6dea2db004cdb68497daf5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd4ff2f95fe4d2fe05c9b2634f378d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0cd4ff2f95fe4d2fe05c9b2634f378d2.html#ga0cd4ff2f95fe4d2fe05c9b2634f378d2">BIUCR_APC_0</a>&#160;&#160;&#160;(0 &lt;&lt; 13)</td></tr>
<tr class="separator:ga0cd4ff2f95fe4d2fe05c9b2634f378d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920a349ca541f30da37925526cf21f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga920a349ca541f30da37925526cf21f8a.html#ga920a349ca541f30da37925526cf21f8a">BIUCR_APC_1</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga920a349ca541f30da37925526cf21f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821ea47bb68724287b59a3c6ed7e1455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga821ea47bb68724287b59a3c6ed7e1455.html#ga821ea47bb68724287b59a3c6ed7e1455">BIUCR_APC_2</a>&#160;&#160;&#160;(2 &lt;&lt; 13)</td></tr>
<tr class="separator:ga821ea47bb68724287b59a3c6ed7e1455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2fa1b5fcc573a2d8fcf60afade5deb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf2fa1b5fcc573a2d8fcf60afade5deb2.html#gaf2fa1b5fcc573a2d8fcf60afade5deb2">BIUCR_APC_3</a>&#160;&#160;&#160;(3 &lt;&lt; 13)</td></tr>
<tr class="separator:gaf2fa1b5fcc573a2d8fcf60afade5deb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac115af7246ce4b57a41666822f44596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaac115af7246ce4b57a41666822f44596.html#gaac115af7246ce4b57a41666822f44596">BIUCR_APC_4</a>&#160;&#160;&#160;(4 &lt;&lt; 13)</td></tr>
<tr class="separator:gaac115af7246ce4b57a41666822f44596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e21961169e62f5350f31b732f87231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga47e21961169e62f5350f31b732f87231.html#ga47e21961169e62f5350f31b732f87231">BIUCR_APC_5</a>&#160;&#160;&#160;(5 &lt;&lt; 13)</td></tr>
<tr class="separator:ga47e21961169e62f5350f31b732f87231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb431dafd07f453a47118854229cb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaafb431dafd07f453a47118854229cb6e.html#gaafb431dafd07f453a47118854229cb6e">BIUCR_APC_6</a>&#160;&#160;&#160;(6 &lt;&lt; 13)</td></tr>
<tr class="separator:gaafb431dafd07f453a47118854229cb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4f6be62ec1a1c43c3d1acbfe53bb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0f4f6be62ec1a1c43c3d1acbfe53bb62.html#ga0f4f6be62ec1a1c43c3d1acbfe53bb62">BIUCR_WWSC_MASK</a>&#160;&#160;&#160;0x00001800</td></tr>
<tr class="separator:ga0f4f6be62ec1a1c43c3d1acbfe53bb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c068ef4b39050a5176b59130ed0ca62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4c068ef4b39050a5176b59130ed0ca62.html#ga4c068ef4b39050a5176b59130ed0ca62">BIUCR_WWSC_0</a>&#160;&#160;&#160;(0 &lt;&lt; 11)</td></tr>
<tr class="separator:ga4c068ef4b39050a5176b59130ed0ca62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad751f35cad796e9e14f660c3f5473406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad751f35cad796e9e14f660c3f5473406.html#gad751f35cad796e9e14f660c3f5473406">BIUCR_WWSC_1</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gad751f35cad796e9e14f660c3f5473406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ceac4819f2011360a888a07c8e00b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf3ceac4819f2011360a888a07c8e00b2.html#gaf3ceac4819f2011360a888a07c8e00b2">BIUCR_WWSC_2</a>&#160;&#160;&#160;(2 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf3ceac4819f2011360a888a07c8e00b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da108b17527b17665db0355e0163c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9da108b17527b17665db0355e0163c89.html#ga9da108b17527b17665db0355e0163c89">BIUCR_WWSC_3</a>&#160;&#160;&#160;(3 &lt;&lt; 11)</td></tr>
<tr class="separator:ga9da108b17527b17665db0355e0163c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049ad54f70b4159e4456c47f11bfb53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga049ad54f70b4159e4456c47f11bfb53e.html#ga049ad54f70b4159e4456c47f11bfb53e">BIUCR_RWSC_MASK</a>&#160;&#160;&#160;0x00001800</td></tr>
<tr class="separator:ga049ad54f70b4159e4456c47f11bfb53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae921d22d3828a83ebea3f85b6d70467d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae921d22d3828a83ebea3f85b6d70467d.html#gae921d22d3828a83ebea3f85b6d70467d">BIUCR_RWSC_0</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:gae921d22d3828a83ebea3f85b6d70467d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e9441aff571b5dd8a069a09b9ab0e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab0e9441aff571b5dd8a069a09b9ab0e7.html#gab0e9441aff571b5dd8a069a09b9ab0e7">BIUCR_RWSC_1</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gab0e9441aff571b5dd8a069a09b9ab0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe56081c69023c97b790b98454c3d4f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafe56081c69023c97b790b98454c3d4f7.html#gafe56081c69023c97b790b98454c3d4f7">BIUCR_RWSC_2</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gafe56081c69023c97b790b98454c3d4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa897d5ccb1f21f8788427fa978d2d6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa897d5ccb1f21f8788427fa978d2d6b9.html#gaa897d5ccb1f21f8788427fa978d2d6b9">BIUCR_RWSC_3</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gaa897d5ccb1f21f8788427fa978d2d6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81435c86326e50596fd1b75386559816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga81435c86326e50596fd1b75386559816.html#ga81435c86326e50596fd1b75386559816">BIUCR_RWSC_4</a>&#160;&#160;&#160;(4 &lt;&lt; 8)</td></tr>
<tr class="separator:ga81435c86326e50596fd1b75386559816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ecb2d99a2d79a5fbb88ef78ed8c2f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3ecb2d99a2d79a5fbb88ef78ed8c2f0d.html#ga3ecb2d99a2d79a5fbb88ef78ed8c2f0d">BIUCR_RWSC_5</a>&#160;&#160;&#160;(5 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3ecb2d99a2d79a5fbb88ef78ed8c2f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7c77ed82575a2a1be9cac1c9758aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2c7c77ed82575a2a1be9cac1c9758aae.html#ga2c7c77ed82575a2a1be9cac1c9758aae">BIUCR_RWSC_6</a>&#160;&#160;&#160;(6 &lt;&lt; 8)</td></tr>
<tr class="separator:ga2c7c77ed82575a2a1be9cac1c9758aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff2cbcbc2d9ee2dbd5cd46ea3444040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3ff2cbcbc2d9ee2dbd5cd46ea3444040.html#ga3ff2cbcbc2d9ee2dbd5cd46ea3444040">BIUCR_RWSC_7</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3ff2cbcbc2d9ee2dbd5cd46ea3444040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e49205aaac7ae9e5d2975c34a9f8f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8e49205aaac7ae9e5d2975c34a9f8f42.html#ga8e49205aaac7ae9e5d2975c34a9f8f42">BIUCR_DPFEN</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga8e49205aaac7ae9e5d2975c34a9f8f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70843f9e75e5f525e7312b17587f857e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga70843f9e75e5f525e7312b17587f857e.html#ga70843f9e75e5f525e7312b17587f857e">BIUCR_IPFEN</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga70843f9e75e5f525e7312b17587f857e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c931af597ca895b7083d64dd153f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa0c931af597ca895b7083d64dd153f8c.html#gaa0c931af597ca895b7083d64dd153f8c">BIUCR_PFLIM_MASK</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr class="separator:gaa0c931af597ca895b7083d64dd153f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be28f4a4d2182736c7c5f9fd1ec9fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7be28f4a4d2182736c7c5f9fd1ec9fc7.html#ga7be28f4a4d2182736c7c5f9fd1ec9fc7">BIUCR_PFLIM_NO</a>&#160;&#160;&#160;(0 &lt;&lt; 1)</td></tr>
<tr class="separator:ga7be28f4a4d2182736c7c5f9fd1ec9fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94e99f87e40ceed2d22188e84d9f3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab94e99f87e40ceed2d22188e84d9f3ba.html#gab94e99f87e40ceed2d22188e84d9f3ba">BIUCR_PFLIM_ON_MISS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab94e99f87e40ceed2d22188e84d9f3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b04cb2d661eba18c5ae9759d6061bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1b04cb2d661eba18c5ae9759d6061bd4.html#ga1b04cb2d661eba18c5ae9759d6061bd4">BIUCR_PFLIM_ON_HITMISS</a>&#160;&#160;&#160;(2 &lt;&lt; 1)</td></tr>
<tr class="separator:ga1b04cb2d661eba18c5ae9759d6061bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545a06fa62887113172013db376be4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga545a06fa62887113172013db376be4f0.html#ga545a06fa62887113172013db376be4f0">BIUCR_BFEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga545a06fa62887113172013db376be4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPC564Axx capabilities</h2></td></tr>
<tr class="memitem:gaa56d82cc1415d417662c9d47765864dc"><td class="memItemLeft" align="right" valign="top"><a id="gaa56d82cc1415d417662c9d47765864dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_EDMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa56d82cc1415d417662c9d47765864dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349e02a06c91b01ecb3b5e8a9dce8287"><td class="memItemLeft" align="right" valign="top"><a id="ga349e02a06c91b01ecb3b5e8a9dce8287"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_EDMA_NCHANNELS</b>&#160;&#160;&#160;64</td></tr>
<tr class="separator:ga349e02a06c91b01ecb3b5e8a9dce8287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c385d7df6b82f8ff71e7042f8c11038"><td class="memItemLeft" align="right" valign="top"><a id="ga6c385d7df6b82f8ff71e7042f8c11038"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_EDMA_HAS_MUX</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga6c385d7df6b82f8ff71e7042f8c11038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03083889768f6f642a69077ce00ed60d"><td class="memItemLeft" align="right" valign="top"><a id="ga03083889768f6f642a69077ce00ed60d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_EQADC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga03083889768f6f642a69077ce00ed60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb3bc078faa5ce427ab5a5e9069803c"><td class="memItemLeft" align="right" valign="top"><a id="ga1eb3bc078faa5ce427ab5a5e9069803c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_ESCIA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga1eb3bc078faa5ce427ab5a5e9069803c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645fded72150d97edbba787aaded8ddf"><td class="memItemLeft" align="right" valign="top"><a id="ga645fded72150d97edbba787aaded8ddf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ESCIA_HANDLER</b>&#160;&#160;&#160;vector146</td></tr>
<tr class="separator:ga645fded72150d97edbba787aaded8ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d7178ceaa44e74a7bba501697683c5"><td class="memItemLeft" align="right" valign="top"><a id="ga87d7178ceaa44e74a7bba501697683c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ESCIA_NUMBER</b>&#160;&#160;&#160;146</td></tr>
<tr class="separator:ga87d7178ceaa44e74a7bba501697683c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa521f61454f0645fb59c2ccaaf1270fb"><td class="memItemLeft" align="right" valign="top"><a id="gaa521f61454f0645fb59c2ccaaf1270fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_ESCIB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa521f61454f0645fb59c2ccaaf1270fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad482c2bc83732073b4546e028807bb3c"><td class="memItemLeft" align="right" valign="top"><a id="gad482c2bc83732073b4546e028807bb3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ESCIB_HANDLER</b>&#160;&#160;&#160;vector149</td></tr>
<tr class="separator:gad482c2bc83732073b4546e028807bb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12333c136e7e954f175f51d16c0ebea"><td class="memItemLeft" align="right" valign="top"><a id="gac12333c136e7e954f175f51d16c0ebea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ESCIB_NUMBER</b>&#160;&#160;&#160;149</td></tr>
<tr class="separator:gac12333c136e7e954f175f51d16c0ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca0ac16b051c5a736e1f7a8182b028fc"><td class="memItemLeft" align="right" valign="top"><a id="gaca0ac16b051c5a736e1f7a8182b028fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_ESCIC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaca0ac16b051c5a736e1f7a8182b028fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6cdc09ea1c2ce8c6e174ed009471bcf"><td class="memItemLeft" align="right" valign="top"><a id="gab6cdc09ea1c2ce8c6e174ed009471bcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ESCIC_HANDLER</b>&#160;&#160;&#160;vector473</td></tr>
<tr class="separator:gab6cdc09ea1c2ce8c6e174ed009471bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02cca8d9bf4f6234ce47124b8bd5f5c0"><td class="memItemLeft" align="right" valign="top"><a id="ga02cca8d9bf4f6234ce47124b8bd5f5c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ESCIC_NUMBER</b>&#160;&#160;&#160;473</td></tr>
<tr class="separator:ga02cca8d9bf4f6234ce47124b8bd5f5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6daafd9de4cfd5bfa79da50d24fa074e"><td class="memItemLeft" align="right" valign="top"><a id="ga6daafd9de4cfd5bfa79da50d24fa074e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_SIU</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga6daafd9de4cfd5bfa79da50d24fa074e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8fd692dcee48d71954f8b70cad3b55"><td class="memItemLeft" align="right" valign="top"><a id="gaba8fd692dcee48d71954f8b70cad3b55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIU_SUPPORTS_PORTS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaba8fd692dcee48d71954f8b70cad3b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Platform identification</h2></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;SPC56ELxx Chassis and Safety&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Absolute Maximum Ratings</h2></td></tr>
<tr class="memitem:gafa1c67b40b10c01295191200d7f85b17"><td class="memItemLeft" align="right" valign="top"><a id="gafa1c67b40b10c01295191200d7f85b17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gafa1c67b40b10c01295191200d7f85b17">SPC5_XOSC_CLK_MAX</a>&#160;&#160;&#160;40000000</td></tr>
<tr class="memdesc:gafa1c67b40b10c01295191200d7f85b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum XOSC clock frequency. <br /></td></tr>
<tr class="separator:gafa1c67b40b10c01295191200d7f85b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519fcb6ca7eb6bc3571e2a9989144611"><td class="memItemLeft" align="right" valign="top"><a id="ga519fcb6ca7eb6bc3571e2a9989144611"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga519fcb6ca7eb6bc3571e2a9989144611">SPC5_XOSC_CLK_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:ga519fcb6ca7eb6bc3571e2a9989144611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum XOSC clock frequency. <br /></td></tr>
<tr class="separator:ga519fcb6ca7eb6bc3571e2a9989144611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3ff9a2e41e301436877ad0e816abfa"><td class="memItemLeft" align="right" valign="top"><a id="ga6c3ff9a2e41e301436877ad0e816abfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6c3ff9a2e41e301436877ad0e816abfa">SPC5_FMPLLIN_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:ga6c3ff9a2e41e301436877ad0e816abfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga6c3ff9a2e41e301436877ad0e816abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0991b124a8b77775bc5c56e719ceca84"><td class="memItemLeft" align="right" valign="top"><a id="ga0991b124a8b77775bc5c56e719ceca84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0991b124a8b77775bc5c56e719ceca84">SPC5_FMPLLIN_MAX</a>&#160;&#160;&#160;40000000</td></tr>
<tr class="memdesc:ga0991b124a8b77775bc5c56e719ceca84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga0991b124a8b77775bc5c56e719ceca84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa1d90fd717964b92bc1618c874742a"><td class="memItemLeft" align="right" valign="top"><a id="ga7aa1d90fd717964b92bc1618c874742a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7aa1d90fd717964b92bc1618c874742a">SPC5_FMPLLVCO_MAX</a>&#160;&#160;&#160;512000000</td></tr>
<tr class="memdesc:ga7aa1d90fd717964b92bc1618c874742a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs VCO clock frequency. <br /></td></tr>
<tr class="separator:ga7aa1d90fd717964b92bc1618c874742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeacf208dac9cfbcb8062c4b39d535ff"><td class="memItemLeft" align="right" valign="top"><a id="gaaeacf208dac9cfbcb8062c4b39d535ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaaeacf208dac9cfbcb8062c4b39d535ff">SPC5_FMPLLVCO_MIN</a>&#160;&#160;&#160;256000000</td></tr>
<tr class="memdesc:gaaeacf208dac9cfbcb8062c4b39d535ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs VCO clock frequency. <br /></td></tr>
<tr class="separator:gaaeacf208dac9cfbcb8062c4b39d535ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa6ff60fc5c01c2e75bee3fdc53b035"><td class="memItemLeft" align="right" valign="top"><a id="ga0aa6ff60fc5c01c2e75bee3fdc53b035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0aa6ff60fc5c01c2e75bee3fdc53b035">SPC5_FMPLL0_CLK_MAX</a>&#160;&#160;&#160;120000000</td></tr>
<tr class="memdesc:ga0aa6ff60fc5c01c2e75bee3fdc53b035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLL0 output clock frequency. <br /></td></tr>
<tr class="separator:ga0aa6ff60fc5c01c2e75bee3fdc53b035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28d3d2bb43ddcabe5cf0caef5620753"><td class="memItemLeft" align="right" valign="top"><a id="gaa28d3d2bb43ddcabe5cf0caef5620753"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa28d3d2bb43ddcabe5cf0caef5620753">SPC5_FMPLL1_CLK_MAX</a>&#160;&#160;&#160;120000000</td></tr>
<tr class="memdesc:gaa28d3d2bb43ddcabe5cf0caef5620753"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLL1 output clock frequency. <br /></td></tr>
<tr class="separator:gaa28d3d2bb43ddcabe5cf0caef5620753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87eda19c0fe59b9b7dd9c58ddddcfc3"><td class="memItemLeft" align="right" valign="top"><a id="gad87eda19c0fe59b9b7dd9c58ddddcfc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad87eda19c0fe59b9b7dd9c58ddddcfc3">SPC5_FMPLL1_1D1_CLK_MAX</a>&#160;&#160;&#160;80000000</td></tr>
<tr class="memdesc:gad87eda19c0fe59b9b7dd9c58ddddcfc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLL1 1D1 output clock frequency. <br /></td></tr>
<tr class="separator:gad87eda19c0fe59b9b7dd9c58ddddcfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal clock sources</h2></td></tr>
<tr class="memitem:ga151e838d39e5a5bdae68f0f54666b2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga151e838d39e5a5bdae68f0f54666b2cf.html#ga151e838d39e5a5bdae68f0f54666b2cf">SPC5_IRC_CLK</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="separator:ga151e838d39e5a5bdae68f0f54666b2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FMPLLs register bits definitions</h2></td></tr>
<tr class="memitem:ga81ea0881599a6dc359765a71da952a43"><td class="memItemLeft" align="right" valign="top"><a id="ga81ea0881599a6dc359765a71da952a43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_SRC_IRC</b>&#160;&#160;&#160;(0U &lt;&lt; 24)</td></tr>
<tr class="separator:ga81ea0881599a6dc359765a71da952a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06742bc52b13605eb76da489b20efb49"><td class="memItemLeft" align="right" valign="top"><a id="ga06742bc52b13605eb76da489b20efb49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_SRC_XOSC</b>&#160;&#160;&#160;(1U &lt;&lt; 24)</td></tr>
<tr class="separator:ga06742bc52b13605eb76da489b20efb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FMPLL_CR register bits definitions</h2></td></tr>
<tr class="memitem:ga2329f33a29196fe0feb435af46fd200d"><td class="memItemLeft" align="right" valign="top"><a id="ga2329f33a29196fe0feb435af46fd200d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV2</b>&#160;&#160;&#160;(0U &lt;&lt; 24)</td></tr>
<tr class="separator:ga2329f33a29196fe0feb435af46fd200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b23d5d507ddb49c50bef007f18fd23d"><td class="memItemLeft" align="right" valign="top"><a id="ga0b23d5d507ddb49c50bef007f18fd23d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV4</b>&#160;&#160;&#160;(1U &lt;&lt; 24)</td></tr>
<tr class="separator:ga0b23d5d507ddb49c50bef007f18fd23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a7bc8742ab143b63b02a81dae04bf7"><td class="memItemLeft" align="right" valign="top"><a id="ga42a7bc8742ab143b63b02a81dae04bf7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV8</b>&#160;&#160;&#160;(2U &lt;&lt; 24)</td></tr>
<tr class="separator:ga42a7bc8742ab143b63b02a81dae04bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e388c6bb1bf1bb44c64107e99920a93"><td class="memItemLeft" align="right" valign="top"><a id="ga3e388c6bb1bf1bb44c64107e99920a93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV16</b>&#160;&#160;&#160;(3U &lt;&lt; 24)</td></tr>
<tr class="separator:ga3e388c6bb1bf1bb44c64107e99920a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Clock selectors used in the various GCM SC registers</h2></td></tr>
<tr class="memitem:gaa1b00f0768adc79ae17c97fc76d2cabc"><td class="memItemLeft" align="right" valign="top"><a id="gaa1b00f0768adc79ae17c97fc76d2cabc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SS_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 24)</td></tr>
<tr class="separator:gaa1b00f0768adc79ae17c97fc76d2cabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a43b4d5dd83cd0b5edc976efeaddfb"><td class="memItemLeft" align="right" valign="top"><a id="ga01a43b4d5dd83cd0b5edc976efeaddfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SS_IRC</b>&#160;&#160;&#160;(0U &lt;&lt; 24)</td></tr>
<tr class="separator:ga01a43b4d5dd83cd0b5edc976efeaddfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96573f223e50e0be795bc9fdde82f2a4"><td class="memItemLeft" align="right" valign="top"><a id="ga96573f223e50e0be795bc9fdde82f2a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SS_XOSC</b>&#160;&#160;&#160;(2U &lt;&lt; 24)</td></tr>
<tr class="separator:ga96573f223e50e0be795bc9fdde82f2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe44a449123379c4b460d800beafdaf"><td class="memItemLeft" align="right" valign="top"><a id="ga2fe44a449123379c4b460d800beafdaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SS_FMPLL0</b>&#160;&#160;&#160;(4U &lt;&lt; 24)</td></tr>
<tr class="separator:ga2fe44a449123379c4b460d800beafdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4681f1eecbfc191f16aee3f8e7a699a"><td class="memItemLeft" align="right" valign="top"><a id="gac4681f1eecbfc191f16aee3f8e7a699a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SS_FMPLL1</b>&#160;&#160;&#160;(5U &lt;&lt; 24)</td></tr>
<tr class="separator:gac4681f1eecbfc191f16aee3f8e7a699a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fad9b44ebfa57e82febba4b3ee5b86"><td class="memItemLeft" align="right" valign="top"><a id="ga74fad9b44ebfa57e82febba4b3ee5b86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SS_FMPLL1_1D1</b>&#160;&#160;&#160;(8U &lt;&lt; 24)</td></tr>
<tr class="separator:ga74fad9b44ebfa57e82febba4b3ee5b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_GS register bits definitions</h2></td></tr>
<tr class="memitem:ga4394e0c458ca2fe84c3fa33198243332"><td class="memItemLeft" align="right" valign="top"><a id="ga4394e0c458ca2fe84c3fa33198243332"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 0)</td></tr>
<tr class="separator:ga4394e0c458ca2fe84c3fa33198243332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d246d61440458ebdbc19cff61838cf"><td class="memItemLeft" align="right" valign="top"><a id="ga95d246d61440458ebdbc19cff61838cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_IRC</b>&#160;&#160;&#160;(0U &lt;&lt; 0)</td></tr>
<tr class="separator:ga95d246d61440458ebdbc19cff61838cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa547b93f7f5284eb90aeed7368124fab"><td class="memItemLeft" align="right" valign="top"><a id="gaa547b93f7f5284eb90aeed7368124fab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_XOSC</b>&#160;&#160;&#160;(2U &lt;&lt; 0)</td></tr>
<tr class="separator:gaa547b93f7f5284eb90aeed7368124fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a92c7cfcc6f3361fd8ad8498627dd4e"><td class="memItemLeft" align="right" valign="top"><a id="ga7a92c7cfcc6f3361fd8ad8498627dd4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_FMPLL0</b>&#160;&#160;&#160;(4U &lt;&lt; 0)</td></tr>
<tr class="separator:ga7a92c7cfcc6f3361fd8ad8498627dd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_ME register bits definitions</h2></td></tr>
<tr class="memitem:ga34107c6f3028c2d27d6b4bf5a30956ab"><td class="memItemLeft" align="right" valign="top"><a id="ga34107c6f3028c2d27d6b4bf5a30956ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RESET</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga34107c6f3028c2d27d6b4bf5a30956ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad782988426283387d917e5443983bfa1"><td class="memItemLeft" align="right" valign="top"><a id="gad782988426283387d917e5443983bfa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_SAFE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:gad782988426283387d917e5443983bfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92ed1d691787cae19966d8762f73098"><td class="memItemLeft" align="right" valign="top"><a id="gac92ed1d691787cae19966d8762f73098"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_DRUN</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:gac92ed1d691787cae19966d8762f73098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7948fabc402617ebd48e0b0193db64"><td class="memItemLeft" align="right" valign="top"><a id="gaef7948fabc402617ebd48e0b0193db64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN0</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:gaef7948fabc402617ebd48e0b0193db64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e12bc8b8eb837fcacd15e94b8f8dbed"><td class="memItemLeft" align="right" valign="top"><a id="ga7e12bc8b8eb837fcacd15e94b8f8dbed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN1</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga7e12bc8b8eb837fcacd15e94b8f8dbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3c714fcce2241e9f6ae66cdeace961"><td class="memItemLeft" align="right" valign="top"><a id="gaaa3c714fcce2241e9f6ae66cdeace961"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN2</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gaaa3c714fcce2241e9f6ae66cdeace961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58574fe28fd15224b239b948dc32a991"><td class="memItemLeft" align="right" valign="top"><a id="ga58574fe28fd15224b239b948dc32a991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN3</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga58574fe28fd15224b239b948dc32a991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8380c6ae29dd302adbfc5cdb02e6a0bb"><td class="memItemLeft" align="right" valign="top"><a id="ga8380c6ae29dd302adbfc5cdb02e6a0bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_HALT0</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:ga8380c6ae29dd302adbfc5cdb02e6a0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35144cef89bd9ca9152eca6fc3e535a1"><td class="memItemLeft" align="right" valign="top"><a id="ga35144cef89bd9ca9152eca6fc3e535a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_STOP0</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga35144cef89bd9ca9152eca6fc3e535a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_xxx_MC registers bits definitions</h2></td></tr>
<tr class="memitem:gac1d8cb89aea79765b85192da509253d6"><td class="memItemLeft" align="right" valign="top"><a id="gac1d8cb89aea79765b85192da509253d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 0)</td></tr>
<tr class="separator:gac1d8cb89aea79765b85192da509253d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb7b40d9fd638d52b93420ba6366686"><td class="memItemLeft" align="right" valign="top"><a id="ga5cb7b40d9fd638d52b93420ba6366686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:ga5cb7b40d9fd638d52b93420ba6366686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed61151deadd077399498774954e3a4e"><td class="memItemLeft" align="right" valign="top"><a id="gaed61151deadd077399498774954e3a4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_IRC</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(0)</td></tr>
<tr class="separator:gaed61151deadd077399498774954e3a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0aca1b6c13133b10648735c29532da0"><td class="memItemLeft" align="right" valign="top"><a id="gac0aca1b6c13133b10648735c29532da0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_XOSC</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(2)</td></tr>
<tr class="separator:gac0aca1b6c13133b10648735c29532da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1b18e0a3a55ca8844baa5e5b5b3c98"><td class="memItemLeft" align="right" valign="top"><a id="ga4f1b18e0a3a55ca8844baa5e5b5b3c98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_FMPLL0</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(4)</td></tr>
<tr class="separator:ga4f1b18e0a3a55ca8844baa5e5b5b3c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee15053693753a0ea0d77b438db00295"><td class="memItemLeft" align="right" valign="top"><a id="gaee15053693753a0ea0d77b438db00295"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_DISABLED</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(15)</td></tr>
<tr class="separator:gaee15053693753a0ea0d77b438db00295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91401852148cb398119f592439d0f65"><td class="memItemLeft" align="right" valign="top"><a id="gaa91401852148cb398119f592439d0f65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_IRCON</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:gaa91401852148cb398119f592439d0f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ac06fc0e567d888d4fee7ee783539f"><td class="memItemLeft" align="right" valign="top"><a id="ga72ac06fc0e567d888d4fee7ee783539f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_XOSC0ON</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga72ac06fc0e567d888d4fee7ee783539f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c7394010bee66df79cdce9d69e1371"><td class="memItemLeft" align="right" valign="top"><a id="ga05c7394010bee66df79cdce9d69e1371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_PLL0ON</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:ga05c7394010bee66df79cdce9d69e1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e246562efe743b74718899f7cba13c"><td class="memItemLeft" align="right" valign="top"><a id="ga78e246562efe743b74718899f7cba13c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_PLL1ON</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga78e246562efe743b74718899f7cba13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a74b2da2555ffc799fc82d17fc9973f"><td class="memItemLeft" align="right" valign="top"><a id="ga0a74b2da2555ffc799fc82d17fc9973f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_FLAON_MASK</b>&#160;&#160;&#160;((3U &lt;&lt; 16) | (3U &lt;&lt; 18))</td></tr>
<tr class="separator:ga0a74b2da2555ffc799fc82d17fc9973f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e4e638bc101c444ee9e8ef3419b6bf"><td class="memItemLeft" align="right" valign="top"><a id="gae0e4e638bc101c444ee9e8ef3419b6bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_FLAON</b>(n)&#160;&#160;&#160;(((n) &lt;&lt; 16) | ((n) &lt;&lt; 18))</td></tr>
<tr class="separator:gae0e4e638bc101c444ee9e8ef3419b6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a45311eec2b4eb5b16cdacce043fac"><td class="memItemLeft" align="right" valign="top"><a id="gab6a45311eec2b4eb5b16cdacce043fac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_FLAON_PD</b>&#160;&#160;&#160;((1U &lt;&lt; 16) | (1U &lt;&lt; 18))</td></tr>
<tr class="separator:gab6a45311eec2b4eb5b16cdacce043fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19bae61c92dfb316e4e74b002cb22d7"><td class="memItemLeft" align="right" valign="top"><a id="gae19bae61c92dfb316e4e74b002cb22d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_FLAON_LP</b>&#160;&#160;&#160;((2U &lt;&lt; 16) | (2U &lt;&lt; 18))</td></tr>
<tr class="separator:gae19bae61c92dfb316e4e74b002cb22d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60f1b212e5855e83cca53bf8273d508"><td class="memItemLeft" align="right" valign="top"><a id="gaf60f1b212e5855e83cca53bf8273d508"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_FLAON_NORMAL</b>&#160;&#160;&#160;((3U &lt;&lt; 16) | (3U &lt;&lt; 18))</td></tr>
<tr class="separator:gaf60f1b212e5855e83cca53bf8273d508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c57e6d161d77a16db3fe6add2a12989"><td class="memItemLeft" align="right" valign="top"><a id="ga7c57e6d161d77a16db3fe6add2a12989"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_MVRON</b>&#160;&#160;&#160;(1U &lt;&lt; 20)</td></tr>
<tr class="separator:ga7c57e6d161d77a16db3fe6add2a12989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7fec83f65b73cdda99d4fdc56e6d90"><td class="memItemLeft" align="right" valign="top"><a id="gaad7fec83f65b73cdda99d4fdc56e6d90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_PDO</b>&#160;&#160;&#160;(1U &lt;&lt; 23)</td></tr>
<tr class="separator:gaad7fec83f65b73cdda99d4fdc56e6d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_MCTL register bits definitions</h2></td></tr>
<tr class="memitem:gaea190a979f8955a55cce23d1408db7c6"><td class="memItemLeft" align="right" valign="top"><a id="gaea190a979f8955a55cce23d1408db7c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_KEY</b>&#160;&#160;&#160;0x5AF0U</td></tr>
<tr class="separator:gaea190a979f8955a55cce23d1408db7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4bea6bfaa7ad89123d45bb6fb1e6d09"><td class="memItemLeft" align="right" valign="top"><a id="gae4bea6bfaa7ad89123d45bb6fb1e6d09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_KEY_INV</b>&#160;&#160;&#160;0xA50FU</td></tr>
<tr class="separator:gae4bea6bfaa7ad89123d45bb6fb1e6d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e25c92b29f34842e1690819e2050e2b"><td class="memItemLeft" align="right" valign="top"><a id="ga2e25c92b29f34842e1690819e2050e2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_MODE_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 28)</td></tr>
<tr class="separator:ga2e25c92b29f34842e1690819e2050e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba42f26904eb82b326a3e386d684ee8b"><td class="memItemLeft" align="right" valign="top"><a id="gaba42f26904eb82b326a3e386d684ee8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_MODE</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 28)</td></tr>
<tr class="separator:gaba42f26904eb82b326a3e386d684ee8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_RUN_PCx registers bits definitions</h2></td></tr>
<tr class="memitem:gafa8bed3b9041b5de55af30d66b4558b4"><td class="memItemLeft" align="right" valign="top"><a id="gafa8bed3b9041b5de55af30d66b4558b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_SAFE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:gafa8bed3b9041b5de55af30d66b4558b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1275e7067ff128e982d7e51e68429d"><td class="memItemLeft" align="right" valign="top"><a id="ga9e1275e7067ff128e982d7e51e68429d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_DRUN</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:ga9e1275e7067ff128e982d7e51e68429d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ba7af4179bbc13985b0211471af90e"><td class="memItemLeft" align="right" valign="top"><a id="ga64ba7af4179bbc13985b0211471af90e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN0</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:ga64ba7af4179bbc13985b0211471af90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077ef1c32bb60206cbb7bf781f08ed7d"><td class="memItemLeft" align="right" valign="top"><a id="ga077ef1c32bb60206cbb7bf781f08ed7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN1</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga077ef1c32bb60206cbb7bf781f08ed7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf304f3288ebcc660041815ecc12e07b0"><td class="memItemLeft" align="right" valign="top"><a id="gaf304f3288ebcc660041815ecc12e07b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN2</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gaf304f3288ebcc660041815ecc12e07b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363a44f3856b8208944ea4cf3687c53b"><td class="memItemLeft" align="right" valign="top"><a id="ga363a44f3856b8208944ea4cf3687c53b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN3</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga363a44f3856b8208944ea4cf3687c53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_LP_PCx registers bits definitions</h2></td></tr>
<tr class="memitem:ga36c2b3b44b9e4b3943b06c960ce5e4ab"><td class="memItemLeft" align="right" valign="top"><a id="ga36c2b3b44b9e4b3943b06c960ce5e4ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_LP_PC_HALT0</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:ga36c2b3b44b9e4b3943b06c960ce5e4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542f834995994817e8e1dbf59a1c5204"><td class="memItemLeft" align="right" valign="top"><a id="ga542f834995994817e8e1dbf59a1c5204"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_LP_PC_STOP0</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga542f834995994817e8e1dbf59a1c5204"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ME_PCTL registers bits definitions</h2></td></tr>
<tr class="memitem:ga245e89217a8c28df16f951a9ae5c890b"><td class="memItemLeft" align="right" valign="top"><a id="ga245e89217a8c28df16f951a9ae5c890b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_RUN_MASK</b>&#160;&#160;&#160;(7U &lt;&lt; 0)</td></tr>
<tr class="separator:ga245e89217a8c28df16f951a9ae5c890b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5722188d550e3b586ab03186b71918d9"><td class="memItemLeft" align="right" valign="top"><a id="ga5722188d550e3b586ab03186b71918d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_RUN</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:ga5722188d550e3b586ab03186b71918d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b38ad97fc5bd5a38765501719a29d6"><td class="memItemLeft" align="right" valign="top"><a id="gad8b38ad97fc5bd5a38765501719a29d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_LP_MASK</b>&#160;&#160;&#160;(7U &lt;&lt; 3)</td></tr>
<tr class="separator:gad8b38ad97fc5bd5a38765501719a29d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8015cddca5889461da643849c9267ce5"><td class="memItemLeft" align="right" valign="top"><a id="ga8015cddca5889461da643849c9267ce5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_LP</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 3)</td></tr>
<tr class="separator:ga8015cddca5889461da643849c9267ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5de16a638123f38736d7e20918af09"><td class="memItemLeft" align="right" valign="top"><a id="gafe5de16a638123f38736d7e20918af09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_DBG</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gafe5de16a638123f38736d7e20918af09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPC56ELxx capabilities</h2></td></tr>
<tr class="memitem:gaa56d82cc1415d417662c9d47765864dc"><td class="memItemLeft" align="right" valign="top"><a id="gaa56d82cc1415d417662c9d47765864dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_EDMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa56d82cc1415d417662c9d47765864dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349e02a06c91b01ecb3b5e8a9dce8287"><td class="memItemLeft" align="right" valign="top"><a id="ga349e02a06c91b01ecb3b5e8a9dce8287"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_EDMA_NCHANNELS</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga349e02a06c91b01ecb3b5e8a9dce8287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c385d7df6b82f8ff71e7042f8c11038"><td class="memItemLeft" align="right" valign="top"><a id="ga6c385d7df6b82f8ff71e7042f8c11038"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_EDMA_HAS_MUX</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga6c385d7df6b82f8ff71e7042f8c11038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c185cd13882c89236bab6684fb2d6b1"><td class="memItemLeft" align="right" valign="top"><a id="ga5c185cd13882c89236bab6684fb2d6b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_LINFLEX0</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5c185cd13882c89236bab6684fb2d6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa771975c4d73a54545dba6b915b0775f"><td class="memItemLeft" align="right" valign="top"><a id="gaa771975c4d73a54545dba6b915b0775f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_PCTL</b>&#160;&#160;&#160;48</td></tr>
<tr class="separator:gaa771975c4d73a54545dba6b915b0775f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf49a7f6f4c740c3c305b7bc27a26c6b"><td class="memItemLeft" align="right" valign="top"><a id="gabf49a7f6f4c740c3c305b7bc27a26c6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_RXI_HANDLER</b>&#160;&#160;&#160;vector79</td></tr>
<tr class="separator:gabf49a7f6f4c740c3c305b7bc27a26c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf641fb4ff2fdc014267fa37fa14a728c"><td class="memItemLeft" align="right" valign="top"><a id="gaf641fb4ff2fdc014267fa37fa14a728c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_TXI_HANDLER</b>&#160;&#160;&#160;vector80</td></tr>
<tr class="separator:gaf641fb4ff2fdc014267fa37fa14a728c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d7306c980c711588dd0569bca65812"><td class="memItemLeft" align="right" valign="top"><a id="gad6d7306c980c711588dd0569bca65812"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_ERR_HANDLER</b>&#160;&#160;&#160;vector81</td></tr>
<tr class="separator:gad6d7306c980c711588dd0569bca65812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga699c53a3a9d776da15a1adf49d2c7d0c"><td class="memItemLeft" align="right" valign="top"><a id="ga699c53a3a9d776da15a1adf49d2c7d0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_RXI_NUMBER</b>&#160;&#160;&#160;79</td></tr>
<tr class="separator:ga699c53a3a9d776da15a1adf49d2c7d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a2fecb92e2c3e40a2ae1e6ff30a80e"><td class="memItemLeft" align="right" valign="top"><a id="gac3a2fecb92e2c3e40a2ae1e6ff30a80e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_TXI_NUMBER</b>&#160;&#160;&#160;80</td></tr>
<tr class="separator:gac3a2fecb92e2c3e40a2ae1e6ff30a80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5067121f37b983cd0d182c05ab3a03a3"><td class="memItemLeft" align="right" valign="top"><a id="ga5067121f37b983cd0d182c05ab3a03a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_ERR_NUMBER</b>&#160;&#160;&#160;81</td></tr>
<tr class="separator:ga5067121f37b983cd0d182c05ab3a03a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094a53acc43fb2ac0985fd0ce10116c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX0_CLK</b></td></tr>
<tr class="separator:ga094a53acc43fb2ac0985fd0ce10116c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1badabc07864e12723e0a796e4fdaee9"><td class="memItemLeft" align="right" valign="top"><a id="ga1badabc07864e12723e0a796e4fdaee9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_LINFLEX1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga1badabc07864e12723e0a796e4fdaee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d945ea3ddde5aedbabbe242ec60b474"><td class="memItemLeft" align="right" valign="top"><a id="ga2d945ea3ddde5aedbabbe242ec60b474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_PCTL</b>&#160;&#160;&#160;49</td></tr>
<tr class="separator:ga2d945ea3ddde5aedbabbe242ec60b474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7886d3bb474e623f533b6f6a6437fd"><td class="memItemLeft" align="right" valign="top"><a id="ga8f7886d3bb474e623f533b6f6a6437fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_RXI_HANDLER</b>&#160;&#160;&#160;vector99</td></tr>
<tr class="separator:ga8f7886d3bb474e623f533b6f6a6437fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4fdf2a7058f77075b60dcad5054453"><td class="memItemLeft" align="right" valign="top"><a id="ga4a4fdf2a7058f77075b60dcad5054453"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_TXI_HANDLER</b>&#160;&#160;&#160;vector100</td></tr>
<tr class="separator:ga4a4fdf2a7058f77075b60dcad5054453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f921fa7ea3e12927e4e212e68a8f41"><td class="memItemLeft" align="right" valign="top"><a id="gaf0f921fa7ea3e12927e4e212e68a8f41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_ERR_HANDLER</b>&#160;&#160;&#160;vector101</td></tr>
<tr class="separator:gaf0f921fa7ea3e12927e4e212e68a8f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3220cef674674a22543ba5262e0b15bd"><td class="memItemLeft" align="right" valign="top"><a id="ga3220cef674674a22543ba5262e0b15bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_RXI_NUMBER</b>&#160;&#160;&#160;99</td></tr>
<tr class="separator:ga3220cef674674a22543ba5262e0b15bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543bbc4ec03273bbe543b257c71a0df9"><td class="memItemLeft" align="right" valign="top"><a id="ga543bbc4ec03273bbe543b257c71a0df9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_TXI_NUMBER</b>&#160;&#160;&#160;100</td></tr>
<tr class="separator:ga543bbc4ec03273bbe543b257c71a0df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2599f135fb452a05472882df15952d"><td class="memItemLeft" align="right" valign="top"><a id="ga1f2599f135fb452a05472882df15952d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_ERR_NUMBER</b>&#160;&#160;&#160;101</td></tr>
<tr class="separator:ga1f2599f135fb452a05472882df15952d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5ef523d827a1387eb01094e39ca7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_LINFLEX1_CLK</b></td></tr>
<tr class="separator:ga1f5ef523d827a1387eb01094e39ca7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f79b8e6f5414a4c489d745ed091da9e"><td class="memItemLeft" align="right" valign="top"><a id="ga1f79b8e6f5414a4c489d745ed091da9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_LINFLEX2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga1f79b8e6f5414a4c489d745ed091da9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b0a55796eda6f2092d84bfe248c2f8"><td class="memItemLeft" align="right" valign="top"><a id="ga46b0a55796eda6f2092d84bfe248c2f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_LINFLEX3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga46b0a55796eda6f2092d84bfe248c2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab644f873787201f546228052fe08ddaa"><td class="memItemLeft" align="right" valign="top"><a id="gab644f873787201f546228052fe08ddaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_HAS_SIUL</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab644f873787201f546228052fe08ddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05a226ea4d9ae92e12a1fd550b4ed49"><td class="memItemLeft" align="right" valign="top"><a id="gae05a226ea4d9ae92e12a1fd550b4ed49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIUL_NUM_PORTS</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae05a226ea4d9ae92e12a1fd550b4ed49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3ee9ab382f33ee6bf5ba68474091e1"><td class="memItemLeft" align="right" valign="top"><a id="ga2f3ee9ab382f33ee6bf5ba68474091e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIUL_NUM_PCRS</b>&#160;&#160;&#160;133</td></tr>
<tr class="separator:ga2f3ee9ab382f33ee6bf5ba68474091e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ef2aa15d41d3fca902f1d49c8bcdba"><td class="memItemLeft" align="right" valign="top"><a id="gad5ef2aa15d41d3fca902f1d49c8bcdba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_SIUL_NUM_PADSELS</b>&#160;&#160;&#160;44</td></tr>
<tr class="separator:gad5ef2aa15d41d3fca902f1d49c8bcdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Absolute Maximum Ratings</h2></td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top"><a id="ga39bc63c812ed1405e2c6332bad22a73e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;48000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum system clock frequency. <br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top"><a id="ga7f81c871091f06bf48c8f114f6263858"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;32000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency. <br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top"><a id="gaabcf6716bb0e679b2078a58356f8aba7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency. <br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top"><a id="ga90a027752339c87b502e7638a7493f67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency. <br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top"><a id="gabeb1177abf2f0276e02501c1bef3d14c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency. <br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top"><a id="ga47dbb0ce2f64ec0c7f5d3558a05c7d42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;25000000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top"><a id="ga4556809a4709cae1ea664f6ab024a8b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top"><a id="ga79d72768a9926c488eae311ec9df13b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;48000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum <a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top"><a id="gaca3573921a349a7bd2fe4255873cd5e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum <a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72dbd8f6e8ab2e68d63618e55ee7692d"><td class="memItemLeft" align="right" valign="top"><a id="ga72dbd8f6e8ab2e68d63618e55ee7692d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga72dbd8f6e8ab2e68d63618e55ee7692d">STM32_PCLK_MAX</a>&#160;&#160;&#160;48000000</td></tr>
<tr class="memdesc:ga72dbd8f6e8ab2e68d63618e55ee7692d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB clock frequency. <br /></td></tr>
<tr class="separator:ga72dbd8f6e8ab2e68d63618e55ee7692d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memItemLeft" align="right" valign="top"><a id="ga65bc862d854e0ebe1b8dc0426fa37351"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga65bc862d854e0ebe1b8dc0426fa37351">STM32_ADCCLK_MAX</a>&#160;&#160;&#160;14000000</td></tr>
<tr class="memdesc:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum ADC clock frequency. <br /></td></tr>
<tr class="separator:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal clock sources</h2></td></tr>
<tr class="memitem:ga65c12bc7160ab579eaeee40ec2915110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a>&#160;&#160;&#160;8000000</td></tr>
<tr class="separator:ga65c12bc7160ab579eaeee40ec2915110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20fe23c130e0eb0119bdb7aee543b49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga20fe23c130e0eb0119bdb7aee543b49b.html#ga20fe23c130e0eb0119bdb7aee543b49b">STM32_HSI14CLK</a>&#160;&#160;&#160;14000000</td></tr>
<tr class="separator:ga20fe23c130e0eb0119bdb7aee543b49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90421650b988332462db9a08815efb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a>&#160;&#160;&#160;40000</td></tr>
<tr class="separator:ga90421650b988332462db9a08815efb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PWR_CR register bits definitions</h2></td></tr>
<tr class="memitem:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a3fb7f63420c5a83de6149a13d6abff.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaee5c37d9dba7c4d35c17b108da866cb0.html#gaee5c37d9dba7c4d35c17b108da866cb0">STM32_PLS_LEV1</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb125df0f25ef8b273134bb9367cd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb125df0f25ef8b273134bb9367cd503.html#gaeb125df0f25ef8b273134bb9367cd503">STM32_PLS_LEV2</a>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="separator:gaeb125df0f25ef8b273134bb9367cd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf35ee6978848e96c2a1110dc67f52f5c.html#gaf35ee6978848e96c2a1110dc67f52f5c">STM32_PLS_LEV3</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3f9b9816446be77c75b8fcebd4dfe171.html#ga3f9b9816446be77c75b8fcebd4dfe171">STM32_PLS_LEV4</a>&#160;&#160;&#160;(4 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4ef3a377cdc03bf1a4ddae72aed07011.html#ga4ef3a377cdc03bf1a4ddae72aed07011">STM32_PLS_LEV5</a>&#160;&#160;&#160;(5 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga74f2fbbca20cb011857741e6b5fb26c5.html#ga74f2fbbca20cb011857741e6b5fb26c5">STM32_PLS_LEV6</a>&#160;&#160;&#160;(6 &lt;&lt; 5)</td></tr>
<tr class="separator:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac018edd117f15001f49a546c2ab0b24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac018edd117f15001f49a546c2ab0b24a.html#gac018edd117f15001f49a546c2ab0b24a">STM32_PLS_LEV7</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:gac018edd117f15001f49a546c2ab0b24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR register bits definitions</h2></td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a49bf4388f3acf15661252b3bb7547b.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab5b581bd1ff4fd48fc8c5f093ca776ca.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6dfcd5149eb88f1681b4defc77f4d8b2.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb5f7cce4d1b6646f7e48d2784aade1c.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaaa6b23363a848239b048cde5b565e2d5.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaab6772439c76981e1c1d23bf97ec3910.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga152f3c2eabcc96019194c85bb2f7f2af.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6ea1e82317d266fa344d6787f485e991.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7099ae3ddeb74537f4a34f1e36730dbe.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaac6d223ccd51614bd3c8f354b16e4671.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2eaf056389edb11a3a1b048de43168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1f2eaf056389edb11a3a1b048de43168.html#ga1f2eaf056389edb11a3a1b048de43168">STM32_PPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga1f2eaf056389edb11a3a1b048de43168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee30cf735d9be71333803ea1beee7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaaee30cf735d9be71333803ea1beee7f7.html#gaaee30cf735d9be71333803ea1beee7f7">STM32_PPRE_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 8)</td></tr>
<tr class="separator:gaaee30cf735d9be71333803ea1beee7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa145d63c791a8600a1aeb98e37799dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa145d63c791a8600a1aeb98e37799dcf.html#gaa145d63c791a8600a1aeb98e37799dcf">STM32_PPRE_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 8)</td></tr>
<tr class="separator:gaa145d63c791a8600a1aeb98e37799dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc83331d3c4e9a4f52e52c33690c0a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacc83331d3c4e9a4f52e52c33690c0a5a.html#gacc83331d3c4e9a4f52e52c33690c0a5a">STM32_PPRE_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 8)</td></tr>
<tr class="separator:gacc83331d3c4e9a4f52e52c33690c0a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d5f3caf840f86a1507dc8f5d96f242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga35d5f3caf840f86a1507dc8f5d96f242.html#ga35d5f3caf840f86a1507dc8f5d96f242">STM32_PPRE_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="separator:ga35d5f3caf840f86a1507dc8f5d96f242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf6c315cac4eed84eefb906f11909d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaedf6c315cac4eed84eefb906f11909d5.html#gaedf6c315cac4eed84eefb906f11909d5">STM32_ADCPRE_DIV2</a>&#160;&#160;&#160;(0 &lt;&lt; 14)</td></tr>
<tr class="separator:gaedf6c315cac4eed84eefb906f11909d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85f817c97ee65cef48408aae15a4275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac85f817c97ee65cef48408aae15a4275.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gac85f817c97ee65cef48408aae15a4275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac8438d5c9b3c6bfd0346e1026b8055fc.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64328eed4cc2c355aab176e0beb31b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga64328eed4cc2c355aab176e0beb31b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4186f9dd06719734d79ffe0f153b7650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:ga4186f9dd06719734d79ffe0f153b7650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de06581f048981a4eb9a24251129797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2de06581f048981a4eb9a24251129797.html#ga2de06581f048981a4eb9a24251129797">STM32_MCOSEL_HSI14</a>&#160;&#160;&#160;(3 &lt;&lt; 24)</td></tr>
<tr class="separator:ga2de06581f048981a4eb9a24251129797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71174f23b983106024aff472715ca05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga71174f23b983106024aff472715ca05a.html#ga71174f23b983106024aff472715ca05a">STM32_MCOSEL_SYSCLK</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga71174f23b983106024aff472715ca05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bbd417ae1c7f675695ef58354efd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga43bbd417ae1c7f675695ef58354efd42.html#ga43bbd417ae1c7f675695ef58354efd42">STM32_MCOSEL_HSI</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:ga43bbd417ae1c7f675695ef58354efd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7795741bb26f4cae45b88420a7be9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7795741bb26f4cae45b88420a7be9d74.html#ga7795741bb26f4cae45b88420a7be9d74">STM32_MCOSEL_HSE</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:ga7795741bb26f4cae45b88420a7be9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748f9b5a526eba086275563808846abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga748f9b5a526eba086275563808846abc.html#ga748f9b5a526eba086275563808846abc">STM32_MCOSEL_PLLDIV2</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga748f9b5a526eba086275563808846abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_BDCR register bits definitions</h2></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafd2e1233f00f5b0b087ae661e7bc60c0.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5ab9353b28c9eb66d0713d0d29170550.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacebd50151baf59de1d9185874b85b709.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab364b1de8f49e6c04ae8b7a90360c7e2.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR3 register bits definitions</h2></td></tr>
<tr class="memitem:ga3d6212b4d2d0b5d1edf7f9c12684a8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3d6212b4d2d0b5d1edf7f9c12684a8bb.html#ga3d6212b4d2d0b5d1edf7f9c12684a8bb">STM32_USART1SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga3d6212b4d2d0b5d1edf7f9c12684a8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd59c2f35b3567e9fa338cd37dcd6151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacd59c2f35b3567e9fa338cd37dcd6151.html#gacd59c2f35b3567e9fa338cd37dcd6151">STM32_USART1SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:gacd59c2f35b3567e9fa338cd37dcd6151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60362c6ad531c1b6f8bed249cf24aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf60362c6ad531c1b6f8bed249cf24aa3.html#gaf60362c6ad531c1b6f8bed249cf24aa3">STM32_USART1SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf60362c6ad531c1b6f8bed249cf24aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6041ebafe173d64bad70ffe5001939f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6041ebafe173d64bad70ffe5001939f6.html#ga6041ebafe173d64bad70ffe5001939f6">STM32_USART1SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6041ebafe173d64bad70ffe5001939f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae497a009d6de22c9444d1c886ecd159a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae497a009d6de22c9444d1c886ecd159a.html#gae497a009d6de22c9444d1c886ecd159a">STM32_USART1SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:gae497a009d6de22c9444d1c886ecd159a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5323279c4a7ece0a05e9f926056aecac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5323279c4a7ece0a05e9f926056aecac.html#ga5323279c4a7ece0a05e9f926056aecac">STM32_I2C1SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5323279c4a7ece0a05e9f926056aecac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304889950b8a35d0cf73ad7717e9a77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga304889950b8a35d0cf73ad7717e9a77c.html#ga304889950b8a35d0cf73ad7717e9a77c">STM32_I2C1SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:ga304889950b8a35d0cf73ad7717e9a77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f161db5c399a60e20d1f66cbd3815e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1f161db5c399a60e20d1f66cbd3815e1.html#ga1f161db5c399a60e20d1f66cbd3815e1">STM32_I2C1SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga1f161db5c399a60e20d1f66cbd3815e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab19c9a965d162e55c1294d6024961753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab19c9a965d162e55c1294d6024961753.html#gab19c9a965d162e55c1294d6024961753">STM32_CECSW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gab19c9a965d162e55c1294d6024961753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2785124af13b5e811533031dcfbb5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae2785124af13b5e811533031dcfbb5c5.html#gae2785124af13b5e811533031dcfbb5c5">STM32_CECSW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 6)</td></tr>
<tr class="separator:gae2785124af13b5e811533031dcfbb5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76362910fb0a9d865a1c9ce3dda294ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga76362910fb0a9d865a1c9ce3dda294ee.html#ga76362910fb0a9d865a1c9ce3dda294ee">STM32_CECSW_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga76362910fb0a9d865a1c9ce3dda294ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca532cc9a493b50036157a4e908d01c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaca532cc9a493b50036157a4e908d01c2.html#gaca532cc9a493b50036157a4e908d01c2">STM32_ADCSW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gaca532cc9a493b50036157a4e908d01c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d8619317917c2a7ffe7b25badff4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga68d8619317917c2a7ffe7b25badff4b9.html#ga68d8619317917c2a7ffe7b25badff4b9">STM32_ADCSW_HSI14</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga68d8619317917c2a7ffe7b25badff4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcc6e627d78db0cff74e4082e3a16e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafcc6e627d78db0cff74e4082e3a16e55.html#gafcc6e627d78db0cff74e4082e3a16e55">STM32_ADCSW_PCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gafcc6e627d78db0cff74e4082e3a16e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration options</h2></td></tr>
<tr class="memitem:gaffb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top"><a id="gaffb519ca907542b6bff9104700c0009d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaffb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gaffb519ca907542b6bff9104700c0009d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the PWR/RCC initialization in the HAL. <br /></td></tr>
<tr class="separator:gaffb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top"><a id="gab70d9b5c3764aac6282d594d8f6a88ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the programmable voltage detector. <br /></td></tr>
<tr class="separator:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top"><a id="ga6f4f9c19c6b1a1c3694278a542e3c60d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td></tr>
<tr class="memdesc:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets voltage level for programmable voltage detector. <br /></td></tr>
<tr class="separator:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top"><a id="ga2044f0288f2c20b27d6eee1e1a1e6256"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSI clock source. <br /></td></tr>
<tr class="separator:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa649dc58606c255da49875759cb541ef"><td class="memItemLeft" align="right" valign="top"><a id="gaa649dc58606c255da49875759cb541ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaa649dc58606c255da49875759cb541ef">STM32_HSI14_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gaa649dc58606c255da49875759cb541ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSI14 clock source. <br /></td></tr>
<tr class="separator:gaa649dc58606c255da49875759cb541ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top"><a id="ga02b4e3e6222baab7ee448cbbb2273370"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga02b4e3e6222baab7ee448cbbb2273370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSI clock source. <br /></td></tr>
<tr class="separator:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top"><a id="gad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSE clock source. <br /></td></tr>
<tr class="separator:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top"><a id="ga05b49e91f478558d33b2b862718758fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga05b49e91f478558d33b2b862718758fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSE clock source. <br /></td></tr>
<tr class="separator:ga05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the <a class="el" href="structPLL.html">PLL</a>.  <a href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1dc0d1f404db00250eee320ee70b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga6a1dc0d1f404db00250eee320ee70b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crystal <a class="el" href="structPLL.html">PLL</a> pre-divider.  <a href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">More...</a><br /></td></tr>
<tr class="separator:ga6a1dc0d1f404db00250eee320ee70b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga0015fc8f73017358a7025ba57a265a11"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> multiplier value.  <a href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">More...</a><br /></td></tr>
<tr class="separator:ga0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value.  <a href="group__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">More...</a><br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd546c796f9904072b0ce9104306f401"><td class="memItemLeft" align="right" valign="top"><a id="gafd546c796f9904072b0ce9104306f401"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gafd546c796f9904072b0ce9104306f401">STM32_PPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga1f2eaf056389edb11a3a1b048de43168.html#ga1f2eaf056389edb11a3a1b048de43168">STM32_PPRE_DIV1</a></td></tr>
<tr class="memdesc:gafd546c796f9904072b0ce9104306f401"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value. <br /></td></tr>
<tr class="separator:gafd546c796f9904072b0ce9104306f401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top"><a id="gab395c2abfb2e6fd501ce4529bf09a05f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td></tr>
<tr class="memdesc:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO pin setting. <br /></td></tr>
<tr class="separator:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671b452f988ee9b64e128fad72f656e6"><td class="memItemLeft" align="right" valign="top"><a id="ga671b452f988ee9b64e128fad72f656e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gac85f817c97ee65cef48408aae15a4275.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a></td></tr>
<tr class="memdesc:ga671b452f988ee9b64e128fad72f656e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC prescaler value. <br /></td></tr>
<tr class="separator:ga671b452f988ee9b64e128fad72f656e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e71ebfcb3a072cbc0751581f3f4ee84"><td class="memItemLeft" align="right" valign="top"><a id="ga3e71ebfcb3a072cbc0751581f3f4ee84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga3e71ebfcb3a072cbc0751581f3f4ee84">STM32_ADCSW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga68d8619317917c2a7ffe7b25badff4b9.html#ga68d8619317917c2a7ffe7b25badff4b9">STM32_ADCSW_HSI14</a></td></tr>
<tr class="memdesc:ga3e71ebfcb3a072cbc0751581f3f4ee84"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock source. <br /></td></tr>
<tr class="separator:ga3e71ebfcb3a072cbc0751581f3f4ee84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a50837427f5a728de543d8463b6623"><td class="memItemLeft" align="right" valign="top"><a id="ga25a50837427f5a728de543d8463b6623"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga25a50837427f5a728de543d8463b6623">STM32_CECSW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gae2785124af13b5e811533031dcfbb5c5.html#gae2785124af13b5e811533031dcfbb5c5">STM32_CECSW_HSI</a></td></tr>
<tr class="memdesc:ga25a50837427f5a728de543d8463b6623"><td class="mdescLeft">&#160;</td><td class="mdescRight">CEC clock source. <br /></td></tr>
<tr class="separator:ga25a50837427f5a728de543d8463b6623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="memItemLeft" align="right" valign="top"><a id="ga5f73f584e60bf235f5440ce5cee2ca20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5f73f584e60bf235f5440ce5cee2ca20">STM32_I2C1SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga304889950b8a35d0cf73ad7717e9a77c.html#ga304889950b8a35d0cf73ad7717e9a77c">STM32_I2C1SW_HSI</a></td></tr>
<tr class="memdesc:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 clock source. <br /></td></tr>
<tr class="separator:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0c8b4992afc59bd1256c66c794bdeb"><td class="memItemLeft" align="right" valign="top"><a id="gade0c8b4992afc59bd1256c66c794bdeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gade0c8b4992afc59bd1256c66c794bdeb">STM32_USART1SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gacd59c2f35b3567e9fa338cd37dcd6151.html#gacd59c2f35b3567e9fa338cd37dcd6151">STM32_USART1SW_PCLK</a></td></tr>
<tr class="memdesc:gade0c8b4992afc59bd1256c66c794bdeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 clock source. <br /></td></tr>
<tr class="separator:gade0c8b4992afc59bd1256c66c794bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top"><a id="ga945eb1f70822303bd0191ef633e5eaca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source. <br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
STM32F0xx capabilities</h2></td></tr>
<tr class="memitem:gab1208eea17089173b70faf472a88dd3d"><td class="memItemLeft" align="right" valign="top"><a id="gab1208eea17089173b70faf472a88dd3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab1208eea17089173b70faf472a88dd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71edded710fc37bc21a31886e1add746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_MSK</b></td></tr>
<tr class="separator:ga71edded710fc37bc21a31886e1add746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43377444c1617389fd821f235dcbb30"><td class="memItemLeft" align="right" valign="top"><a id="gad43377444c1617389fd821f235dcbb30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad43377444c1617389fd821f235dcbb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548f9c7f195691c289796d89744cdd38"><td class="memItemLeft" align="right" valign="top"><a id="ga548f9c7f195691c289796d89744cdd38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga548f9c7f195691c289796d89744cdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memItemLeft" align="right" valign="top"><a id="gab3de869404ade8e368d79b3c58e1c9d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memItemLeft" align="right" valign="top"><a id="gac2c5c3c7170a03474b4ebf4f3406a423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memItemLeft" align="right" valign="top"><a id="ga5ee2b7404d0e260f4af0a3f92be071b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memItemLeft" align="right" valign="top"><a id="ga40b27b4f75370cc76a2d6b36c7531e3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085f61b246ab3263225f86401203802c"><td class="memItemLeft" align="right" valign="top"><a id="ga085f61b246ab3263225f86401203802c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_MAX_FILTERS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga085f61b246ab3263225f86401203802c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a5de102e63e6b690fbf4101ff43839"><td class="memItemLeft" align="right" valign="top"><a id="ga67a5de102e63e6b690fbf4101ff43839"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga67a5de102e63e6b690fbf4101ff43839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5809d7497340794caa195dbaa3b16825"><td class="memItemLeft" align="right" valign="top"><a id="ga5809d7497340794caa195dbaa3b16825"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADVANCED_DMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5809d7497340794caa195dbaa3b16825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memItemLeft" align="right" valign="top"><a id="gaa4f4745d468d39770f1c9e0f7bc14da5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memItemLeft" align="right" valign="top"><a id="gabbf382c9c2ad7fb7d6e7403a3bf2beb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587c3ada668c63f20e960a15add23a0f"><td class="memItemLeft" align="right" valign="top"><a id="ga587c3ada668c63f20e960a15add23a0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ETH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga587c3ada668c63f20e960a15add23a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memItemLeft" align="right" valign="top"><a id="ga03a459c23ed41dd8ea03f24ac296f76b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_NUM_CHANNELS</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e41072d3c01179c395d21024a4f98c"><td class="memItemLeft" align="right" valign="top"><a id="ga89e41072d3c01179c395d21024a4f98c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga89e41072d3c01179c395d21024a4f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memItemLeft" align="right" valign="top"><a id="ga569f5f474d9db265489bb5d16c6d86d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c4983515bc851e0d64c645922db14"><td class="memItemLeft" align="right" valign="top"><a id="ga545c4983515bc851e0d64c645922db14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga545c4983515bc851e0d64c645922db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067361045c6793814ee04a161349d2f8"><td class="memItemLeft" align="right" valign="top"><a id="ga067361045c6793814ee04a161349d2f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOD</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga067361045c6793814ee04a161349d2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memItemLeft" align="right" valign="top"><a id="ga8ba1d20bdc888f7be09a606e64f13f1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOE</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memItemLeft" align="right" valign="top"><a id="ga48c63e7b96dc23fd21a44b8427f5c050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOF</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memItemLeft" align="right" valign="top"><a id="ga181ef17dbaae3c03581dcf291115f5e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOG</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memItemLeft" align="right" valign="top"><a id="ga14bf6f3ce576d85c804bc7ebe492e628"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memItemLeft" align="right" valign="top"><a id="gaf23d5e4bea552cd627d39c5a9ff9b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOI</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memItemLeft" align="right" valign="top"><a id="gaf9b78d5f6742c2883c01203d0c81033c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memItemLeft" align="right" valign="top"><a id="gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3))</td></tr>
<tr class="separator:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a62c8317fb8afaccfedbe051347e719"><td class="memItemLeft" align="right" valign="top"><a id="ga7a62c8317fb8afaccfedbe051347e719"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga7a62c8317fb8afaccfedbe051347e719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac379bea085da73baeee21f5dca18a78e"><td class="memItemLeft" align="right" valign="top"><a id="gac379bea085da73baeee21f5dca18a78e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2))</td></tr>
<tr class="separator:gac379bea085da73baeee21f5dca18a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae747a12c05543c3dac86453c4c0faf6c"><td class="memItemLeft" align="right" valign="top"><a id="gae747a12c05543c3dac86453c4c0faf6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gae747a12c05543c3dac86453c4c0faf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memItemLeft" align="right" valign="top"><a id="ga37b5e7c1acccbdb698f7891866c62d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memItemLeft" align="right" valign="top"><a id="ga027aa3e63cb3329ebeca6d169e53c25d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memItemLeft" align="right" valign="top"><a id="ga2157ab83a984d5f982e79e1f630f74c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memItemLeft" align="right" valign="top"><a id="ga3f49cd2843fafa2d314c0b23ebe505c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memItemLeft" align="right" valign="top"><a id="ga03d2a4149fd25cdd9e5cc4401796f144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e29988ca4e9912527e6e230d94845fe"><td class="memItemLeft" align="right" valign="top"><a id="ga9e29988ca4e9912527e6e230d94845fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga9e29988ca4e9912527e6e230d94845fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memItemLeft" align="right" valign="top"><a id="ga97b77edf0b12b64239d949af4e1bc71d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_RTC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memItemLeft" align="right" valign="top"><a id="ga23795d4944b3fe5363b8e00d160f5dad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_SUBSECONDS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c941151c59059a8174529e37c1726d"><td class="memItemLeft" align="right" valign="top"><a id="ga71c941151c59059a8174529e37c1726d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_IS_CALENDAR</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga71c941151c59059a8174529e37c1726d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30017168af7fc40f77935cd27b7b5081"><td class="memItemLeft" align="right" valign="top"><a id="ga30017168af7fc40f77935cd27b7b5081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDIO</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga30017168af7fc40f77935cd27b7b5081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memItemLeft" align="right" valign="top"><a id="ga955d2ca74d5ddc3cdf0803fc0d241263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c3bda637d50d5af455c251795fc01"><td class="memItemLeft" align="right" valign="top"><a id="ga663c3bda637d50d5af455c251795fc01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2)</td></tr>
<tr class="separator:ga663c3bda637d50d5af455c251795fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memItemLeft" align="right" valign="top"><a id="ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memItemLeft" align="right" valign="top"><a id="gaa4abfab19432ae21d2eaf5ef95cda390"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3)</td></tr>
<tr class="separator:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebccffc66bad32e658bdd39e91f1504a"><td class="memItemLeft" align="right" valign="top"><a id="gaebccffc66bad32e658bdd39e91f1504a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaebccffc66bad32e658bdd39e91f1504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memItemLeft" align="right" valign="top"><a id="gac7ff43baee0fffd8d1fef19cf6ecb215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memItemLeft" align="right" valign="top"><a id="gad683aa4cbe32fc8cdba780cc35ba5562"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memItemLeft" align="right" valign="top"><a id="ga9be22a3e33db62cc63edf43eef3f45cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memItemLeft" align="right" valign="top"><a id="ga220e99f5ed71b0e46fb7f32c4c6948c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5)</td></tr>
<tr class="separator:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memItemLeft" align="right" valign="top"><a id="gaf6ce95d5bc89a6b76c8703fe37a22b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b316103a0b5a297f1da42d1705eb151"><td class="memItemLeft" align="right" valign="top"><a id="ga1b316103a0b5a297f1da42d1705eb151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga1b316103a0b5a297f1da42d1705eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae92edb94559d32045c67229c49bbb"><td class="memItemLeft" align="right" valign="top"><a id="ga7bae92edb94559d32045c67229c49bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga7bae92edb94559d32045c67229c49bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad087396a6fe09aa836f879260417caff"><td class="memItemLeft" align="right" valign="top"><a id="gad087396a6fe09aa836f879260417caff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad087396a6fe09aa836f879260417caff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dbb4b73fccda662f4bec251936e545"><td class="memItemLeft" align="right" valign="top"><a id="ga42dbb4b73fccda662f4bec251936e545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dbb4b73fccda662f4bec251936e545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memItemLeft" align="right" valign="top"><a id="ga85e27766aebf7d5ba2bff0b9bb32154a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5730d7617e5221b6664d2794c88a9a49"><td class="memItemLeft" align="right" valign="top"><a id="ga5730d7617e5221b6664d2794c88a9a49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5730d7617e5221b6664d2794c88a9a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memItemLeft" align="right" valign="top"><a id="ga37c28095507d3bf5e1abea3e8dcf3d1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memItemLeft" align="right" valign="top"><a id="ga63f67b9cf04d95e3af4f6373f41e011c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f37e513c7e70c3d13433baed017117"><td class="memItemLeft" align="right" valign="top"><a id="ga61f37e513c7e70c3d13433baed017117"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga61f37e513c7e70c3d13433baed017117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memItemLeft" align="right" valign="top"><a id="ga0e10e3ca0f1c968236582f0f5da09567"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memItemLeft" align="right" valign="top"><a id="gafeb82f5bea9fc2cca899bbb2e1a8f153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM7</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece2e572899caba11b0988732ee9e68"><td class="memItemLeft" align="right" valign="top"><a id="ga6ece2e572899caba11b0988732ee9e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM8</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga6ece2e572899caba11b0988732ee9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8832314ee03b0f03c2a15bd589bae97"><td class="memItemLeft" align="right" valign="top"><a id="gae8832314ee03b0f03c2a15bd589bae97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM9</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gae8832314ee03b0f03c2a15bd589bae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memItemLeft" align="right" valign="top"><a id="gacc6f8e30be1d44c17befd0fb6125d3c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM10</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memItemLeft" align="right" valign="top"><a id="ga9e3ea9b2cc270bc3193608ee861689a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM11</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b5a5586a42484dfc5180018c8c022"><td class="memItemLeft" align="right" valign="top"><a id="gaa14b5a5586a42484dfc5180018c8c022"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM12</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa14b5a5586a42484dfc5180018c8c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memItemLeft" align="right" valign="top"><a id="ga96fd4fc4db9e8c2892c81973baf1c0b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM13</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memItemLeft" align="right" valign="top"><a id="ga390de7967c6f92f6864c68e44fbf86f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM14</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358eedb54dc26f152d8ca599634fc06"><td class="memItemLeft" align="right" valign="top"><a id="ga5358eedb54dc26f152d8ca599634fc06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM15</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5358eedb54dc26f152d8ca599634fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memItemLeft" align="right" valign="top"><a id="ga2d7427e0b4abbb09c7b5cb1c3ce4398a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM16</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784aa9494d9396be6585e00e44e08853"><td class="memItemLeft" align="right" valign="top"><a id="ga784aa9494d9396be6585e00e44e08853"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM17</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga784aa9494d9396be6585e00e44e08853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memItemLeft" align="right" valign="top"><a id="gad98f6a0d8c6011f02804545d9a2d5b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM18</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274016852d7a478b673dfa3f6dfe5559"><td class="memItemLeft" align="right" valign="top"><a id="ga274016852d7a478b673dfa3f6dfe5559"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM19</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga274016852d7a478b673dfa3f6dfe5559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memItemLeft" align="right" valign="top"><a id="gaaa3705b5dec9aab582103e1990c9a4a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a56c9f5435e7980b5111b685a78779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga39a56c9f5435e7980b5111b685a78779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab909f23048f130c70e80b773f54b3805"><td class="memItemLeft" align="right" valign="top"><a id="gab909f23048f130c70e80b773f54b3805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab909f23048f130c70e80b773f54b3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memItemLeft" align="right" valign="top"><a id="ga066b3e0d184e42aa4b22cca89ea7db79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40928ddc737f15b23a924fc38e306b7"><td class="memItemLeft" align="right" valign="top"><a id="gaf40928ddc737f15b23a924fc38e306b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf40928ddc737f15b23a924fc38e306b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memItemLeft" align="right" valign="top"><a id="ga34838904e4bf63f0b5f8cb24b512ef19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memItemLeft" align="right" valign="top"><a id="gaee6a53e3f863c0affce6a2a0550c8b51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831d5543d7031b698e3894a87931873e"><td class="memItemLeft" align="right" valign="top"><a id="ga831d5543d7031b698e3894a87931873e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga831d5543d7031b698e3894a87931873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memItemLeft" align="right" valign="top"><a id="ga61630c4c5692e027a5191d14ccf0ec46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a96873b0f6cb24422948d48c64a504"><td class="memItemLeft" align="right" valign="top"><a id="gac9a96873b0f6cb24422948d48c64a504"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac9a96873b0f6cb24422948d48c64a504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45291ff040d8522822a7345b1e8ed7f"><td class="memItemLeft" align="right" valign="top"><a id="gad45291ff040d8522822a7345b1e8ed7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad45291ff040d8522822a7345b1e8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memItemLeft" align="right" valign="top"><a id="gae1e02a2291d9ba6980d72b2e61a1e101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memItemLeft" align="right" valign="top"><a id="ga42dcfdedbe458da56ad9f6821e56b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0c7beebedcf64d4d52db6bec006eec3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memItemLeft" align="right" valign="top"><a id="gab39f1fddd4e5358f152f1bb985a0d08e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2176486794a698378192501db505965"><td class="memItemLeft" align="right" valign="top"><a id="gaa2176486794a698378192501db505965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa2176486794a698378192501db505965"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal clock sources</h2></td></tr>
<tr class="memitem:ga65c12bc7160ab579eaeee40ec2915110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a>&#160;&#160;&#160;8000000</td></tr>
<tr class="separator:ga65c12bc7160ab579eaeee40ec2915110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90421650b988332462db9a08815efb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a>&#160;&#160;&#160;40000</td></tr>
<tr class="separator:ga90421650b988332462db9a08815efb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PWR_CR register bits definitions</h2></td></tr>
<tr class="memitem:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a3fb7f63420c5a83de6149a13d6abff.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaee5c37d9dba7c4d35c17b108da866cb0.html#gaee5c37d9dba7c4d35c17b108da866cb0">STM32_PLS_LEV1</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb125df0f25ef8b273134bb9367cd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb125df0f25ef8b273134bb9367cd503.html#gaeb125df0f25ef8b273134bb9367cd503">STM32_PLS_LEV2</a>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="separator:gaeb125df0f25ef8b273134bb9367cd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf35ee6978848e96c2a1110dc67f52f5c.html#gaf35ee6978848e96c2a1110dc67f52f5c">STM32_PLS_LEV3</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3f9b9816446be77c75b8fcebd4dfe171.html#ga3f9b9816446be77c75b8fcebd4dfe171">STM32_PLS_LEV4</a>&#160;&#160;&#160;(4 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4ef3a377cdc03bf1a4ddae72aed07011.html#ga4ef3a377cdc03bf1a4ddae72aed07011">STM32_PLS_LEV5</a>&#160;&#160;&#160;(5 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga74f2fbbca20cb011857741e6b5fb26c5.html#ga74f2fbbca20cb011857741e6b5fb26c5">STM32_PLS_LEV6</a>&#160;&#160;&#160;(6 &lt;&lt; 5)</td></tr>
<tr class="separator:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac018edd117f15001f49a546c2ab0b24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac018edd117f15001f49a546c2ab0b24a.html#gac018edd117f15001f49a546c2ab0b24a">STM32_PLS_LEV7</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:gac018edd117f15001f49a546c2ab0b24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
STM32F1xx capabilities</h2></td></tr>
<tr class="memitem:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memItemLeft" align="right" valign="top"><a id="ga97b77edf0b12b64239d949af4e1bc71d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_RTC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memItemLeft" align="right" valign="top"><a id="ga23795d4944b3fe5363b8e00d160f5dad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_SUBSECONDS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c941151c59059a8174529e37c1726d"><td class="memItemLeft" align="right" valign="top"><a id="ga71c941151c59059a8174529e37c1726d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_IS_CALENDAR</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga71c941151c59059a8174529e37c1726d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration options</h2></td></tr>
<tr class="memitem:gaffb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top"><a id="gaffb519ca907542b6bff9104700c0009d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaffb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gaffb519ca907542b6bff9104700c0009d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the PWR/RCC initialization in the HAL. <br /></td></tr>
<tr class="separator:gaffb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top"><a id="gab70d9b5c3764aac6282d594d8f6a88ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the programmable voltage detector. <br /></td></tr>
<tr class="separator:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top"><a id="ga6f4f9c19c6b1a1c3694278a542e3c60d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td></tr>
<tr class="memdesc:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets voltage level for programmable voltage detector. <br /></td></tr>
<tr class="separator:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top"><a id="ga2044f0288f2c20b27d6eee1e1a1e6256"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSI clock source. <br /></td></tr>
<tr class="separator:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top"><a id="ga02b4e3e6222baab7ee448cbbb2273370"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga02b4e3e6222baab7ee448cbbb2273370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSI clock source. <br /></td></tr>
<tr class="separator:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top"><a id="gad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSE clock source. <br /></td></tr>
<tr class="separator:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top"><a id="ga05b49e91f478558d33b2b862718758fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga05b49e91f478558d33b2b862718758fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSE clock source. <br /></td></tr>
<tr class="separator:ga05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Platform identification</h2></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;STM32F30x Analog &amp; DSP&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Absolute Maximum Ratings</h2></td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top"><a id="ga39bc63c812ed1405e2c6332bad22a73e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum system clock frequency. <br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top"><a id="ga7f81c871091f06bf48c8f114f6263858"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;32000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency. <br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top"><a id="gaabcf6716bb0e679b2078a58356f8aba7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency. <br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top"><a id="ga90a027752339c87b502e7638a7493f67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency. <br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top"><a id="gabeb1177abf2f0276e02501c1bef3d14c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency. <br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top"><a id="ga47dbb0ce2f64ec0c7f5d3558a05c7d42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top"><a id="ga4556809a4709cae1ea664f6ab024a8b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top"><a id="ga79d72768a9926c488eae311ec9df13b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum <a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top"><a id="gaca3573921a349a7bd2fe4255873cd5e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum <a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top"><a id="gae4828e5c08bf22ef117bc69d76b20cf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;36000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency. <br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top"><a id="gabb4f27c65fb8a5b3271f89adb6ee95bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency. <br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memItemLeft" align="right" valign="top"><a id="ga65bc862d854e0ebe1b8dc0426fa37351"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga65bc862d854e0ebe1b8dc0426fa37351">STM32_ADCCLK_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum ADC clock frequency. <br /></td></tr>
<tr class="separator:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal clock sources</h2></td></tr>
<tr class="memitem:ga65c12bc7160ab579eaeee40ec2915110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a>&#160;&#160;&#160;8000000</td></tr>
<tr class="separator:ga65c12bc7160ab579eaeee40ec2915110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90421650b988332462db9a08815efb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a>&#160;&#160;&#160;40000</td></tr>
<tr class="separator:ga90421650b988332462db9a08815efb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PWR_CR register bits definitions</h2></td></tr>
<tr class="memitem:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a3fb7f63420c5a83de6149a13d6abff.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaee5c37d9dba7c4d35c17b108da866cb0.html#gaee5c37d9dba7c4d35c17b108da866cb0">STM32_PLS_LEV1</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb125df0f25ef8b273134bb9367cd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb125df0f25ef8b273134bb9367cd503.html#gaeb125df0f25ef8b273134bb9367cd503">STM32_PLS_LEV2</a>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="separator:gaeb125df0f25ef8b273134bb9367cd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf35ee6978848e96c2a1110dc67f52f5c.html#gaf35ee6978848e96c2a1110dc67f52f5c">STM32_PLS_LEV3</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3f9b9816446be77c75b8fcebd4dfe171.html#ga3f9b9816446be77c75b8fcebd4dfe171">STM32_PLS_LEV4</a>&#160;&#160;&#160;(4 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4ef3a377cdc03bf1a4ddae72aed07011.html#ga4ef3a377cdc03bf1a4ddae72aed07011">STM32_PLS_LEV5</a>&#160;&#160;&#160;(5 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga74f2fbbca20cb011857741e6b5fb26c5.html#ga74f2fbbca20cb011857741e6b5fb26c5">STM32_PLS_LEV6</a>&#160;&#160;&#160;(6 &lt;&lt; 5)</td></tr>
<tr class="separator:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac018edd117f15001f49a546c2ab0b24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac018edd117f15001f49a546c2ab0b24a.html#gac018edd117f15001f49a546c2ab0b24a">STM32_PLS_LEV7</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:gac018edd117f15001f49a546c2ab0b24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR register bits definitions</h2></td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a49bf4388f3acf15661252b3bb7547b.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab5b581bd1ff4fd48fc8c5f093ca776ca.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6dfcd5149eb88f1681b4defc77f4d8b2.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb5f7cce4d1b6646f7e48d2784aade1c.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaaa6b23363a848239b048cde5b565e2d5.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaab6772439c76981e1c1d23bf97ec3910.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga152f3c2eabcc96019194c85bb2f7f2af.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6ea1e82317d266fa344d6787f485e991.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7099ae3ddeb74537f4a34f1e36730dbe.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaac6d223ccd51614bd3c8f354b16e4671.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3c9ece8fc206039d5723f8016adb789d.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae205bae3cec6b45723d687bc2b7a4e38.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 8)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga18b34bc52ebebd209fffb01002b2bc98.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 8)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab7b100956dae0246dd9faa0a54010b17.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 8)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga750b0ba24dbebb1fac1a3b2330666350.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9883bc736b03534d09789f13a6026c31.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 11)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 11)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa85c01042fcee21da997473f4f42ba78.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 11)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0db040c759cc09cee6261301a952d862.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 11)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf986782e091335aeaf0235635d20353d.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac8438d5c9b3c6bfd0346e1026b8055fc.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64328eed4cc2c355aab176e0beb31b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga64328eed4cc2c355aab176e0beb31b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bc268623dc832eebfc004cb55ca0c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga85bc268623dc832eebfc004cb55ca0c9.html#ga85bc268623dc832eebfc004cb55ca0c9">STM32_USBPRE_DIV1P5</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:ga85bc268623dc832eebfc004cb55ca0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9149f497b976991798d1faaf403479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6c9149f497b976991798d1faaf403479.html#ga6c9149f497b976991798d1faaf403479">STM32_USBPRE_DIV1</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga6c9149f497b976991798d1faaf403479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4186f9dd06719734d79ffe0f153b7650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:ga4186f9dd06719734d79ffe0f153b7650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cb6402219c12f4bcb751a74f343f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa3cb6402219c12f4bcb751a74f343f77.html#gaa3cb6402219c12f4bcb751a74f343f77">STM32_MCOSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 24)</td></tr>
<tr class="separator:gaa3cb6402219c12f4bcb751a74f343f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b10152e2a98463c7d7b207f2518f0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6b10152e2a98463c7d7b207f2518f0cd.html#ga6b10152e2a98463c7d7b207f2518f0cd">STM32_MCOSEL_LSE</a>&#160;&#160;&#160;(3 &lt;&lt; 24)</td></tr>
<tr class="separator:ga6b10152e2a98463c7d7b207f2518f0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71174f23b983106024aff472715ca05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga71174f23b983106024aff472715ca05a.html#ga71174f23b983106024aff472715ca05a">STM32_MCOSEL_SYSCLK</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga71174f23b983106024aff472715ca05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bbd417ae1c7f675695ef58354efd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga43bbd417ae1c7f675695ef58354efd42.html#ga43bbd417ae1c7f675695ef58354efd42">STM32_MCOSEL_HSI</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:ga43bbd417ae1c7f675695ef58354efd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7795741bb26f4cae45b88420a7be9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7795741bb26f4cae45b88420a7be9d74.html#ga7795741bb26f4cae45b88420a7be9d74">STM32_MCOSEL_HSE</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:ga7795741bb26f4cae45b88420a7be9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748f9b5a526eba086275563808846abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga748f9b5a526eba086275563808846abc.html#ga748f9b5a526eba086275563808846abc">STM32_MCOSEL_PLLDIV2</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga748f9b5a526eba086275563808846abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_BDCR register bits definitions</h2></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafd2e1233f00f5b0b087ae661e7bc60c0.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5ab9353b28c9eb66d0713d0d29170550.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacebd50151baf59de1d9185874b85b709.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab364b1de8f49e6c04ae8b7a90360c7e2.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR2 register bits definitions</h2></td></tr>
<tr class="memitem:gabc49378e0dba430211a223ef9509cf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabc49378e0dba430211a223ef9509cf1a.html#gabc49378e0dba430211a223ef9509cf1a">STM32_PREDIV_MASK</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="separator:gabc49378e0dba430211a223ef9509cf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad27708051474e7c7a5ba6f24642a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5ad27708051474e7c7a5ba6f24642a9f.html#ga5ad27708051474e7c7a5ba6f24642a9f">STM32_ADC12PRES_MASK</a>&#160;&#160;&#160;(31 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5ad27708051474e7c7a5ba6f24642a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d3a1c1d8d0e4d7f124bffb17e872d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae5d3a1c1d8d0e4d7f124bffb17e872d6.html#gae5d3a1c1d8d0e4d7f124bffb17e872d6">STM32_ADC12PRES_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gae5d3a1c1d8d0e4d7f124bffb17e872d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1921ff43bcca15ba118c2eb34c72af7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1921ff43bcca15ba118c2eb34c72af7f.html#ga1921ff43bcca15ba118c2eb34c72af7f">STM32_ADC12PRES_DIV1</a>&#160;&#160;&#160;(16 &lt;&lt; 4)</td></tr>
<tr class="separator:ga1921ff43bcca15ba118c2eb34c72af7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01a9158c27402827ea631500c29fec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae01a9158c27402827ea631500c29fec1.html#gae01a9158c27402827ea631500c29fec1">STM32_ADC12PRES_DIV2</a>&#160;&#160;&#160;(17 &lt;&lt; 4)</td></tr>
<tr class="separator:gae01a9158c27402827ea631500c29fec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecf2f6b3500026accec4352b3613353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7ecf2f6b3500026accec4352b3613353.html#ga7ecf2f6b3500026accec4352b3613353">STM32_ADC12PRES_DIV4</a>&#160;&#160;&#160;(18 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7ecf2f6b3500026accec4352b3613353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b62161f93272bd4e8d325dfb7c4911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa7b62161f93272bd4e8d325dfb7c4911.html#gaa7b62161f93272bd4e8d325dfb7c4911">STM32_ADC12PRES_DIV6</a>&#160;&#160;&#160;(19 &lt;&lt; 4)</td></tr>
<tr class="separator:gaa7b62161f93272bd4e8d325dfb7c4911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90cb43e9f07eae96baf4cf8cf985a138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90cb43e9f07eae96baf4cf8cf985a138.html#ga90cb43e9f07eae96baf4cf8cf985a138">STM32_ADC12PRES_DIV8</a>&#160;&#160;&#160;(20 &lt;&lt; 4)</td></tr>
<tr class="separator:ga90cb43e9f07eae96baf4cf8cf985a138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fbdaf770949d1e8e1f5e350f149b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad3fbdaf770949d1e8e1f5e350f149b1a.html#gad3fbdaf770949d1e8e1f5e350f149b1a">STM32_ADC12PRES_DIV10</a>&#160;&#160;&#160;(21 &lt;&lt; 4)</td></tr>
<tr class="separator:gad3fbdaf770949d1e8e1f5e350f149b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec777d02de15cdde7c830588f93f231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8ec777d02de15cdde7c830588f93f231.html#ga8ec777d02de15cdde7c830588f93f231">STM32_ADC12PRES_DIV12</a>&#160;&#160;&#160;(22 &lt;&lt; 4)</td></tr>
<tr class="separator:ga8ec777d02de15cdde7c830588f93f231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b46dcea175af4f5cd441556b9e895d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga21b46dcea175af4f5cd441556b9e895d.html#ga21b46dcea175af4f5cd441556b9e895d">STM32_ADC12PRES_DIV16</a>&#160;&#160;&#160;(23 &lt;&lt; 4)</td></tr>
<tr class="separator:ga21b46dcea175af4f5cd441556b9e895d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c9373d98ace7ea64dc6e3270a90b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga63c9373d98ace7ea64dc6e3270a90b15.html#ga63c9373d98ace7ea64dc6e3270a90b15">STM32_ADC12PRES_DIV32</a>&#160;&#160;&#160;(24 &lt;&lt; 4)</td></tr>
<tr class="separator:ga63c9373d98ace7ea64dc6e3270a90b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580c6b4c5a57543979df98f640c94a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga580c6b4c5a57543979df98f640c94a03.html#ga580c6b4c5a57543979df98f640c94a03">STM32_ADC12PRES_DIV64</a>&#160;&#160;&#160;(25 &lt;&lt; 4)</td></tr>
<tr class="separator:ga580c6b4c5a57543979df98f640c94a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf79adbf7f128b2cf21ae5e8e350c2199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf79adbf7f128b2cf21ae5e8e350c2199.html#gaf79adbf7f128b2cf21ae5e8e350c2199">STM32_ADC12PRES_DIV128</a>&#160;&#160;&#160;(26 &lt;&lt; 4)</td></tr>
<tr class="separator:gaf79adbf7f128b2cf21ae5e8e350c2199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75592b80e63b7451d2bbebad103ce040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga75592b80e63b7451d2bbebad103ce040.html#ga75592b80e63b7451d2bbebad103ce040">STM32_ADC12PRES_DIV256</a>&#160;&#160;&#160;(27 &lt;&lt; 4)</td></tr>
<tr class="separator:ga75592b80e63b7451d2bbebad103ce040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791b8d854907bc4f177e075abceaabb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga791b8d854907bc4f177e075abceaabb0.html#ga791b8d854907bc4f177e075abceaabb0">STM32_ADC34PRES_MASK</a>&#160;&#160;&#160;(31 &lt;&lt; 9)</td></tr>
<tr class="separator:ga791b8d854907bc4f177e075abceaabb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a392dc65276d9bdd967c002c3845ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga72a392dc65276d9bdd967c002c3845ec.html#ga72a392dc65276d9bdd967c002c3845ec">STM32_ADC34PRES_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 9)</td></tr>
<tr class="separator:ga72a392dc65276d9bdd967c002c3845ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef769aa3339c0d4ce30669f7da77fdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaef769aa3339c0d4ce30669f7da77fdf3.html#gaef769aa3339c0d4ce30669f7da77fdf3">STM32_ADC34PRES_DIV1</a>&#160;&#160;&#160;(16 &lt;&lt; 9)</td></tr>
<tr class="separator:gaef769aa3339c0d4ce30669f7da77fdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5695244b9868e78b33b1dd57032c159f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5695244b9868e78b33b1dd57032c159f.html#ga5695244b9868e78b33b1dd57032c159f">STM32_ADC34PRES_DIV2</a>&#160;&#160;&#160;(17 &lt;&lt; 9)</td></tr>
<tr class="separator:ga5695244b9868e78b33b1dd57032c159f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29884c5e01a897237fa0869eda5b8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf29884c5e01a897237fa0869eda5b8ab.html#gaf29884c5e01a897237fa0869eda5b8ab">STM32_ADC34PRES_DIV4</a>&#160;&#160;&#160;(18 &lt;&lt; 9)</td></tr>
<tr class="separator:gaf29884c5e01a897237fa0869eda5b8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29059fcd4da7e65f0b42ef6b3c899dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga29059fcd4da7e65f0b42ef6b3c899dfa.html#ga29059fcd4da7e65f0b42ef6b3c899dfa">STM32_ADC34PRES_DIV6</a>&#160;&#160;&#160;(19 &lt;&lt; 9)</td></tr>
<tr class="separator:ga29059fcd4da7e65f0b42ef6b3c899dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483953425f6683fa24440a2f834457fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga483953425f6683fa24440a2f834457fd.html#ga483953425f6683fa24440a2f834457fd">STM32_ADC34PRES_DIV8</a>&#160;&#160;&#160;(20 &lt;&lt; 9)</td></tr>
<tr class="separator:ga483953425f6683fa24440a2f834457fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5570589d4f30a6b9c8cb77a052b0154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac5570589d4f30a6b9c8cb77a052b0154.html#gac5570589d4f30a6b9c8cb77a052b0154">STM32_ADC34PRES_DIV10</a>&#160;&#160;&#160;(21 &lt;&lt; 9)</td></tr>
<tr class="separator:gac5570589d4f30a6b9c8cb77a052b0154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9767c75d28aca823314f6bc9ba8f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaba9767c75d28aca823314f6bc9ba8f50.html#gaba9767c75d28aca823314f6bc9ba8f50">STM32_ADC34PRES_DIV12</a>&#160;&#160;&#160;(22 &lt;&lt; 9)</td></tr>
<tr class="separator:gaba9767c75d28aca823314f6bc9ba8f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5cba63ec29bc27b0f9d76296bef7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaea5cba63ec29bc27b0f9d76296bef7af.html#gaea5cba63ec29bc27b0f9d76296bef7af">STM32_ADC34PRES_DIV16</a>&#160;&#160;&#160;(23 &lt;&lt; 9)</td></tr>
<tr class="separator:gaea5cba63ec29bc27b0f9d76296bef7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac864e4166d7e737f03b0844d85340514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac864e4166d7e737f03b0844d85340514.html#gac864e4166d7e737f03b0844d85340514">STM32_ADC34PRES_DIV32</a>&#160;&#160;&#160;(24 &lt;&lt; 9)</td></tr>
<tr class="separator:gac864e4166d7e737f03b0844d85340514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3cf4113ae422602afa9b3dade86816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabc3cf4113ae422602afa9b3dade86816.html#gabc3cf4113ae422602afa9b3dade86816">STM32_ADC34PRES_DIV64</a>&#160;&#160;&#160;(25 &lt;&lt; 9)</td></tr>
<tr class="separator:gabc3cf4113ae422602afa9b3dade86816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621213934f2d0b8d3b429fa64d66a419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga621213934f2d0b8d3b429fa64d66a419.html#ga621213934f2d0b8d3b429fa64d66a419">STM32_ADC34PRES_DIV128</a>&#160;&#160;&#160;(26 &lt;&lt; 9)</td></tr>
<tr class="separator:ga621213934f2d0b8d3b429fa64d66a419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042ba9fdf28527e139008e5178def039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga042ba9fdf28527e139008e5178def039.html#ga042ba9fdf28527e139008e5178def039">STM32_ADC34PRES_DIV256</a>&#160;&#160;&#160;(27 &lt;&lt; 9)</td></tr>
<tr class="separator:ga042ba9fdf28527e139008e5178def039"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR3 register bits definitions</h2></td></tr>
<tr class="memitem:ga3d6212b4d2d0b5d1edf7f9c12684a8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3d6212b4d2d0b5d1edf7f9c12684a8bb.html#ga3d6212b4d2d0b5d1edf7f9c12684a8bb">STM32_USART1SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga3d6212b4d2d0b5d1edf7f9c12684a8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd59c2f35b3567e9fa338cd37dcd6151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacd59c2f35b3567e9fa338cd37dcd6151.html#gacd59c2f35b3567e9fa338cd37dcd6151">STM32_USART1SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:gacd59c2f35b3567e9fa338cd37dcd6151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60362c6ad531c1b6f8bed249cf24aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf60362c6ad531c1b6f8bed249cf24aa3.html#gaf60362c6ad531c1b6f8bed249cf24aa3">STM32_USART1SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf60362c6ad531c1b6f8bed249cf24aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6041ebafe173d64bad70ffe5001939f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6041ebafe173d64bad70ffe5001939f6.html#ga6041ebafe173d64bad70ffe5001939f6">STM32_USART1SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6041ebafe173d64bad70ffe5001939f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae497a009d6de22c9444d1c886ecd159a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae497a009d6de22c9444d1c886ecd159a.html#gae497a009d6de22c9444d1c886ecd159a">STM32_USART1SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:gae497a009d6de22c9444d1c886ecd159a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5323279c4a7ece0a05e9f926056aecac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5323279c4a7ece0a05e9f926056aecac.html#ga5323279c4a7ece0a05e9f926056aecac">STM32_I2C1SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5323279c4a7ece0a05e9f926056aecac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304889950b8a35d0cf73ad7717e9a77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga304889950b8a35d0cf73ad7717e9a77c.html#ga304889950b8a35d0cf73ad7717e9a77c">STM32_I2C1SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:ga304889950b8a35d0cf73ad7717e9a77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f161db5c399a60e20d1f66cbd3815e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1f161db5c399a60e20d1f66cbd3815e1.html#ga1f161db5c399a60e20d1f66cbd3815e1">STM32_I2C1SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga1f161db5c399a60e20d1f66cbd3815e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb077ef0386bda1c77107cbb45702cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafb077ef0386bda1c77107cbb45702cc8.html#gafb077ef0386bda1c77107cbb45702cc8">STM32_I2C2SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gafb077ef0386bda1c77107cbb45702cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84482030ff52b18e57bffec41e9f464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad84482030ff52b18e57bffec41e9f464.html#gad84482030ff52b18e57bffec41e9f464">STM32_I2C2SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:gad84482030ff52b18e57bffec41e9f464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b5c61668851a206253d83e4855ba05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga84b5c61668851a206253d83e4855ba05.html#ga84b5c61668851a206253d83e4855ba05">STM32_I2C2SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga84b5c61668851a206253d83e4855ba05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf841e459340bfbfb2b65fadeca26a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf841e459340bfbfb2b65fadeca26a18.html#gacf841e459340bfbfb2b65fadeca26a18">STM32_TIM1SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacf841e459340bfbfb2b65fadeca26a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c9f2fe285f9b18930fc7e9d9366a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae3c9f2fe285f9b18930fc7e9d9366a1a.html#gae3c9f2fe285f9b18930fc7e9d9366a1a">STM32_TIM1SW_PCLK2</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:gae3c9f2fe285f9b18930fc7e9d9366a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d67c2525af30bb4179dab3e046949f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad4d67c2525af30bb4179dab3e046949f.html#gad4d67c2525af30bb4179dab3e046949f">STM32_TIM1SW_PLLX2</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gad4d67c2525af30bb4179dab3e046949f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0ae98d8a70d6b96edca82102df02e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3a0ae98d8a70d6b96edca82102df02e0.html#ga3a0ae98d8a70d6b96edca82102df02e0">STM32_TIM8SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga3a0ae98d8a70d6b96edca82102df02e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0960c47dd5835227bff8605efb762354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0960c47dd5835227bff8605efb762354.html#ga0960c47dd5835227bff8605efb762354">STM32_TIM8SW_PCLK2</a>&#160;&#160;&#160;(0 &lt;&lt; 9)</td></tr>
<tr class="separator:ga0960c47dd5835227bff8605efb762354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b4f25a886514539d36b6f4479f024b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga17b4f25a886514539d36b6f4479f024b.html#ga17b4f25a886514539d36b6f4479f024b">STM32_TIM8SW_PLLX2</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga17b4f25a886514539d36b6f4479f024b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa6ecd236dfdc770931a576da18159e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeaa6ecd236dfdc770931a576da18159e.html#gaeaa6ecd236dfdc770931a576da18159e">STM32_USART2SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gaeaa6ecd236dfdc770931a576da18159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d840d7ea054a02fffb94ef23ce4b467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6d840d7ea054a02fffb94ef23ce4b467.html#ga6d840d7ea054a02fffb94ef23ce4b467">STM32_USART2SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:ga6d840d7ea054a02fffb94ef23ce4b467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58c43c3bbd0bc56045521fbb8bea91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac58c43c3bbd0bc56045521fbb8bea91c.html#gac58c43c3bbd0bc56045521fbb8bea91c">STM32_USART2SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gac58c43c3bbd0bc56045521fbb8bea91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75094a732da734188ae3fcd820bb59b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga75094a732da734188ae3fcd820bb59b2.html#ga75094a732da734188ae3fcd820bb59b2">STM32_USART2SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 16)</td></tr>
<tr class="separator:ga75094a732da734188ae3fcd820bb59b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55ea1b650cdce5885f3fb1e899097e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab55ea1b650cdce5885f3fb1e899097e7.html#gab55ea1b650cdce5885f3fb1e899097e7">STM32_USART2SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gab55ea1b650cdce5885f3fb1e899097e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d22012e0229a592fd4d63eff0bf22e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga39d22012e0229a592fd4d63eff0bf22e.html#ga39d22012e0229a592fd4d63eff0bf22e">STM32_USART3SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 18)</td></tr>
<tr class="separator:ga39d22012e0229a592fd4d63eff0bf22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9207cb93d7fa77752f512d8a3f79b8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9207cb93d7fa77752f512d8a3f79b8c1.html#ga9207cb93d7fa77752f512d8a3f79b8c1">STM32_USART3SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 18)</td></tr>
<tr class="separator:ga9207cb93d7fa77752f512d8a3f79b8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8cba780df5a81159880777e037dc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb8cba780df5a81159880777e037dc83.html#gaeb8cba780df5a81159880777e037dc83">STM32_USART3SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaeb8cba780df5a81159880777e037dc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a021c18f68d90b5419f00fea505eb3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7a021c18f68d90b5419f00fea505eb3e.html#ga7a021c18f68d90b5419f00fea505eb3e">STM32_USART3SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 18)</td></tr>
<tr class="separator:ga7a021c18f68d90b5419f00fea505eb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d181ba364e924a79a147a73d0f7ca26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6d181ba364e924a79a147a73d0f7ca26.html#ga6d181ba364e924a79a147a73d0f7ca26">STM32_USART3SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 18)</td></tr>
<tr class="separator:ga6d181ba364e924a79a147a73d0f7ca26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9d9fa8ef43631ccffa3072ec6a22d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a9d9fa8ef43631ccffa3072ec6a22d7.html#ga6a9d9fa8ef43631ccffa3072ec6a22d7">STM32_UART4SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 20)</td></tr>
<tr class="separator:ga6a9d9fa8ef43631ccffa3072ec6a22d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77406e2d3be90eb8ba1b532455c94f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab77406e2d3be90eb8ba1b532455c94f1.html#gab77406e2d3be90eb8ba1b532455c94f1">STM32_UART4SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 20)</td></tr>
<tr class="separator:gab77406e2d3be90eb8ba1b532455c94f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0def3c9170d0472742e9227626c7b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad0def3c9170d0472742e9227626c7b01.html#gad0def3c9170d0472742e9227626c7b01">STM32_UART4SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:gad0def3c9170d0472742e9227626c7b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471176c53760a9ed9190e2a75a38dd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga471176c53760a9ed9190e2a75a38dd46.html#ga471176c53760a9ed9190e2a75a38dd46">STM32_UART4SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 20)</td></tr>
<tr class="separator:ga471176c53760a9ed9190e2a75a38dd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e74f61fa40cf57e0a05056380888a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad5e74f61fa40cf57e0a05056380888a2.html#gad5e74f61fa40cf57e0a05056380888a2">STM32_UART4SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 20)</td></tr>
<tr class="separator:gad5e74f61fa40cf57e0a05056380888a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b98836657303da04fcc47a27615e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga91b98836657303da04fcc47a27615e91.html#ga91b98836657303da04fcc47a27615e91">STM32_UART5SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 22)</td></tr>
<tr class="separator:ga91b98836657303da04fcc47a27615e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3252d29528530e4eb99a761a0a82efbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3252d29528530e4eb99a761a0a82efbb.html#ga3252d29528530e4eb99a761a0a82efbb">STM32_UART5SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:ga3252d29528530e4eb99a761a0a82efbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf812c68d1c99f82f0f8d7cacbd0cd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf812c68d1c99f82f0f8d7cacbd0cd1c.html#gacf812c68d1c99f82f0f8d7cacbd0cd1c">STM32_UART5SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:gacf812c68d1c99f82f0f8d7cacbd0cd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96da495dc2767bd8a9bf8b4f01d7b777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga96da495dc2767bd8a9bf8b4f01d7b777.html#ga96da495dc2767bd8a9bf8b4f01d7b777">STM32_UART5SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 22)</td></tr>
<tr class="separator:ga96da495dc2767bd8a9bf8b4f01d7b777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72a1f743e8faa0f05a66dd4b60d46b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf72a1f743e8faa0f05a66dd4b60d46b9.html#gaf72a1f743e8faa0f05a66dd4b60d46b9">STM32_UART5SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 22)</td></tr>
<tr class="separator:gaf72a1f743e8faa0f05a66dd4b60d46b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration options</h2></td></tr>
<tr class="memitem:gaffb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top"><a id="gaffb519ca907542b6bff9104700c0009d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaffb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gaffb519ca907542b6bff9104700c0009d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the PWR/RCC initialization in the HAL. <br /></td></tr>
<tr class="separator:gaffb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top"><a id="gab70d9b5c3764aac6282d594d8f6a88ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the programmable voltage detector. <br /></td></tr>
<tr class="separator:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top"><a id="ga6f4f9c19c6b1a1c3694278a542e3c60d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td></tr>
<tr class="memdesc:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets voltage level for programmable voltage detector. <br /></td></tr>
<tr class="separator:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top"><a id="ga2044f0288f2c20b27d6eee1e1a1e6256"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSI clock source. <br /></td></tr>
<tr class="separator:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top"><a id="ga02b4e3e6222baab7ee448cbbb2273370"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga02b4e3e6222baab7ee448cbbb2273370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSI clock source. <br /></td></tr>
<tr class="separator:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top"><a id="gad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSE clock source. <br /></td></tr>
<tr class="separator:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top"><a id="ga05b49e91f478558d33b2b862718758fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga05b49e91f478558d33b2b862718758fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSE clock source. <br /></td></tr>
<tr class="separator:ga05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the <a class="el" href="structPLL.html">PLL</a>.  <a href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1dc0d1f404db00250eee320ee70b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga6a1dc0d1f404db00250eee320ee70b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crystal <a class="el" href="structPLL.html">PLL</a> pre-divider.  <a href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">More...</a><br /></td></tr>
<tr class="separator:ga6a1dc0d1f404db00250eee320ee70b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0015fc8f73017358a7025ba57a265a11"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> multiplier value.  <a href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">More...</a><br /></td></tr>
<tr class="separator:ga0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value.  <a href="group__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">More...</a><br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top"><a id="ga5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gae205bae3cec6b45723d687bc2b7a4e38.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value. <br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top"><a id="ga3670f3886d02bb3010016bbf0db0db83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value. <br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top"><a id="gab395c2abfb2e6fd501ce4529bf09a05f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td></tr>
<tr class="memdesc:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO pin setting. <br /></td></tr>
<tr class="separator:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ddc8ca0ba8befeb086fbf9f1e529e0"><td class="memItemLeft" align="right" valign="top"><a id="ga53ddc8ca0ba8befeb086fbf9f1e529e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga53ddc8ca0ba8befeb086fbf9f1e529e0">STM32_ADC12PRES</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga1921ff43bcca15ba118c2eb34c72af7f.html#ga1921ff43bcca15ba118c2eb34c72af7f">STM32_ADC12PRES_DIV1</a></td></tr>
<tr class="memdesc:ga53ddc8ca0ba8befeb086fbf9f1e529e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 prescaler value. <br /></td></tr>
<tr class="separator:ga53ddc8ca0ba8befeb086fbf9f1e529e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ffecb53d7e6d0986cbb875cd98e0e8"><td class="memItemLeft" align="right" valign="top"><a id="gae8ffecb53d7e6d0986cbb875cd98e0e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gae8ffecb53d7e6d0986cbb875cd98e0e8">STM32_ADC34PRES</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gaef769aa3339c0d4ce30669f7da77fdf3.html#gaef769aa3339c0d4ce30669f7da77fdf3">STM32_ADC34PRES_DIV1</a></td></tr>
<tr class="memdesc:gae8ffecb53d7e6d0986cbb875cd98e0e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC34 prescaler value. <br /></td></tr>
<tr class="separator:gae8ffecb53d7e6d0986cbb875cd98e0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0c8b4992afc59bd1256c66c794bdeb"><td class="memItemLeft" align="right" valign="top"><a id="gade0c8b4992afc59bd1256c66c794bdeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gade0c8b4992afc59bd1256c66c794bdeb">STM32_USART1SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gacd59c2f35b3567e9fa338cd37dcd6151.html#gacd59c2f35b3567e9fa338cd37dcd6151">STM32_USART1SW_PCLK</a></td></tr>
<tr class="memdesc:gade0c8b4992afc59bd1256c66c794bdeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 clock source. <br /></td></tr>
<tr class="separator:gade0c8b4992afc59bd1256c66c794bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1ff66eb6982d137ed179e590485583"><td class="memItemLeft" align="right" valign="top"><a id="gabb1ff66eb6982d137ed179e590485583"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabb1ff66eb6982d137ed179e590485583">STM32_USART2SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga6d840d7ea054a02fffb94ef23ce4b467.html#ga6d840d7ea054a02fffb94ef23ce4b467">STM32_USART2SW_PCLK</a></td></tr>
<tr class="memdesc:gabb1ff66eb6982d137ed179e590485583"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 clock source. <br /></td></tr>
<tr class="separator:gabb1ff66eb6982d137ed179e590485583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee0147236bd6ccd062536f468d188f4"><td class="memItemLeft" align="right" valign="top"><a id="gadee0147236bd6ccd062536f468d188f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gadee0147236bd6ccd062536f468d188f4">STM32_USART3SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga9207cb93d7fa77752f512d8a3f79b8c1.html#ga9207cb93d7fa77752f512d8a3f79b8c1">STM32_USART3SW_PCLK</a></td></tr>
<tr class="memdesc:gadee0147236bd6ccd062536f468d188f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART3 clock source. <br /></td></tr>
<tr class="separator:gadee0147236bd6ccd062536f468d188f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5267b0f1122de3238914c8299877b4"><td class="memItemLeft" align="right" valign="top"><a id="ga0e5267b0f1122de3238914c8299877b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0e5267b0f1122de3238914c8299877b4">STM32_UART4SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gab77406e2d3be90eb8ba1b532455c94f1.html#gab77406e2d3be90eb8ba1b532455c94f1">STM32_UART4SW_PCLK</a></td></tr>
<tr class="memdesc:ga0e5267b0f1122de3238914c8299877b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 clock source. <br /></td></tr>
<tr class="separator:ga0e5267b0f1122de3238914c8299877b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df33431b70cb65966b572320509c4e8"><td class="memItemLeft" align="right" valign="top"><a id="ga9df33431b70cb65966b572320509c4e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga9df33431b70cb65966b572320509c4e8">STM32_UART5SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga3252d29528530e4eb99a761a0a82efbb.html#ga3252d29528530e4eb99a761a0a82efbb">STM32_UART5SW_PCLK</a></td></tr>
<tr class="memdesc:ga9df33431b70cb65966b572320509c4e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 clock source. <br /></td></tr>
<tr class="separator:ga9df33431b70cb65966b572320509c4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="memItemLeft" align="right" valign="top"><a id="ga5f73f584e60bf235f5440ce5cee2ca20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5f73f584e60bf235f5440ce5cee2ca20">STM32_I2C1SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga1f161db5c399a60e20d1f66cbd3815e1.html#ga1f161db5c399a60e20d1f66cbd3815e1">STM32_I2C1SW_SYSCLK</a></td></tr>
<tr class="memdesc:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 clock source. <br /></td></tr>
<tr class="separator:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18db0548b32c7d9b8bc4448c670bfd1b"><td class="memItemLeft" align="right" valign="top"><a id="ga18db0548b32c7d9b8bc4448c670bfd1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga18db0548b32c7d9b8bc4448c670bfd1b">STM32_I2C2SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga84b5c61668851a206253d83e4855ba05.html#ga84b5c61668851a206253d83e4855ba05">STM32_I2C2SW_SYSCLK</a></td></tr>
<tr class="memdesc:ga18db0548b32c7d9b8bc4448c670bfd1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C2 clock source. <br /></td></tr>
<tr class="separator:ga18db0548b32c7d9b8bc4448c670bfd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27fd8ee5368f1d18800f60f190b53d44"><td class="memItemLeft" align="right" valign="top"><a id="ga27fd8ee5368f1d18800f60f190b53d44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga27fd8ee5368f1d18800f60f190b53d44">STM32_TIM1SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gae3c9f2fe285f9b18930fc7e9d9366a1a.html#gae3c9f2fe285f9b18930fc7e9d9366a1a">STM32_TIM1SW_PCLK2</a></td></tr>
<tr class="memdesc:ga27fd8ee5368f1d18800f60f190b53d44"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 clock source. <br /></td></tr>
<tr class="separator:ga27fd8ee5368f1d18800f60f190b53d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185fbb756bdb2d64582625c10ebff0b8"><td class="memItemLeft" align="right" valign="top"><a id="ga185fbb756bdb2d64582625c10ebff0b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga185fbb756bdb2d64582625c10ebff0b8">STM32_TIM8SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga0960c47dd5835227bff8605efb762354.html#ga0960c47dd5835227bff8605efb762354">STM32_TIM8SW_PCLK2</a></td></tr>
<tr class="memdesc:ga185fbb756bdb2d64582625c10ebff0b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM8 clock source. <br /></td></tr>
<tr class="separator:ga185fbb756bdb2d64582625c10ebff0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top"><a id="ga945eb1f70822303bd0191ef633e5eaca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source. <br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b209febf2d61ba32600c35654ba1bfc"><td class="memItemLeft" align="right" valign="top"><a id="ga0b209febf2d61ba32600c35654ba1bfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0b209febf2d61ba32600c35654ba1bfc">STM32_USB_CLOCK_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga0b209febf2d61ba32600c35654ba1bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB clock setting. <br /></td></tr>
<tr class="separator:ga0b209febf2d61ba32600c35654ba1bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="memItemLeft" align="right" valign="top"><a id="ga09841e6566ed7d5a9a925b4dbacc80a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga09841e6566ed7d5a9a925b4dbacc80a1">STM32_USBPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga85bc268623dc832eebfc004cb55ca0c9.html#ga85bc268623dc832eebfc004cb55ca0c9">STM32_USBPRE_DIV1P5</a></td></tr>
<tr class="memdesc:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB prescaler initialization. <br /></td></tr>
<tr class="separator:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
STM32F30x capabilities</h2></td></tr>
<tr class="memitem:gab1208eea17089173b70faf472a88dd3d"><td class="memItemLeft" align="right" valign="top"><a id="gab1208eea17089173b70faf472a88dd3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab1208eea17089173b70faf472a88dd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71edded710fc37bc21a31886e1add746"><td class="memItemLeft" align="right" valign="top"><a id="ga71edded710fc37bc21a31886e1add746"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 1))</td></tr>
<tr class="separator:ga71edded710fc37bc21a31886e1add746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43377444c1617389fd821f235dcbb30"><td class="memItemLeft" align="right" valign="top"><a id="gad43377444c1617389fd821f235dcbb30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad43377444c1617389fd821f235dcbb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548f9c7f195691c289796d89744cdd38"><td class="memItemLeft" align="right" valign="top"><a id="ga548f9c7f195691c289796d89744cdd38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga548f9c7f195691c289796d89744cdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_MSK</b></td></tr>
<tr class="separator:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memItemLeft" align="right" valign="top"><a id="gaafca000d0fbf93529aa38a8cb0272c9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memItemLeft" align="right" valign="top"><a id="gab3de869404ade8e368d79b3c58e1c9d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7588866df4628b66577f758fe81b6e76"><td class="memItemLeft" align="right" valign="top"><a id="ga7588866df4628b66577f758fe81b6e76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 5))</td></tr>
<tr class="separator:ga7588866df4628b66577f758fe81b6e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89aad4a9419df350b58f5df05604526"><td class="memItemLeft" align="right" valign="top"><a id="gac89aad4a9419df350b58f5df05604526"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac89aad4a9419df350b58f5df05604526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memItemLeft" align="right" valign="top"><a id="gac2c5c3c7170a03474b4ebf4f3406a423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625a5ce373eb4b749d5b892850349cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC4_DMA_MSK</b></td></tr>
<tr class="separator:ga625a5ce373eb4b749d5b892850349cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab150478154ebc52cdae38f8033e2e60e"><td class="memItemLeft" align="right" valign="top"><a id="gab150478154ebc52cdae38f8033e2e60e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC4_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab150478154ebc52cdae38f8033e2e60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410165fc089792c6bc93b6ed283e7871"><td class="memItemLeft" align="right" valign="top"><a id="ga410165fc089792c6bc93b6ed283e7871"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga410165fc089792c6bc93b6ed283e7871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf658bab9058c7f2f1b1e3a0049e65200"><td class="memItemLeft" align="right" valign="top"><a id="gaf658bab9058c7f2f1b1e3a0049e65200"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDADC1_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf658bab9058c7f2f1b1e3a0049e65200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f600f7b5ffa38a092266e8e3ec0200a"><td class="memItemLeft" align="right" valign="top"><a id="ga0f600f7b5ffa38a092266e8e3ec0200a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDADC1_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga0f600f7b5ffa38a092266e8e3ec0200a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1fa2a5fa7a25d508c2c324c7fa0636"><td class="memItemLeft" align="right" valign="top"><a id="ga6c1fa2a5fa7a25d508c2c324c7fa0636"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga6c1fa2a5fa7a25d508c2c324c7fa0636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98243a74c0263f1a06c96feac793b0c"><td class="memItemLeft" align="right" valign="top"><a id="gae98243a74c0263f1a06c96feac793b0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDADC2_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae98243a74c0263f1a06c96feac793b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5527d759920a54a050efeb2901e8d08e"><td class="memItemLeft" align="right" valign="top"><a id="ga5527d759920a54a050efeb2901e8d08e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDADC2_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga5527d759920a54a050efeb2901e8d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf04b0427e726216057cc4f2cf45f61"><td class="memItemLeft" align="right" valign="top"><a id="ga0cf04b0427e726216057cc4f2cf45f61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga0cf04b0427e726216057cc4f2cf45f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1bf00f804d0525ff11ee298d0e7371"><td class="memItemLeft" align="right" valign="top"><a id="ga8b1bf00f804d0525ff11ee298d0e7371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDADC3_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8b1bf00f804d0525ff11ee298d0e7371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abd64b9e51cc54d0d157e6cce0076c"><td class="memItemLeft" align="right" valign="top"><a id="gaa4abd64b9e51cc54d0d157e6cce0076c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDADC3_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaa4abd64b9e51cc54d0d157e6cce0076c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memItemLeft" align="right" valign="top"><a id="ga5ee2b7404d0e260f4af0a3f92be071b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memItemLeft" align="right" valign="top"><a id="ga40b27b4f75370cc76a2d6b36c7531e3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085f61b246ab3263225f86401203802c"><td class="memItemLeft" align="right" valign="top"><a id="ga085f61b246ab3263225f86401203802c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_MAX_FILTERS</b>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga085f61b246ab3263225f86401203802c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a5de102e63e6b690fbf4101ff43839"><td class="memItemLeft" align="right" valign="top"><a id="ga67a5de102e63e6b690fbf4101ff43839"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga67a5de102e63e6b690fbf4101ff43839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5809d7497340794caa195dbaa3b16825"><td class="memItemLeft" align="right" valign="top"><a id="ga5809d7497340794caa195dbaa3b16825"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADVANCED_DMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5809d7497340794caa195dbaa3b16825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memItemLeft" align="right" valign="top"><a id="gaa4f4745d468d39770f1c9e0f7bc14da5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memItemLeft" align="right" valign="top"><a id="gabbf382c9c2ad7fb7d6e7403a3bf2beb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587c3ada668c63f20e960a15add23a0f"><td class="memItemLeft" align="right" valign="top"><a id="ga587c3ada668c63f20e960a15add23a0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ETH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga587c3ada668c63f20e960a15add23a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memItemLeft" align="right" valign="top"><a id="ga03a459c23ed41dd8ea03f24ac296f76b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_NUM_CHANNELS</b>&#160;&#160;&#160;34</td></tr>
<tr class="separator:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e41072d3c01179c395d21024a4f98c"><td class="memItemLeft" align="right" valign="top"><a id="ga89e41072d3c01179c395d21024a4f98c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga89e41072d3c01179c395d21024a4f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memItemLeft" align="right" valign="top"><a id="ga569f5f474d9db265489bb5d16c6d86d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c4983515bc851e0d64c645922db14"><td class="memItemLeft" align="right" valign="top"><a id="ga545c4983515bc851e0d64c645922db14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga545c4983515bc851e0d64c645922db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067361045c6793814ee04a161349d2f8"><td class="memItemLeft" align="right" valign="top"><a id="ga067361045c6793814ee04a161349d2f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOD</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga067361045c6793814ee04a161349d2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memItemLeft" align="right" valign="top"><a id="ga8ba1d20bdc888f7be09a606e64f13f1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOE</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memItemLeft" align="right" valign="top"><a id="ga48c63e7b96dc23fd21a44b8427f5c050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOF</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memItemLeft" align="right" valign="top"><a id="ga181ef17dbaae3c03581dcf291115f5e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOG</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memItemLeft" align="right" valign="top"><a id="ga14bf6f3ce576d85c804bc7ebe492e628"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memItemLeft" align="right" valign="top"><a id="gaf23d5e4bea552cd627d39c5a9ff9b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOI</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memItemLeft" align="right" valign="top"><a id="gaf9b78d5f6742c2883c01203d0c81033c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memItemLeft" align="right" valign="top"><a id="gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7))</td></tr>
<tr class="separator:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a62c8317fb8afaccfedbe051347e719"><td class="memItemLeft" align="right" valign="top"><a id="ga7a62c8317fb8afaccfedbe051347e719"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga7a62c8317fb8afaccfedbe051347e719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac379bea085da73baeee21f5dca18a78e"><td class="memItemLeft" align="right" valign="top"><a id="gac379bea085da73baeee21f5dca18a78e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6))</td></tr>
<tr class="separator:gac379bea085da73baeee21f5dca18a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae747a12c05543c3dac86453c4c0faf6c"><td class="memItemLeft" align="right" valign="top"><a id="gae747a12c05543c3dac86453c4c0faf6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gae747a12c05543c3dac86453c4c0faf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memItemLeft" align="right" valign="top"><a id="ga37b5e7c1acccbdb698f7891866c62d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memItemLeft" align="right" valign="top"><a id="ga027aa3e63cb3329ebeca6d169e53c25d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memItemLeft" align="right" valign="top"><a id="ga2157ab83a984d5f982e79e1f630f74c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memItemLeft" align="right" valign="top"><a id="ga3f49cd2843fafa2d314c0b23ebe505c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memItemLeft" align="right" valign="top"><a id="ga03d2a4149fd25cdd9e5cc4401796f144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e29988ca4e9912527e6e230d94845fe"><td class="memItemLeft" align="right" valign="top"><a id="ga9e29988ca4e9912527e6e230d94845fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga9e29988ca4e9912527e6e230d94845fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memItemLeft" align="right" valign="top"><a id="ga442030b5ca73c1de5fc805a7bb154ba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memItemLeft" align="right" valign="top"><a id="gaff983ff1e79b8a8e728c7ab7b2e8c655"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memItemLeft" align="right" valign="top"><a id="ga02f2af9d76decaca0fea5fcacec42f21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedd78077a50085638a94ea604b69739"><td class="memItemLeft" align="right" valign="top"><a id="gafedd78077a50085638a94ea604b69739"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gafedd78077a50085638a94ea604b69739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memItemLeft" align="right" valign="top"><a id="ga97b77edf0b12b64239d949af4e1bc71d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_RTC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memItemLeft" align="right" valign="top"><a id="ga23795d4944b3fe5363b8e00d160f5dad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_SUBSECONDS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c941151c59059a8174529e37c1726d"><td class="memItemLeft" align="right" valign="top"><a id="ga71c941151c59059a8174529e37c1726d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_IS_CALENDAR</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga71c941151c59059a8174529e37c1726d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30017168af7fc40f77935cd27b7b5081"><td class="memItemLeft" align="right" valign="top"><a id="ga30017168af7fc40f77935cd27b7b5081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDIO</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga30017168af7fc40f77935cd27b7b5081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memItemLeft" align="right" valign="top"><a id="ga955d2ca74d5ddc3cdf0803fc0d241263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c3bda637d50d5af455c251795fc01"><td class="memItemLeft" align="right" valign="top"><a id="ga663c3bda637d50d5af455c251795fc01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2)</td></tr>
<tr class="separator:ga663c3bda637d50d5af455c251795fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memItemLeft" align="right" valign="top"><a id="ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memItemLeft" align="right" valign="top"><a id="gaa4abfab19432ae21d2eaf5ef95cda390"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3)</td></tr>
<tr class="separator:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebccffc66bad32e658bdd39e91f1504a"><td class="memItemLeft" align="right" valign="top"><a id="gaebccffc66bad32e658bdd39e91f1504a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaebccffc66bad32e658bdd39e91f1504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memItemLeft" align="right" valign="top"><a id="gac7ff43baee0fffd8d1fef19cf6ecb215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memItemLeft" align="right" valign="top"><a id="gad683aa4cbe32fc8cdba780cc35ba5562"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memItemLeft" align="right" valign="top"><a id="ga9be22a3e33db62cc63edf43eef3f45cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memItemLeft" align="right" valign="top"><a id="ga220e99f5ed71b0e46fb7f32c4c6948c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5)</td></tr>
<tr class="separator:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memItemLeft" align="right" valign="top"><a id="gaf6ce95d5bc89a6b76c8703fe37a22b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b316103a0b5a297f1da42d1705eb151"><td class="memItemLeft" align="right" valign="top"><a id="ga1b316103a0b5a297f1da42d1705eb151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga1b316103a0b5a297f1da42d1705eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b102f1e4f079d0781681226dc97144"><td class="memItemLeft" align="right" valign="top"><a id="gab8b102f1e4f079d0781681226dc97144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 1)</td></tr>
<tr class="separator:gab8b102f1e4f079d0781681226dc97144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b153a0f6496cb029a61fa172e0b436"><td class="memItemLeft" align="right" valign="top"><a id="ga18b153a0f6496cb029a61fa172e0b436"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga18b153a0f6496cb029a61fa172e0b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dba2cb110becee61dca6d73693bc328"><td class="memItemLeft" align="right" valign="top"><a id="ga9dba2cb110becee61dca6d73693bc328"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 2)</td></tr>
<tr class="separator:ga9dba2cb110becee61dca6d73693bc328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memItemLeft" align="right" valign="top"><a id="ga35beb58af69ca5fb1ea466adcb84e1ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae92edb94559d32045c67229c49bbb"><td class="memItemLeft" align="right" valign="top"><a id="ga7bae92edb94559d32045c67229c49bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga7bae92edb94559d32045c67229c49bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad087396a6fe09aa836f879260417caff"><td class="memItemLeft" align="right" valign="top"><a id="gad087396a6fe09aa836f879260417caff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad087396a6fe09aa836f879260417caff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dbb4b73fccda662f4bec251936e545"><td class="memItemLeft" align="right" valign="top"><a id="ga42dbb4b73fccda662f4bec251936e545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dbb4b73fccda662f4bec251936e545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memItemLeft" align="right" valign="top"><a id="ga85e27766aebf7d5ba2bff0b9bb32154a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5730d7617e5221b6664d2794c88a9a49"><td class="memItemLeft" align="right" valign="top"><a id="ga5730d7617e5221b6664d2794c88a9a49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5730d7617e5221b6664d2794c88a9a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memItemLeft" align="right" valign="top"><a id="ga37c28095507d3bf5e1abea3e8dcf3d1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memItemLeft" align="right" valign="top"><a id="ga63f67b9cf04d95e3af4f6373f41e011c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f37e513c7e70c3d13433baed017117"><td class="memItemLeft" align="right" valign="top"><a id="ga61f37e513c7e70c3d13433baed017117"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga61f37e513c7e70c3d13433baed017117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memItemLeft" align="right" valign="top"><a id="ga0e10e3ca0f1c968236582f0f5da09567"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memItemLeft" align="right" valign="top"><a id="gafeb82f5bea9fc2cca899bbb2e1a8f153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM7</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece2e572899caba11b0988732ee9e68"><td class="memItemLeft" align="right" valign="top"><a id="ga6ece2e572899caba11b0988732ee9e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM8</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga6ece2e572899caba11b0988732ee9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8832314ee03b0f03c2a15bd589bae97"><td class="memItemLeft" align="right" valign="top"><a id="gae8832314ee03b0f03c2a15bd589bae97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM9</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gae8832314ee03b0f03c2a15bd589bae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memItemLeft" align="right" valign="top"><a id="gacc6f8e30be1d44c17befd0fb6125d3c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM10</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memItemLeft" align="right" valign="top"><a id="ga9e3ea9b2cc270bc3193608ee861689a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM11</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b5a5586a42484dfc5180018c8c022"><td class="memItemLeft" align="right" valign="top"><a id="gaa14b5a5586a42484dfc5180018c8c022"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM12</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa14b5a5586a42484dfc5180018c8c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memItemLeft" align="right" valign="top"><a id="ga96fd4fc4db9e8c2892c81973baf1c0b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM13</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memItemLeft" align="right" valign="top"><a id="ga390de7967c6f92f6864c68e44fbf86f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM14</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358eedb54dc26f152d8ca599634fc06"><td class="memItemLeft" align="right" valign="top"><a id="ga5358eedb54dc26f152d8ca599634fc06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM15</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5358eedb54dc26f152d8ca599634fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memItemLeft" align="right" valign="top"><a id="ga2d7427e0b4abbb09c7b5cb1c3ce4398a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM16</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784aa9494d9396be6585e00e44e08853"><td class="memItemLeft" align="right" valign="top"><a id="ga784aa9494d9396be6585e00e44e08853"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM17</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga784aa9494d9396be6585e00e44e08853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memItemLeft" align="right" valign="top"><a id="gad98f6a0d8c6011f02804545d9a2d5b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM18</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274016852d7a478b673dfa3f6dfe5559"><td class="memItemLeft" align="right" valign="top"><a id="ga274016852d7a478b673dfa3f6dfe5559"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM19</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga274016852d7a478b673dfa3f6dfe5559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memItemLeft" align="right" valign="top"><a id="gaaa3705b5dec9aab582103e1990c9a4a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a56c9f5435e7980b5111b685a78779"><td class="memItemLeft" align="right" valign="top"><a id="ga39a56c9f5435e7980b5111b685a78779"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga39a56c9f5435e7980b5111b685a78779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab909f23048f130c70e80b773f54b3805"><td class="memItemLeft" align="right" valign="top"><a id="gab909f23048f130c70e80b773f54b3805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab909f23048f130c70e80b773f54b3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memItemLeft" align="right" valign="top"><a id="ga2caebd3a548ec85c73f8a6e24367374d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memItemLeft" align="right" valign="top"><a id="ga066b3e0d184e42aa4b22cca89ea7db79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40928ddc737f15b23a924fc38e306b7"><td class="memItemLeft" align="right" valign="top"><a id="gaf40928ddc737f15b23a924fc38e306b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf40928ddc737f15b23a924fc38e306b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memItemLeft" align="right" valign="top"><a id="ga34838904e4bf63f0b5f8cb24b512ef19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6))</td></tr>
<tr class="separator:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memItemLeft" align="right" valign="top"><a id="gaee6a53e3f863c0affce6a2a0550c8b51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831d5543d7031b698e3894a87931873e"><td class="memItemLeft" align="right" valign="top"><a id="ga831d5543d7031b698e3894a87931873e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7))</td></tr>
<tr class="separator:ga831d5543d7031b698e3894a87931873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memItemLeft" align="right" valign="top"><a id="ga61630c4c5692e027a5191d14ccf0ec46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a96873b0f6cb24422948d48c64a504"><td class="memItemLeft" align="right" valign="top"><a id="gac9a96873b0f6cb24422948d48c64a504"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac9a96873b0f6cb24422948d48c64a504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4631f38326719157de788b0e2560e4ee"><td class="memItemLeft" align="right" valign="top"><a id="ga4631f38326719157de788b0e2560e4ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3))</td></tr>
<tr class="separator:ga4631f38326719157de788b0e2560e4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b9c02ce01f019c4633b715ef580d12"><td class="memItemLeft" align="right" valign="top"><a id="gac4b9c02ce01f019c4633b715ef580d12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac4b9c02ce01f019c4633b715ef580d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memItemLeft" align="right" valign="top"><a id="gae4aaf0f7c2d398f3610139459f3a52ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2))</td></tr>
<tr class="separator:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memItemLeft" align="right" valign="top"><a id="ga8458f6b7b1e69a3fd95e421c8eb75f71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45291ff040d8522822a7345b1e8ed7f"><td class="memItemLeft" align="right" valign="top"><a id="gad45291ff040d8522822a7345b1e8ed7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gad45291ff040d8522822a7345b1e8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memItemLeft" align="right" valign="top"><a id="ga1ddfaed404af3993a2be4a20d24a45bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 3))</td></tr>
<tr class="separator:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3358af975ee36f0018329e9f7a03b229"><td class="memItemLeft" align="right" valign="top"><a id="ga3358af975ee36f0018329e9f7a03b229"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga3358af975ee36f0018329e9f7a03b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memItemLeft" align="right" valign="top"><a id="ga73253091d2dde782cbe2672e7d9f3d96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 5))</td></tr>
<tr class="separator:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d18be0534bf3f48e19342aa05eb340"><td class="memItemLeft" align="right" valign="top"><a id="ga99d18be0534bf3f48e19342aa05eb340"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga99d18be0534bf3f48e19342aa05eb340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memItemLeft" align="right" valign="top"><a id="gae1e02a2291d9ba6980d72b2e61a1e101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab128266614662fa05717f9b236284ed6"><td class="memItemLeft" align="right" valign="top"><a id="gab128266614662fa05717f9b236284ed6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab128266614662fa05717f9b236284ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memItemLeft" align="right" valign="top"><a id="gafdbb74bdb9d807c65b280cc0ad69c05f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memItemLeft" align="right" valign="top"><a id="gae1f4ef7a2e3db0f3f73a3c4838e78bfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memItemLeft" align="right" valign="top"><a id="gad6e99b8e6901f3ccd968cf753d22d53f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memItemLeft" align="right" valign="top"><a id="ga42dcfdedbe458da56ad9f6821e56b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memItemLeft" align="right" valign="top"><a id="ga1cc52c0fd7808a662b8ffafb42b7a233"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memItemLeft" align="right" valign="top"><a id="ga2131e8b6ae1e76632b0c02e61bd3f7e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memItemLeft" align="right" valign="top"><a id="ga0b062a5cfb7ecf7b76827b3848e57b2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memItemLeft" align="right" valign="top"><a id="ga47a8c8c02136d59883832f5e1d6a0a89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0c7beebedcf64d4d52db6bec006eec3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memItemLeft" align="right" valign="top"><a id="gab39f1fddd4e5358f152f1bb985a0d08e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2176486794a698378192501db505965"><td class="memItemLeft" align="right" valign="top"><a id="gaa2176486794a698378192501db505965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa2176486794a698378192501db505965"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Platform identification</h2></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;STM32F37x Analog &amp; DSP&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Absolute Maximum Ratings</h2></td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top"><a id="ga39bc63c812ed1405e2c6332bad22a73e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum system clock frequency. <br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top"><a id="ga7f81c871091f06bf48c8f114f6263858"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;32000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency. <br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top"><a id="gaabcf6716bb0e679b2078a58356f8aba7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency. <br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top"><a id="ga90a027752339c87b502e7638a7493f67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency. <br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top"><a id="gabeb1177abf2f0276e02501c1bef3d14c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency. <br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top"><a id="ga47dbb0ce2f64ec0c7f5d3558a05c7d42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top"><a id="ga4556809a4709cae1ea664f6ab024a8b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top"><a id="ga79d72768a9926c488eae311ec9df13b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum <a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top"><a id="gaca3573921a349a7bd2fe4255873cd5e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum <a class="el" href="structPLL.html">PLL</a> output clock frequency. <br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top"><a id="gae4828e5c08bf22ef117bc69d76b20cf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;36000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency. <br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top"><a id="gabb4f27c65fb8a5b3271f89adb6ee95bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency. <br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memItemLeft" align="right" valign="top"><a id="ga65bc862d854e0ebe1b8dc0426fa37351"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga65bc862d854e0ebe1b8dc0426fa37351">STM32_ADCCLK_MAX</a>&#160;&#160;&#160;14000000</td></tr>
<tr class="memdesc:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum ADC clock frequency. <br /></td></tr>
<tr class="separator:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga072b40c2e433027f3201319508c5e67e"><td class="memItemLeft" align="right" valign="top"><a id="ga072b40c2e433027f3201319508c5e67e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga072b40c2e433027f3201319508c5e67e">STM32_ADCCLK_MIN</a>&#160;&#160;&#160;6000000</td></tr>
<tr class="memdesc:ga072b40c2e433027f3201319508c5e67e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum ADC clock frequency. <br /></td></tr>
<tr class="separator:ga072b40c2e433027f3201319508c5e67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbea43c360d8e48047cf7de9851217c5"><td class="memItemLeft" align="right" valign="top"><a id="gadbea43c360d8e48047cf7de9851217c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gadbea43c360d8e48047cf7de9851217c5">STM32_SDADCCLK_FAST_MAX</a>&#160;&#160;&#160;6000000</td></tr>
<tr class="memdesc:gadbea43c360d8e48047cf7de9851217c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SDADC clock frequency in fast mode. <br /></td></tr>
<tr class="separator:gadbea43c360d8e48047cf7de9851217c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea8ad6d932146c2c3c0cfd3d5b561e3"><td class="memItemLeft" align="right" valign="top"><a id="ga8ea8ad6d932146c2c3c0cfd3d5b561e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8ea8ad6d932146c2c3c0cfd3d5b561e3">STM32_SDADCCLK_SLOW_MAX</a>&#160;&#160;&#160;1500000</td></tr>
<tr class="memdesc:ga8ea8ad6d932146c2c3c0cfd3d5b561e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SDADC clock frequency in slow mode. <br /></td></tr>
<tr class="separator:ga8ea8ad6d932146c2c3c0cfd3d5b561e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed799f64676d21a1e58c0c7e82345638"><td class="memItemLeft" align="right" valign="top"><a id="gaed799f64676d21a1e58c0c7e82345638"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaed799f64676d21a1e58c0c7e82345638">STM32_SDADCCLK_MIN</a>&#160;&#160;&#160;500000</td></tr>
<tr class="memdesc:gaed799f64676d21a1e58c0c7e82345638"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum SDADC clock frequency. <br /></td></tr>
<tr class="separator:gaed799f64676d21a1e58c0c7e82345638"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal clock sources</h2></td></tr>
<tr class="memitem:ga65c12bc7160ab579eaeee40ec2915110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a>&#160;&#160;&#160;8000000</td></tr>
<tr class="separator:ga65c12bc7160ab579eaeee40ec2915110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90421650b988332462db9a08815efb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a>&#160;&#160;&#160;40000</td></tr>
<tr class="separator:ga90421650b988332462db9a08815efb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PWR_CR register bits definitions</h2></td></tr>
<tr class="memitem:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a3fb7f63420c5a83de6149a13d6abff.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>&#160;&#160;&#160;(7U &lt;&lt; 5)</td></tr>
<tr class="separator:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a>&#160;&#160;&#160;(0U &lt;&lt; 5)</td></tr>
<tr class="separator:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaee5c37d9dba7c4d35c17b108da866cb0.html#gaee5c37d9dba7c4d35c17b108da866cb0">STM32_PLS_LEV1</a>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb125df0f25ef8b273134bb9367cd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb125df0f25ef8b273134bb9367cd503.html#gaeb125df0f25ef8b273134bb9367cd503">STM32_PLS_LEV2</a>&#160;&#160;&#160;(2U &lt;&lt; 5)</td></tr>
<tr class="separator:gaeb125df0f25ef8b273134bb9367cd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf35ee6978848e96c2a1110dc67f52f5c.html#gaf35ee6978848e96c2a1110dc67f52f5c">STM32_PLS_LEV3</a>&#160;&#160;&#160;(3U &lt;&lt; 5)</td></tr>
<tr class="separator:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3f9b9816446be77c75b8fcebd4dfe171.html#ga3f9b9816446be77c75b8fcebd4dfe171">STM32_PLS_LEV4</a>&#160;&#160;&#160;(4U &lt;&lt; 5)</td></tr>
<tr class="separator:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4ef3a377cdc03bf1a4ddae72aed07011.html#ga4ef3a377cdc03bf1a4ddae72aed07011">STM32_PLS_LEV5</a>&#160;&#160;&#160;(5U &lt;&lt; 5)</td></tr>
<tr class="separator:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga74f2fbbca20cb011857741e6b5fb26c5.html#ga74f2fbbca20cb011857741e6b5fb26c5">STM32_PLS_LEV6</a>&#160;&#160;&#160;(6U &lt;&lt; 5)</td></tr>
<tr class="separator:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac018edd117f15001f49a546c2ab0b24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac018edd117f15001f49a546c2ab0b24a.html#gac018edd117f15001f49a546c2ab0b24a">STM32_PLS_LEV7</a>&#160;&#160;&#160;(7U &lt;&lt; 5)</td></tr>
<tr class="separator:gac018edd117f15001f49a546c2ab0b24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR register bits definitions</h2></td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a49bf4388f3acf15661252b3bb7547b.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0U &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab5b581bd1ff4fd48fc8c5f093ca776ca.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2U &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0U &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6dfcd5149eb88f1681b4defc77f4d8b2.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8u &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb5f7cce4d1b6646f7e48d2784aade1c.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9U &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaaa6b23363a848239b048cde5b565e2d5.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10U &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaab6772439c76981e1c1d23bf97ec3910.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11U &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga152f3c2eabcc96019194c85bb2f7f2af.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12U &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6ea1e82317d266fa344d6787f485e991.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13U &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7099ae3ddeb74537f4a34f1e36730dbe.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14U &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaac6d223ccd51614bd3c8f354b16e4671.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15U &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3c9ece8fc206039d5723f8016adb789d.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0U &lt;&lt; 8)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae205bae3cec6b45723d687bc2b7a4e38.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4U &lt;&lt; 8)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga18b34bc52ebebd209fffb01002b2bc98.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5U &lt;&lt; 8)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab7b100956dae0246dd9faa0a54010b17.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6U &lt;&lt; 8)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga750b0ba24dbebb1fac1a3b2330666350.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7U &lt;&lt; 8)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9883bc736b03534d09789f13a6026c31.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0U &lt;&lt; 11)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4U &lt;&lt; 11)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa85c01042fcee21da997473f4f42ba78.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5U &lt;&lt; 11)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0db040c759cc09cee6261301a952d862.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6U &lt;&lt; 11)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf986782e091335aeaf0235635d20353d.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7U &lt;&lt; 11)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf6c315cac4eed84eefb906f11909d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaedf6c315cac4eed84eefb906f11909d5.html#gaedf6c315cac4eed84eefb906f11909d5">STM32_ADCPRE_DIV2</a>&#160;&#160;&#160;(0U &lt;&lt; 14)</td></tr>
<tr class="separator:gaedf6c315cac4eed84eefb906f11909d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85f817c97ee65cef48408aae15a4275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac85f817c97ee65cef48408aae15a4275.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a>&#160;&#160;&#160;(1U &lt;&lt; 14)</td></tr>
<tr class="separator:gac85f817c97ee65cef48408aae15a4275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad628210302793a5ffdd7a92515c2d3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad628210302793a5ffdd7a92515c2d3a1.html#gad628210302793a5ffdd7a92515c2d3a1">STM32_ADCPRE_DIV6</a>&#160;&#160;&#160;(2U &lt;&lt; 14)</td></tr>
<tr class="separator:gad628210302793a5ffdd7a92515c2d3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4296ec001b1f54da48a503c68af27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacc4296ec001b1f54da48a503c68af27a.html#gacc4296ec001b1f54da48a503c68af27a">STM32_ADCPRE_DIV8</a>&#160;&#160;&#160;(3U &lt;&lt; 14)</td></tr>
<tr class="separator:gacc4296ec001b1f54da48a503c68af27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac8438d5c9b3c6bfd0346e1026b8055fc.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0U &lt;&lt; 16)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64328eed4cc2c355aab176e0beb31b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a>&#160;&#160;&#160;(1U &lt;&lt; 16)</td></tr>
<tr class="separator:ga64328eed4cc2c355aab176e0beb31b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bc268623dc832eebfc004cb55ca0c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga85bc268623dc832eebfc004cb55ca0c9.html#ga85bc268623dc832eebfc004cb55ca0c9">STM32_USBPRE_DIV1P5</a>&#160;&#160;&#160;(0U &lt;&lt; 22)</td></tr>
<tr class="separator:ga85bc268623dc832eebfc004cb55ca0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9149f497b976991798d1faaf403479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6c9149f497b976991798d1faaf403479.html#ga6c9149f497b976991798d1faaf403479">STM32_USBPRE_DIV1</a>&#160;&#160;&#160;(1U &lt;&lt; 22)</td></tr>
<tr class="separator:ga6c9149f497b976991798d1faaf403479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4186f9dd06719734d79ffe0f153b7650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;(0U &lt;&lt; 24)</td></tr>
<tr class="separator:ga4186f9dd06719734d79ffe0f153b7650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cb6402219c12f4bcb751a74f343f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa3cb6402219c12f4bcb751a74f343f77.html#gaa3cb6402219c12f4bcb751a74f343f77">STM32_MCOSEL_LSI</a>&#160;&#160;&#160;(2U &lt;&lt; 24)</td></tr>
<tr class="separator:gaa3cb6402219c12f4bcb751a74f343f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b10152e2a98463c7d7b207f2518f0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6b10152e2a98463c7d7b207f2518f0cd.html#ga6b10152e2a98463c7d7b207f2518f0cd">STM32_MCOSEL_LSE</a>&#160;&#160;&#160;(3U &lt;&lt; 24)</td></tr>
<tr class="separator:ga6b10152e2a98463c7d7b207f2518f0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71174f23b983106024aff472715ca05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga71174f23b983106024aff472715ca05a.html#ga71174f23b983106024aff472715ca05a">STM32_MCOSEL_SYSCLK</a>&#160;&#160;&#160;(4U &lt;&lt; 24)</td></tr>
<tr class="separator:ga71174f23b983106024aff472715ca05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bbd417ae1c7f675695ef58354efd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga43bbd417ae1c7f675695ef58354efd42.html#ga43bbd417ae1c7f675695ef58354efd42">STM32_MCOSEL_HSI</a>&#160;&#160;&#160;(5U &lt;&lt; 24)</td></tr>
<tr class="separator:ga43bbd417ae1c7f675695ef58354efd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7795741bb26f4cae45b88420a7be9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7795741bb26f4cae45b88420a7be9d74.html#ga7795741bb26f4cae45b88420a7be9d74">STM32_MCOSEL_HSE</a>&#160;&#160;&#160;(6U &lt;&lt; 24)</td></tr>
<tr class="separator:ga7795741bb26f4cae45b88420a7be9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748f9b5a526eba086275563808846abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga748f9b5a526eba086275563808846abc.html#ga748f9b5a526eba086275563808846abc">STM32_MCOSEL_PLLDIV2</a>&#160;&#160;&#160;(7U &lt;&lt; 24)</td></tr>
<tr class="separator:ga748f9b5a526eba086275563808846abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9feec46971a96dd35741b9e1fca57e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9feec46971a96dd35741b9e1fca57e93.html#ga9feec46971a96dd35741b9e1fca57e93">STM32_SDPRE_DIV2</a>&#160;&#160;&#160;(16U &lt;&lt; 27)</td></tr>
<tr class="separator:ga9feec46971a96dd35741b9e1fca57e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6aaf4a6c558f3aa4755b9be501c933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaab6aaf4a6c558f3aa4755b9be501c933.html#gaab6aaf4a6c558f3aa4755b9be501c933">STM32_SDPRE_DIV4</a>&#160;&#160;&#160;(17U &lt;&lt; 27)</td></tr>
<tr class="separator:gaab6aaf4a6c558f3aa4755b9be501c933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f307712ab9cae042de1b8a4cda1c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga35f307712ab9cae042de1b8a4cda1c77.html#ga35f307712ab9cae042de1b8a4cda1c77">STM32_SDPRE_DIV6</a>&#160;&#160;&#160;(18U &lt;&lt; 27)</td></tr>
<tr class="separator:ga35f307712ab9cae042de1b8a4cda1c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fb12776fee97948186b202a1e9b7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga67fb12776fee97948186b202a1e9b7a5.html#ga67fb12776fee97948186b202a1e9b7a5">STM32_SDPRE_DIV8</a>&#160;&#160;&#160;(19U &lt;&lt; 27)</td></tr>
<tr class="separator:ga67fb12776fee97948186b202a1e9b7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d04125a0af54b52cc2a642adaa226fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4d04125a0af54b52cc2a642adaa226fe.html#ga4d04125a0af54b52cc2a642adaa226fe">STM32_SDPRE_DIV10</a>&#160;&#160;&#160;(20U &lt;&lt; 27)</td></tr>
<tr class="separator:ga4d04125a0af54b52cc2a642adaa226fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146d335d58fa8679b4c80f4f2287f587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga146d335d58fa8679b4c80f4f2287f587.html#ga146d335d58fa8679b4c80f4f2287f587">STM32_SDPRE_DIV12</a>&#160;&#160;&#160;(21U &lt;&lt; 27)</td></tr>
<tr class="separator:ga146d335d58fa8679b4c80f4f2287f587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ffaddc584438b36d8702750fbccf81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga65ffaddc584438b36d8702750fbccf81.html#ga65ffaddc584438b36d8702750fbccf81">STM32_SDPRE_DIV14</a>&#160;&#160;&#160;(22U &lt;&lt; 27)</td></tr>
<tr class="separator:ga65ffaddc584438b36d8702750fbccf81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab73ed9b4691f6c288f9c66ad9420877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaab73ed9b4691f6c288f9c66ad9420877.html#gaab73ed9b4691f6c288f9c66ad9420877">STM32_SDPRE_DIV16</a>&#160;&#160;&#160;(23U &lt;&lt; 27)</td></tr>
<tr class="separator:gaab73ed9b4691f6c288f9c66ad9420877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5676fd61e2433f39cedec138a8b47c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5676fd61e2433f39cedec138a8b47c0f.html#ga5676fd61e2433f39cedec138a8b47c0f">STM32_SDPRE_DIV20</a>&#160;&#160;&#160;(24U &lt;&lt; 27)</td></tr>
<tr class="separator:ga5676fd61e2433f39cedec138a8b47c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91df76fbf2f660604811beddc1cfc475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga91df76fbf2f660604811beddc1cfc475.html#ga91df76fbf2f660604811beddc1cfc475">STM32_SDPRE_DIV24</a>&#160;&#160;&#160;(25U &lt;&lt; 27)</td></tr>
<tr class="separator:ga91df76fbf2f660604811beddc1cfc475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6703f44e34f196faa317032793f6bd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6703f44e34f196faa317032793f6bd8c.html#ga6703f44e34f196faa317032793f6bd8c">STM32_SDPRE_DIV28</a>&#160;&#160;&#160;(26U &lt;&lt; 27)</td></tr>
<tr class="separator:ga6703f44e34f196faa317032793f6bd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f2ac6c8041df9d6831967690b44975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga27f2ac6c8041df9d6831967690b44975.html#ga27f2ac6c8041df9d6831967690b44975">STM32_SDPRE_DIV32</a>&#160;&#160;&#160;(27U &lt;&lt; 27)</td></tr>
<tr class="separator:ga27f2ac6c8041df9d6831967690b44975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c56612d74ca8d3515b197b30d43322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga87c56612d74ca8d3515b197b30d43322.html#ga87c56612d74ca8d3515b197b30d43322">STM32_SDPRE_DIV36</a>&#160;&#160;&#160;(28U &lt;&lt; 27)</td></tr>
<tr class="separator:ga87c56612d74ca8d3515b197b30d43322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b865d376a1e4740aee056a59f80e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90b865d376a1e4740aee056a59f80e91.html#ga90b865d376a1e4740aee056a59f80e91">STM32_SDPRE_DIV40</a>&#160;&#160;&#160;(29U &lt;&lt; 27)</td></tr>
<tr class="separator:ga90b865d376a1e4740aee056a59f80e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7356a669f4dca7fa26345a0a28c72d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac7356a669f4dca7fa26345a0a28c72d8.html#gac7356a669f4dca7fa26345a0a28c72d8">STM32_SDPRE_DIV44</a>&#160;&#160;&#160;(30U &lt;&lt; 27)</td></tr>
<tr class="separator:gac7356a669f4dca7fa26345a0a28c72d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fed67009cd45b22e478d6287cf6b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga11fed67009cd45b22e478d6287cf6b66.html#ga11fed67009cd45b22e478d6287cf6b66">STM32_SDPRE_DIV48</a>&#160;&#160;&#160;(31U &lt;&lt; 27)</td></tr>
<tr class="separator:ga11fed67009cd45b22e478d6287cf6b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_BDCR register bits definitions</h2></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafd2e1233f00f5b0b087ae661e7bc60c0.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3U &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5ab9353b28c9eb66d0713d0d29170550.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0U &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacebd50151baf59de1d9185874b85b709.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2U &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab364b1de8f49e6c04ae8b7a90360c7e2.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3U &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR2 register bits definitions</h2></td></tr>
<tr class="memitem:gabc49378e0dba430211a223ef9509cf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabc49378e0dba430211a223ef9509cf1a.html#gabc49378e0dba430211a223ef9509cf1a">STM32_PREDIV_MASK</a>&#160;&#160;&#160;(15U &lt;&lt; 0)</td></tr>
<tr class="separator:gabc49378e0dba430211a223ef9509cf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR3 register bits definitions</h2></td></tr>
<tr class="memitem:ga3d6212b4d2d0b5d1edf7f9c12684a8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3d6212b4d2d0b5d1edf7f9c12684a8bb.html#ga3d6212b4d2d0b5d1edf7f9c12684a8bb">STM32_USART1SW_MASK</a>&#160;&#160;&#160;(3U &lt;&lt; 0)</td></tr>
<tr class="separator:ga3d6212b4d2d0b5d1edf7f9c12684a8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd59c2f35b3567e9fa338cd37dcd6151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacd59c2f35b3567e9fa338cd37dcd6151.html#gacd59c2f35b3567e9fa338cd37dcd6151">STM32_USART1SW_PCLK</a>&#160;&#160;&#160;(0U &lt;&lt; 0)</td></tr>
<tr class="separator:gacd59c2f35b3567e9fa338cd37dcd6151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60362c6ad531c1b6f8bed249cf24aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf60362c6ad531c1b6f8bed249cf24aa3.html#gaf60362c6ad531c1b6f8bed249cf24aa3">STM32_USART1SW_SYSCLK</a>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:gaf60362c6ad531c1b6f8bed249cf24aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6041ebafe173d64bad70ffe5001939f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6041ebafe173d64bad70ffe5001939f6.html#ga6041ebafe173d64bad70ffe5001939f6">STM32_USART1SW_LSE</a>&#160;&#160;&#160;(2U &lt;&lt; 0)</td></tr>
<tr class="separator:ga6041ebafe173d64bad70ffe5001939f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae497a009d6de22c9444d1c886ecd159a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae497a009d6de22c9444d1c886ecd159a.html#gae497a009d6de22c9444d1c886ecd159a">STM32_USART1SW_HSI</a>&#160;&#160;&#160;(3U &lt;&lt; 0)</td></tr>
<tr class="separator:gae497a009d6de22c9444d1c886ecd159a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5323279c4a7ece0a05e9f926056aecac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5323279c4a7ece0a05e9f926056aecac.html#ga5323279c4a7ece0a05e9f926056aecac">STM32_I2C1SW_MASK</a>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:ga5323279c4a7ece0a05e9f926056aecac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304889950b8a35d0cf73ad7717e9a77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga304889950b8a35d0cf73ad7717e9a77c.html#ga304889950b8a35d0cf73ad7717e9a77c">STM32_I2C1SW_HSI</a>&#160;&#160;&#160;(0U &lt;&lt; 4)</td></tr>
<tr class="separator:ga304889950b8a35d0cf73ad7717e9a77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f161db5c399a60e20d1f66cbd3815e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1f161db5c399a60e20d1f66cbd3815e1.html#ga1f161db5c399a60e20d1f66cbd3815e1">STM32_I2C1SW_SYSCLK</a>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:ga1f161db5c399a60e20d1f66cbd3815e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb077ef0386bda1c77107cbb45702cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafb077ef0386bda1c77107cbb45702cc8.html#gafb077ef0386bda1c77107cbb45702cc8">STM32_I2C2SW_MASK</a>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:gafb077ef0386bda1c77107cbb45702cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84482030ff52b18e57bffec41e9f464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad84482030ff52b18e57bffec41e9f464.html#gad84482030ff52b18e57bffec41e9f464">STM32_I2C2SW_HSI</a>&#160;&#160;&#160;(0U &lt;&lt; 5)</td></tr>
<tr class="separator:gad84482030ff52b18e57bffec41e9f464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b5c61668851a206253d83e4855ba05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga84b5c61668851a206253d83e4855ba05.html#ga84b5c61668851a206253d83e4855ba05">STM32_I2C2SW_SYSCLK</a>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga84b5c61668851a206253d83e4855ba05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa6ecd236dfdc770931a576da18159e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeaa6ecd236dfdc770931a576da18159e.html#gaeaa6ecd236dfdc770931a576da18159e">STM32_USART2SW_MASK</a>&#160;&#160;&#160;(3U &lt;&lt; 16)</td></tr>
<tr class="separator:gaeaa6ecd236dfdc770931a576da18159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d840d7ea054a02fffb94ef23ce4b467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6d840d7ea054a02fffb94ef23ce4b467.html#ga6d840d7ea054a02fffb94ef23ce4b467">STM32_USART2SW_PCLK</a>&#160;&#160;&#160;(0U &lt;&lt; 16)</td></tr>
<tr class="separator:ga6d840d7ea054a02fffb94ef23ce4b467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58c43c3bbd0bc56045521fbb8bea91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac58c43c3bbd0bc56045521fbb8bea91c.html#gac58c43c3bbd0bc56045521fbb8bea91c">STM32_USART2SW_SYSCLK</a>&#160;&#160;&#160;(1U &lt;&lt; 16)</td></tr>
<tr class="separator:gac58c43c3bbd0bc56045521fbb8bea91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75094a732da734188ae3fcd820bb59b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga75094a732da734188ae3fcd820bb59b2.html#ga75094a732da734188ae3fcd820bb59b2">STM32_USART2SW_LSE</a>&#160;&#160;&#160;(2U &lt;&lt; 16)</td></tr>
<tr class="separator:ga75094a732da734188ae3fcd820bb59b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55ea1b650cdce5885f3fb1e899097e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab55ea1b650cdce5885f3fb1e899097e7.html#gab55ea1b650cdce5885f3fb1e899097e7">STM32_USART2SW_HSI</a>&#160;&#160;&#160;(3U &lt;&lt; 16)</td></tr>
<tr class="separator:gab55ea1b650cdce5885f3fb1e899097e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d22012e0229a592fd4d63eff0bf22e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga39d22012e0229a592fd4d63eff0bf22e.html#ga39d22012e0229a592fd4d63eff0bf22e">STM32_USART3SW_MASK</a>&#160;&#160;&#160;(3U &lt;&lt; 18)</td></tr>
<tr class="separator:ga39d22012e0229a592fd4d63eff0bf22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9207cb93d7fa77752f512d8a3f79b8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9207cb93d7fa77752f512d8a3f79b8c1.html#ga9207cb93d7fa77752f512d8a3f79b8c1">STM32_USART3SW_PCLK</a>&#160;&#160;&#160;(0U &lt;&lt; 18)</td></tr>
<tr class="separator:ga9207cb93d7fa77752f512d8a3f79b8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8cba780df5a81159880777e037dc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb8cba780df5a81159880777e037dc83.html#gaeb8cba780df5a81159880777e037dc83">STM32_USART3SW_SYSCLK</a>&#160;&#160;&#160;(1U &lt;&lt; 18)</td></tr>
<tr class="separator:gaeb8cba780df5a81159880777e037dc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a021c18f68d90b5419f00fea505eb3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7a021c18f68d90b5419f00fea505eb3e.html#ga7a021c18f68d90b5419f00fea505eb3e">STM32_USART3SW_LSE</a>&#160;&#160;&#160;(2U &lt;&lt; 18)</td></tr>
<tr class="separator:ga7a021c18f68d90b5419f00fea505eb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d181ba364e924a79a147a73d0f7ca26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6d181ba364e924a79a147a73d0f7ca26.html#ga6d181ba364e924a79a147a73d0f7ca26">STM32_USART3SW_HSI</a>&#160;&#160;&#160;(3U &lt;&lt; 18)</td></tr>
<tr class="separator:ga6d181ba364e924a79a147a73d0f7ca26"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration options</h2></td></tr>
<tr class="memitem:gaffb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top"><a id="gaffb519ca907542b6bff9104700c0009d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaffb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gaffb519ca907542b6bff9104700c0009d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the PWR/RCC initialization in the HAL. <br /></td></tr>
<tr class="separator:gaffb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top"><a id="gab70d9b5c3764aac6282d594d8f6a88ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the programmable voltage detector. <br /></td></tr>
<tr class="separator:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top"><a id="ga6f4f9c19c6b1a1c3694278a542e3c60d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td></tr>
<tr class="memdesc:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets voltage level for programmable voltage detector. <br /></td></tr>
<tr class="separator:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top"><a id="ga2044f0288f2c20b27d6eee1e1a1e6256"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSI clock source. <br /></td></tr>
<tr class="separator:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top"><a id="ga02b4e3e6222baab7ee448cbbb2273370"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga02b4e3e6222baab7ee448cbbb2273370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSI clock source. <br /></td></tr>
<tr class="separator:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top"><a id="gad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSE clock source. <br /></td></tr>
<tr class="separator:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top"><a id="ga05b49e91f478558d33b2b862718758fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga05b49e91f478558d33b2b862718758fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSE clock source. <br /></td></tr>
<tr class="separator:ga05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the <a class="el" href="structPLL.html">PLL</a>.  <a href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1dc0d1f404db00250eee320ee70b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga6a1dc0d1f404db00250eee320ee70b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crystal <a class="el" href="structPLL.html">PLL</a> pre-divider.  <a href="group__HAL_ga6a1dc0d1f404db00250eee320ee70b60.html#ga6a1dc0d1f404db00250eee320ee70b60">More...</a><br /></td></tr>
<tr class="separator:ga6a1dc0d1f404db00250eee320ee70b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0015fc8f73017358a7025ba57a265a11"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> multiplier value.  <a href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">More...</a><br /></td></tr>
<tr class="separator:ga0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value.  <a href="group__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">More...</a><br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top"><a id="ga5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gae205bae3cec6b45723d687bc2b7a4e38.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value. <br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top"><a id="ga3670f3886d02bb3010016bbf0db0db83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value. <br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top"><a id="gab395c2abfb2e6fd501ce4529bf09a05f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td></tr>
<tr class="memdesc:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO pin setting. <br /></td></tr>
<tr class="separator:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671b452f988ee9b64e128fad72f656e6"><td class="memItemLeft" align="right" valign="top"><a id="ga671b452f988ee9b64e128fad72f656e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gac85f817c97ee65cef48408aae15a4275.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a></td></tr>
<tr class="memdesc:ga671b452f988ee9b64e128fad72f656e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC prescaler value. <br /></td></tr>
<tr class="separator:ga671b452f988ee9b64e128fad72f656e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ea45aad57a22631a2f8a4ff144d14c"><td class="memItemLeft" align="right" valign="top"><a id="ga34ea45aad57a22631a2f8a4ff144d14c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga34ea45aad57a22631a2f8a4ff144d14c">STM32_SDPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga146d335d58fa8679b4c80f4f2287f587.html#ga146d335d58fa8679b4c80f4f2287f587">STM32_SDPRE_DIV12</a></td></tr>
<tr class="memdesc:ga34ea45aad57a22631a2f8a4ff144d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDADC prescaler value. <br /></td></tr>
<tr class="separator:ga34ea45aad57a22631a2f8a4ff144d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0c8b4992afc59bd1256c66c794bdeb"><td class="memItemLeft" align="right" valign="top"><a id="gade0c8b4992afc59bd1256c66c794bdeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gade0c8b4992afc59bd1256c66c794bdeb">STM32_USART1SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gacd59c2f35b3567e9fa338cd37dcd6151.html#gacd59c2f35b3567e9fa338cd37dcd6151">STM32_USART1SW_PCLK</a></td></tr>
<tr class="memdesc:gade0c8b4992afc59bd1256c66c794bdeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 clock source. <br /></td></tr>
<tr class="separator:gade0c8b4992afc59bd1256c66c794bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1ff66eb6982d137ed179e590485583"><td class="memItemLeft" align="right" valign="top"><a id="gabb1ff66eb6982d137ed179e590485583"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gabb1ff66eb6982d137ed179e590485583">STM32_USART2SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga6d840d7ea054a02fffb94ef23ce4b467.html#ga6d840d7ea054a02fffb94ef23ce4b467">STM32_USART2SW_PCLK</a></td></tr>
<tr class="memdesc:gabb1ff66eb6982d137ed179e590485583"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 clock source. <br /></td></tr>
<tr class="separator:gabb1ff66eb6982d137ed179e590485583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee0147236bd6ccd062536f468d188f4"><td class="memItemLeft" align="right" valign="top"><a id="gadee0147236bd6ccd062536f468d188f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gadee0147236bd6ccd062536f468d188f4">STM32_USART3SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga9207cb93d7fa77752f512d8a3f79b8c1.html#ga9207cb93d7fa77752f512d8a3f79b8c1">STM32_USART3SW_PCLK</a></td></tr>
<tr class="memdesc:gadee0147236bd6ccd062536f468d188f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART3 clock source. <br /></td></tr>
<tr class="separator:gadee0147236bd6ccd062536f468d188f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="memItemLeft" align="right" valign="top"><a id="ga5f73f584e60bf235f5440ce5cee2ca20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5f73f584e60bf235f5440ce5cee2ca20">STM32_I2C1SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga1f161db5c399a60e20d1f66cbd3815e1.html#ga1f161db5c399a60e20d1f66cbd3815e1">STM32_I2C1SW_SYSCLK</a></td></tr>
<tr class="memdesc:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 clock source. <br /></td></tr>
<tr class="separator:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18db0548b32c7d9b8bc4448c670bfd1b"><td class="memItemLeft" align="right" valign="top"><a id="ga18db0548b32c7d9b8bc4448c670bfd1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga18db0548b32c7d9b8bc4448c670bfd1b">STM32_I2C2SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga84b5c61668851a206253d83e4855ba05.html#ga84b5c61668851a206253d83e4855ba05">STM32_I2C2SW_SYSCLK</a></td></tr>
<tr class="memdesc:ga18db0548b32c7d9b8bc4448c670bfd1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C2 clock source. <br /></td></tr>
<tr class="separator:ga18db0548b32c7d9b8bc4448c670bfd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top"><a id="ga945eb1f70822303bd0191ef633e5eaca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source. <br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b209febf2d61ba32600c35654ba1bfc"><td class="memItemLeft" align="right" valign="top"><a id="ga0b209febf2d61ba32600c35654ba1bfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0b209febf2d61ba32600c35654ba1bfc">STM32_USB_CLOCK_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga0b209febf2d61ba32600c35654ba1bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB clock setting. <br /></td></tr>
<tr class="separator:ga0b209febf2d61ba32600c35654ba1bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="memItemLeft" align="right" valign="top"><a id="ga09841e6566ed7d5a9a925b4dbacc80a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga09841e6566ed7d5a9a925b4dbacc80a1">STM32_USBPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga85bc268623dc832eebfc004cb55ca0c9.html#ga85bc268623dc832eebfc004cb55ca0c9">STM32_USBPRE_DIV1P5</a></td></tr>
<tr class="memdesc:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB prescaler initialization. <br /></td></tr>
<tr class="separator:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
STM32F37x capabilities</h2></td></tr>
<tr class="memitem:gab1208eea17089173b70faf472a88dd3d"><td class="memItemLeft" align="right" valign="top"><a id="gab1208eea17089173b70faf472a88dd3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab1208eea17089173b70faf472a88dd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71edded710fc37bc21a31886e1add746"><td class="memItemLeft" align="right" valign="top"><a id="ga71edded710fc37bc21a31886e1add746"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 1))</td></tr>
<tr class="separator:ga71edded710fc37bc21a31886e1add746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43377444c1617389fd821f235dcbb30"><td class="memItemLeft" align="right" valign="top"><a id="gad43377444c1617389fd821f235dcbb30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad43377444c1617389fd821f235dcbb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548f9c7f195691c289796d89744cdd38"><td class="memItemLeft" align="right" valign="top"><a id="ga548f9c7f195691c289796d89744cdd38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga548f9c7f195691c289796d89744cdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memItemLeft" align="right" valign="top"><a id="ga15919ea4a7a31dc58ba99ea34810ebec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memItemLeft" align="right" valign="top"><a id="gaafca000d0fbf93529aa38a8cb0272c9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memItemLeft" align="right" valign="top"><a id="gab3de869404ade8e368d79b3c58e1c9d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7588866df4628b66577f758fe81b6e76"><td class="memItemLeft" align="right" valign="top"><a id="ga7588866df4628b66577f758fe81b6e76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7588866df4628b66577f758fe81b6e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89aad4a9419df350b58f5df05604526"><td class="memItemLeft" align="right" valign="top"><a id="gac89aad4a9419df350b58f5df05604526"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac89aad4a9419df350b58f5df05604526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memItemLeft" align="right" valign="top"><a id="gac2c5c3c7170a03474b4ebf4f3406a423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625a5ce373eb4b749d5b892850349cd5"><td class="memItemLeft" align="right" valign="top"><a id="ga625a5ce373eb4b749d5b892850349cd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC4_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga625a5ce373eb4b749d5b892850349cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab150478154ebc52cdae38f8033e2e60e"><td class="memItemLeft" align="right" valign="top"><a id="gab150478154ebc52cdae38f8033e2e60e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC4_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab150478154ebc52cdae38f8033e2e60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410165fc089792c6bc93b6ed283e7871"><td class="memItemLeft" align="right" valign="top"><a id="ga410165fc089792c6bc93b6ed283e7871"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga410165fc089792c6bc93b6ed283e7871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf658bab9058c7f2f1b1e3a0049e65200"><td class="memItemLeft" align="right" valign="top"><a id="gaf658bab9058c7f2f1b1e3a0049e65200"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDADC1_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 3))</td></tr>
<tr class="separator:gaf658bab9058c7f2f1b1e3a0049e65200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f600f7b5ffa38a092266e8e3ec0200a"><td class="memItemLeft" align="right" valign="top"><a id="ga0f600f7b5ffa38a092266e8e3ec0200a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDADC1_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga0f600f7b5ffa38a092266e8e3ec0200a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1fa2a5fa7a25d508c2c324c7fa0636"><td class="memItemLeft" align="right" valign="top"><a id="ga6c1fa2a5fa7a25d508c2c324c7fa0636"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga6c1fa2a5fa7a25d508c2c324c7fa0636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98243a74c0263f1a06c96feac793b0c"><td class="memItemLeft" align="right" valign="top"><a id="gae98243a74c0263f1a06c96feac793b0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDADC2_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 4))</td></tr>
<tr class="separator:gae98243a74c0263f1a06c96feac793b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5527d759920a54a050efeb2901e8d08e"><td class="memItemLeft" align="right" valign="top"><a id="ga5527d759920a54a050efeb2901e8d08e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDADC2_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga5527d759920a54a050efeb2901e8d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf04b0427e726216057cc4f2cf45f61"><td class="memItemLeft" align="right" valign="top"><a id="ga0cf04b0427e726216057cc4f2cf45f61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0cf04b0427e726216057cc4f2cf45f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1bf00f804d0525ff11ee298d0e7371"><td class="memItemLeft" align="right" valign="top"><a id="ga8b1bf00f804d0525ff11ee298d0e7371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDADC3_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 5))</td></tr>
<tr class="separator:ga8b1bf00f804d0525ff11ee298d0e7371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abd64b9e51cc54d0d157e6cce0076c"><td class="memItemLeft" align="right" valign="top"><a id="gaa4abd64b9e51cc54d0d157e6cce0076c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDADC3_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaa4abd64b9e51cc54d0d157e6cce0076c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memItemLeft" align="right" valign="top"><a id="ga5ee2b7404d0e260f4af0a3f92be071b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memItemLeft" align="right" valign="top"><a id="ga40b27b4f75370cc76a2d6b36c7531e3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085f61b246ab3263225f86401203802c"><td class="memItemLeft" align="right" valign="top"><a id="ga085f61b246ab3263225f86401203802c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_MAX_FILTERS</b>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga085f61b246ab3263225f86401203802c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a5de102e63e6b690fbf4101ff43839"><td class="memItemLeft" align="right" valign="top"><a id="ga67a5de102e63e6b690fbf4101ff43839"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga67a5de102e63e6b690fbf4101ff43839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5809d7497340794caa195dbaa3b16825"><td class="memItemLeft" align="right" valign="top"><a id="ga5809d7497340794caa195dbaa3b16825"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADVANCED_DMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5809d7497340794caa195dbaa3b16825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memItemLeft" align="right" valign="top"><a id="gaa4f4745d468d39770f1c9e0f7bc14da5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memItemLeft" align="right" valign="top"><a id="gabbf382c9c2ad7fb7d6e7403a3bf2beb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587c3ada668c63f20e960a15add23a0f"><td class="memItemLeft" align="right" valign="top"><a id="ga587c3ada668c63f20e960a15add23a0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ETH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga587c3ada668c63f20e960a15add23a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memItemLeft" align="right" valign="top"><a id="ga03a459c23ed41dd8ea03f24ac296f76b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_NUM_CHANNELS</b>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e41072d3c01179c395d21024a4f98c"><td class="memItemLeft" align="right" valign="top"><a id="ga89e41072d3c01179c395d21024a4f98c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga89e41072d3c01179c395d21024a4f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memItemLeft" align="right" valign="top"><a id="ga569f5f474d9db265489bb5d16c6d86d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c4983515bc851e0d64c645922db14"><td class="memItemLeft" align="right" valign="top"><a id="ga545c4983515bc851e0d64c645922db14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga545c4983515bc851e0d64c645922db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067361045c6793814ee04a161349d2f8"><td class="memItemLeft" align="right" valign="top"><a id="ga067361045c6793814ee04a161349d2f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOD</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga067361045c6793814ee04a161349d2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memItemLeft" align="right" valign="top"><a id="ga8ba1d20bdc888f7be09a606e64f13f1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOE</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memItemLeft" align="right" valign="top"><a id="ga48c63e7b96dc23fd21a44b8427f5c050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOF</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memItemLeft" align="right" valign="top"><a id="ga181ef17dbaae3c03581dcf291115f5e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOG</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memItemLeft" align="right" valign="top"><a id="ga14bf6f3ce576d85c804bc7ebe492e628"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memItemLeft" align="right" valign="top"><a id="gaf23d5e4bea552cd627d39c5a9ff9b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOI</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memItemLeft" align="right" valign="top"><a id="gaf9b78d5f6742c2883c01203d0c81033c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memItemLeft" align="right" valign="top"><a id="gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7))</td></tr>
<tr class="separator:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a62c8317fb8afaccfedbe051347e719"><td class="memItemLeft" align="right" valign="top"><a id="ga7a62c8317fb8afaccfedbe051347e719"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga7a62c8317fb8afaccfedbe051347e719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac379bea085da73baeee21f5dca18a78e"><td class="memItemLeft" align="right" valign="top"><a id="gac379bea085da73baeee21f5dca18a78e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6))</td></tr>
<tr class="separator:gac379bea085da73baeee21f5dca18a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae747a12c05543c3dac86453c4c0faf6c"><td class="memItemLeft" align="right" valign="top"><a id="gae747a12c05543c3dac86453c4c0faf6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gae747a12c05543c3dac86453c4c0faf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memItemLeft" align="right" valign="top"><a id="ga37b5e7c1acccbdb698f7891866c62d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memItemLeft" align="right" valign="top"><a id="ga027aa3e63cb3329ebeca6d169e53c25d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memItemLeft" align="right" valign="top"><a id="ga2157ab83a984d5f982e79e1f630f74c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memItemLeft" align="right" valign="top"><a id="ga3f49cd2843fafa2d314c0b23ebe505c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memItemLeft" align="right" valign="top"><a id="ga03d2a4149fd25cdd9e5cc4401796f144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e29988ca4e9912527e6e230d94845fe"><td class="memItemLeft" align="right" valign="top"><a id="ga9e29988ca4e9912527e6e230d94845fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga9e29988ca4e9912527e6e230d94845fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memItemLeft" align="right" valign="top"><a id="ga442030b5ca73c1de5fc805a7bb154ba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memItemLeft" align="right" valign="top"><a id="gaff983ff1e79b8a8e728c7ab7b2e8c655"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memItemLeft" align="right" valign="top"><a id="ga02f2af9d76decaca0fea5fcacec42f21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedd78077a50085638a94ea604b69739"><td class="memItemLeft" align="right" valign="top"><a id="gafedd78077a50085638a94ea604b69739"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gafedd78077a50085638a94ea604b69739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memItemLeft" align="right" valign="top"><a id="ga97b77edf0b12b64239d949af4e1bc71d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_RTC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memItemLeft" align="right" valign="top"><a id="ga23795d4944b3fe5363b8e00d160f5dad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_SUBSECONDS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c941151c59059a8174529e37c1726d"><td class="memItemLeft" align="right" valign="top"><a id="ga71c941151c59059a8174529e37c1726d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_IS_CALENDAR</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga71c941151c59059a8174529e37c1726d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30017168af7fc40f77935cd27b7b5081"><td class="memItemLeft" align="right" valign="top"><a id="ga30017168af7fc40f77935cd27b7b5081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDIO</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga30017168af7fc40f77935cd27b7b5081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memItemLeft" align="right" valign="top"><a id="ga955d2ca74d5ddc3cdf0803fc0d241263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c3bda637d50d5af455c251795fc01"><td class="memItemLeft" align="right" valign="top"><a id="ga663c3bda637d50d5af455c251795fc01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2)</td></tr>
<tr class="separator:ga663c3bda637d50d5af455c251795fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memItemLeft" align="right" valign="top"><a id="ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memItemLeft" align="right" valign="top"><a id="gaa4abfab19432ae21d2eaf5ef95cda390"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3)</td></tr>
<tr class="separator:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebccffc66bad32e658bdd39e91f1504a"><td class="memItemLeft" align="right" valign="top"><a id="gaebccffc66bad32e658bdd39e91f1504a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaebccffc66bad32e658bdd39e91f1504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memItemLeft" align="right" valign="top"><a id="gac7ff43baee0fffd8d1fef19cf6ecb215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memItemLeft" align="right" valign="top"><a id="gad683aa4cbe32fc8cdba780cc35ba5562"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memItemLeft" align="right" valign="top"><a id="ga9be22a3e33db62cc63edf43eef3f45cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memItemLeft" align="right" valign="top"><a id="ga220e99f5ed71b0e46fb7f32c4c6948c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5)</td></tr>
<tr class="separator:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memItemLeft" align="right" valign="top"><a id="gaf6ce95d5bc89a6b76c8703fe37a22b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b316103a0b5a297f1da42d1705eb151"><td class="memItemLeft" align="right" valign="top"><a id="ga1b316103a0b5a297f1da42d1705eb151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga1b316103a0b5a297f1da42d1705eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b102f1e4f079d0781681226dc97144"><td class="memItemLeft" align="right" valign="top"><a id="gab8b102f1e4f079d0781681226dc97144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 1)</td></tr>
<tr class="separator:gab8b102f1e4f079d0781681226dc97144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b153a0f6496cb029a61fa172e0b436"><td class="memItemLeft" align="right" valign="top"><a id="ga18b153a0f6496cb029a61fa172e0b436"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga18b153a0f6496cb029a61fa172e0b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dba2cb110becee61dca6d73693bc328"><td class="memItemLeft" align="right" valign="top"><a id="ga9dba2cb110becee61dca6d73693bc328"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 2)</td></tr>
<tr class="separator:ga9dba2cb110becee61dca6d73693bc328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memItemLeft" align="right" valign="top"><a id="ga35beb58af69ca5fb1ea466adcb84e1ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae92edb94559d32045c67229c49bbb"><td class="memItemLeft" align="right" valign="top"><a id="ga7bae92edb94559d32045c67229c49bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga7bae92edb94559d32045c67229c49bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad087396a6fe09aa836f879260417caff"><td class="memItemLeft" align="right" valign="top"><a id="gad087396a6fe09aa836f879260417caff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad087396a6fe09aa836f879260417caff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dbb4b73fccda662f4bec251936e545"><td class="memItemLeft" align="right" valign="top"><a id="ga42dbb4b73fccda662f4bec251936e545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dbb4b73fccda662f4bec251936e545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memItemLeft" align="right" valign="top"><a id="ga85e27766aebf7d5ba2bff0b9bb32154a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5730d7617e5221b6664d2794c88a9a49"><td class="memItemLeft" align="right" valign="top"><a id="ga5730d7617e5221b6664d2794c88a9a49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5730d7617e5221b6664d2794c88a9a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memItemLeft" align="right" valign="top"><a id="ga37c28095507d3bf5e1abea3e8dcf3d1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memItemLeft" align="right" valign="top"><a id="ga63f67b9cf04d95e3af4f6373f41e011c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f37e513c7e70c3d13433baed017117"><td class="memItemLeft" align="right" valign="top"><a id="ga61f37e513c7e70c3d13433baed017117"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga61f37e513c7e70c3d13433baed017117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memItemLeft" align="right" valign="top"><a id="ga0e10e3ca0f1c968236582f0f5da09567"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memItemLeft" align="right" valign="top"><a id="gafeb82f5bea9fc2cca899bbb2e1a8f153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM7</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece2e572899caba11b0988732ee9e68"><td class="memItemLeft" align="right" valign="top"><a id="ga6ece2e572899caba11b0988732ee9e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM8</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga6ece2e572899caba11b0988732ee9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8832314ee03b0f03c2a15bd589bae97"><td class="memItemLeft" align="right" valign="top"><a id="gae8832314ee03b0f03c2a15bd589bae97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM9</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gae8832314ee03b0f03c2a15bd589bae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memItemLeft" align="right" valign="top"><a id="gacc6f8e30be1d44c17befd0fb6125d3c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM10</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memItemLeft" align="right" valign="top"><a id="ga9e3ea9b2cc270bc3193608ee861689a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM11</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b5a5586a42484dfc5180018c8c022"><td class="memItemLeft" align="right" valign="top"><a id="gaa14b5a5586a42484dfc5180018c8c022"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM12</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa14b5a5586a42484dfc5180018c8c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memItemLeft" align="right" valign="top"><a id="ga96fd4fc4db9e8c2892c81973baf1c0b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM13</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memItemLeft" align="right" valign="top"><a id="ga390de7967c6f92f6864c68e44fbf86f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM14</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358eedb54dc26f152d8ca599634fc06"><td class="memItemLeft" align="right" valign="top"><a id="ga5358eedb54dc26f152d8ca599634fc06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM15</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5358eedb54dc26f152d8ca599634fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memItemLeft" align="right" valign="top"><a id="ga2d7427e0b4abbb09c7b5cb1c3ce4398a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM16</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784aa9494d9396be6585e00e44e08853"><td class="memItemLeft" align="right" valign="top"><a id="ga784aa9494d9396be6585e00e44e08853"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM17</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga784aa9494d9396be6585e00e44e08853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memItemLeft" align="right" valign="top"><a id="gad98f6a0d8c6011f02804545d9a2d5b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM18</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274016852d7a478b673dfa3f6dfe5559"><td class="memItemLeft" align="right" valign="top"><a id="ga274016852d7a478b673dfa3f6dfe5559"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM19</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga274016852d7a478b673dfa3f6dfe5559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memItemLeft" align="right" valign="top"><a id="gaaa3705b5dec9aab582103e1990c9a4a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a56c9f5435e7980b5111b685a78779"><td class="memItemLeft" align="right" valign="top"><a id="ga39a56c9f5435e7980b5111b685a78779"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga39a56c9f5435e7980b5111b685a78779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab909f23048f130c70e80b773f54b3805"><td class="memItemLeft" align="right" valign="top"><a id="gab909f23048f130c70e80b773f54b3805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab909f23048f130c70e80b773f54b3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memItemLeft" align="right" valign="top"><a id="ga2caebd3a548ec85c73f8a6e24367374d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memItemLeft" align="right" valign="top"><a id="ga066b3e0d184e42aa4b22cca89ea7db79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40928ddc737f15b23a924fc38e306b7"><td class="memItemLeft" align="right" valign="top"><a id="gaf40928ddc737f15b23a924fc38e306b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf40928ddc737f15b23a924fc38e306b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memItemLeft" align="right" valign="top"><a id="ga34838904e4bf63f0b5f8cb24b512ef19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6))</td></tr>
<tr class="separator:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memItemLeft" align="right" valign="top"><a id="gaee6a53e3f863c0affce6a2a0550c8b51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831d5543d7031b698e3894a87931873e"><td class="memItemLeft" align="right" valign="top"><a id="ga831d5543d7031b698e3894a87931873e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7))</td></tr>
<tr class="separator:ga831d5543d7031b698e3894a87931873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memItemLeft" align="right" valign="top"><a id="ga61630c4c5692e027a5191d14ccf0ec46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a96873b0f6cb24422948d48c64a504"><td class="memItemLeft" align="right" valign="top"><a id="gac9a96873b0f6cb24422948d48c64a504"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac9a96873b0f6cb24422948d48c64a504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4631f38326719157de788b0e2560e4ee"><td class="memItemLeft" align="right" valign="top"><a id="ga4631f38326719157de788b0e2560e4ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3))</td></tr>
<tr class="separator:ga4631f38326719157de788b0e2560e4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b9c02ce01f019c4633b715ef580d12"><td class="memItemLeft" align="right" valign="top"><a id="gac4b9c02ce01f019c4633b715ef580d12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac4b9c02ce01f019c4633b715ef580d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memItemLeft" align="right" valign="top"><a id="gae4aaf0f7c2d398f3610139459f3a52ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2))</td></tr>
<tr class="separator:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memItemLeft" align="right" valign="top"><a id="ga8458f6b7b1e69a3fd95e421c8eb75f71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45291ff040d8522822a7345b1e8ed7f"><td class="memItemLeft" align="right" valign="top"><a id="gad45291ff040d8522822a7345b1e8ed7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad45291ff040d8522822a7345b1e8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memItemLeft" align="right" valign="top"><a id="ga1ddfaed404af3993a2be4a20d24a45bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 3))</td></tr>
<tr class="separator:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3358af975ee36f0018329e9f7a03b229"><td class="memItemLeft" align="right" valign="top"><a id="ga3358af975ee36f0018329e9f7a03b229"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga3358af975ee36f0018329e9f7a03b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memItemLeft" align="right" valign="top"><a id="ga73253091d2dde782cbe2672e7d9f3d96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 5))</td></tr>
<tr class="separator:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d18be0534bf3f48e19342aa05eb340"><td class="memItemLeft" align="right" valign="top"><a id="ga99d18be0534bf3f48e19342aa05eb340"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga99d18be0534bf3f48e19342aa05eb340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memItemLeft" align="right" valign="top"><a id="gae1e02a2291d9ba6980d72b2e61a1e101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab128266614662fa05717f9b236284ed6"><td class="memItemLeft" align="right" valign="top"><a id="gab128266614662fa05717f9b236284ed6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab128266614662fa05717f9b236284ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memItemLeft" align="right" valign="top"><a id="gafdbb74bdb9d807c65b280cc0ad69c05f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memItemLeft" align="right" valign="top"><a id="gae1f4ef7a2e3db0f3f73a3c4838e78bfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memItemLeft" align="right" valign="top"><a id="gad6e99b8e6901f3ccd968cf753d22d53f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memItemLeft" align="right" valign="top"><a id="ga42dcfdedbe458da56ad9f6821e56b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memItemLeft" align="right" valign="top"><a id="ga1cc52c0fd7808a662b8ffafb42b7a233"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memItemLeft" align="right" valign="top"><a id="ga2131e8b6ae1e76632b0c02e61bd3f7e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memItemLeft" align="right" valign="top"><a id="ga0b062a5cfb7ecf7b76827b3848e57b2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_MSK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memItemLeft" align="right" valign="top"><a id="ga47a8c8c02136d59883832f5e1d6a0a89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0c7beebedcf64d4d52db6bec006eec3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memItemLeft" align="right" valign="top"><a id="gab39f1fddd4e5358f152f1bb985a0d08e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2176486794a698378192501db505965"><td class="memItemLeft" align="right" valign="top"><a id="gaa2176486794a698378192501db505965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa2176486794a698378192501db505965"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal clock sources</h2></td></tr>
<tr class="memitem:ga65c12bc7160ab579eaeee40ec2915110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="separator:ga65c12bc7160ab579eaeee40ec2915110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90421650b988332462db9a08815efb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a>&#160;&#160;&#160;32000</td></tr>
<tr class="separator:ga90421650b988332462db9a08815efb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PWR_CR register bits definitions</h2></td></tr>
<tr class="memitem:ga13e5444c23bfbe3cbf675702dbfdd03f"><td class="memItemLeft" align="right" valign="top"><a id="ga13e5444c23bfbe3cbf675702dbfdd03f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_VOS_SCALE3</b>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga27b4e08a8936aa9828c5d683fde2fb59.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>)</td></tr>
<tr class="separator:ga13e5444c23bfbe3cbf675702dbfdd03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac365b2b4b225bdf0d45460eb81755ac8"><td class="memItemLeft" align="right" valign="top"><a id="gac365b2b4b225bdf0d45460eb81755ac8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_VOS_SCALE2</b>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gac3093c26b256c965cebec3b2e388a3b4.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a>)</td></tr>
<tr class="separator:gac365b2b4b225bdf0d45460eb81755ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a75da8f124c387becb222dd6ed89ec"><td class="memItemLeft" align="right" valign="top"><a id="ga54a75da8f124c387becb222dd6ed89ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_VOS_SCALE1</b>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gac3093c26b256c965cebec3b2e388a3b4.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition_ga27b4e08a8936aa9828c5d683fde2fb59.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>)</td></tr>
<tr class="separator:ga54a75da8f124c387becb222dd6ed89ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a3fb7f63420c5a83de6149a13d6abff.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaee5c37d9dba7c4d35c17b108da866cb0.html#gaee5c37d9dba7c4d35c17b108da866cb0">STM32_PLS_LEV1</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb125df0f25ef8b273134bb9367cd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb125df0f25ef8b273134bb9367cd503.html#gaeb125df0f25ef8b273134bb9367cd503">STM32_PLS_LEV2</a>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="separator:gaeb125df0f25ef8b273134bb9367cd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf35ee6978848e96c2a1110dc67f52f5c.html#gaf35ee6978848e96c2a1110dc67f52f5c">STM32_PLS_LEV3</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3f9b9816446be77c75b8fcebd4dfe171.html#ga3f9b9816446be77c75b8fcebd4dfe171">STM32_PLS_LEV4</a>&#160;&#160;&#160;(4 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4ef3a377cdc03bf1a4ddae72aed07011.html#ga4ef3a377cdc03bf1a4ddae72aed07011">STM32_PLS_LEV5</a>&#160;&#160;&#160;(5 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga74f2fbbca20cb011857741e6b5fb26c5.html#ga74f2fbbca20cb011857741e6b5fb26c5">STM32_PLS_LEV6</a>&#160;&#160;&#160;(6 &lt;&lt; 5)</td></tr>
<tr class="separator:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac018edd117f15001f49a546c2ab0b24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac018edd117f15001f49a546c2ab0b24a.html#gac018edd117f15001f49a546c2ab0b24a">STM32_PLS_LEV7</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:gac018edd117f15001f49a546c2ab0b24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_PLLCFGR register bits definitions</h2></td></tr>
<tr class="memitem:gaa6401af54c14a59ff521e0e75688bdeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa6401af54c14a59ff521e0e75688bdeb.html#gaa6401af54c14a59ff521e0e75688bdeb">STM32_PLLP_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gaa6401af54c14a59ff521e0e75688bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bed1c4b29e905eaeaac11ea580f100f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7bed1c4b29e905eaeaac11ea580f100f.html#ga7bed1c4b29e905eaeaac11ea580f100f">STM32_PLLP_DIV2</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:ga7bed1c4b29e905eaeaac11ea580f100f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0995def7207c9fb400579f994d5d6e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0995def7207c9fb400579f994d5d6e49.html#ga0995def7207c9fb400579f994d5d6e49">STM32_PLLP_DIV4</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga0995def7207c9fb400579f994d5d6e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3e688e43cf9f17457e428c4dc2ad13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7f3e688e43cf9f17457e428c4dc2ad13.html#ga7f3e688e43cf9f17457e428c4dc2ad13">STM32_PLLP_DIV6</a>&#160;&#160;&#160;(2 &lt;&lt; 16)</td></tr>
<tr class="separator:ga7f3e688e43cf9f17457e428c4dc2ad13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb823931691e49b0285dc1e621ba1133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabb823931691e49b0285dc1e621ba1133.html#gabb823931691e49b0285dc1e621ba1133">STM32_PLLP_DIV8</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gabb823931691e49b0285dc1e621ba1133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac8438d5c9b3c6bfd0346e1026b8055fc.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64328eed4cc2c355aab176e0beb31b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga64328eed4cc2c355aab176e0beb31b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR register bits definitions</h2></td></tr>
<tr class="memitem:ga4806a8924601d3fd7214f3a2783bc28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4806a8924601d3fd7214f3a2783bc28c.html#ga4806a8924601d3fd7214f3a2783bc28c">STM32_SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga4806a8924601d3fd7214f3a2783bc28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a49bf4388f3acf15661252b3bb7547b.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab5b581bd1ff4fd48fc8c5f093ca776ca.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968c4857140f1166ab72fc5b64369d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga968c4857140f1166ab72fc5b64369d2f.html#ga968c4857140f1166ab72fc5b64369d2f">STM32_HPRE_MASK</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:ga968c4857140f1166ab72fc5b64369d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6dfcd5149eb88f1681b4defc77f4d8b2.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb5f7cce4d1b6646f7e48d2784aade1c.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaaa6b23363a848239b048cde5b565e2d5.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaab6772439c76981e1c1d23bf97ec3910.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga152f3c2eabcc96019194c85bb2f7f2af.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6ea1e82317d266fa344d6787f485e991.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7099ae3ddeb74537f4a34f1e36730dbe.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaac6d223ccd51614bd3c8f354b16e4671.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041cc4d2f3fcd72e35e243037a9abf5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga041cc4d2f3fcd72e35e243037a9abf5b.html#ga041cc4d2f3fcd72e35e243037a9abf5b">STM32_PPRE1_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 10)</td></tr>
<tr class="separator:ga041cc4d2f3fcd72e35e243037a9abf5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3c9ece8fc206039d5723f8016adb789d.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 10)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae205bae3cec6b45723d687bc2b7a4e38.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 10)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga18b34bc52ebebd209fffb01002b2bc98.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 10)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab7b100956dae0246dd9faa0a54010b17.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 10)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga750b0ba24dbebb1fac1a3b2330666350.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 10)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f060a9c04d41d319f2e2d9a82f96c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1f060a9c04d41d319f2e2d9a82f96c37.html#ga1f060a9c04d41d319f2e2d9a82f96c37">STM32_PPRE2_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 13)</td></tr>
<tr class="separator:ga1f060a9c04d41d319f2e2d9a82f96c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9883bc736b03534d09789f13a6026c31.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 13)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 13)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa85c01042fcee21da997473f4f42ba78.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 13)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0db040c759cc09cee6261301a952d862.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 13)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf986782e091335aeaf0235635d20353d.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 13)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909ef4741c53a4bd260f6397df5789ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga909ef4741c53a4bd260f6397df5789ec.html#ga909ef4741c53a4bd260f6397df5789ec">STM32_RTCPRE_MASK</a>&#160;&#160;&#160;(31 &lt;&lt; 16)</td></tr>
<tr class="separator:ga909ef4741c53a4bd260f6397df5789ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668d903188b95c3a6acea4849c451f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga668d903188b95c3a6acea4849c451f44.html#ga668d903188b95c3a6acea4849c451f44">STM32_MCO1SEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 21)</td></tr>
<tr class="separator:ga668d903188b95c3a6acea4849c451f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f4edcadf54e0bc4f4e3acd21ef5a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga93f4edcadf54e0bc4f4e3acd21ef5a44.html#ga93f4edcadf54e0bc4f4e3acd21ef5a44">STM32_MCO1SEL_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 21)</td></tr>
<tr class="separator:ga93f4edcadf54e0bc4f4e3acd21ef5a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef68ecde5cfdb2eb63a4e0dc4203dfb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaef68ecde5cfdb2eb63a4e0dc4203dfb0.html#gaef68ecde5cfdb2eb63a4e0dc4203dfb0">STM32_MCO1SEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gaef68ecde5cfdb2eb63a4e0dc4203dfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43782ca2d60161f2c1884cdf2edf3a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga43782ca2d60161f2c1884cdf2edf3a02.html#ga43782ca2d60161f2c1884cdf2edf3a02">STM32_MCO1SEL_HSE</a>&#160;&#160;&#160;(2 &lt;&lt; 21)</td></tr>
<tr class="separator:ga43782ca2d60161f2c1884cdf2edf3a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b77bc569d070ffd9edcb8b965495d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga15b77bc569d070ffd9edcb8b965495d1.html#ga15b77bc569d070ffd9edcb8b965495d1">STM32_MCO1SEL_PLL</a>&#160;&#160;&#160;(3 &lt;&lt; 21)</td></tr>
<tr class="separator:ga15b77bc569d070ffd9edcb8b965495d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab139e7db05f3728d035608d21620e7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab139e7db05f3728d035608d21620e7e6.html#gab139e7db05f3728d035608d21620e7e6">STM32_I2SSRC_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:gab139e7db05f3728d035608d21620e7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec5ae31fe6f8399980da7b3ed18339f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6ec5ae31fe6f8399980da7b3ed18339f.html#ga6ec5ae31fe6f8399980da7b3ed18339f">STM32_I2SSRC_PLLI2S</a>&#160;&#160;&#160;(0 &lt;&lt; 23)</td></tr>
<tr class="separator:ga6ec5ae31fe6f8399980da7b3ed18339f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c77a0b0d7277366278f6394b63ec82b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9c77a0b0d7277366278f6394b63ec82b.html#ga9c77a0b0d7277366278f6394b63ec82b">STM32_I2SSRC_CKIN</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga9c77a0b0d7277366278f6394b63ec82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d9aa292fc45538e6618326d44b7f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga51d9aa292fc45538e6618326d44b7f04.html#ga51d9aa292fc45538e6618326d44b7f04">STM32_MCO1PRE_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga51d9aa292fc45538e6618326d44b7f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d3cf5f81a9cb3076b962693c5f1139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa0d3cf5f81a9cb3076b962693c5f1139.html#gaa0d3cf5f81a9cb3076b962693c5f1139">STM32_MCO1PRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:gaa0d3cf5f81a9cb3076b962693c5f1139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fd32c850363dab843d896ded75b27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga63fd32c850363dab843d896ded75b27d.html#ga63fd32c850363dab843d896ded75b27d">STM32_MCO1PRE_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga63fd32c850363dab843d896ded75b27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2dfe1b51f3a511f4d4efc0050a22356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab2dfe1b51f3a511f4d4efc0050a22356.html#gab2dfe1b51f3a511f4d4efc0050a22356">STM32_MCO1PRE_DIV3</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:gab2dfe1b51f3a511f4d4efc0050a22356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7e3d23b5aea69f894795fec19bb48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaca7e3d23b5aea69f894795fec19bb48a.html#gaca7e3d23b5aea69f894795fec19bb48a">STM32_MCO1PRE_DIV4</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:gaca7e3d23b5aea69f894795fec19bb48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5300d18efcb934276a47dddff56746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3d5300d18efcb934276a47dddff56746.html#ga3d5300d18efcb934276a47dddff56746">STM32_MCO1PRE_DIV5</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga3d5300d18efcb934276a47dddff56746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736453f6dc86e14fb381ac0d3e88f1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga736453f6dc86e14fb381ac0d3e88f1c1.html#ga736453f6dc86e14fb381ac0d3e88f1c1">STM32_MCO2PRE_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 27)</td></tr>
<tr class="separator:ga736453f6dc86e14fb381ac0d3e88f1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74c55a516dd0fffffee3bb486f52c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac74c55a516dd0fffffee3bb486f52c0c.html#gac74c55a516dd0fffffee3bb486f52c0c">STM32_MCO2PRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 27)</td></tr>
<tr class="separator:gac74c55a516dd0fffffee3bb486f52c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5f392ef3174dff531a8d203199081f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaba5f392ef3174dff531a8d203199081f.html#gaba5f392ef3174dff531a8d203199081f">STM32_MCO2PRE_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 27)</td></tr>
<tr class="separator:gaba5f392ef3174dff531a8d203199081f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e5eafebad884f16c6bf865b07b64b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga04e5eafebad884f16c6bf865b07b64b1.html#ga04e5eafebad884f16c6bf865b07b64b1">STM32_MCO2PRE_DIV3</a>&#160;&#160;&#160;(5 &lt;&lt; 27)</td></tr>
<tr class="separator:ga04e5eafebad884f16c6bf865b07b64b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c7396d67497e5d84ec949dca248520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf1c7396d67497e5d84ec949dca248520.html#gaf1c7396d67497e5d84ec949dca248520">STM32_MCO2PRE_DIV4</a>&#160;&#160;&#160;(6 &lt;&lt; 27)</td></tr>
<tr class="separator:gaf1c7396d67497e5d84ec949dca248520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107d5b32f212fee69d3be7d7b51c3410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga107d5b32f212fee69d3be7d7b51c3410.html#ga107d5b32f212fee69d3be7d7b51c3410">STM32_MCO2PRE_DIV5</a>&#160;&#160;&#160;(7 &lt;&lt; 27)</td></tr>
<tr class="separator:ga107d5b32f212fee69d3be7d7b51c3410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad64a30716417496cc5c1fe86e4a3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7ad64a30716417496cc5c1fe86e4a3d4.html#ga7ad64a30716417496cc5c1fe86e4a3d4">STM32_MCO2SEL_MASK</a>&#160;&#160;&#160;(3U &lt;&lt; 30)</td></tr>
<tr class="separator:ga7ad64a30716417496cc5c1fe86e4a3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8344cb5f61736b164ad810d886649ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac8344cb5f61736b164ad810d886649ca.html#gac8344cb5f61736b164ad810d886649ca">STM32_MCO2SEL_SYSCLK</a>&#160;&#160;&#160;(0U &lt;&lt; 30)</td></tr>
<tr class="separator:gac8344cb5f61736b164ad810d886649ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b218eae7fb302bcdc962420ec1b4a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8b218eae7fb302bcdc962420ec1b4a73.html#ga8b218eae7fb302bcdc962420ec1b4a73">STM32_MCO2SEL_PLLI2S</a>&#160;&#160;&#160;(1U &lt;&lt; 30)</td></tr>
<tr class="separator:ga8b218eae7fb302bcdc962420ec1b4a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6de16b70be0266bc6d76ad2f157e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacc6de16b70be0266bc6d76ad2f157e21.html#gacc6de16b70be0266bc6d76ad2f157e21">STM32_MCO2SEL_HSE</a>&#160;&#160;&#160;(2U &lt;&lt; 30)</td></tr>
<tr class="separator:gacc6de16b70be0266bc6d76ad2f157e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59c260790f17f130a1b1af980695082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf59c260790f17f130a1b1af980695082.html#gaf59c260790f17f130a1b1af980695082">STM32_MCO2SEL_PLL</a>&#160;&#160;&#160;(3U &lt;&lt; 30)</td></tr>
<tr class="separator:gaf59c260790f17f130a1b1af980695082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5c1fbd095fb2aa521877b7072680d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2f5c1fbd095fb2aa521877b7072680d2.html#ga2f5c1fbd095fb2aa521877b7072680d2">STM32_RTC_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga2f5c1fbd095fb2aa521877b7072680d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0640c7e96db356ce3e9359f7a931ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2e0640c7e96db356ce3e9359f7a931ab.html#ga2e0640c7e96db356ce3e9359f7a931ab">STM32_RTC_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga2e0640c7e96db356ce3e9359f7a931ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3b051c30be31841aced8a43a6a6403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0a3b051c30be31841aced8a43a6a6403.html#ga0a3b051c30be31841aced8a43a6a6403">STM32_RTC_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:ga0a3b051c30be31841aced8a43a6a6403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd23e68b475139402bc1f27525774e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacd23e68b475139402bc1f27525774e6b.html#gacd23e68b475139402bc1f27525774e6b">STM32_RTC_HSE</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gacd23e68b475139402bc1f27525774e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_PLLI2SCFGR register bits definitions</h2></td></tr>
<tr class="memitem:gadc76bea9e62a1882b176a1e14292b69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gadc76bea9e62a1882b176a1e14292b69f.html#gadc76bea9e62a1882b176a1e14292b69f">STM32_PLLI2SN_MASK</a>&#160;&#160;&#160;(511 &lt;&lt; 6)</td></tr>
<tr class="separator:gadc76bea9e62a1882b176a1e14292b69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4324b18a9b2c5d7ece3d88c3f5097df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf4324b18a9b2c5d7ece3d88c3f5097df.html#gaf4324b18a9b2c5d7ece3d88c3f5097df">STM32_PLLI2SR_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 28)</td></tr>
<tr class="separator:gaf4324b18a9b2c5d7ece3d88c3f5097df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_BDCR register bits definitions</h2></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafd2e1233f00f5b0b087ae661e7bc60c0.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5ab9353b28c9eb66d0713d0d29170550.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacebd50151baf59de1d9185874b85b709.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab364b1de8f49e6c04ae8b7a90360c7e2.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
STM32F4xx capabilities</h2></td></tr>
<tr class="memitem:gab1208eea17089173b70faf472a88dd3d"><td class="memItemLeft" align="right" valign="top"><a id="gab1208eea17089173b70faf472a88dd3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab1208eea17089173b70faf472a88dd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71edded710fc37bc21a31886e1add746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_MSK</b></td></tr>
<tr class="separator:ga71edded710fc37bc21a31886e1add746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43377444c1617389fd821f235dcbb30"><td class="memItemLeft" align="right" valign="top"><a id="gad43377444c1617389fd821f235dcbb30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad43377444c1617389fd821f235dcbb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548f9c7f195691c289796d89744cdd38"><td class="memItemLeft" align="right" valign="top"><a id="ga548f9c7f195691c289796d89744cdd38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga548f9c7f195691c289796d89744cdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_MSK</b></td></tr>
<tr class="separator:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memItemLeft" align="right" valign="top"><a id="gaafca000d0fbf93529aa38a8cb0272c9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_CHN</b>&#160;&#160;&#160;0x00001100</td></tr>
<tr class="separator:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memItemLeft" align="right" valign="top"><a id="gab3de869404ade8e368d79b3c58e1c9d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7588866df4628b66577f758fe81b6e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_MSK</b></td></tr>
<tr class="separator:ga7588866df4628b66577f758fe81b6e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89aad4a9419df350b58f5df05604526"><td class="memItemLeft" align="right" valign="top"><a id="gac89aad4a9419df350b58f5df05604526"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_CHN</b>&#160;&#160;&#160;0x00000022</td></tr>
<tr class="separator:gac89aad4a9419df350b58f5df05604526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memItemLeft" align="right" valign="top"><a id="gac2c5c3c7170a03474b4ebf4f3406a423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625a5ce373eb4b749d5b892850349cd5"><td class="memItemLeft" align="right" valign="top"><a id="ga625a5ce373eb4b749d5b892850349cd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC4_DMA_MSK</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga625a5ce373eb4b749d5b892850349cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab150478154ebc52cdae38f8033e2e60e"><td class="memItemLeft" align="right" valign="top"><a id="gab150478154ebc52cdae38f8033e2e60e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC4_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab150478154ebc52cdae38f8033e2e60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memItemLeft" align="right" valign="top"><a id="ga5ee2b7404d0e260f4af0a3f92be071b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memItemLeft" align="right" valign="top"><a id="ga40b27b4f75370cc76a2d6b36c7531e3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085f61b246ab3263225f86401203802c"><td class="memItemLeft" align="right" valign="top"><a id="ga085f61b246ab3263225f86401203802c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_MAX_FILTERS</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga085f61b246ab3263225f86401203802c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a5de102e63e6b690fbf4101ff43839"><td class="memItemLeft" align="right" valign="top"><a id="ga67a5de102e63e6b690fbf4101ff43839"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga67a5de102e63e6b690fbf4101ff43839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5809d7497340794caa195dbaa3b16825"><td class="memItemLeft" align="right" valign="top"><a id="ga5809d7497340794caa195dbaa3b16825"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADVANCED_DMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5809d7497340794caa195dbaa3b16825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memItemLeft" align="right" valign="top"><a id="gaa4f4745d468d39770f1c9e0f7bc14da5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memItemLeft" align="right" valign="top"><a id="gabbf382c9c2ad7fb7d6e7403a3bf2beb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587c3ada668c63f20e960a15add23a0f"><td class="memItemLeft" align="right" valign="top"><a id="ga587c3ada668c63f20e960a15add23a0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ETH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga587c3ada668c63f20e960a15add23a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memItemLeft" align="right" valign="top"><a id="ga03a459c23ed41dd8ea03f24ac296f76b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_NUM_CHANNELS</b>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e41072d3c01179c395d21024a4f98c"><td class="memItemLeft" align="right" valign="top"><a id="ga89e41072d3c01179c395d21024a4f98c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga89e41072d3c01179c395d21024a4f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memItemLeft" align="right" valign="top"><a id="ga569f5f474d9db265489bb5d16c6d86d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c4983515bc851e0d64c645922db14"><td class="memItemLeft" align="right" valign="top"><a id="ga545c4983515bc851e0d64c645922db14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga545c4983515bc851e0d64c645922db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067361045c6793814ee04a161349d2f8"><td class="memItemLeft" align="right" valign="top"><a id="ga067361045c6793814ee04a161349d2f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOD</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga067361045c6793814ee04a161349d2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memItemLeft" align="right" valign="top"><a id="ga8ba1d20bdc888f7be09a606e64f13f1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOE</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memItemLeft" align="right" valign="top"><a id="ga14bf6f3ce576d85c804bc7ebe492e628"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memItemLeft" align="right" valign="top"><a id="ga48c63e7b96dc23fd21a44b8427f5c050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOF</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memItemLeft" align="right" valign="top"><a id="ga181ef17dbaae3c03581dcf291115f5e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOG</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memItemLeft" align="right" valign="top"><a id="gaf23d5e4bea552cd627d39c5a9ff9b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOI</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memItemLeft" align="right" valign="top"><a id="gaf9b78d5f6742c2883c01203d0c81033c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_MSK</b></td></tr>
<tr class="separator:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a62c8317fb8afaccfedbe051347e719"><td class="memItemLeft" align="right" valign="top"><a id="ga7a62c8317fb8afaccfedbe051347e719"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00100001</td></tr>
<tr class="separator:ga7a62c8317fb8afaccfedbe051347e719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac379bea085da73baeee21f5dca18a78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_MSK</b></td></tr>
<tr class="separator:gac379bea085da73baeee21f5dca18a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae747a12c05543c3dac86453c4c0faf6c"><td class="memItemLeft" align="right" valign="top"><a id="gae747a12c05543c3dac86453c4c0faf6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_CHN</b>&#160;&#160;&#160;0x11000000</td></tr>
<tr class="separator:gae747a12c05543c3dac86453c4c0faf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memItemLeft" align="right" valign="top"><a id="ga37b5e7c1acccbdb698f7891866c62d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memItemLeft" align="right" valign="top"><a id="ga2157ab83a984d5f982e79e1f630f74c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00007700</td></tr>
<tr class="separator:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memItemLeft" align="right" valign="top"><a id="ga3f49cd2843fafa2d314c0b23ebe505c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7))</td></tr>
<tr class="separator:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memItemLeft" align="right" valign="top"><a id="ga03d2a4149fd25cdd9e5cc4401796f144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_CHN</b>&#160;&#160;&#160;0x70000000</td></tr>
<tr class="separator:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e29988ca4e9912527e6e230d94845fe"><td class="memItemLeft" align="right" valign="top"><a id="ga9e29988ca4e9912527e6e230d94845fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga9e29988ca4e9912527e6e230d94845fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memItemLeft" align="right" valign="top"><a id="ga442030b5ca73c1de5fc805a7bb154ba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2))</td></tr>
<tr class="separator:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memItemLeft" align="right" valign="top"><a id="gaff983ff1e79b8a8e728c7ab7b2e8c655"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memItemLeft" align="right" valign="top"><a id="ga02f2af9d76decaca0fea5fcacec42f21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedd78077a50085638a94ea604b69739"><td class="memItemLeft" align="right" valign="top"><a id="gafedd78077a50085638a94ea604b69739"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="separator:gafedd78077a50085638a94ea604b69739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memItemLeft" align="right" valign="top"><a id="ga97b77edf0b12b64239d949af4e1bc71d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_RTC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memItemLeft" align="right" valign="top"><a id="ga23795d4944b3fe5363b8e00d160f5dad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_SUBSECONDS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c941151c59059a8174529e37c1726d"><td class="memItemLeft" align="right" valign="top"><a id="ga71c941151c59059a8174529e37c1726d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_IS_CALENDAR</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga71c941151c59059a8174529e37c1726d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30017168af7fc40f77935cd27b7b5081"><td class="memItemLeft" align="right" valign="top"><a id="ga30017168af7fc40f77935cd27b7b5081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDIO</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga30017168af7fc40f77935cd27b7b5081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9d73599b535befafb7c6b3fd0c6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_SDIO_DMA_MSK</b></td></tr>
<tr class="separator:ga39c9d73599b535befafb7c6b3fd0c6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666b3fcfabc1562ea49daaaf903de4ea"><td class="memItemLeft" align="right" valign="top"><a id="ga666b3fcfabc1562ea49daaaf903de4ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_SDIO_DMA_CHN</b>&#160;&#160;&#160;0x04004000</td></tr>
<tr class="separator:ga666b3fcfabc1562ea49daaaf903de4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memItemLeft" align="right" valign="top"><a id="ga955d2ca74d5ddc3cdf0803fc0d241263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c3bda637d50d5af455c251795fc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga663c3bda637d50d5af455c251795fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memItemLeft" align="right" valign="top"><a id="ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000303</td></tr>
<tr class="separator:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_MSK</b></td></tr>
<tr class="separator:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebccffc66bad32e658bdd39e91f1504a"><td class="memItemLeft" align="right" valign="top"><a id="gaebccffc66bad32e658bdd39e91f1504a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00303000</td></tr>
<tr class="separator:gaebccffc66bad32e658bdd39e91f1504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memItemLeft" align="right" valign="top"><a id="gac7ff43baee0fffd8d1fef19cf6ecb215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memItemLeft" align="right" valign="top"><a id="gad683aa4cbe32fc8cdba780cc35ba5562"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3))</td></tr>
<tr class="separator:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memItemLeft" align="right" valign="top"><a id="ga9be22a3e33db62cc63edf43eef3f45cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memItemLeft" align="right" valign="top"><a id="ga220e99f5ed71b0e46fb7f32c4c6948c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memItemLeft" align="right" valign="top"><a id="gaf6ce95d5bc89a6b76c8703fe37a22b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b316103a0b5a297f1da42d1705eb151"><td class="memItemLeft" align="right" valign="top"><a id="ga1b316103a0b5a297f1da42d1705eb151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga1b316103a0b5a297f1da42d1705eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b102f1e4f079d0781681226dc97144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_MSK</b></td></tr>
<tr class="separator:gab8b102f1e4f079d0781681226dc97144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b153a0f6496cb029a61fa172e0b436"><td class="memItemLeft" align="right" valign="top"><a id="ga18b153a0f6496cb029a61fa172e0b436"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga18b153a0f6496cb029a61fa172e0b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dba2cb110becee61dca6d73693bc328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga9dba2cb110becee61dca6d73693bc328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memItemLeft" align="right" valign="top"><a id="ga35beb58af69ca5fb1ea466adcb84e1ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae92edb94559d32045c67229c49bbb"><td class="memItemLeft" align="right" valign="top"><a id="ga7bae92edb94559d32045c67229c49bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga7bae92edb94559d32045c67229c49bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad087396a6fe09aa836f879260417caff"><td class="memItemLeft" align="right" valign="top"><a id="gad087396a6fe09aa836f879260417caff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad087396a6fe09aa836f879260417caff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dbb4b73fccda662f4bec251936e545"><td class="memItemLeft" align="right" valign="top"><a id="ga42dbb4b73fccda662f4bec251936e545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dbb4b73fccda662f4bec251936e545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memItemLeft" align="right" valign="top"><a id="ga85e27766aebf7d5ba2bff0b9bb32154a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5730d7617e5221b6664d2794c88a9a49"><td class="memItemLeft" align="right" valign="top"><a id="ga5730d7617e5221b6664d2794c88a9a49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5730d7617e5221b6664d2794c88a9a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memItemLeft" align="right" valign="top"><a id="ga37c28095507d3bf5e1abea3e8dcf3d1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memItemLeft" align="right" valign="top"><a id="ga63f67b9cf04d95e3af4f6373f41e011c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f37e513c7e70c3d13433baed017117"><td class="memItemLeft" align="right" valign="top"><a id="ga61f37e513c7e70c3d13433baed017117"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga61f37e513c7e70c3d13433baed017117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memItemLeft" align="right" valign="top"><a id="ga0e10e3ca0f1c968236582f0f5da09567"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memItemLeft" align="right" valign="top"><a id="gafeb82f5bea9fc2cca899bbb2e1a8f153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM7</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece2e572899caba11b0988732ee9e68"><td class="memItemLeft" align="right" valign="top"><a id="ga6ece2e572899caba11b0988732ee9e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM8</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga6ece2e572899caba11b0988732ee9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8832314ee03b0f03c2a15bd589bae97"><td class="memItemLeft" align="right" valign="top"><a id="gae8832314ee03b0f03c2a15bd589bae97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM9</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gae8832314ee03b0f03c2a15bd589bae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memItemLeft" align="right" valign="top"><a id="gacc6f8e30be1d44c17befd0fb6125d3c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM10</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memItemLeft" align="right" valign="top"><a id="ga9e3ea9b2cc270bc3193608ee861689a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM11</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b5a5586a42484dfc5180018c8c022"><td class="memItemLeft" align="right" valign="top"><a id="gaa14b5a5586a42484dfc5180018c8c022"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM12</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa14b5a5586a42484dfc5180018c8c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memItemLeft" align="right" valign="top"><a id="ga96fd4fc4db9e8c2892c81973baf1c0b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM13</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memItemLeft" align="right" valign="top"><a id="ga390de7967c6f92f6864c68e44fbf86f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM14</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358eedb54dc26f152d8ca599634fc06"><td class="memItemLeft" align="right" valign="top"><a id="ga5358eedb54dc26f152d8ca599634fc06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM15</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5358eedb54dc26f152d8ca599634fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memItemLeft" align="right" valign="top"><a id="ga2d7427e0b4abbb09c7b5cb1c3ce4398a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM16</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784aa9494d9396be6585e00e44e08853"><td class="memItemLeft" align="right" valign="top"><a id="ga784aa9494d9396be6585e00e44e08853"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM17</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga784aa9494d9396be6585e00e44e08853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memItemLeft" align="right" valign="top"><a id="gad98f6a0d8c6011f02804545d9a2d5b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM18</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274016852d7a478b673dfa3f6dfe5559"><td class="memItemLeft" align="right" valign="top"><a id="ga274016852d7a478b673dfa3f6dfe5559"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM19</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga274016852d7a478b673dfa3f6dfe5559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memItemLeft" align="right" valign="top"><a id="gaaa3705b5dec9aab582103e1990c9a4a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a56c9f5435e7980b5111b685a78779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga39a56c9f5435e7980b5111b685a78779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab909f23048f130c70e80b773f54b3805"><td class="memItemLeft" align="right" valign="top"><a id="gab909f23048f130c70e80b773f54b3805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00400400</td></tr>
<tr class="separator:gab909f23048f130c70e80b773f54b3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memItemLeft" align="right" valign="top"><a id="ga2caebd3a548ec85c73f8a6e24367374d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 7))</td></tr>
<tr class="separator:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memItemLeft" align="right" valign="top"><a id="ga066b3e0d184e42aa4b22cca89ea7db79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_CHN</b>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40928ddc737f15b23a924fc38e306b7"><td class="memItemLeft" align="right" valign="top"><a id="gaf40928ddc737f15b23a924fc38e306b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf40928ddc737f15b23a924fc38e306b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memItemLeft" align="right" valign="top"><a id="ga34838904e4bf63f0b5f8cb24b512ef19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memItemLeft" align="right" valign="top"><a id="gaee6a53e3f863c0affce6a2a0550c8b51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831d5543d7031b698e3894a87931873e"><td class="memItemLeft" align="right" valign="top"><a id="ga831d5543d7031b698e3894a87931873e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6))</td></tr>
<tr class="separator:ga831d5543d7031b698e3894a87931873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memItemLeft" align="right" valign="top"><a id="ga61630c4c5692e027a5191d14ccf0ec46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_CHN</b>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a96873b0f6cb24422948d48c64a504"><td class="memItemLeft" align="right" valign="top"><a id="gac9a96873b0f6cb24422948d48c64a504"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac9a96873b0f6cb24422948d48c64a504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4631f38326719157de788b0e2560e4ee"><td class="memItemLeft" align="right" valign="top"><a id="ga4631f38326719157de788b0e2560e4ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 1))</td></tr>
<tr class="separator:ga4631f38326719157de788b0e2560e4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b9c02ce01f019c4633b715ef580d12"><td class="memItemLeft" align="right" valign="top"><a id="gac4b9c02ce01f019c4633b715ef580d12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gac4b9c02ce01f019c4633b715ef580d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_MSK</b></td></tr>
<tr class="separator:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memItemLeft" align="right" valign="top"><a id="ga8458f6b7b1e69a3fd95e421c8eb75f71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00074000</td></tr>
<tr class="separator:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45291ff040d8522822a7345b1e8ed7f"><td class="memItemLeft" align="right" valign="top"><a id="gad45291ff040d8522822a7345b1e8ed7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gad45291ff040d8522822a7345b1e8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memItemLeft" align="right" valign="top"><a id="ga1ddfaed404af3993a2be4a20d24a45bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2))</td></tr>
<tr class="separator:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3358af975ee36f0018329e9f7a03b229"><td class="memItemLeft" align="right" valign="top"><a id="ga3358af975ee36f0018329e9f7a03b229"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga3358af975ee36f0018329e9f7a03b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memItemLeft" align="right" valign="top"><a id="ga73253091d2dde782cbe2672e7d9f3d96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4))</td></tr>
<tr class="separator:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d18be0534bf3f48e19342aa05eb340"><td class="memItemLeft" align="right" valign="top"><a id="ga99d18be0534bf3f48e19342aa05eb340"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_CHN</b>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ga99d18be0534bf3f48e19342aa05eb340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memItemLeft" align="right" valign="top"><a id="gae1e02a2291d9ba6980d72b2e61a1e101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab128266614662fa05717f9b236284ed6"><td class="memItemLeft" align="right" valign="top"><a id="gab128266614662fa05717f9b236284ed6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 0))</td></tr>
<tr class="separator:gab128266614662fa05717f9b236284ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memItemLeft" align="right" valign="top"><a id="gafdbb74bdb9d807c65b280cc0ad69c05f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memItemLeft" align="right" valign="top"><a id="gae1f4ef7a2e3db0f3f73a3c4838e78bfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7))</td></tr>
<tr class="separator:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memItemLeft" align="right" valign="top"><a id="gad6e99b8e6901f3ccd968cf753d22d53f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_CHN</b>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memItemLeft" align="right" valign="top"><a id="ga42dcfdedbe458da56ad9f6821e56b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memItemLeft" align="right" valign="top"><a id="ga2131e8b6ae1e76632b0c02e61bd3f7e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000550</td></tr>
<tr class="separator:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memItemLeft" align="right" valign="top"><a id="ga47a8c8c02136d59883832f5e1d6a0a89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_CHN</b>&#160;&#160;&#160;0x55000000</td></tr>
<tr class="separator:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0c7beebedcf64d4d52db6bec006eec3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memItemLeft" align="right" valign="top"><a id="gab39f1fddd4e5358f152f1bb985a0d08e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2176486794a698378192501db505965"><td class="memItemLeft" align="right" valign="top"><a id="gaa2176486794a698378192501db505965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa2176486794a698378192501db505965"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IRQ VECTOR names</h2></td></tr>
<tr class="memitem:gad4c8a013e3354da6d132cdb91a481c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad4c8a013e3354da6d132cdb91a481c3c.html#gad4c8a013e3354da6d132cdb91a481c3c">WWDG_IRQHandler</a>&#160;&#160;&#160;Vector40</td></tr>
<tr class="separator:gad4c8a013e3354da6d132cdb91a481c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045476dfaec8c84f5e16b06b937c0c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga045476dfaec8c84f5e16b06b937c0c18.html#ga045476dfaec8c84f5e16b06b937c0c18">PVD_IRQHandler</a>&#160;&#160;&#160;Vector44</td></tr>
<tr class="separator:ga045476dfaec8c84f5e16b06b937c0c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e377154130d1c4a80d36fbb6ca07ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga75e377154130d1c4a80d36fbb6ca07ce.html#ga75e377154130d1c4a80d36fbb6ca07ce">TAMP_STAMP_IRQHandler</a>&#160;&#160;&#160;Vector48</td></tr>
<tr class="separator:ga75e377154130d1c4a80d36fbb6ca07ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958e0e8e85df9b2d33b349ae5db14f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga958e0e8e85df9b2d33b349ae5db14f02.html#ga958e0e8e85df9b2d33b349ae5db14f02">RTC_WKUP_IRQHandler</a>&#160;&#160;&#160;Vector4C</td></tr>
<tr class="separator:ga958e0e8e85df9b2d33b349ae5db14f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cca2eaebb146655fb72e09adee7839d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3cca2eaebb146655fb72e09adee7839d.html#ga3cca2eaebb146655fb72e09adee7839d">FLASH_IRQHandler</a>&#160;&#160;&#160;Vector50</td></tr>
<tr class="separator:ga3cca2eaebb146655fb72e09adee7839d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6d083fa78461da86a717b28973e009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5a6d083fa78461da86a717b28973e009.html#ga5a6d083fa78461da86a717b28973e009">RCC_IRQHandler</a>&#160;&#160;&#160;Vector54</td></tr>
<tr class="separator:ga5a6d083fa78461da86a717b28973e009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac468127e2887086eeafd0fc5044c8c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac468127e2887086eeafd0fc5044c8c1f.html#gac468127e2887086eeafd0fc5044c8c1f">EXTI0_IRQHandler</a>&#160;&#160;&#160;Vector58</td></tr>
<tr class="separator:gac468127e2887086eeafd0fc5044c8c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0580c4052329cca57bede85ffff29de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0580c4052329cca57bede85ffff29de5.html#ga0580c4052329cca57bede85ffff29de5">EXTI1_IRQHandler</a>&#160;&#160;&#160;Vector5C</td></tr>
<tr class="separator:ga0580c4052329cca57bede85ffff29de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39f987c5ace4c480d23ea000ed53f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae39f987c5ace4c480d23ea000ed53f6e.html#gae39f987c5ace4c480d23ea000ed53f6e">EXTI2_IRQHandler</a>&#160;&#160;&#160;Vector60</td></tr>
<tr class="separator:gae39f987c5ace4c480d23ea000ed53f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6227b0b9333e766db47c3e86d57b8a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6227b0b9333e766db47c3e86d57b8a4f.html#ga6227b0b9333e766db47c3e86d57b8a4f">EXTI3_IRQHandler</a>&#160;&#160;&#160;Vector64</td></tr>
<tr class="separator:ga6227b0b9333e766db47c3e86d57b8a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7dcb33a5cf9254fd25f8619c6c92ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab7dcb33a5cf9254fd25f8619c6c92ab8.html#gab7dcb33a5cf9254fd25f8619c6c92ab8">EXTI4_IRQHandler</a>&#160;&#160;&#160;Vector68</td></tr>
<tr class="separator:gab7dcb33a5cf9254fd25f8619c6c92ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8adfdb9eabaaa2b325d11112297a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafa8adfdb9eabaaa2b325d11112297a18.html#gafa8adfdb9eabaaa2b325d11112297a18">DMA1_Stream0_IRQHandler</a>&#160;&#160;&#160;Vector6C</td></tr>
<tr class="separator:gafa8adfdb9eabaaa2b325d11112297a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68b6a7c9b6124b2191981edf2eb269a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad68b6a7c9b6124b2191981edf2eb269a.html#gad68b6a7c9b6124b2191981edf2eb269a">DMA1_Stream1_IRQHandler</a>&#160;&#160;&#160;Vector70</td></tr>
<tr class="separator:gad68b6a7c9b6124b2191981edf2eb269a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd84f6873b1d1eb9b4bba4b7d17e734c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabd84f6873b1d1eb9b4bba4b7d17e734c.html#gabd84f6873b1d1eb9b4bba4b7d17e734c">DMA1_Stream2_IRQHandler</a>&#160;&#160;&#160;Vector74</td></tr>
<tr class="separator:gabd84f6873b1d1eb9b4bba4b7d17e734c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6decee2513fab984dc14669248705c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab6decee2513fab984dc14669248705c1.html#gab6decee2513fab984dc14669248705c1">DMA1_Stream3_IRQHandler</a>&#160;&#160;&#160;Vector78</td></tr>
<tr class="separator:gab6decee2513fab984dc14669248705c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a537feab54569226bfe7abc10483e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga05a537feab54569226bfe7abc10483e2.html#ga05a537feab54569226bfe7abc10483e2">DMA1_Stream4_IRQHandler</a>&#160;&#160;&#160;Vector7C</td></tr>
<tr class="separator:ga05a537feab54569226bfe7abc10483e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6bbc16de4bcffa047dccd2c4b694b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa6bbc16de4bcffa047dccd2c4b694b2a.html#gaa6bbc16de4bcffa047dccd2c4b694b2a">DMA1_Stream5_IRQHandler</a>&#160;&#160;&#160;Vector80</td></tr>
<tr class="separator:gaa6bbc16de4bcffa047dccd2c4b694b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37a242490b67458cc057cc26f58cbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab37a242490b67458cc057cc26f58cbbd.html#gab37a242490b67458cc057cc26f58cbbd">DMA1_Stream6_IRQHandler</a>&#160;&#160;&#160;Vector84</td></tr>
<tr class="separator:gab37a242490b67458cc057cc26f58cbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7b059844b58feab8067e97fb549b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf7b059844b58feab8067e97fb549b09.html#gacf7b059844b58feab8067e97fb549b09">ADC1_2_3_IRQHandler</a>&#160;&#160;&#160;Vector88</td></tr>
<tr class="separator:gacf7b059844b58feab8067e97fb549b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fdbecfed2cdeadfec6210f7ec510fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4fdbecfed2cdeadfec6210f7ec510fbc.html#ga4fdbecfed2cdeadfec6210f7ec510fbc">CAN1_TX_IRQHandler</a>&#160;&#160;&#160;Vector8C</td></tr>
<tr class="separator:ga4fdbecfed2cdeadfec6210f7ec510fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40873fbdcb268642576f45babaad5c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga40873fbdcb268642576f45babaad5c2e.html#ga40873fbdcb268642576f45babaad5c2e">CAN1_RX0_IRQHandler</a>&#160;&#160;&#160;Vector90</td></tr>
<tr class="separator:ga40873fbdcb268642576f45babaad5c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8550c9680a59f697a018b283878b0648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8550c9680a59f697a018b283878b0648.html#ga8550c9680a59f697a018b283878b0648">CAN1_RX1_IRQHandler</a>&#160;&#160;&#160;Vector94</td></tr>
<tr class="separator:ga8550c9680a59f697a018b283878b0648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a0b35d117d66c63172d56a59ce2e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab6a0b35d117d66c63172d56a59ce2e20.html#gab6a0b35d117d66c63172d56a59ce2e20">CAN1_SCE_IRQHandler</a>&#160;&#160;&#160;Vector98</td></tr>
<tr class="separator:gab6a0b35d117d66c63172d56a59ce2e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2efac0867c3c975ea4ea586013b10ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab2efac0867c3c975ea4ea586013b10ce.html#gab2efac0867c3c975ea4ea586013b10ce">EXTI9_5_IRQHandler</a>&#160;&#160;&#160;Vector9C</td></tr>
<tr class="separator:gab2efac0867c3c975ea4ea586013b10ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f33687cec484ac054656b3a9daca2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2f33687cec484ac054656b3a9daca2c1.html#ga2f33687cec484ac054656b3a9daca2c1">TIM1_BRK_IRQHandler</a>&#160;&#160;&#160;VectorA0</td></tr>
<tr class="separator:ga2f33687cec484ac054656b3a9daca2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578b4afc3dd6695f66e1b7a116c33d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga578b4afc3dd6695f66e1b7a116c33d41.html#ga578b4afc3dd6695f66e1b7a116c33d41">TIM1_UP_IRQHandler</a>&#160;&#160;&#160;VectorA4</td></tr>
<tr class="separator:ga578b4afc3dd6695f66e1b7a116c33d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029af7575a43b2c3c6b50c62571ed21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga029af7575a43b2c3c6b50c62571ed21c.html#ga029af7575a43b2c3c6b50c62571ed21c">TIM1_TRG_COM_IRQHandler</a>&#160;&#160;&#160;VectorA8</td></tr>
<tr class="separator:ga029af7575a43b2c3c6b50c62571ed21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f167d3dabac4824347885babe86926f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3f167d3dabac4824347885babe86926f.html#ga3f167d3dabac4824347885babe86926f">TIM1_CC_IRQHandler</a>&#160;&#160;&#160;VectorAC</td></tr>
<tr class="separator:ga3f167d3dabac4824347885babe86926f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499bdce3f1172d391e9565e9f9d07a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga499bdce3f1172d391e9565e9f9d07a76.html#ga499bdce3f1172d391e9565e9f9d07a76">TIM2_IRQHandler</a>&#160;&#160;&#160;VectorB0</td></tr>
<tr class="separator:ga499bdce3f1172d391e9565e9f9d07a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5c20e41d6d555efd718fc29037cc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8e5c20e41d6d555efd718fc29037cc26.html#ga8e5c20e41d6d555efd718fc29037cc26">TIM3_IRQHandler</a>&#160;&#160;&#160;VectorB4</td></tr>
<tr class="separator:ga8e5c20e41d6d555efd718fc29037cc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582fbd8d35d9280347b55cd12f65c213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga582fbd8d35d9280347b55cd12f65c213.html#ga582fbd8d35d9280347b55cd12f65c213">TIM4_IRQHandler</a>&#160;&#160;&#160;VectorB8</td></tr>
<tr class="separator:ga582fbd8d35d9280347b55cd12f65c213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e61d3d4eb31c12a4369f6b1d9fa742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga83e61d3d4eb31c12a4369f6b1d9fa742.html#ga83e61d3d4eb31c12a4369f6b1d9fa742">I2C1_EV_IRQHandler</a>&#160;&#160;&#160;VectorBC</td></tr>
<tr class="separator:ga83e61d3d4eb31c12a4369f6b1d9fa742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e382b9ce2bb267c7414c7185637654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad8e382b9ce2bb267c7414c7185637654.html#gad8e382b9ce2bb267c7414c7185637654">I2C1_ER_IRQHandler</a>&#160;&#160;&#160;VectorC0</td></tr>
<tr class="separator:gad8e382b9ce2bb267c7414c7185637654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8dacb7ac76cfc954fd0db2d5e53025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0b8dacb7ac76cfc954fd0db2d5e53025.html#ga0b8dacb7ac76cfc954fd0db2d5e53025">I2C2_EV_IRQHandler</a>&#160;&#160;&#160;VectorC4</td></tr>
<tr class="separator:ga0b8dacb7ac76cfc954fd0db2d5e53025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a98d05b127fa293a1210397bda82007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1a98d05b127fa293a1210397bda82007.html#ga1a98d05b127fa293a1210397bda82007">I2C2_ER_IRQHandler</a>&#160;&#160;&#160;VectorC8</td></tr>
<tr class="separator:ga1a98d05b127fa293a1210397bda82007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc38983c3ec1357840b21472ff1a2147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gadc38983c3ec1357840b21472ff1a2147.html#gadc38983c3ec1357840b21472ff1a2147">SPI1_IRQHandler</a>&#160;&#160;&#160;VectorCC</td></tr>
<tr class="separator:gadc38983c3ec1357840b21472ff1a2147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaace6fa425ba2038de9ce01755070057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaaace6fa425ba2038de9ce01755070057.html#gaaace6fa425ba2038de9ce01755070057">SPI2_IRQHandler</a>&#160;&#160;&#160;VectorD0</td></tr>
<tr class="separator:gaaace6fa425ba2038de9ce01755070057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23182c2feafd217668e6b37c126512a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga23182c2feafd217668e6b37c126512a1.html#ga23182c2feafd217668e6b37c126512a1">USART1_IRQHandler</a>&#160;&#160;&#160;VectorD4</td></tr>
<tr class="separator:ga23182c2feafd217668e6b37c126512a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484cf268e20400bfa2cf159fd86b98be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga484cf268e20400bfa2cf159fd86b98be.html#ga484cf268e20400bfa2cf159fd86b98be">USART2_IRQHandler</a>&#160;&#160;&#160;VectorD8</td></tr>
<tr class="separator:ga484cf268e20400bfa2cf159fd86b98be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a246e61ab1022b289c251e48f7094aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a246e61ab1022b289c251e48f7094aa.html#ga8a246e61ab1022b289c251e48f7094aa">USART3_IRQHandler</a>&#160;&#160;&#160;VectorDC</td></tr>
<tr class="separator:ga8a246e61ab1022b289c251e48f7094aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d705608b3377724d368a6ce381c735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga94d705608b3377724d368a6ce381c735.html#ga94d705608b3377724d368a6ce381c735">EXTI15_10_IRQHandler</a>&#160;&#160;&#160;VectorE0</td></tr>
<tr class="separator:ga94d705608b3377724d368a6ce381c735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9cb393b4527feb7fda840d9584d5edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac9cb393b4527feb7fda840d9584d5edf.html#gac9cb393b4527feb7fda840d9584d5edf">RTC_Alarm_IRQHandler</a>&#160;&#160;&#160;VectorE4</td></tr>
<tr class="separator:gac9cb393b4527feb7fda840d9584d5edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d10057f3ad0cec6a12f2f593ef8e4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8d10057f3ad0cec6a12f2f593ef8e4c0.html#ga8d10057f3ad0cec6a12f2f593ef8e4c0">OTG_FS_WKUP_IRQHandler</a>&#160;&#160;&#160;VectorE8</td></tr>
<tr class="separator:ga8d10057f3ad0cec6a12f2f593ef8e4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac635c00a20e7eabe13729819a1da315c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac635c00a20e7eabe13729819a1da315c.html#gac635c00a20e7eabe13729819a1da315c">TIM8_BRK_IRQHandler</a>&#160;&#160;&#160;VectorEC</td></tr>
<tr class="separator:gac635c00a20e7eabe13729819a1da315c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382f5f6851ef86ec4307b5ec06980e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga382f5f6851ef86ec4307b5ec06980e12.html#ga382f5f6851ef86ec4307b5ec06980e12">TIM8_UP_IRQHandler</a>&#160;&#160;&#160;VectorF0</td></tr>
<tr class="separator:ga382f5f6851ef86ec4307b5ec06980e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf84e2e666ecbfd5efef8805e8870f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf84e2e666ecbfd5efef8805e8870f8e.html#gacf84e2e666ecbfd5efef8805e8870f8e">TIM8_TRG_COM_IRQHandler</a>&#160;&#160;&#160;VectorF4</td></tr>
<tr class="separator:gacf84e2e666ecbfd5efef8805e8870f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa757dea287f3017dd4829db7357aaf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa757dea287f3017dd4829db7357aaf4c.html#gaa757dea287f3017dd4829db7357aaf4c">TIM8_CC_IRQHandler</a>&#160;&#160;&#160;VectorF8</td></tr>
<tr class="separator:gaa757dea287f3017dd4829db7357aaf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f409d7b4387e0b66d985d9f77817e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2f409d7b4387e0b66d985d9f77817e3a.html#ga2f409d7b4387e0b66d985d9f77817e3a">DMA1_Stream7_IRQHandler</a>&#160;&#160;&#160;VectorFC</td></tr>
<tr class="separator:ga2f409d7b4387e0b66d985d9f77817e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b49d338a67aae8ff880596f373a1d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5b49d338a67aae8ff880596f373a1d58.html#ga5b49d338a67aae8ff880596f373a1d58">FSMC_IRQHandler</a>&#160;&#160;&#160;Vector100</td></tr>
<tr class="separator:ga5b49d338a67aae8ff880596f373a1d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b56def4842b9f9ba6ce93e4dfe6361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga44b56def4842b9f9ba6ce93e4dfe6361.html#ga44b56def4842b9f9ba6ce93e4dfe6361">SDIO_IRQHandler</a>&#160;&#160;&#160;Vector104</td></tr>
<tr class="separator:ga44b56def4842b9f9ba6ce93e4dfe6361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9fe80492ed4e0fa1fd6faf58bd58e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab9fe80492ed4e0fa1fd6faf58bd58e4b.html#gab9fe80492ed4e0fa1fd6faf58bd58e4b">TIM5_IRQHandler</a>&#160;&#160;&#160;Vector108</td></tr>
<tr class="separator:gab9fe80492ed4e0fa1fd6faf58bd58e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e1203f13593d969234331ceb55d7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad9e1203f13593d969234331ceb55d7d2.html#gad9e1203f13593d969234331ceb55d7d2">SPI3_IRQHandler</a>&#160;&#160;&#160;Vector10C</td></tr>
<tr class="separator:gad9e1203f13593d969234331ceb55d7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b19b89f21dd7c2510cf3ad18f30550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac4b19b89f21dd7c2510cf3ad18f30550.html#gac4b19b89f21dd7c2510cf3ad18f30550">UART4_IRQHandler</a>&#160;&#160;&#160;Vector110</td></tr>
<tr class="separator:gac4b19b89f21dd7c2510cf3ad18f30550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b377c7a7064b3dad2e2ef423f786786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3b377c7a7064b3dad2e2ef423f786786.html#ga3b377c7a7064b3dad2e2ef423f786786">UART5_IRQHandler</a>&#160;&#160;&#160;Vector114</td></tr>
<tr class="separator:ga3b377c7a7064b3dad2e2ef423f786786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30e35a563a952a284f3f54d7f164ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae30e35a563a952a284f3f54d7f164ccd.html#gae30e35a563a952a284f3f54d7f164ccd">TIM6_IRQHandler</a>&#160;&#160;&#160;Vector118</td></tr>
<tr class="separator:gae30e35a563a952a284f3f54d7f164ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58f7701209700015c8090b7904e5e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf58f7701209700015c8090b7904e5e3e.html#gaf58f7701209700015c8090b7904e5e3e">TIM7_IRQHandler</a>&#160;&#160;&#160;Vector11C</td></tr>
<tr class="separator:gaf58f7701209700015c8090b7904e5e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2db7510e2a167e06cbdbb9a3053e34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae2db7510e2a167e06cbdbb9a3053e34e.html#gae2db7510e2a167e06cbdbb9a3053e34e">DMA2_Stream0_IRQHandler</a>&#160;&#160;&#160;Vector120</td></tr>
<tr class="separator:gae2db7510e2a167e06cbdbb9a3053e34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5698c871b2a2f2ff05df0a51bba9b92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5698c871b2a2f2ff05df0a51bba9b92f.html#ga5698c871b2a2f2ff05df0a51bba9b92f">DMA2_Stream1_IRQHandler</a>&#160;&#160;&#160;Vector124</td></tr>
<tr class="separator:ga5698c871b2a2f2ff05df0a51bba9b92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ffa7b8aa97715d079e08bc4f6d0327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga44ffa7b8aa97715d079e08bc4f6d0327.html#ga44ffa7b8aa97715d079e08bc4f6d0327">DMA2_Stream2_IRQHandler</a>&#160;&#160;&#160;Vector128</td></tr>
<tr class="separator:ga44ffa7b8aa97715d079e08bc4f6d0327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad016c2a0cb64fc770a13e6cf3c752b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad016c2a0cb64fc770a13e6cf3c752b9a.html#gad016c2a0cb64fc770a13e6cf3c752b9a">DMA2_Stream3_IRQHandler</a>&#160;&#160;&#160;Vector12C</td></tr>
<tr class="separator:gad016c2a0cb64fc770a13e6cf3c752b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5c58d4a0afeb6160ac27bf4cbed1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0a5c58d4a0afeb6160ac27bf4cbed1fc.html#ga0a5c58d4a0afeb6160ac27bf4cbed1fc">DMA2_Stream4_IRQHandler</a>&#160;&#160;&#160;Vector130</td></tr>
<tr class="separator:ga0a5c58d4a0afeb6160ac27bf4cbed1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4edc08be5bb6da369dcfa6e8904e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9c4edc08be5bb6da369dcfa6e8904e8c.html#ga9c4edc08be5bb6da369dcfa6e8904e8c">ETH_IRQHandler</a>&#160;&#160;&#160;Vector134</td></tr>
<tr class="separator:ga9c4edc08be5bb6da369dcfa6e8904e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e42fa5ac97c2b11a675203babde70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga37e42fa5ac97c2b11a675203babde70d.html#ga37e42fa5ac97c2b11a675203babde70d">ETH_WKUP_IRQHandler</a>&#160;&#160;&#160;Vector138</td></tr>
<tr class="separator:ga37e42fa5ac97c2b11a675203babde70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0032aa0dc56f382b429d42689cd328b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0032aa0dc56f382b429d42689cd328b4.html#ga0032aa0dc56f382b429d42689cd328b4">CAN2_TX_IRQHandler</a>&#160;&#160;&#160;Vector13C</td></tr>
<tr class="separator:ga0032aa0dc56f382b429d42689cd328b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd3a1d20f78823270967f8d8595850b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1fd3a1d20f78823270967f8d8595850b.html#ga1fd3a1d20f78823270967f8d8595850b">CAN2_RX0_IRQHandler</a>&#160;&#160;&#160;Vector140</td></tr>
<tr class="separator:ga1fd3a1d20f78823270967f8d8595850b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e709ac3b25920cf21b816943432a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga43e709ac3b25920cf21b816943432a38.html#ga43e709ac3b25920cf21b816943432a38">CAN2_RX1_IRQHandler</a>&#160;&#160;&#160;Vector144</td></tr>
<tr class="separator:ga43e709ac3b25920cf21b816943432a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20ce4961b11559841c17ba37d472cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac20ce4961b11559841c17ba37d472cd6.html#gac20ce4961b11559841c17ba37d472cd6">CAN2_SCE_IRQHandler</a>&#160;&#160;&#160;Vector148</td></tr>
<tr class="separator:gac20ce4961b11559841c17ba37d472cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102dbe2f5d20558c66a47ebe99b4eb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga102dbe2f5d20558c66a47ebe99b4eb59.html#ga102dbe2f5d20558c66a47ebe99b4eb59">OTG_FS_IRQHandler</a>&#160;&#160;&#160;Vector14C</td></tr>
<tr class="separator:ga102dbe2f5d20558c66a47ebe99b4eb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01fbb9dd39c2e29ff0000d5ae4cb4c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga01fbb9dd39c2e29ff0000d5ae4cb4c8d.html#ga01fbb9dd39c2e29ff0000d5ae4cb4c8d">DMA2_Stream5_IRQHandler</a>&#160;&#160;&#160;Vector150</td></tr>
<tr class="separator:ga01fbb9dd39c2e29ff0000d5ae4cb4c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02a4d7ad3f3dce551947ec2f7ae6913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab02a4d7ad3f3dce551947ec2f7ae6913.html#gab02a4d7ad3f3dce551947ec2f7ae6913">DMA2_Stream6_IRQHandler</a>&#160;&#160;&#160;Vector154</td></tr>
<tr class="separator:gab02a4d7ad3f3dce551947ec2f7ae6913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81188a8ce246400520758f8e2ae3a25f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga81188a8ce246400520758f8e2ae3a25f.html#ga81188a8ce246400520758f8e2ae3a25f">DMA2_Stream7_IRQHandler</a>&#160;&#160;&#160;Vector158</td></tr>
<tr class="separator:ga81188a8ce246400520758f8e2ae3a25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96cc0070104a0bb891c8bfa911d2bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac96cc0070104a0bb891c8bfa911d2bc5.html#gac96cc0070104a0bb891c8bfa911d2bc5">USART6_IRQHandler</a>&#160;&#160;&#160;Vector15C</td></tr>
<tr class="separator:gac96cc0070104a0bb891c8bfa911d2bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abf157f6d7780a8161f64bd0db757e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7abf157f6d7780a8161f64bd0db757e6.html#ga7abf157f6d7780a8161f64bd0db757e6">I2C3_EV_IRQHandler</a>&#160;&#160;&#160;Vector160</td></tr>
<tr class="separator:ga7abf157f6d7780a8161f64bd0db757e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbd550a02ce90cd4a45bf2e580bc73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0fbd550a02ce90cd4a45bf2e580bc73e.html#ga0fbd550a02ce90cd4a45bf2e580bc73e">I2C3_ER_IRQHandler</a>&#160;&#160;&#160;Vector164</td></tr>
<tr class="separator:ga0fbd550a02ce90cd4a45bf2e580bc73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c4898fd25e75cdd6fee89a5ccf93df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4c4898fd25e75cdd6fee89a5ccf93df4.html#ga4c4898fd25e75cdd6fee89a5ccf93df4">OTG_HS_EP1_OUT_IRQHandler</a>&#160;&#160;&#160;Vector168</td></tr>
<tr class="separator:ga4c4898fd25e75cdd6fee89a5ccf93df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6a7d67eb2c5b0c88f59b6ff268db07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7d6a7d67eb2c5b0c88f59b6ff268db07.html#ga7d6a7d67eb2c5b0c88f59b6ff268db07">OTG_HS_EP1_IN_IRQHandler</a>&#160;&#160;&#160;Vector16C</td></tr>
<tr class="separator:ga7d6a7d67eb2c5b0c88f59b6ff268db07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac94e627d7af77fd7f738dce8f0120f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac94e627d7af77fd7f738dce8f0120f3b.html#gac94e627d7af77fd7f738dce8f0120f3b">OTG_HS_WKUP_IRQHandler</a>&#160;&#160;&#160;Vector170</td></tr>
<tr class="separator:gac94e627d7af77fd7f738dce8f0120f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e538bf87770d2640ddcd44463746a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga08e538bf87770d2640ddcd44463746a1.html#ga08e538bf87770d2640ddcd44463746a1">OTG_HS_IRQHandler</a>&#160;&#160;&#160;Vector174</td></tr>
<tr class="separator:ga08e538bf87770d2640ddcd44463746a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1021a99f7f8638d49c4ba6bcaa2d68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1021a99f7f8638d49c4ba6bcaa2d68b1.html#ga1021a99f7f8638d49c4ba6bcaa2d68b1">DCMI_IRQHandler</a>&#160;&#160;&#160;Vector178</td></tr>
<tr class="separator:ga1021a99f7f8638d49c4ba6bcaa2d68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685fd6dc87ebd7ed2b61fb7b08cf1e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga685fd6dc87ebd7ed2b61fb7b08cf1e48.html#ga685fd6dc87ebd7ed2b61fb7b08cf1e48">CRYP_IRQHandler</a>&#160;&#160;&#160;Vector17C</td></tr>
<tr class="separator:ga685fd6dc87ebd7ed2b61fb7b08cf1e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02197754de1bce261e192d5e5221f20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga02197754de1bce261e192d5e5221f20e.html#ga02197754de1bce261e192d5e5221f20e">HASH_RNG_IRQHandler</a>&#160;&#160;&#160;Vector180</td></tr>
<tr class="separator:ga02197754de1bce261e192d5e5221f20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration options</h2></td></tr>
<tr class="memitem:gaffb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top"><a id="gaffb519ca907542b6bff9104700c0009d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaffb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gaffb519ca907542b6bff9104700c0009d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the PWR/RCC initialization in the HAL. <br /></td></tr>
<tr class="separator:gaffb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top"><a id="gab70d9b5c3764aac6282d594d8f6a88ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the programmable voltage detector. <br /></td></tr>
<tr class="separator:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top"><a id="ga6f4f9c19c6b1a1c3694278a542e3c60d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td></tr>
<tr class="memdesc:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets voltage level for programmable voltage detector. <br /></td></tr>
<tr class="separator:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc47be2589d2a861f2a7e94048d7035"><td class="memItemLeft" align="right" valign="top"><a id="ga2fc47be2589d2a861f2a7e94048d7035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2fc47be2589d2a861f2a7e94048d7035">STM32_BKPRAM_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga2fc47be2589d2a861f2a7e94048d7035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the backup RAM regulator. <br /></td></tr>
<tr class="separator:ga2fc47be2589d2a861f2a7e94048d7035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top"><a id="ga2044f0288f2c20b27d6eee1e1a1e6256"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSI clock source. <br /></td></tr>
<tr class="separator:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top"><a id="ga02b4e3e6222baab7ee448cbbb2273370"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga02b4e3e6222baab7ee448cbbb2273370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSI clock source. <br /></td></tr>
<tr class="separator:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top"><a id="gad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSE clock source. <br /></td></tr>
<tr class="separator:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top"><a id="ga05b49e91f478558d33b2b862718758fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga05b49e91f478558d33b2b862718758fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSE clock source. <br /></td></tr>
<tr class="separator:ga05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61440cd331858b31458b3ce72abf906"><td class="memItemLeft" align="right" valign="top"><a id="gab61440cd331858b31458b3ce72abf906"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab61440cd331858b31458b3ce72abf906">STM32_CLOCK48_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gab61440cd331858b31458b3ce72abf906"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB/SDIO clock setting. <br /></td></tr>
<tr class="separator:gab61440cd331858b31458b3ce72abf906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the PLLs.  <a href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba56aaa8c0bd717ad217771ee8300c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacba56aaa8c0bd717ad217771ee8300c2.html#gacba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gacba56aaa8c0bd717ad217771ee8300c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLM divider value.  <a href="group__HAL_gacba56aaa8c0bd717ad217771ee8300c2.html#gacba56aaa8c0bd717ad217771ee8300c2">More...</a><br /></td></tr>
<tr class="separator:gacba56aaa8c0bd717ad217771ee8300c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga42a8bb439be9c6c643c7ab48f02ee662.html#ga42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>&#160;&#160;&#160;240</td></tr>
<tr class="memdesc:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLN multiplier value.  <a href="group__HAL_ga42a8bb439be9c6c643c7ab48f02ee662.html#ga42a8bb439be9c6c643c7ab48f02ee662">More...</a><br /></td></tr>
<tr class="separator:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0a2a10496ad437bb1bf6bf23892148e4.html#ga0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLP divider value.  <a href="group__HAL_ga0a2a10496ad437bb1bf6bf23892148e4.html#ga0a2a10496ad437bb1bf6bf23892148e4">More...</a><br /></td></tr>
<tr class="separator:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gadc27d1e2fcdedcb56fc15a41e5f43d91.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLQ multiplier value.  <a href="group__HAL_gadc27d1e2fcdedcb56fc15a41e5f43d91.html#gadc27d1e2fcdedcb56fc15a41e5f43d91">More...</a><br /></td></tr>
<tr class="separator:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top"><a id="ga035ea0d8259c0f89306c6a7d344705f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value. <br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top"><a id="ga5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga18b34bc52ebebd209fffb01002b2bc98.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value. <br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top"><a id="ga3670f3886d02bb3010016bbf0db0db83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value. <br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top"><a id="ga945eb1f70822303bd0191ef633e5eaca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gacebd50151baf59de1d9185874b85b709.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source. <br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea50a21db71009ebc7951180dc0d29ea"><td class="memItemLeft" align="right" valign="top"><a id="gaea50a21db71009ebc7951180dc0d29ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaea50a21db71009ebc7951180dc0d29ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC HSE prescaler value. <br /></td></tr>
<tr class="separator:gaea50a21db71009ebc7951180dc0d29ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga66f4dea2ca69a6afdc2a05593ddb4999.html#ga66f4dea2ca69a6afdc2a05593ddb4999">STM32_MCO1SEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga93f4edcadf54e0bc4f4e3acd21ef5a44.html#ga93f4edcadf54e0bc4f4e3acd21ef5a44">STM32_MCO1SEL_HSI</a></td></tr>
<tr class="memdesc:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="mdescLeft">&#160;</td><td class="mdescRight">MC01 clock source value.  <a href="group__HAL_ga66f4dea2ca69a6afdc2a05593ddb4999.html#ga66f4dea2ca69a6afdc2a05593ddb4999">More...</a><br /></td></tr>
<tr class="separator:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadb80a063dd3d4975ca3947a18ff995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeadb80a063dd3d4975ca3947a18ff995.html#gaeadb80a063dd3d4975ca3947a18ff995">STM32_MCO1PRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gaa0d3cf5f81a9cb3076b962693c5f1139.html#gaa0d3cf5f81a9cb3076b962693c5f1139">STM32_MCO1PRE_DIV1</a></td></tr>
<tr class="memdesc:gaeadb80a063dd3d4975ca3947a18ff995"><td class="mdescLeft">&#160;</td><td class="mdescRight">MC01 prescaler value.  <a href="group__HAL_gaeadb80a063dd3d4975ca3947a18ff995.html#gaeadb80a063dd3d4975ca3947a18ff995">More...</a><br /></td></tr>
<tr class="separator:gaeadb80a063dd3d4975ca3947a18ff995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1164056ea271b26c923140f69ace87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gada1164056ea271b26c923140f69ace87.html#gada1164056ea271b26c923140f69ace87">STM32_MCO2SEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gac8344cb5f61736b164ad810d886649ca.html#gac8344cb5f61736b164ad810d886649ca">STM32_MCO2SEL_SYSCLK</a></td></tr>
<tr class="memdesc:gada1164056ea271b26c923140f69ace87"><td class="mdescLeft">&#160;</td><td class="mdescRight">MC02 clock source value.  <a href="group__HAL_gada1164056ea271b26c923140f69ace87.html#gada1164056ea271b26c923140f69ace87">More...</a><br /></td></tr>
<tr class="separator:gada1164056ea271b26c923140f69ace87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7625378f7bf7e1a50a58739742839619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7625378f7bf7e1a50a58739742839619.html#ga7625378f7bf7e1a50a58739742839619">STM32_MCO2PRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga107d5b32f212fee69d3be7d7b51c3410.html#ga107d5b32f212fee69d3be7d7b51c3410">STM32_MCO2PRE_DIV5</a></td></tr>
<tr class="memdesc:ga7625378f7bf7e1a50a58739742839619"><td class="mdescLeft">&#160;</td><td class="mdescRight">MC02 prescaler value.  <a href="group__HAL_ga7625378f7bf7e1a50a58739742839619.html#ga7625378f7bf7e1a50a58739742839619">More...</a><br /></td></tr>
<tr class="separator:ga7625378f7bf7e1a50a58739742839619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54203015c2973969adee1dd719010d3a"><td class="memItemLeft" align="right" valign="top"><a id="ga54203015c2973969adee1dd719010d3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga54203015c2973969adee1dd719010d3a">STM32_I2SSRC</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga9c77a0b0d7277366278f6394b63ec82b.html#ga9c77a0b0d7277366278f6394b63ec82b">STM32_I2SSRC_CKIN</a></td></tr>
<tr class="memdesc:ga54203015c2973969adee1dd719010d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock source. <br /></td></tr>
<tr class="separator:ga54203015c2973969adee1dd719010d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2179285dbf70d5d5a370c3353737813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa2179285dbf70d5d5a370c3353737813.html#gaa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>&#160;&#160;&#160;192</td></tr>
<tr class="memdesc:gaa2179285dbf70d5d5a370c3353737813"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2SN multiplier value.  <a href="group__HAL_gaa2179285dbf70d5d5a370c3353737813.html#gaa2179285dbf70d5d5a370c3353737813">More...</a><br /></td></tr>
<tr class="separator:gaa2179285dbf70d5d5a370c3353737813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6385bafac509e5ef0926a722fc54adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa6385bafac509e5ef0926a722fc54adb.html#gaa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaa6385bafac509e5ef0926a722fc54adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2SR multiplier value.  <a href="group__HAL_gaa6385bafac509e5ef0926a722fc54adb.html#gaa6385bafac509e5ef0926a722fc54adb">More...</a><br /></td></tr>
<tr class="separator:gaa6385bafac509e5ef0926a722fc54adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal clock sources</h2></td></tr>
<tr class="memitem:ga65c12bc7160ab579eaeee40ec2915110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga65c12bc7160ab579eaeee40ec2915110.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="separator:ga65c12bc7160ab579eaeee40ec2915110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90421650b988332462db9a08815efb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga90421650b988332462db9a08815efb6f.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a>&#160;&#160;&#160;38000</td></tr>
<tr class="separator:ga90421650b988332462db9a08815efb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PWR_CR register bits definitions</h2></td></tr>
<tr class="memitem:gae874141385fdbba22f0482251a037f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae874141385fdbba22f0482251a037f92.html#gae874141385fdbba22f0482251a037f92">STM32_VOS_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 11)</td></tr>
<tr class="separator:gae874141385fdbba22f0482251a037f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5316398b4b49bceaa4620168054fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacd5316398b4b49bceaa4620168054fae.html#gacd5316398b4b49bceaa4620168054fae">STM32_VOS_1P8</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gacd5316398b4b49bceaa4620168054fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3756367c769a3acac9c5be6c9ed6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf3756367c769a3acac9c5be6c9ed6bc.html#gacf3756367c769a3acac9c5be6c9ed6bc">STM32_VOS_1P5</a>&#160;&#160;&#160;(2 &lt;&lt; 11)</td></tr>
<tr class="separator:gacf3756367c769a3acac9c5be6c9ed6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca02e0c3c66bac6e3b22f419cb3babd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8ca02e0c3c66bac6e3b22f419cb3babd.html#ga8ca02e0c3c66bac6e3b22f419cb3babd">STM32_VOS_1P2</a>&#160;&#160;&#160;(3 &lt;&lt; 11)</td></tr>
<tr class="separator:ga8ca02e0c3c66bac6e3b22f419cb3babd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a3fb7f63420c5a83de6149a13d6abff.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaee5c37d9dba7c4d35c17b108da866cb0.html#gaee5c37d9dba7c4d35c17b108da866cb0">STM32_PLS_LEV1</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb125df0f25ef8b273134bb9367cd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb125df0f25ef8b273134bb9367cd503.html#gaeb125df0f25ef8b273134bb9367cd503">STM32_PLS_LEV2</a>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="separator:gaeb125df0f25ef8b273134bb9367cd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf35ee6978848e96c2a1110dc67f52f5c.html#gaf35ee6978848e96c2a1110dc67f52f5c">STM32_PLS_LEV3</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3f9b9816446be77c75b8fcebd4dfe171.html#ga3f9b9816446be77c75b8fcebd4dfe171">STM32_PLS_LEV4</a>&#160;&#160;&#160;(4 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4ef3a377cdc03bf1a4ddae72aed07011.html#ga4ef3a377cdc03bf1a4ddae72aed07011">STM32_PLS_LEV5</a>&#160;&#160;&#160;(5 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga74f2fbbca20cb011857741e6b5fb26c5.html#ga74f2fbbca20cb011857741e6b5fb26c5">STM32_PLS_LEV6</a>&#160;&#160;&#160;(6 &lt;&lt; 5)</td></tr>
<tr class="separator:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac018edd117f15001f49a546c2ab0b24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac018edd117f15001f49a546c2ab0b24a.html#gac018edd117f15001f49a546c2ab0b24a">STM32_PLS_LEV7</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:gac018edd117f15001f49a546c2ab0b24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CR register bits definitions</h2></td></tr>
<tr class="memitem:ga909ef4741c53a4bd260f6397df5789ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga909ef4741c53a4bd260f6397df5789ec.html#ga909ef4741c53a4bd260f6397df5789ec">STM32_RTCPRE_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 29)</td></tr>
<tr class="separator:ga909ef4741c53a4bd260f6397df5789ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcfb849f75c817a57acfee88ae4ac86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5bcfb849f75c817a57acfee88ae4ac86.html#ga5bcfb849f75c817a57acfee88ae4ac86">STM32_RTCPRE_DIV2</a>&#160;&#160;&#160;(0 &lt;&lt; 29)</td></tr>
<tr class="separator:ga5bcfb849f75c817a57acfee88ae4ac86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ea6720314d915d6fcc2f6af4730b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae6ea6720314d915d6fcc2f6af4730b04.html#gae6ea6720314d915d6fcc2f6af4730b04">STM32_RTCPRE_DIV4</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:gae6ea6720314d915d6fcc2f6af4730b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa027b3f511044ec807b51a707454ff98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa027b3f511044ec807b51a707454ff98.html#gaa027b3f511044ec807b51a707454ff98">STM32_RTCPRE_DIV8</a>&#160;&#160;&#160;(2 &lt;&lt; 29)</td></tr>
<tr class="separator:gaa027b3f511044ec807b51a707454ff98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991064ac6907db3ef2fbb3089fd80d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga991064ac6907db3ef2fbb3089fd80d68.html#ga991064ac6907db3ef2fbb3089fd80d68">STM32_RTCPRE_DIV16</a>&#160;&#160;&#160;(3 &lt;&lt; 29)</td></tr>
<tr class="separator:ga991064ac6907db3ef2fbb3089fd80d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR register bits definitions</h2></td></tr>
<tr class="memitem:ga8505e4319b71574b6f236cc514a8f224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8505e4319b71574b6f236cc514a8f224.html#ga8505e4319b71574b6f236cc514a8f224">STM32_SW_MSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8505e4319b71574b6f236cc514a8f224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a49bf4388f3acf15661252b3bb7547b.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab5b581bd1ff4fd48fc8c5f093ca776ca.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6dfcd5149eb88f1681b4defc77f4d8b2.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeb5f7cce4d1b6646f7e48d2784aade1c.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaaa6b23363a848239b048cde5b565e2d5.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaab6772439c76981e1c1d23bf97ec3910.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga152f3c2eabcc96019194c85bb2f7f2af.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6ea1e82317d266fa344d6787f485e991.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7099ae3ddeb74537f4a34f1e36730dbe.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaac6d223ccd51614bd3c8f354b16e4671.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3c9ece8fc206039d5723f8016adb789d.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae205bae3cec6b45723d687bc2b7a4e38.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 8)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga18b34bc52ebebd209fffb01002b2bc98.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 8)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab7b100956dae0246dd9faa0a54010b17.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 8)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga750b0ba24dbebb1fac1a3b2330666350.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9883bc736b03534d09789f13a6026c31.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 11)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga55e0199e60c0551b8fae6b8eb49d6364.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 11)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa85c01042fcee21da997473f4f42ba78.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 11)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0db040c759cc09cee6261301a952d862.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 11)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf986782e091335aeaf0235635d20353d.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac8438d5c9b3c6bfd0346e1026b8055fc.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64328eed4cc2c355aab176e0beb31b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga64328eed4cc2c355aab176e0beb31b63.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga64328eed4cc2c355aab176e0beb31b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4186f9dd06719734d79ffe0f153b7650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:ga4186f9dd06719734d79ffe0f153b7650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71174f23b983106024aff472715ca05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga71174f23b983106024aff472715ca05a.html#ga71174f23b983106024aff472715ca05a">STM32_MCOSEL_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:ga71174f23b983106024aff472715ca05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bbd417ae1c7f675695ef58354efd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga43bbd417ae1c7f675695ef58354efd42.html#ga43bbd417ae1c7f675695ef58354efd42">STM32_MCOSEL_HSI</a>&#160;&#160;&#160;(2 &lt;&lt; 24)</td></tr>
<tr class="separator:ga43bbd417ae1c7f675695ef58354efd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd6729df034178ccf180fcbec040e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gadcd6729df034178ccf180fcbec040e65.html#gadcd6729df034178ccf180fcbec040e65">STM32_MCOSEL_MSI</a>&#160;&#160;&#160;(3 &lt;&lt; 24)</td></tr>
<tr class="separator:gadcd6729df034178ccf180fcbec040e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7795741bb26f4cae45b88420a7be9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7795741bb26f4cae45b88420a7be9d74.html#ga7795741bb26f4cae45b88420a7be9d74">STM32_MCOSEL_HSE</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga7795741bb26f4cae45b88420a7be9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c051bd0ac2b2949ae9776e2740a6c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga85c051bd0ac2b2949ae9776e2740a6c4.html#ga85c051bd0ac2b2949ae9776e2740a6c4">STM32_MCOSEL_PLL</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:ga85c051bd0ac2b2949ae9776e2740a6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cb6402219c12f4bcb751a74f343f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa3cb6402219c12f4bcb751a74f343f77.html#gaa3cb6402219c12f4bcb751a74f343f77">STM32_MCOSEL_LSI</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:gaa3cb6402219c12f4bcb751a74f343f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b10152e2a98463c7d7b207f2518f0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6b10152e2a98463c7d7b207f2518f0cd.html#ga6b10152e2a98463c7d7b207f2518f0cd">STM32_MCOSEL_LSE</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga6b10152e2a98463c7d7b207f2518f0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e66552b28ac56920b3794139177f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga49e66552b28ac56920b3794139177f08.html#ga49e66552b28ac56920b3794139177f08">STM32_MCOPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 28)</td></tr>
<tr class="separator:ga49e66552b28ac56920b3794139177f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b471b54c578d257553f870ceec8a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga87b471b54c578d257553f870ceec8a8d.html#ga87b471b54c578d257553f870ceec8a8d">STM32_MCOPRE_DIV2</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga87b471b54c578d257553f870ceec8a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb6f601aaee4c5e68aa9d4831b409a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9eb6f601aaee4c5e68aa9d4831b409a8.html#ga9eb6f601aaee4c5e68aa9d4831b409a8">STM32_MCOPRE_DIV4</a>&#160;&#160;&#160;(2 &lt;&lt; 28)</td></tr>
<tr class="separator:ga9eb6f601aaee4c5e68aa9d4831b409a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e35cc306fb2ce927da84dcd91d53bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga51e35cc306fb2ce927da84dcd91d53bb.html#ga51e35cc306fb2ce927da84dcd91d53bb">STM32_MCOPRE_DIV8</a>&#160;&#160;&#160;(3 &lt;&lt; 28)</td></tr>
<tr class="separator:ga51e35cc306fb2ce927da84dcd91d53bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdf7a426bf57b29deaac154cdd0c46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaccdf7a426bf57b29deaac154cdd0c46c.html#gaccdf7a426bf57b29deaac154cdd0c46c">STM32_MCOPRE_DIV16</a>&#160;&#160;&#160;(4 &lt;&lt; 28)</td></tr>
<tr class="separator:gaccdf7a426bf57b29deaac154cdd0c46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_ICSCR register bits definitions</h2></td></tr>
<tr class="memitem:ga68e2d37e3636e0dde886a7ade628e063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga68e2d37e3636e0dde886a7ade628e063.html#ga68e2d37e3636e0dde886a7ade628e063">STM32_MSIRANGE_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 13)</td></tr>
<tr class="separator:ga68e2d37e3636e0dde886a7ade628e063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808837ff6cee9aeda88d0ed5bc386d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga808837ff6cee9aeda88d0ed5bc386d4d.html#ga808837ff6cee9aeda88d0ed5bc386d4d">STM32_MSIRANGE_64K</a>&#160;&#160;&#160;(0 &lt;&lt; 13)</td></tr>
<tr class="separator:ga808837ff6cee9aeda88d0ed5bc386d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614d1867652092eaa08601cef3602ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga614d1867652092eaa08601cef3602ca7.html#ga614d1867652092eaa08601cef3602ca7">STM32_MSIRANGE_128K</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga614d1867652092eaa08601cef3602ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbd81eb75d1a5f83b1348f620af82aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafdbd81eb75d1a5f83b1348f620af82aa.html#gafdbd81eb75d1a5f83b1348f620af82aa">STM32_MSIRANGE_256K</a>&#160;&#160;&#160;(2 &lt;&lt; 13)</td></tr>
<tr class="separator:gafdbd81eb75d1a5f83b1348f620af82aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e012a7edea61ad76dd728139748d1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5e012a7edea61ad76dd728139748d1c1.html#ga5e012a7edea61ad76dd728139748d1c1">STM32_MSIRANGE_512K</a>&#160;&#160;&#160;(3 &lt;&lt; 13)</td></tr>
<tr class="separator:ga5e012a7edea61ad76dd728139748d1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64712e6b69923f0a6106510103b0b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa64712e6b69923f0a6106510103b0b6c.html#gaa64712e6b69923f0a6106510103b0b6c">STM32_MSIRANGE_1M</a>&#160;&#160;&#160;(4 &lt;&lt; 13)</td></tr>
<tr class="separator:gaa64712e6b69923f0a6106510103b0b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28644d3dd843993dfad6769779846aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae28644d3dd843993dfad6769779846aa.html#gae28644d3dd843993dfad6769779846aa">STM32_MSIRANGE_2M</a>&#160;&#160;&#160;(5 &lt;&lt; 13)</td></tr>
<tr class="separator:gae28644d3dd843993dfad6769779846aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5281d61ef2f1342556c6da2af7c07168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5281d61ef2f1342556c6da2af7c07168.html#ga5281d61ef2f1342556c6da2af7c07168">STM32_MSIRANGE_4M</a>&#160;&#160;&#160;(6 &lt;&lt; 13)</td></tr>
<tr class="separator:ga5281d61ef2f1342556c6da2af7c07168"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CSR register bits definitions</h2></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafd2e1233f00f5b0b087ae661e7bc60c0.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5ab9353b28c9eb66d0713d0d29170550.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacebd50151baf59de1d9185874b85b709.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac5132550f1ca29b308396261787a3700.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 16)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab364b1de8f49e6c04ae8b7a90360c7e2.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IRQ VECTOR names</h2></td></tr>
<tr class="memitem:gad4c8a013e3354da6d132cdb91a481c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad4c8a013e3354da6d132cdb91a481c3c.html#gad4c8a013e3354da6d132cdb91a481c3c">WWDG_IRQHandler</a>&#160;&#160;&#160;Vector40</td></tr>
<tr class="separator:gad4c8a013e3354da6d132cdb91a481c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045476dfaec8c84f5e16b06b937c0c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga045476dfaec8c84f5e16b06b937c0c18.html#ga045476dfaec8c84f5e16b06b937c0c18">PVD_IRQHandler</a>&#160;&#160;&#160;Vector44</td></tr>
<tr class="separator:ga045476dfaec8c84f5e16b06b937c0c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb185cf2054ddd4cc8575d3ccc335e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafb185cf2054ddd4cc8575d3ccc335e1e.html#gafb185cf2054ddd4cc8575d3ccc335e1e">TAMPER_STAMP_IRQHandler</a>&#160;&#160;&#160;Vector48</td></tr>
<tr class="separator:gafb185cf2054ddd4cc8575d3ccc335e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958e0e8e85df9b2d33b349ae5db14f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga958e0e8e85df9b2d33b349ae5db14f02.html#ga958e0e8e85df9b2d33b349ae5db14f02">RTC_WKUP_IRQHandler</a>&#160;&#160;&#160;Vector4C</td></tr>
<tr class="separator:ga958e0e8e85df9b2d33b349ae5db14f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cca2eaebb146655fb72e09adee7839d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3cca2eaebb146655fb72e09adee7839d.html#ga3cca2eaebb146655fb72e09adee7839d">FLASH_IRQHandler</a>&#160;&#160;&#160;Vector50</td></tr>
<tr class="separator:ga3cca2eaebb146655fb72e09adee7839d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6d083fa78461da86a717b28973e009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5a6d083fa78461da86a717b28973e009.html#ga5a6d083fa78461da86a717b28973e009">RCC_IRQHandler</a>&#160;&#160;&#160;Vector54</td></tr>
<tr class="separator:ga5a6d083fa78461da86a717b28973e009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac468127e2887086eeafd0fc5044c8c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac468127e2887086eeafd0fc5044c8c1f.html#gac468127e2887086eeafd0fc5044c8c1f">EXTI0_IRQHandler</a>&#160;&#160;&#160;Vector58</td></tr>
<tr class="separator:gac468127e2887086eeafd0fc5044c8c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0580c4052329cca57bede85ffff29de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0580c4052329cca57bede85ffff29de5.html#ga0580c4052329cca57bede85ffff29de5">EXTI1_IRQHandler</a>&#160;&#160;&#160;Vector5C</td></tr>
<tr class="separator:ga0580c4052329cca57bede85ffff29de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39f987c5ace4c480d23ea000ed53f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae39f987c5ace4c480d23ea000ed53f6e.html#gae39f987c5ace4c480d23ea000ed53f6e">EXTI2_IRQHandler</a>&#160;&#160;&#160;Vector60</td></tr>
<tr class="separator:gae39f987c5ace4c480d23ea000ed53f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6227b0b9333e766db47c3e86d57b8a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6227b0b9333e766db47c3e86d57b8a4f.html#ga6227b0b9333e766db47c3e86d57b8a4f">EXTI3_IRQHandler</a>&#160;&#160;&#160;Vector64</td></tr>
<tr class="separator:ga6227b0b9333e766db47c3e86d57b8a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7dcb33a5cf9254fd25f8619c6c92ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab7dcb33a5cf9254fd25f8619c6c92ab8.html#gab7dcb33a5cf9254fd25f8619c6c92ab8">EXTI4_IRQHandler</a>&#160;&#160;&#160;Vector68</td></tr>
<tr class="separator:gab7dcb33a5cf9254fd25f8619c6c92ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7debe9fc2548ab6640825967110101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3f7debe9fc2548ab6640825967110101.html#ga3f7debe9fc2548ab6640825967110101">DMA1_Ch1_IRQHandler</a>&#160;&#160;&#160;Vector6C</td></tr>
<tr class="separator:ga3f7debe9fc2548ab6640825967110101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d95c99d84753e4efe4909bbaae4fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga37d95c99d84753e4efe4909bbaae4fa1.html#ga37d95c99d84753e4efe4909bbaae4fa1">DMA1_Ch2_IRQHandler</a>&#160;&#160;&#160;Vector70</td></tr>
<tr class="separator:ga37d95c99d84753e4efe4909bbaae4fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a67d36319fc3c153999ebbb0e0cd49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa3a67d36319fc3c153999ebbb0e0cd49.html#gaa3a67d36319fc3c153999ebbb0e0cd49">DMA1_Ch3_IRQHandler</a>&#160;&#160;&#160;Vector74</td></tr>
<tr class="separator:gaa3a67d36319fc3c153999ebbb0e0cd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76bb91040587d17a396ccb31395aa0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga76bb91040587d17a396ccb31395aa0e5.html#ga76bb91040587d17a396ccb31395aa0e5">DMA1_Ch4_IRQHandler</a>&#160;&#160;&#160;Vector78</td></tr>
<tr class="separator:ga76bb91040587d17a396ccb31395aa0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe5dfd4aed18b04f864d5fbed32f438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gadbe5dfd4aed18b04f864d5fbed32f438.html#gadbe5dfd4aed18b04f864d5fbed32f438">DMA1_Ch5_IRQHandler</a>&#160;&#160;&#160;Vector7C</td></tr>
<tr class="separator:gadbe5dfd4aed18b04f864d5fbed32f438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b427886b2c2d2c7ce3be9537c1f6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga39b427886b2c2d2c7ce3be9537c1f6a2.html#ga39b427886b2c2d2c7ce3be9537c1f6a2">DMA1_Ch6_IRQHandler</a>&#160;&#160;&#160;Vector80</td></tr>
<tr class="separator:ga39b427886b2c2d2c7ce3be9537c1f6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecfa962ef95ba5a06ad60ac57e8a54ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaecfa962ef95ba5a06ad60ac57e8a54ec.html#gaecfa962ef95ba5a06ad60ac57e8a54ec">DMA1_Ch7_IRQHandler</a>&#160;&#160;&#160;Vector84</td></tr>
<tr class="separator:gaecfa962ef95ba5a06ad60ac57e8a54ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfad9f182b248bceb2ebedd9ae366546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacfad9f182b248bceb2ebedd9ae366546.html#gacfad9f182b248bceb2ebedd9ae366546">ADC1_IRQHandler</a>&#160;&#160;&#160;Vector88</td></tr>
<tr class="separator:gacfad9f182b248bceb2ebedd9ae366546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62271824915d04d5350da852b32cd5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab62271824915d04d5350da852b32cd5e.html#gab62271824915d04d5350da852b32cd5e">USB_HP_IRQHandler</a>&#160;&#160;&#160;Vector8C</td></tr>
<tr class="separator:gab62271824915d04d5350da852b32cd5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5032057a517201938fc126d12690f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab5032057a517201938fc126d12690f4e.html#gab5032057a517201938fc126d12690f4e">USB_LP_IRQHandler</a>&#160;&#160;&#160;Vector90</td></tr>
<tr class="separator:gab5032057a517201938fc126d12690f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ed6b1fe17fb40af49940189787b482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga47ed6b1fe17fb40af49940189787b482.html#ga47ed6b1fe17fb40af49940189787b482">DAC_IRQHandler</a>&#160;&#160;&#160;Vector94</td></tr>
<tr class="separator:ga47ed6b1fe17fb40af49940189787b482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9669f64f179840f97f9ecc71e8a15ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab9669f64f179840f97f9ecc71e8a15ea.html#gab9669f64f179840f97f9ecc71e8a15ea">COMP_IRQHandler</a>&#160;&#160;&#160;Vector98</td></tr>
<tr class="separator:gab9669f64f179840f97f9ecc71e8a15ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2efac0867c3c975ea4ea586013b10ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab2efac0867c3c975ea4ea586013b10ce.html#gab2efac0867c3c975ea4ea586013b10ce">EXTI9_5_IRQHandler</a>&#160;&#160;&#160;Vector9C</td></tr>
<tr class="separator:gab2efac0867c3c975ea4ea586013b10ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5409ec0f11dac1ee7291787f4645a9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5409ec0f11dac1ee7291787f4645a9bb.html#ga5409ec0f11dac1ee7291787f4645a9bb">LCD_IRQHandler</a>&#160;&#160;&#160;VectorA0</td></tr>
<tr class="separator:ga5409ec0f11dac1ee7291787f4645a9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f093ff1d63428cae25f6ef18d1ae71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga07f093ff1d63428cae25f6ef18d1ae71.html#ga07f093ff1d63428cae25f6ef18d1ae71">TIM9_IRQHandler</a>&#160;&#160;&#160;VectorA4</td></tr>
<tr class="separator:ga07f093ff1d63428cae25f6ef18d1ae71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5169a4a9c606d71f36e702d5dcafa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4d5169a4a9c606d71f36e702d5dcafa9.html#ga4d5169a4a9c606d71f36e702d5dcafa9">TIM10_IRQHandler</a>&#160;&#160;&#160;VectorA8</td></tr>
<tr class="separator:ga4d5169a4a9c606d71f36e702d5dcafa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c03aaddc375db375ce87d908825c1b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8c03aaddc375db375ce87d908825c1b0.html#ga8c03aaddc375db375ce87d908825c1b0">TIM11_IRQHandler</a>&#160;&#160;&#160;VectorAC</td></tr>
<tr class="separator:ga8c03aaddc375db375ce87d908825c1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499bdce3f1172d391e9565e9f9d07a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga499bdce3f1172d391e9565e9f9d07a76.html#ga499bdce3f1172d391e9565e9f9d07a76">TIM2_IRQHandler</a>&#160;&#160;&#160;VectorB0</td></tr>
<tr class="separator:ga499bdce3f1172d391e9565e9f9d07a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5c20e41d6d555efd718fc29037cc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8e5c20e41d6d555efd718fc29037cc26.html#ga8e5c20e41d6d555efd718fc29037cc26">TIM3_IRQHandler</a>&#160;&#160;&#160;VectorB4</td></tr>
<tr class="separator:ga8e5c20e41d6d555efd718fc29037cc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582fbd8d35d9280347b55cd12f65c213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga582fbd8d35d9280347b55cd12f65c213.html#ga582fbd8d35d9280347b55cd12f65c213">TIM4_IRQHandler</a>&#160;&#160;&#160;VectorB8</td></tr>
<tr class="separator:ga582fbd8d35d9280347b55cd12f65c213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e61d3d4eb31c12a4369f6b1d9fa742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga83e61d3d4eb31c12a4369f6b1d9fa742.html#ga83e61d3d4eb31c12a4369f6b1d9fa742">I2C1_EV_IRQHandler</a>&#160;&#160;&#160;VectorBC</td></tr>
<tr class="separator:ga83e61d3d4eb31c12a4369f6b1d9fa742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e382b9ce2bb267c7414c7185637654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad8e382b9ce2bb267c7414c7185637654.html#gad8e382b9ce2bb267c7414c7185637654">I2C1_ER_IRQHandler</a>&#160;&#160;&#160;VectorC0</td></tr>
<tr class="separator:gad8e382b9ce2bb267c7414c7185637654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8dacb7ac76cfc954fd0db2d5e53025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0b8dacb7ac76cfc954fd0db2d5e53025.html#ga0b8dacb7ac76cfc954fd0db2d5e53025">I2C2_EV_IRQHandler</a>&#160;&#160;&#160;VectorC4</td></tr>
<tr class="separator:ga0b8dacb7ac76cfc954fd0db2d5e53025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a98d05b127fa293a1210397bda82007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1a98d05b127fa293a1210397bda82007.html#ga1a98d05b127fa293a1210397bda82007">I2C2_ER_IRQHandler</a>&#160;&#160;&#160;VectorC8</td></tr>
<tr class="separator:ga1a98d05b127fa293a1210397bda82007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc38983c3ec1357840b21472ff1a2147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gadc38983c3ec1357840b21472ff1a2147.html#gadc38983c3ec1357840b21472ff1a2147">SPI1_IRQHandler</a>&#160;&#160;&#160;VectorCC</td></tr>
<tr class="separator:gadc38983c3ec1357840b21472ff1a2147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaace6fa425ba2038de9ce01755070057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaaace6fa425ba2038de9ce01755070057.html#gaaace6fa425ba2038de9ce01755070057">SPI2_IRQHandler</a>&#160;&#160;&#160;VectorD0</td></tr>
<tr class="separator:gaaace6fa425ba2038de9ce01755070057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23182c2feafd217668e6b37c126512a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga23182c2feafd217668e6b37c126512a1.html#ga23182c2feafd217668e6b37c126512a1">USART1_IRQHandler</a>&#160;&#160;&#160;VectorD4</td></tr>
<tr class="separator:ga23182c2feafd217668e6b37c126512a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484cf268e20400bfa2cf159fd86b98be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga484cf268e20400bfa2cf159fd86b98be.html#ga484cf268e20400bfa2cf159fd86b98be">USART2_IRQHandler</a>&#160;&#160;&#160;VectorD8</td></tr>
<tr class="separator:ga484cf268e20400bfa2cf159fd86b98be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a246e61ab1022b289c251e48f7094aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a246e61ab1022b289c251e48f7094aa.html#ga8a246e61ab1022b289c251e48f7094aa">USART3_IRQHandler</a>&#160;&#160;&#160;VectorDC</td></tr>
<tr class="separator:ga8a246e61ab1022b289c251e48f7094aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d705608b3377724d368a6ce381c735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga94d705608b3377724d368a6ce381c735.html#ga94d705608b3377724d368a6ce381c735">EXTI15_10_IRQHandler</a>&#160;&#160;&#160;VectorE0</td></tr>
<tr class="separator:ga94d705608b3377724d368a6ce381c735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9cb393b4527feb7fda840d9584d5edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac9cb393b4527feb7fda840d9584d5edf.html#gac9cb393b4527feb7fda840d9584d5edf">RTC_Alarm_IRQHandler</a>&#160;&#160;&#160;VectorE4</td></tr>
<tr class="separator:gac9cb393b4527feb7fda840d9584d5edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bcc877ab10177d3066a691a7f0d42a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8bcc877ab10177d3066a691a7f0d42a4.html#ga8bcc877ab10177d3066a691a7f0d42a4">USB_FS_WKUP_IRQHandler</a>&#160;&#160;&#160;VectorE8</td></tr>
<tr class="separator:ga8bcc877ab10177d3066a691a7f0d42a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30e35a563a952a284f3f54d7f164ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae30e35a563a952a284f3f54d7f164ccd.html#gae30e35a563a952a284f3f54d7f164ccd">TIM6_IRQHandler</a>&#160;&#160;&#160;VectorEC</td></tr>
<tr class="separator:gae30e35a563a952a284f3f54d7f164ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58f7701209700015c8090b7904e5e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf58f7701209700015c8090b7904e5e3e.html#gaf58f7701209700015c8090b7904e5e3e">TIM7_IRQHandler</a>&#160;&#160;&#160;VectorF0</td></tr>
<tr class="separator:gaf58f7701209700015c8090b7904e5e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration options</h2></td></tr>
<tr class="memitem:gaffb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top"><a id="gaffb519ca907542b6bff9104700c0009d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaffb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gaffb519ca907542b6bff9104700c0009d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the PWR/RCC initialization in the HAL. <br /></td></tr>
<tr class="separator:gaffb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d44a6897e33506c2063e4acd4f03c40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0d44a6897e33506c2063e4acd4f03c40.html#ga0d44a6897e33506c2063e4acd4f03c40">STM32_VOS</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gacd5316398b4b49bceaa4620168054fae.html#gacd5316398b4b49bceaa4620168054fae">STM32_VOS_1P8</a></td></tr>
<tr class="memdesc:ga0d44a6897e33506c2063e4acd4f03c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core voltage selection.  <a href="group__HAL_ga0d44a6897e33506c2063e4acd4f03c40.html#ga0d44a6897e33506c2063e4acd4f03c40">More...</a><br /></td></tr>
<tr class="separator:ga0d44a6897e33506c2063e4acd4f03c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top"><a id="gab70d9b5c3764aac6282d594d8f6a88ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the programmable voltage detector. <br /></td></tr>
<tr class="separator:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top"><a id="ga6f4f9c19c6b1a1c3694278a542e3c60d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga262a564aa849ae91e77bb83e5f0ca007.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td></tr>
<tr class="memdesc:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets voltage level for programmable voltage detector. <br /></td></tr>
<tr class="separator:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top"><a id="ga2044f0288f2c20b27d6eee1e1a1e6256"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSI clock source. <br /></td></tr>
<tr class="separator:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top"><a id="ga02b4e3e6222baab7ee448cbbb2273370"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga02b4e3e6222baab7ee448cbbb2273370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSI clock source. <br /></td></tr>
<tr class="separator:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top"><a id="gad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSE clock source. <br /></td></tr>
<tr class="separator:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b15bc40e78f4bcc218f3f2beed0304b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1b15bc40e78f4bcc218f3f2beed0304b.html#ga1b15bc40e78f4bcc218f3f2beed0304b">STM32_ADC_CLOCK_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:ga1b15bc40e78f4bcc218f3f2beed0304b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSE clock source.  <a href="group__HAL_ga1b15bc40e78f4bcc218f3f2beed0304b.html#ga1b15bc40e78f4bcc218f3f2beed0304b">More...</a><br /></td></tr>
<tr class="separator:ga1b15bc40e78f4bcc218f3f2beed0304b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaff2b0eff2a0203a042b37d6a028f20"><td class="memItemLeft" align="right" valign="top"><a id="gacaff2b0eff2a0203a042b37d6a028f20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gacaff2b0eff2a0203a042b37d6a028f20">STM32_USB_CLOCK_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gacaff2b0eff2a0203a042b37d6a028f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB clock setting. <br /></td></tr>
<tr class="separator:gacaff2b0eff2a0203a042b37d6a028f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac320b42164b149c29045ecaf96546041"><td class="memItemLeft" align="right" valign="top"><a id="gac320b42164b149c29045ecaf96546041"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gac320b42164b149c29045ecaf96546041">STM32_MSIRANGE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gae28644d3dd843993dfad6769779846aa.html#gae28644d3dd843993dfad6769779846aa">STM32_MSIRANGE_2M</a></td></tr>
<tr class="memdesc:gac320b42164b149c29045ecaf96546041"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSI frequency setting. <br /></td></tr>
<tr class="separator:gac320b42164b149c29045ecaf96546041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga8bc74f08245bf796555d33a86afd9fc4.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="group__HAL_ga29204b81c265dd6e124fbcf12a2c8d6f.html#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gac8438d5c9b3c6bfd0346e1026b8055fc.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the <a class="el" href="structPLL.html">PLL</a>.  <a href="group__HAL_ga811cfbd049f0ab00976def9593849d32.html#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga0015fc8f73017358a7025ba57a265a11"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> multiplier value.  <a href="group__HAL_ga0015fc8f73017358a7025ba57a265a11.html#ga0015fc8f73017358a7025ba57a265a11">More...</a><br /></td></tr>
<tr class="separator:ga0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c8b648a08611d0494acf73e329b4e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2c8b648a08611d0494acf73e329b4e4a.html#ga2c8b648a08611d0494acf73e329b4e4a">STM32_PLLDIV_VALUE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga2c8b648a08611d0494acf73e329b4e4a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structPLL.html">PLL</a> divider value.  <a href="group__HAL_ga2c8b648a08611d0494acf73e329b4e4a.html#ga2c8b648a08611d0494acf73e329b4e4a">More...</a><br /></td></tr>
<tr class="separator:ga2c8b648a08611d0494acf73e329b4e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gabf2bcd341b2140b7a82ff24b92f6af68.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value.  <a href="group__HAL_ga035ea0d8259c0f89306c6a7d344705f2.html#ga035ea0d8259c0f89306c6a7d344705f2">More...</a><br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top"><a id="ga5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga3c9ece8fc206039d5723f8016adb789d.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value. <br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top"><a id="ga3670f3886d02bb3010016bbf0db0db83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga9883bc736b03534d09789f13a6026c31.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value. <br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top"><a id="gab395c2abfb2e6fd501ce4529bf09a05f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga4186f9dd06719734d79ffe0f153b7650.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td></tr>
<tr class="memdesc:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO clock source. <br /></td></tr>
<tr class="separator:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8978a3e3bf32e3d5dd21b09081797bbb"><td class="memItemLeft" align="right" valign="top"><a id="ga8978a3e3bf32e3d5dd21b09081797bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga8978a3e3bf32e3d5dd21b09081797bbb">STM32_MCOPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga49e66552b28ac56920b3794139177f08.html#ga49e66552b28ac56920b3794139177f08">STM32_MCOPRE_DIV1</a></td></tr>
<tr class="memdesc:ga8978a3e3bf32e3d5dd21b09081797bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO divider setting. <br /></td></tr>
<tr class="separator:ga8978a3e3bf32e3d5dd21b09081797bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top"><a id="ga945eb1f70822303bd0191ef633e5eaca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group__HAL_gacebd50151baf59de1d9185874b85b709.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC/LCD clock source. <br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8144c2af57de000f8c94863e2caa9a0"><td class="memItemLeft" align="right" valign="top"><a id="gab8144c2af57de000f8c94863e2caa9a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab8144c2af57de000f8c94863e2caa9a0">STM32_RTCPRE</a>&#160;&#160;&#160;<a class="el" href="group__HAL_ga5bcfb849f75c817a57acfee88ae4ac86.html#ga5bcfb849f75c817a57acfee88ae4ac86">STM32_RTCPRE_DIV2</a></td></tr>
<tr class="memdesc:gab8144c2af57de000f8c94863e2caa9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE divider toward RTC setting. <br /></td></tr>
<tr class="separator:gab8144c2af57de000f8c94863e2caa9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
STM32L1xx capabilities</h2></td></tr>
<tr class="memitem:gab1208eea17089173b70faf472a88dd3d"><td class="memItemLeft" align="right" valign="top"><a id="gab1208eea17089173b70faf472a88dd3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab1208eea17089173b70faf472a88dd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548f9c7f195691c289796d89744cdd38"><td class="memItemLeft" align="right" valign="top"><a id="ga548f9c7f195691c289796d89744cdd38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga548f9c7f195691c289796d89744cdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memItemLeft" align="right" valign="top"><a id="gab3de869404ade8e368d79b3c58e1c9d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memItemLeft" align="right" valign="top"><a id="gac2c5c3c7170a03474b4ebf4f3406a423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memItemLeft" align="right" valign="top"><a id="ga5ee2b7404d0e260f4af0a3f92be071b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memItemLeft" align="right" valign="top"><a id="ga40b27b4f75370cc76a2d6b36c7531e3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085f61b246ab3263225f86401203802c"><td class="memItemLeft" align="right" valign="top"><a id="ga085f61b246ab3263225f86401203802c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_MAX_FILTERS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga085f61b246ab3263225f86401203802c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28fa9427172f336866b13f6fa45aa43c"><td class="memItemLeft" align="right" valign="top"><a id="ga28fa9427172f336866b13f6fa45aa43c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga28fa9427172f336866b13f6fa45aa43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7337706aa823ac1e8f0125711dc4500"><td class="memItemLeft" align="right" valign="top"><a id="gaa7337706aa823ac1e8f0125711dc4500"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa7337706aa823ac1e8f0125711dc4500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5809d7497340794caa195dbaa3b16825"><td class="memItemLeft" align="right" valign="top"><a id="ga5809d7497340794caa195dbaa3b16825"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADVANCED_DMA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5809d7497340794caa195dbaa3b16825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memItemLeft" align="right" valign="top"><a id="gaa4f4745d468d39770f1c9e0f7bc14da5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memItemLeft" align="right" valign="top"><a id="gabbf382c9c2ad7fb7d6e7403a3bf2beb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587c3ada668c63f20e960a15add23a0f"><td class="memItemLeft" align="right" valign="top"><a id="ga587c3ada668c63f20e960a15add23a0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ETH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga587c3ada668c63f20e960a15add23a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memItemLeft" align="right" valign="top"><a id="ga03a459c23ed41dd8ea03f24ac296f76b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_NUM_CHANNELS</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga03a459c23ed41dd8ea03f24ac296f76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e41072d3c01179c395d21024a4f98c"><td class="memItemLeft" align="right" valign="top"><a id="ga89e41072d3c01179c395d21024a4f98c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOA</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga89e41072d3c01179c395d21024a4f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memItemLeft" align="right" valign="top"><a id="ga569f5f474d9db265489bb5d16c6d86d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c4983515bc851e0d64c645922db14"><td class="memItemLeft" align="right" valign="top"><a id="ga545c4983515bc851e0d64c645922db14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga545c4983515bc851e0d64c645922db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067361045c6793814ee04a161349d2f8"><td class="memItemLeft" align="right" valign="top"><a id="ga067361045c6793814ee04a161349d2f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOD</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga067361045c6793814ee04a161349d2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memItemLeft" align="right" valign="top"><a id="ga8ba1d20bdc888f7be09a606e64f13f1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOE</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memItemLeft" align="right" valign="top"><a id="ga48c63e7b96dc23fd21a44b8427f5c050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOF</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memItemLeft" align="right" valign="top"><a id="ga181ef17dbaae3c03581dcf291115f5e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOG</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memItemLeft" align="right" valign="top"><a id="ga14bf6f3ce576d85c804bc7ebe492e628"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOH</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memItemLeft" align="right" valign="top"><a id="gaf23d5e4bea552cd627d39c5a9ff9b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOI</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memItemLeft" align="right" valign="top"><a id="gaf9b78d5f6742c2883c01203d0c81033c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memItemLeft" align="right" valign="top"><a id="gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7)</td></tr>
<tr class="separator:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a62c8317fb8afaccfedbe051347e719"><td class="memItemLeft" align="right" valign="top"><a id="ga7a62c8317fb8afaccfedbe051347e719"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga7a62c8317fb8afaccfedbe051347e719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac379bea085da73baeee21f5dca18a78e"><td class="memItemLeft" align="right" valign="top"><a id="gac379bea085da73baeee21f5dca18a78e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6)</td></tr>
<tr class="separator:gac379bea085da73baeee21f5dca18a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae747a12c05543c3dac86453c4c0faf6c"><td class="memItemLeft" align="right" valign="top"><a id="gae747a12c05543c3dac86453c4c0faf6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gae747a12c05543c3dac86453c4c0faf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memItemLeft" align="right" valign="top"><a id="ga37b5e7c1acccbdb698f7891866c62d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memItemLeft" align="right" valign="top"><a id="ga027aa3e63cb3329ebeca6d169e53c25d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5)</td></tr>
<tr class="separator:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memItemLeft" align="right" valign="top"><a id="ga2157ab83a984d5f982e79e1f630f74c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memItemLeft" align="right" valign="top"><a id="ga3f49cd2843fafa2d314c0b23ebe505c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memItemLeft" align="right" valign="top"><a id="ga03d2a4149fd25cdd9e5cc4401796f144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e29988ca4e9912527e6e230d94845fe"><td class="memItemLeft" align="right" valign="top"><a id="ga9e29988ca4e9912527e6e230d94845fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga9e29988ca4e9912527e6e230d94845fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memItemLeft" align="right" valign="top"><a id="ga97b77edf0b12b64239d949af4e1bc71d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_RTC</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memItemLeft" align="right" valign="top"><a id="ga23795d4944b3fe5363b8e00d160f5dad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_SUBSECONDS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c941151c59059a8174529e37c1726d"><td class="memItemLeft" align="right" valign="top"><a id="ga71c941151c59059a8174529e37c1726d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_IS_CALENDAR</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga71c941151c59059a8174529e37c1726d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30017168af7fc40f77935cd27b7b5081"><td class="memItemLeft" align="right" valign="top"><a id="ga30017168af7fc40f77935cd27b7b5081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDIO</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga30017168af7fc40f77935cd27b7b5081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memItemLeft" align="right" valign="top"><a id="ga955d2ca74d5ddc3cdf0803fc0d241263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c3bda637d50d5af455c251795fc01"><td class="memItemLeft" align="right" valign="top"><a id="ga663c3bda637d50d5af455c251795fc01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2)</td></tr>
<tr class="separator:ga663c3bda637d50d5af455c251795fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memItemLeft" align="right" valign="top"><a id="ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memItemLeft" align="right" valign="top"><a id="gaa4abfab19432ae21d2eaf5ef95cda390"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3)</td></tr>
<tr class="separator:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebccffc66bad32e658bdd39e91f1504a"><td class="memItemLeft" align="right" valign="top"><a id="gaebccffc66bad32e658bdd39e91f1504a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaebccffc66bad32e658bdd39e91f1504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memItemLeft" align="right" valign="top"><a id="gac7ff43baee0fffd8d1fef19cf6ecb215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memItemLeft" align="right" valign="top"><a id="gad683aa4cbe32fc8cdba780cc35ba5562"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memItemLeft" align="right" valign="top"><a id="ga9be22a3e33db62cc63edf43eef3f45cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memItemLeft" align="right" valign="top"><a id="ga220e99f5ed71b0e46fb7f32c4c6948c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5)</td></tr>
<tr class="separator:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memItemLeft" align="right" valign="top"><a id="gaf6ce95d5bc89a6b76c8703fe37a22b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b316103a0b5a297f1da42d1705eb151"><td class="memItemLeft" align="right" valign="top"><a id="ga1b316103a0b5a297f1da42d1705eb151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga1b316103a0b5a297f1da42d1705eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b102f1e4f079d0781681226dc97144"><td class="memItemLeft" align="right" valign="top"><a id="gab8b102f1e4f079d0781681226dc97144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 1)</td></tr>
<tr class="separator:gab8b102f1e4f079d0781681226dc97144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b153a0f6496cb029a61fa172e0b436"><td class="memItemLeft" align="right" valign="top"><a id="ga18b153a0f6496cb029a61fa172e0b436"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga18b153a0f6496cb029a61fa172e0b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dba2cb110becee61dca6d73693bc328"><td class="memItemLeft" align="right" valign="top"><a id="ga9dba2cb110becee61dca6d73693bc328"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 2)</td></tr>
<tr class="separator:ga9dba2cb110becee61dca6d73693bc328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memItemLeft" align="right" valign="top"><a id="ga35beb58af69ca5fb1ea466adcb84e1ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae92edb94559d32045c67229c49bbb"><td class="memItemLeft" align="right" valign="top"><a id="ga7bae92edb94559d32045c67229c49bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga7bae92edb94559d32045c67229c49bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad087396a6fe09aa836f879260417caff"><td class="memItemLeft" align="right" valign="top"><a id="gad087396a6fe09aa836f879260417caff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad087396a6fe09aa836f879260417caff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dbb4b73fccda662f4bec251936e545"><td class="memItemLeft" align="right" valign="top"><a id="ga42dbb4b73fccda662f4bec251936e545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dbb4b73fccda662f4bec251936e545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d2075e55f79276f0bcef79baead086"><td class="memItemLeft" align="right" valign="top"><a id="ga24d2075e55f79276f0bcef79baead086"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_MAX_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga24d2075e55f79276f0bcef79baead086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5730d7617e5221b6664d2794c88a9a49"><td class="memItemLeft" align="right" valign="top"><a id="ga5730d7617e5221b6664d2794c88a9a49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga5730d7617e5221b6664d2794c88a9a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06eb2fc2c2a2c569579e390a5eb779be"><td class="memItemLeft" align="right" valign="top"><a id="ga06eb2fc2c2a2c569579e390a5eb779be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM2_IS_32BITS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga06eb2fc2c2a2c569579e390a5eb779be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3088eb09381310eeb9612643997372a0"><td class="memItemLeft" align="right" valign="top"><a id="ga3088eb09381310eeb9612643997372a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM2_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3088eb09381310eeb9612643997372a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memItemLeft" align="right" valign="top"><a id="ga37c28095507d3bf5e1abea3e8dcf3d1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ba8616c264dbe72c4db07505389edf"><td class="memItemLeft" align="right" valign="top"><a id="gad0ba8616c264dbe72c4db07505389edf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM3_IS_32BITS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad0ba8616c264dbe72c4db07505389edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cafc0623b3f98161af3d15fb6f85fe"><td class="memItemLeft" align="right" valign="top"><a id="ga06cafc0623b3f98161af3d15fb6f85fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM3_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga06cafc0623b3f98161af3d15fb6f85fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memItemLeft" align="right" valign="top"><a id="ga63f67b9cf04d95e3af4f6373f41e011c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db730e72e4515e5f14e364c279dabce"><td class="memItemLeft" align="right" valign="top"><a id="ga8db730e72e4515e5f14e364c279dabce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM4_IS_32BITS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga8db730e72e4515e5f14e364c279dabce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd3b9497bdfedfe83b7770b879e6420"><td class="memItemLeft" align="right" valign="top"><a id="ga4cd3b9497bdfedfe83b7770b879e6420"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM4_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga4cd3b9497bdfedfe83b7770b879e6420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f37e513c7e70c3d13433baed017117"><td class="memItemLeft" align="right" valign="top"><a id="ga61f37e513c7e70c3d13433baed017117"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga61f37e513c7e70c3d13433baed017117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c10420704a40cfd5f5c6426d4dc94c"><td class="memItemLeft" align="right" valign="top"><a id="ga40c10420704a40cfd5f5c6426d4dc94c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM5_IS_32BITS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga40c10420704a40cfd5f5c6426d4dc94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c66c9682a400ed242f9e83383cec8b"><td class="memItemLeft" align="right" valign="top"><a id="ga46c66c9682a400ed242f9e83383cec8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM5_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga46c66c9682a400ed242f9e83383cec8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memItemLeft" align="right" valign="top"><a id="ga0e10e3ca0f1c968236582f0f5da09567"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47dc13f98ea3e378f2b9b5df7e88d06"><td class="memItemLeft" align="right" valign="top"><a id="gaf47dc13f98ea3e378f2b9b5df7e88d06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM6_IS_32BITS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaf47dc13f98ea3e378f2b9b5df7e88d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2fa3d9551a41d18bf20a3e9bc3cf99"><td class="memItemLeft" align="right" valign="top"><a id="ga8c2fa3d9551a41d18bf20a3e9bc3cf99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM6_CHANNELS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8c2fa3d9551a41d18bf20a3e9bc3cf99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memItemLeft" align="right" valign="top"><a id="gafeb82f5bea9fc2cca899bbb2e1a8f153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM7</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb897fcc9f3445f5882380a5206ce5d"><td class="memItemLeft" align="right" valign="top"><a id="ga5cb897fcc9f3445f5882380a5206ce5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM7_IS_32BITS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5cb897fcc9f3445f5882380a5206ce5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e06e192ab52fadb9b1154f8472c7822"><td class="memItemLeft" align="right" valign="top"><a id="ga0e06e192ab52fadb9b1154f8472c7822"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM7_CHANNELS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0e06e192ab52fadb9b1154f8472c7822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8832314ee03b0f03c2a15bd589bae97"><td class="memItemLeft" align="right" valign="top"><a id="gae8832314ee03b0f03c2a15bd589bae97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM9</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gae8832314ee03b0f03c2a15bd589bae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c4a03abea66df3b596b4bf5c71d4a8"><td class="memItemLeft" align="right" valign="top"><a id="gae2c4a03abea66df3b596b4bf5c71d4a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM15_IS_32BITS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gae2c4a03abea66df3b596b4bf5c71d4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c4a03abea66df3b596b4bf5c71d4a8"><td class="memItemLeft" align="right" valign="top"><a id="gae2c4a03abea66df3b596b4bf5c71d4a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM15_IS_32BITS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gae2c4a03abea66df3b596b4bf5c71d4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c4a03abea66df3b596b4bf5c71d4a8"><td class="memItemLeft" align="right" valign="top"><a id="gae2c4a03abea66df3b596b4bf5c71d4a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM15_IS_32BITS</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gae2c4a03abea66df3b596b4bf5c71d4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa1034f9753da8ac9153d4d9d99b8be"><td class="memItemLeft" align="right" valign="top"><a id="ga2fa1034f9753da8ac9153d4d9d99b8be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM15_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2fa1034f9753da8ac9153d4d9d99b8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa1034f9753da8ac9153d4d9d99b8be"><td class="memItemLeft" align="right" valign="top"><a id="ga2fa1034f9753da8ac9153d4d9d99b8be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM15_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2fa1034f9753da8ac9153d4d9d99b8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa1034f9753da8ac9153d4d9d99b8be"><td class="memItemLeft" align="right" valign="top"><a id="ga2fa1034f9753da8ac9153d4d9d99b8be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM15_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2fa1034f9753da8ac9153d4d9d99b8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memItemLeft" align="right" valign="top"><a id="gacc6f8e30be1d44c17befd0fb6125d3c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM10</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memItemLeft" align="right" valign="top"><a id="ga9e3ea9b2cc270bc3193608ee861689a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM11</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memItemLeft" align="right" valign="top"><a id="ga85e27766aebf7d5ba2bff0b9bb32154a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece2e572899caba11b0988732ee9e68"><td class="memItemLeft" align="right" valign="top"><a id="ga6ece2e572899caba11b0988732ee9e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM8</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga6ece2e572899caba11b0988732ee9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b5a5586a42484dfc5180018c8c022"><td class="memItemLeft" align="right" valign="top"><a id="gaa14b5a5586a42484dfc5180018c8c022"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM12</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa14b5a5586a42484dfc5180018c8c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memItemLeft" align="right" valign="top"><a id="ga96fd4fc4db9e8c2892c81973baf1c0b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM13</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memItemLeft" align="right" valign="top"><a id="ga390de7967c6f92f6864c68e44fbf86f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM14</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358eedb54dc26f152d8ca599634fc06"><td class="memItemLeft" align="right" valign="top"><a id="ga5358eedb54dc26f152d8ca599634fc06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM15</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga5358eedb54dc26f152d8ca599634fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memItemLeft" align="right" valign="top"><a id="ga2d7427e0b4abbb09c7b5cb1c3ce4398a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM16</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784aa9494d9396be6585e00e44e08853"><td class="memItemLeft" align="right" valign="top"><a id="ga784aa9494d9396be6585e00e44e08853"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM17</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga784aa9494d9396be6585e00e44e08853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memItemLeft" align="right" valign="top"><a id="gad98f6a0d8c6011f02804545d9a2d5b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM18</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274016852d7a478b673dfa3f6dfe5559"><td class="memItemLeft" align="right" valign="top"><a id="ga274016852d7a478b673dfa3f6dfe5559"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM19</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga274016852d7a478b673dfa3f6dfe5559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memItemLeft" align="right" valign="top"><a id="gaaa3705b5dec9aab582103e1990c9a4a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a56c9f5435e7980b5111b685a78779"><td class="memItemLeft" align="right" valign="top"><a id="ga39a56c9f5435e7980b5111b685a78779"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5)</td></tr>
<tr class="separator:ga39a56c9f5435e7980b5111b685a78779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab909f23048f130c70e80b773f54b3805"><td class="memItemLeft" align="right" valign="top"><a id="gab909f23048f130c70e80b773f54b3805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab909f23048f130c70e80b773f54b3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memItemLeft" align="right" valign="top"><a id="ga2caebd3a548ec85c73f8a6e24367374d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memItemLeft" align="right" valign="top"><a id="ga066b3e0d184e42aa4b22cca89ea7db79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40928ddc737f15b23a924fc38e306b7"><td class="memItemLeft" align="right" valign="top"><a id="gaf40928ddc737f15b23a924fc38e306b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gaf40928ddc737f15b23a924fc38e306b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memItemLeft" align="right" valign="top"><a id="ga34838904e4bf63f0b5f8cb24b512ef19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6)</td></tr>
<tr class="separator:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memItemLeft" align="right" valign="top"><a id="gaee6a53e3f863c0affce6a2a0550c8b51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831d5543d7031b698e3894a87931873e"><td class="memItemLeft" align="right" valign="top"><a id="ga831d5543d7031b698e3894a87931873e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7)</td></tr>
<tr class="separator:ga831d5543d7031b698e3894a87931873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memItemLeft" align="right" valign="top"><a id="ga61630c4c5692e027a5191d14ccf0ec46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a96873b0f6cb24422948d48c64a504"><td class="memItemLeft" align="right" valign="top"><a id="gac9a96873b0f6cb24422948d48c64a504"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART3</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gac9a96873b0f6cb24422948d48c64a504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4631f38326719157de788b0e2560e4ee"><td class="memItemLeft" align="right" valign="top"><a id="ga4631f38326719157de788b0e2560e4ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3)</td></tr>
<tr class="separator:ga4631f38326719157de788b0e2560e4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b9c02ce01f019c4633b715ef580d12"><td class="memItemLeft" align="right" valign="top"><a id="gac4b9c02ce01f019c4633b715ef580d12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac4b9c02ce01f019c4633b715ef580d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memItemLeft" align="right" valign="top"><a id="gae4aaf0f7c2d398f3610139459f3a52ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2)</td></tr>
<tr class="separator:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memItemLeft" align="right" valign="top"><a id="ga8458f6b7b1e69a3fd95e421c8eb75f71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45291ff040d8522822a7345b1e8ed7f"><td class="memItemLeft" align="right" valign="top"><a id="gad45291ff040d8522822a7345b1e8ed7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART4</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gad45291ff040d8522822a7345b1e8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memItemLeft" align="right" valign="top"><a id="ga1ddfaed404af3993a2be4a20d24a45bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 3)</td></tr>
<tr class="separator:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3358af975ee36f0018329e9f7a03b229"><td class="memItemLeft" align="right" valign="top"><a id="ga3358af975ee36f0018329e9f7a03b229"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga3358af975ee36f0018329e9f7a03b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memItemLeft" align="right" valign="top"><a id="ga73253091d2dde782cbe2672e7d9f3d96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 5)</td></tr>
<tr class="separator:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d18be0534bf3f48e19342aa05eb340"><td class="memItemLeft" align="right" valign="top"><a id="ga99d18be0534bf3f48e19342aa05eb340"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga99d18be0534bf3f48e19342aa05eb340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memItemLeft" align="right" valign="top"><a id="gae1e02a2291d9ba6980d72b2e61a1e101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART5</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab128266614662fa05717f9b236284ed6"><td class="memItemLeft" align="right" valign="top"><a id="gab128266614662fa05717f9b236284ed6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 2)</td></tr>
<tr class="separator:gab128266614662fa05717f9b236284ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memItemLeft" align="right" valign="top"><a id="gafdbb74bdb9d807c65b280cc0ad69c05f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memItemLeft" align="right" valign="top"><a id="gae1f4ef7a2e3db0f3f73a3c4838e78bfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 1)</td></tr>
<tr class="separator:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memItemLeft" align="right" valign="top"><a id="gad6e99b8e6901f3ccd968cf753d22d53f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memItemLeft" align="right" valign="top"><a id="ga42dcfdedbe458da56ad9f6821e56b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART6</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0c7beebedcf64d4d52db6bec006eec3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USB</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memItemLeft" align="right" valign="top"><a id="gab39f1fddd4e5358f152f1bb985a0d08e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG1</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2176486794a698378192501db505965"><td class="memItemLeft" align="right" valign="top"><a id="gaa2176486794a698378192501db505965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG2</b>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaa2176486794a698378192501db505965"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Platform identification</h2></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IRQ VECTOR names</h2></td></tr>
<tr class="memitem:gaeadad366a84e3b496a18ef919a28342b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeadad366a84e3b496a18ef919a28342b.html#gaeadad366a84e3b496a18ef919a28342b">RTC_IRQHandler</a>&#160;&#160;&#160;Vector40</td></tr>
<tr class="separator:gaeadad366a84e3b496a18ef919a28342b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6147cccd9dc16d91d1b65ae0bb8626d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6147cccd9dc16d91d1b65ae0bb8626d2.html#ga6147cccd9dc16d91d1b65ae0bb8626d2">M4Core_IRQHandler</a>&#160;&#160;&#160;Vector44</td></tr>
<tr class="separator:ga6147cccd9dc16d91d1b65ae0bb8626d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea14900d90072588a6239ba939a88551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaea14900d90072588a6239ba939a88551.html#gaea14900d90072588a6239ba939a88551">DMA_IRQHandler</a>&#160;&#160;&#160;Vector48</td></tr>
<tr class="separator:gaea14900d90072588a6239ba939a88551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96caa3df7832120d5a623d89bf7bfeda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga96caa3df7832120d5a623d89bf7bfeda.html#ga96caa3df7832120d5a623d89bf7bfeda">Ethernet_IRQHandler</a>&#160;&#160;&#160;Vector54</td></tr>
<tr class="separator:ga96caa3df7832120d5a623d89bf7bfeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b56def4842b9f9ba6ce93e4dfe6361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga44b56def4842b9f9ba6ce93e4dfe6361.html#ga44b56def4842b9f9ba6ce93e4dfe6361">SDIO_IRQHandler</a>&#160;&#160;&#160;Vector58</td></tr>
<tr class="separator:ga44b56def4842b9f9ba6ce93e4dfe6361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5409ec0f11dac1ee7291787f4645a9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5409ec0f11dac1ee7291787f4645a9bb.html#ga5409ec0f11dac1ee7291787f4645a9bb">LCD_IRQHandler</a>&#160;&#160;&#160;Vector5C</td></tr>
<tr class="separator:ga5409ec0f11dac1ee7291787f4645a9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02dd12f156e46e2e2aded69be76e3b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae02dd12f156e46e2e2aded69be76e3b6.html#gae02dd12f156e46e2e2aded69be76e3b6">USB0_IRQHandler</a>&#160;&#160;&#160;Vector60</td></tr>
<tr class="separator:gae02dd12f156e46e2e2aded69be76e3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec9935d4b747647d77b1a8aa5ae9bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabec9935d4b747647d77b1a8aa5ae9bf3.html#gabec9935d4b747647d77b1a8aa5ae9bf3">USB1_IRQHandler</a>&#160;&#160;&#160;Vector64</td></tr>
<tr class="separator:gabec9935d4b747647d77b1a8aa5ae9bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d376296b1e32b407b5d84dcde9d3008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0d376296b1e32b407b5d84dcde9d3008.html#ga0d376296b1e32b407b5d84dcde9d3008">SCT_IRQHandler</a>&#160;&#160;&#160;Vector68</td></tr>
<tr class="separator:ga0d376296b1e32b407b5d84dcde9d3008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedcd31b2195a52152249314e5d095322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaedcd31b2195a52152249314e5d095322.html#gaedcd31b2195a52152249314e5d095322">RITimer_Or_WWDT_IRQHandler</a>&#160;&#160;&#160;Vector6C</td></tr>
<tr class="separator:gaedcd31b2195a52152249314e5d095322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62428e1450b31b7fdb94c6223ffd1b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga62428e1450b31b7fdb94c6223ffd1b87.html#ga62428e1450b31b7fdb94c6223ffd1b87">Timer0_IRQHandler</a>&#160;&#160;&#160;Vector70</td></tr>
<tr class="separator:ga62428e1450b31b7fdb94c6223ffd1b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0219044177f0b69984f626409b1188b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0219044177f0b69984f626409b1188b6.html#ga0219044177f0b69984f626409b1188b6">GINT1_IRQHandler</a>&#160;&#160;&#160;Vector74</td></tr>
<tr class="separator:ga0219044177f0b69984f626409b1188b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa578a8270aa67c0989fa42116fe26034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa578a8270aa67c0989fa42116fe26034.html#gaa578a8270aa67c0989fa42116fe26034">PIN_INT4_IRQHandler</a>&#160;&#160;&#160;Vector78</td></tr>
<tr class="separator:gaa578a8270aa67c0989fa42116fe26034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22945baff4e663db6f627d2a92d06d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga22945baff4e663db6f627d2a92d06d73.html#ga22945baff4e663db6f627d2a92d06d73">Timer3_IRQHandler</a>&#160;&#160;&#160;Vector7C</td></tr>
<tr class="separator:ga22945baff4e663db6f627d2a92d06d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be32dc500c2b19a20827cee30ceed19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9be32dc500c2b19a20827cee30ceed19.html#ga9be32dc500c2b19a20827cee30ceed19">MCPWM_IRQHandler</a>&#160;&#160;&#160;Vector80</td></tr>
<tr class="separator:ga9be32dc500c2b19a20827cee30ceed19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff88bd6a60974496cc04cd4ee5f6e2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaff88bd6a60974496cc04cd4ee5f6e2ee.html#gaff88bd6a60974496cc04cd4ee5f6e2ee">ADC0_IRQHandler</a>&#160;&#160;&#160;Vector84</td></tr>
<tr class="separator:gaff88bd6a60974496cc04cd4ee5f6e2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a499272c43481d306c04f9bd3896dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6a499272c43481d306c04f9bd3896dd3.html#ga6a499272c43481d306c04f9bd3896dd3">I2C0_Or_I2C1_IRQHandler</a>&#160;&#160;&#160;Vector88</td></tr>
<tr class="separator:ga6a499272c43481d306c04f9bd3896dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4057ad0bfa35ea288f708e02e1125276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4057ad0bfa35ea288f708e02e1125276.html#ga4057ad0bfa35ea288f708e02e1125276">SGPIO_IRQHandler</a>&#160;&#160;&#160;Vector8C</td></tr>
<tr class="separator:ga4057ad0bfa35ea288f708e02e1125276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78737a352006b97b9894c70c644182c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf78737a352006b97b9894c70c644182c.html#gaf78737a352006b97b9894c70c644182c">SPI_Or_DAC_IRQHandler</a>&#160;&#160;&#160;Vector90</td></tr>
<tr class="separator:gaf78737a352006b97b9894c70c644182c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfad9f182b248bceb2ebedd9ae366546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacfad9f182b248bceb2ebedd9ae366546.html#gacfad9f182b248bceb2ebedd9ae366546">ADC1_IRQHandler</a>&#160;&#160;&#160;Vector94</td></tr>
<tr class="separator:gacfad9f182b248bceb2ebedd9ae366546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bad3a4a1456face3249fc1f318ec507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8bad3a4a1456face3249fc1f318ec507.html#ga8bad3a4a1456face3249fc1f318ec507">SSP0_Or_SSP1_IRQHandler</a>&#160;&#160;&#160;Vector98</td></tr>
<tr class="separator:ga8bad3a4a1456face3249fc1f318ec507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8298b5f2f39e66b322447fa7719bd360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8298b5f2f39e66b322447fa7719bd360.html#ga8298b5f2f39e66b322447fa7719bd360">EventRouter_IRQHandler</a>&#160;&#160;&#160;Vector9C</td></tr>
<tr class="separator:ga8298b5f2f39e66b322447fa7719bd360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88d75f5a7deca5fe8525fa9b3dd96e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa88d75f5a7deca5fe8525fa9b3dd96e4.html#gaa88d75f5a7deca5fe8525fa9b3dd96e4">USART0_IRQHandler</a>&#160;&#160;&#160;VectorA0</td></tr>
<tr class="separator:gaa88d75f5a7deca5fe8525fa9b3dd96e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0de3d2869e80aeb27e18ce683e586584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0de3d2869e80aeb27e18ce683e586584.html#ga0de3d2869e80aeb27e18ce683e586584">UART1_IRQHandler</a>&#160;&#160;&#160;VectorA4</td></tr>
<tr class="separator:ga0de3d2869e80aeb27e18ce683e586584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46073f815119af54aab7c3f0c1931a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga46073f815119af54aab7c3f0c1931a1b.html#ga46073f815119af54aab7c3f0c1931a1b">USART2_Or_C_CAN1_IRQHandler</a>&#160;&#160;&#160;VectorA8</td></tr>
<tr class="separator:ga46073f815119af54aab7c3f0c1931a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a246e61ab1022b289c251e48f7094aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a246e61ab1022b289c251e48f7094aa.html#ga8a246e61ab1022b289c251e48f7094aa">USART3_IRQHandler</a>&#160;&#160;&#160;VectorAC</td></tr>
<tr class="separator:ga8a246e61ab1022b289c251e48f7094aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478c8366bc3cf118c0ff961af27d4164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga478c8366bc3cf118c0ff961af27d4164.html#ga478c8366bc3cf118c0ff961af27d4164">I2S0_Or_I2S1_QEI_IRQHandler</a>&#160;&#160;&#160;VectorB0</td></tr>
<tr class="separator:ga478c8366bc3cf118c0ff961af27d4164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa174a181b7ea27145b8cc56d1232093b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa174a181b7ea27145b8cc56d1232093b.html#gaa174a181b7ea27145b8cc56d1232093b">C_CAN0_IRQHandler</a>&#160;&#160;&#160;VectorB4</td></tr>
<tr class="separator:gaa174a181b7ea27145b8cc56d1232093b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb63c2d0ae15c1f6a0bd87383b21da3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabb63c2d0ae15c1f6a0bd87383b21da3e.html#gabb63c2d0ae15c1f6a0bd87383b21da3e">SPIFI_Or_ADCHS_IRQHandler</a>&#160;&#160;&#160;VectorB8</td></tr>
<tr class="separator:gabb63c2d0ae15c1f6a0bd87383b21da3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b91ea6eac02be8192785187411bf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf8b91ea6eac02be8192785187411bf45.html#gaf8b91ea6eac02be8192785187411bf45">M0SUB_IRQHandler</a>&#160;&#160;&#160;VectorBC</td></tr>
<tr class="separator:gaf8b91ea6eac02be8192785187411bf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Platform identification</h2></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;LPC43xx M4&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IRQ VECTOR names</h2></td></tr>
<tr class="memitem:ga47ed6b1fe17fb40af49940189787b482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga47ed6b1fe17fb40af49940189787b482.html#ga47ed6b1fe17fb40af49940189787b482">DAC_IRQHandler</a>&#160;&#160;&#160;Vector40</td></tr>
<tr class="separator:ga47ed6b1fe17fb40af49940189787b482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23874156337333c4dc1a2c9b6640d657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga23874156337333c4dc1a2c9b6640d657.html#ga23874156337333c4dc1a2c9b6640d657">MAPP_IRQHandler</a>&#160;&#160;&#160;Vector44</td></tr>
<tr class="separator:ga23874156337333c4dc1a2c9b6640d657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea14900d90072588a6239ba939a88551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaea14900d90072588a6239ba939a88551.html#gaea14900d90072588a6239ba939a88551">DMA_IRQHandler</a>&#160;&#160;&#160;Vector48</td></tr>
<tr class="separator:gaea14900d90072588a6239ba939a88551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96caa3df7832120d5a623d89bf7bfeda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga96caa3df7832120d5a623d89bf7bfeda.html#ga96caa3df7832120d5a623d89bf7bfeda">Ethernet_IRQHandler</a>&#160;&#160;&#160;Vector54</td></tr>
<tr class="separator:ga96caa3df7832120d5a623d89bf7bfeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b56def4842b9f9ba6ce93e4dfe6361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga44b56def4842b9f9ba6ce93e4dfe6361.html#ga44b56def4842b9f9ba6ce93e4dfe6361">SDIO_IRQHandler</a>&#160;&#160;&#160;Vector58</td></tr>
<tr class="separator:ga44b56def4842b9f9ba6ce93e4dfe6361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5409ec0f11dac1ee7291787f4645a9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5409ec0f11dac1ee7291787f4645a9bb.html#ga5409ec0f11dac1ee7291787f4645a9bb">LCD_IRQHandler</a>&#160;&#160;&#160;Vector5C</td></tr>
<tr class="separator:ga5409ec0f11dac1ee7291787f4645a9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02dd12f156e46e2e2aded69be76e3b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae02dd12f156e46e2e2aded69be76e3b6.html#gae02dd12f156e46e2e2aded69be76e3b6">USB0_IRQHandler</a>&#160;&#160;&#160;Vector60</td></tr>
<tr class="separator:gae02dd12f156e46e2e2aded69be76e3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec9935d4b747647d77b1a8aa5ae9bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabec9935d4b747647d77b1a8aa5ae9bf3.html#gabec9935d4b747647d77b1a8aa5ae9bf3">USB1_IRQHandler</a>&#160;&#160;&#160;Vector64</td></tr>
<tr class="separator:gabec9935d4b747647d77b1a8aa5ae9bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d376296b1e32b407b5d84dcde9d3008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0d376296b1e32b407b5d84dcde9d3008.html#ga0d376296b1e32b407b5d84dcde9d3008">SCT_IRQHandler</a>&#160;&#160;&#160;Vector68</td></tr>
<tr class="separator:ga0d376296b1e32b407b5d84dcde9d3008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84385543a61a2d01d126ee295aeac45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga84385543a61a2d01d126ee295aeac45b.html#ga84385543a61a2d01d126ee295aeac45b">RITimer_IRQHandler</a>&#160;&#160;&#160;Vector6C</td></tr>
<tr class="separator:ga84385543a61a2d01d126ee295aeac45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62428e1450b31b7fdb94c6223ffd1b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga62428e1450b31b7fdb94c6223ffd1b87.html#ga62428e1450b31b7fdb94c6223ffd1b87">Timer0_IRQHandler</a>&#160;&#160;&#160;Vector70</td></tr>
<tr class="separator:ga62428e1450b31b7fdb94c6223ffd1b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca55f979285e889deb49629f8090d8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaca55f979285e889deb49629f8090d8e5.html#gaca55f979285e889deb49629f8090d8e5">Timer1_IRQHandler</a>&#160;&#160;&#160;Vector74</td></tr>
<tr class="separator:gaca55f979285e889deb49629f8090d8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938e8ce526c3362e27b9299d38637d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga938e8ce526c3362e27b9299d38637d72.html#ga938e8ce526c3362e27b9299d38637d72">Timer2_IRQHandler</a>&#160;&#160;&#160;Vector78</td></tr>
<tr class="separator:ga938e8ce526c3362e27b9299d38637d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22945baff4e663db6f627d2a92d06d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga22945baff4e663db6f627d2a92d06d73.html#ga22945baff4e663db6f627d2a92d06d73">Timer3_IRQHandler</a>&#160;&#160;&#160;Vector7C</td></tr>
<tr class="separator:ga22945baff4e663db6f627d2a92d06d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be32dc500c2b19a20827cee30ceed19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9be32dc500c2b19a20827cee30ceed19.html#ga9be32dc500c2b19a20827cee30ceed19">MCPWM_IRQHandler</a>&#160;&#160;&#160;Vector80</td></tr>
<tr class="separator:ga9be32dc500c2b19a20827cee30ceed19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff88bd6a60974496cc04cd4ee5f6e2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaff88bd6a60974496cc04cd4ee5f6e2ee.html#gaff88bd6a60974496cc04cd4ee5f6e2ee">ADC0_IRQHandler</a>&#160;&#160;&#160;Vector84</td></tr>
<tr class="separator:gaff88bd6a60974496cc04cd4ee5f6e2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae794f75932ec7313b0d03cce06cb9448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae794f75932ec7313b0d03cce06cb9448.html#gae794f75932ec7313b0d03cce06cb9448">I2C0_IRQHandler</a>&#160;&#160;&#160;Vector88</td></tr>
<tr class="separator:gae794f75932ec7313b0d03cce06cb9448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815f1f2872de95574a1ddcf87e8bbaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga815f1f2872de95574a1ddcf87e8bbaf8.html#ga815f1f2872de95574a1ddcf87e8bbaf8">I2C1_IRQHandler</a>&#160;&#160;&#160;Vector8C</td></tr>
<tr class="separator:ga815f1f2872de95574a1ddcf87e8bbaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e26e894e52e05cb167e255be2244f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga56e26e894e52e05cb167e255be2244f0.html#ga56e26e894e52e05cb167e255be2244f0">SPI_IRQHandler</a>&#160;&#160;&#160;Vector90</td></tr>
<tr class="separator:ga56e26e894e52e05cb167e255be2244f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfad9f182b248bceb2ebedd9ae366546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacfad9f182b248bceb2ebedd9ae366546.html#gacfad9f182b248bceb2ebedd9ae366546">ADC1_IRQHandler</a>&#160;&#160;&#160;Vector94</td></tr>
<tr class="separator:gacfad9f182b248bceb2ebedd9ae366546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c180d46671432a23acc76efe617885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga51c180d46671432a23acc76efe617885.html#ga51c180d46671432a23acc76efe617885">SSP0_IRQHandler</a>&#160;&#160;&#160;Vector98</td></tr>
<tr class="separator:ga51c180d46671432a23acc76efe617885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9bd7cc09a4e55a9ab6db8bb8510733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5f9bd7cc09a4e55a9ab6db8bb8510733.html#ga5f9bd7cc09a4e55a9ab6db8bb8510733">SSP1_IRQHandler</a>&#160;&#160;&#160;Vector9C</td></tr>
<tr class="separator:ga5f9bd7cc09a4e55a9ab6db8bb8510733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88d75f5a7deca5fe8525fa9b3dd96e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa88d75f5a7deca5fe8525fa9b3dd96e4.html#gaa88d75f5a7deca5fe8525fa9b3dd96e4">USART0_IRQHandler</a>&#160;&#160;&#160;VectorA0</td></tr>
<tr class="separator:gaa88d75f5a7deca5fe8525fa9b3dd96e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0de3d2869e80aeb27e18ce683e586584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0de3d2869e80aeb27e18ce683e586584.html#ga0de3d2869e80aeb27e18ce683e586584">UART1_IRQHandler</a>&#160;&#160;&#160;VectorA4</td></tr>
<tr class="separator:ga0de3d2869e80aeb27e18ce683e586584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484cf268e20400bfa2cf159fd86b98be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga484cf268e20400bfa2cf159fd86b98be.html#ga484cf268e20400bfa2cf159fd86b98be">USART2_IRQHandler</a>&#160;&#160;&#160;VectorA8</td></tr>
<tr class="separator:ga484cf268e20400bfa2cf159fd86b98be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a246e61ab1022b289c251e48f7094aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8a246e61ab1022b289c251e48f7094aa.html#ga8a246e61ab1022b289c251e48f7094aa">USART3_IRQHandler</a>&#160;&#160;&#160;VectorAC</td></tr>
<tr class="separator:ga8a246e61ab1022b289c251e48f7094aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec84e15453302a3dcdb5cae55f4e650e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaec84e15453302a3dcdb5cae55f4e650e.html#gaec84e15453302a3dcdb5cae55f4e650e">I2S0_IRQHandler</a>&#160;&#160;&#160;VectorB0</td></tr>
<tr class="separator:gaec84e15453302a3dcdb5cae55f4e650e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dea3410676a25b88ab9638ef52bc8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga5dea3410676a25b88ab9638ef52bc8fd.html#ga5dea3410676a25b88ab9638ef52bc8fd">I2S1_IRQHandler</a>&#160;&#160;&#160;VectorB4</td></tr>
<tr class="separator:ga5dea3410676a25b88ab9638ef52bc8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b1d047f7283828284d8cf6f2920124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab5b1d047f7283828284d8cf6f2920124.html#gab5b1d047f7283828284d8cf6f2920124">SPIFI_IRQHandler</a>&#160;&#160;&#160;VectorB8</td></tr>
<tr class="separator:gab5b1d047f7283828284d8cf6f2920124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4057ad0bfa35ea288f708e02e1125276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4057ad0bfa35ea288f708e02e1125276.html#ga4057ad0bfa35ea288f708e02e1125276">SGPIO_IRQHandler</a>&#160;&#160;&#160;VectorBC</td></tr>
<tr class="separator:ga4057ad0bfa35ea288f708e02e1125276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec4399a34aa1be9c3fe6fb9d281c941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafec4399a34aa1be9c3fe6fb9d281c941.html#gafec4399a34aa1be9c3fe6fb9d281c941">PIN_INT0_IRQHandler</a>&#160;&#160;&#160;VectorC0</td></tr>
<tr class="separator:gafec4399a34aa1be9c3fe6fb9d281c941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815e0e8a6c9061ae472a2555614e7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga815e0e8a6c9061ae472a2555614e7994.html#ga815e0e8a6c9061ae472a2555614e7994">PIN_INT1_IRQHandler</a>&#160;&#160;&#160;VectorC4</td></tr>
<tr class="separator:ga815e0e8a6c9061ae472a2555614e7994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95cd36ec5a1429cca9d21e1ca6998dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga95cd36ec5a1429cca9d21e1ca6998dc5.html#ga95cd36ec5a1429cca9d21e1ca6998dc5">PIN_INT2_IRQHandler</a>&#160;&#160;&#160;VectorC8</td></tr>
<tr class="separator:ga95cd36ec5a1429cca9d21e1ca6998dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd79d99c11bcb69018d8e06420a6971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4cd79d99c11bcb69018d8e06420a6971.html#ga4cd79d99c11bcb69018d8e06420a6971">PIN_INT3_IRQHandler</a>&#160;&#160;&#160;VectorCC</td></tr>
<tr class="separator:ga4cd79d99c11bcb69018d8e06420a6971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa578a8270aa67c0989fa42116fe26034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa578a8270aa67c0989fa42116fe26034.html#gaa578a8270aa67c0989fa42116fe26034">PIN_INT4_IRQHandler</a>&#160;&#160;&#160;VectorD0</td></tr>
<tr class="separator:gaa578a8270aa67c0989fa42116fe26034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2da3b2d4bd1968231f30d467fe9cd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gae2da3b2d4bd1968231f30d467fe9cd5d.html#gae2da3b2d4bd1968231f30d467fe9cd5d">PIN_INT5_IRQHandler</a>&#160;&#160;&#160;VectorD4</td></tr>
<tr class="separator:gae2da3b2d4bd1968231f30d467fe9cd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0465f47c06a5ac600ecd4244d9d4b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa0465f47c06a5ac600ecd4244d9d4b35.html#gaa0465f47c06a5ac600ecd4244d9d4b35">PIN_INT6_IRQHandler</a>&#160;&#160;&#160;VectorD8</td></tr>
<tr class="separator:gaa0465f47c06a5ac600ecd4244d9d4b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b8416d9bf30dec50d362ba64ebb58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga73b8416d9bf30dec50d362ba64ebb58d.html#ga73b8416d9bf30dec50d362ba64ebb58d">PIN_INT7_IRQHandler</a>&#160;&#160;&#160;VectorDC</td></tr>
<tr class="separator:ga73b8416d9bf30dec50d362ba64ebb58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc246a538c6d2c8759f9fffc0a7b2ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gabc246a538c6d2c8759f9fffc0a7b2ef4.html#gabc246a538c6d2c8759f9fffc0a7b2ef4">GINT0_IRQHandler</a>&#160;&#160;&#160;VectorE0</td></tr>
<tr class="separator:gabc246a538c6d2c8759f9fffc0a7b2ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0219044177f0b69984f626409b1188b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga0219044177f0b69984f626409b1188b6.html#ga0219044177f0b69984f626409b1188b6">GINT1_IRQHandler</a>&#160;&#160;&#160;VectorE4</td></tr>
<tr class="separator:ga0219044177f0b69984f626409b1188b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8298b5f2f39e66b322447fa7719bd360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga8298b5f2f39e66b322447fa7719bd360.html#ga8298b5f2f39e66b322447fa7719bd360">EventRouter_IRQHandler</a>&#160;&#160;&#160;VectorE8</td></tr>
<tr class="separator:ga8298b5f2f39e66b322447fa7719bd360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c056206f27455dda8ea0eb00d0193b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab2c056206f27455dda8ea0eb00d0193b.html#gab2c056206f27455dda8ea0eb00d0193b">C_CAN1_IRQHandler</a>&#160;&#160;&#160;VectorEC</td></tr>
<tr class="separator:gab2c056206f27455dda8ea0eb00d0193b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206667e322c18c75a312ae01b1752322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga206667e322c18c75a312ae01b1752322.html#ga206667e322c18c75a312ae01b1752322">ATimer_IRQHandler</a>&#160;&#160;&#160;VectorF8</td></tr>
<tr class="separator:ga206667e322c18c75a312ae01b1752322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadad366a84e3b496a18ef919a28342b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaeadad366a84e3b496a18ef919a28342b.html#gaeadad366a84e3b496a18ef919a28342b">RTC_IRQHandler</a>&#160;&#160;&#160;VectorFC</td></tr>
<tr class="separator:gaeadad366a84e3b496a18ef919a28342b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d92dcaa8f7e2d3f139f2a136d1f5bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga26d92dcaa8f7e2d3f139f2a136d1f5bf.html#ga26d92dcaa8f7e2d3f139f2a136d1f5bf">WWDT_IRQHandler</a>&#160;&#160;&#160;Vector104</td></tr>
<tr class="separator:ga26d92dcaa8f7e2d3f139f2a136d1f5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa174a181b7ea27145b8cc56d1232093b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa174a181b7ea27145b8cc56d1232093b.html#gaa174a181b7ea27145b8cc56d1232093b">C_CAN0_IRQHandler</a>&#160;&#160;&#160;Vector10C</td></tr>
<tr class="separator:gaa174a181b7ea27145b8cc56d1232093b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e712770b470d9dc1cb4eab3fcd4cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga23e712770b470d9dc1cb4eab3fcd4cf1.html#ga23e712770b470d9dc1cb4eab3fcd4cf1">QEI_IRQHandler</a>&#160;&#160;&#160;Vector110</td></tr>
<tr class="separator:ga23e712770b470d9dc1cb4eab3fcd4cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Hardware Abstraction Layer. </p>
<p>The HAL (Hardware Abstraction Layer) driver performs the system initialization and includes the platform support code shared by the other drivers. This driver does contain any API function except for a general initialization function <code><a class="el" href="group__HAL_gafd89c1650df524d95aef39b8bc38170d.html#gafd89c1650df524d95aef39b8bc38170d" title="HAL initialization.">halInit()</a></code> that must be invoked before any HAL service can be used, usually the HAL initialization should be performed immediately before the kernel initialization.<br  />
 Some HAL driver implementations also offer a custom early clock setup function that can be invoked before the C runtime initialization in order to accelerate the startup time. </p>
</div><!-- contents -->
<div class="ttc" id="agroup__STM32F0xx__DMA_ga656433ede85fb38fbe0283f168272299_html_ga656433ede85fb38fbe0283f168272299"><div class="ttname"><a href="group__STM32F0xx__DMA_ga656433ede85fb38fbe0283f168272299.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a></div><div class="ttdeci">#define STM32_DMA_STREAM_ID_MSK(dma, stream)</div><div class="ttdoc">Returns a DMA stream identifier mask.</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:84</div></div>
<div class="ttc" id="agroup__HAL_ga99e8150acf956243e9337a8170300396_html_ga99e8150acf956243e9337a8170300396"><div class="ttname"><a href="group__HAL_ga99e8150acf956243e9337a8170300396.html#ga99e8150acf956243e9337a8170300396">LPC11xx_SYSPLL_MUL</a></div><div class="ttdeci">#define LPC11xx_SYSPLL_MUL</div><div class="ttdoc">System PLL multiplier.</div><div class="ttdef"><b>Definition:</b> hal_lld.h:75</div></div>
<div class="ttc" id="agroup__HAL_ga96755060c987d917ad2126201574601d_html_ga96755060c987d917ad2126201574601d"><div class="ttname"><a href="group__HAL_ga96755060c987d917ad2126201574601d.html#ga96755060c987d917ad2126201574601d">LPC8xx_SYSPLL_MUL</a></div><div class="ttdeci">#define LPC8xx_SYSPLL_MUL</div><div class="ttdoc">System PLL multiplier.</div><div class="ttdef"><b>Definition:</b> hal_lld.h:77</div></div>
<div class="ttc" id="agroup__HAL_html_ga347f06d57334d6396824d0b4e58b5956"><div class="ttname"><a href="group__HAL.html#ga347f06d57334d6396824d0b4e58b5956">LPC_SYSPLLCLKIN</a></div><div class="ttdeci">#define LPC_SYSPLLCLKIN</div><div class="ttdoc">PLL input clock frequency.</div><div class="ttdef"><b>Definition:</b> hal_lld.h:118</div></div>
<div class="ttc" id="agroup__HAL_ga8acca3c2a430df0723689129e4195464_html_ga8acca3c2a430df0723689129e4195464"><div class="ttname"><a href="group__HAL_ga8acca3c2a430df0723689129e4195464.html#ga8acca3c2a430df0723689129e4195464">SPC5_CLK_PREDIV_VALUE</a></div><div class="ttdeci">#define SPC5_CLK_PREDIV_VALUE</div><div class="ttdoc">External clock pre-divider.</div><div class="ttdef"><b>Definition:</b> hal_lld.h:136</div></div>
<div class="ttc" id="agroup__HAL_html_ga27d0a66a3564ad69bf24b565fa8c22c4"><div class="ttname"><a href="group__HAL.html#ga27d0a66a3564ad69bf24b565fa8c22c4">LPC11xx_SYSPLLCLKIN</a></div><div class="ttdeci">#define LPC11xx_SYSPLLCLKIN</div><div class="ttdoc">PLL input clock frequency.</div><div class="ttdef"><b>Definition:</b> hal_lld.h:118</div></div>
<div class="ttc" id="agroup__HAL_ga346a159762df124244701aa2bb193011_html_ga346a159762df124244701aa2bb193011"><div class="ttname"><a href="group__HAL_ga346a159762df124244701aa2bb193011.html#ga346a159762df124244701aa2bb193011">halSPCGetSystemClock</a></div><div class="ttdeci">uint32_t halSPCGetSystemClock(void)</div><div class="ttdoc">Returns the system clock under the current run mode.</div><div class="ttdef"><b>Definition:</b> hal_lld.c:260</div></div>
<div class="ttc" id="agroup__HAL_gac0f839fc8afac289f8966f783621288d_html_gac0f839fc8afac289f8966f783621288d"><div class="ttname"><a href="group__HAL_gac0f839fc8afac289f8966f783621288d.html#gac0f839fc8afac289f8966f783621288d">LPC_SYSPLL_MUL</a></div><div class="ttdeci">#define LPC_SYSPLL_MUL</div><div class="ttdoc">System PLL multiplier.</div><div class="ttdef"><b>Definition:</b> hal_lld.h:75</div></div>
<div class="ttc" id="agroup__HAL_html_ga98c403f74c741583d2519fad3298662e"><div class="ttname"><a href="group__HAL.html#ga98c403f74c741583d2519fad3298662e">LPC8xx_SYSPLLCLKIN</a></div><div class="ttdeci">#define LPC8xx_SYSPLLCLKIN</div><div class="ttdoc">PLL input clock frequency.</div><div class="ttdef"><b>Definition:</b> hal_lld.h:122</div></div>
<div class="ttc" id="agroup__HAL_ga49f30184729b651595f4cf51b48d6ea4_html_ga49f30184729b651595f4cf51b48d6ea4"><div class="ttname"><a href="group__HAL_ga49f30184729b651595f4cf51b48d6ea4.html#ga49f30184729b651595f4cf51b48d6ea4">LPC122x_SYSPLL_MUL</a></div><div class="ttdeci">#define LPC122x_SYSPLL_MUL</div><div class="ttdoc">System PLL multiplier.</div><div class="ttdef"><b>Definition:</b> hal_lld.h:75</div></div>
<div class="ttc" id="agroup__HAL_gab30145b090cf4c4a3c16b97e39dea90f_html_gab30145b090cf4c4a3c16b97e39dea90f"><div class="ttname"><a href="group__HAL_gab30145b090cf4c4a3c16b97e39dea90f.html#gab30145b090cf4c4a3c16b97e39dea90f">BIUCR_BANK1_TOO</a></div><div class="ttdeci">#define BIUCR_BANK1_TOO</div><div class="ttdef"><b>Definition:</b> hal_lld.h:63</div></div>
<div class="ttc" id="agroup__HAL_html_ga9c2702b39fa7b98c6925efa252aa2d1b"><div class="ttname"><a href="group__HAL.html#ga9c2702b39fa7b98c6925efa252aa2d1b">LPC122x_SYSPLLCLKIN</a></div><div class="ttdeci">#define LPC122x_SYSPLLCLKIN</div><div class="ttdoc">PLL input clock frequency.</div><div class="ttdef"><b>Definition:</b> hal_lld.h:118</div></div>
<div class="ttc" id="agroup__HAL_html_ga7e916414c796ba2c3b8ead8c366e266a"><div class="ttname"><a href="group__HAL.html#ga7e916414c796ba2c3b8ead8c366e266a">LPC13xx_SYSPLLCLKIN</a></div><div class="ttdeci">#define LPC13xx_SYSPLLCLKIN</div><div class="ttdoc">PLL input clock frequency.</div><div class="ttdef"><b>Definition:</b> hal_lld.h:118</div></div>
<div class="ttc" id="agroup__HAL_ga075ec789c556a61ed82849180d4d449b_html_ga075ec789c556a61ed82849180d4d449b"><div class="ttname"><a href="group__HAL_ga075ec789c556a61ed82849180d4d449b.html#ga075ec789c556a61ed82849180d4d449b">SPC5_CLK_MFD_VALUE</a></div><div class="ttdeci">#define SPC5_CLK_MFD_VALUE</div><div class="ttdoc">Multiplication factor divider.</div><div class="ttdef"><b>Definition:</b> hal_lld.h:144</div></div>
<div class="ttc" id="agroup__HAL_ga608460bdb91c761b7d97a7739cca4172_html_ga608460bdb91c761b7d97a7739cca4172"><div class="ttname"><a href="group__HAL_ga608460bdb91c761b7d97a7739cca4172.html#ga608460bdb91c761b7d97a7739cca4172">LPC13xx_SYSPLL_MUL</a></div><div class="ttdeci">#define LPC13xx_SYSPLL_MUL</div><div class="ttdoc">System PLL multiplier.</div><div class="ttdef"><b>Definition:</b> hal_lld.h:75</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
