# Loading project VLSI
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 10 errors.
# 6 compiles, 1 failed with 10 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 10 errors.
# 6 compiles, 1 failed with 10 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 10 errors.
# 6 compiles, 1 failed with 10 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 7 errors.
# 6 compiles, 1 failed with 7 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 5 errors.
# 6 compiles, 1 failed with 5 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 3 errors.
# 6 compiles, 1 failed with 3 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
vsim work.dma
# vsim work.dma 
# Start time: 20:42:05 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (18) for port "/dma/read_counter/q".
#    Time: 0 ps  Iteration: 0  Instance: /dma/read_counter File: /home/ahmad/Desktop/project/newsrc/GenericCounter.vhd Line: 14
# FATAL ERROR while loading design
# Error loading design
# End time: 20:42:07 on Apr 16,2018, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 4 errors.
# 6 compiles, 1 failed with 4 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dma
# vsim work.dma 
# Start time: 20:45:14 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
# ** Fatal: (vsim-3348) Port length (17) does not match actual length (18) for port "/dma/read_counter/q".
#    Time: 0 ps  Iteration: 0  Instance: /dma/read_counter File: /home/ahmad/Desktop/project/newsrc/GenericCounter.vhd Line: 14
# FATAL ERROR while loading design
# Error loading design
# End time: 20:45:15 on Apr 16,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.dma
# vsim work.dma 
# Start time: 20:45:36 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
# ** Fatal: (vsim-3348) Port length (17) does not match actual length (18) for port "/dma/read_counter/q".
#    Time: 0 ps  Iteration: 0  Instance: /dma/read_counter File: /home/ahmad/Desktop/project/newsrc/GenericCounter.vhd Line: 14
# FATAL ERROR while loading design
# Error loading design
# End time: 20:45:37 on Apr 16,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim work.dma
# vsim work.dma 
# Start time: 20:45:53 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
# ** Fatal: (vsim-3348) Port length (17) does not match actual length (18) for port "/dma/read_counter/q".
#    Time: 0 ps  Iteration: 0  Instance: /dma/read_counter File: /home/ahmad/Desktop/project/newsrc/GenericCounter.vhd Line: 14
# FATAL ERROR while loading design
# Error loading design
# End time: 20:45:53 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim work.dma
# vsim work.dma 
# Start time: 20:46:49 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
# ** Fatal: (vsim-3348) Port length (17) does not match actual length (18) for port "/dma/read_counter/q".
#    Time: 0 ps  Iteration: 0  Instance: /dma/read_counter File: /home/ahmad/Desktop/project/newsrc/GenericCounter.vhd Line: 14
# FATAL ERROR while loading design
# Error loading design
# End time: 20:46:49 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful with warnings.
# 6 compiles, 0 failed with no errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dma
# vsim work.dma 
# Start time: 20:47:56 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
# ** Fatal: (vsim-3348) Port length (17) does not match actual length (18) for port "/dma/read_counter/q".
#    Time: 0 ps  Iteration: 0  Instance: /dma/read_counter File: /home/ahmad/Desktop/project/newsrc/GenericCounter.vhd Line: 14
# FATAL ERROR while loading design
# Error loading design
# End time: 20:47:56 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work -2002 -explicit /home/ahmad/Desktop/project/newsrc/GenericCounter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:48:24 on Apr 16,2018
# vcom -reportprogress 300 -work work -2002 -explicit /home/ahmad/Desktop/project/newsrc/GenericCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity GenericCounter
# -- Compiling architecture behavioral of GenericCounter
# End time: 20:48:24 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.genericcounter
# vsim work.genericcounter 
# Start time: 20:48:28 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.genericcounter(behavioral)
add wave -position insertpoint sim:/genericcounter/*
add wave -position end  sim:/genericcounter/n
quit -sim
# End time: 20:50:47 on Apr 16,2018, Elapsed time: 0:02:19
# Errors: 0, Warnings: 0
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim work.dma
# vsim work.dma 
# Start time: 20:53:32 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
# ** Fatal: (vsim-3348) Port length (16) does not match actual length (17) for port "/dma/write_counter/q".
#    Time: 0 ps  Iteration: 0  Instance: /dma/write_counter File: /home/ahmad/Desktop/project/newsrc/GenericCounter.vhd Line: 14
# FATAL ERROR while loading design
# Error loading design
# End time: 20:53:32 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of GenericCounter.vhd was successful.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim work.dma
# vsim work.dma 
# Start time: 20:54:26 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful.
# 6 compiles, 0 failed with no errors.
quit -sim
# End time: 20:55:15 on Apr 16,2018, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
vsim work.dma
# vsim work.dma 
# Start time: 20:55:22 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
add wave -position end  sim:/dma/clock
add wave -position end  sim:/dma/reset
add wave -position end  sim:/dma/rw
add wave -position end  sim:/dma/done
add wave -position end  sim:/dma/address
force -freeze sim:/dma/clock 0 0, 1 {50 ps} -r 100
force -freeze sim:/dma/reset 0 0
force -freeze sim:/dma/rw 0 0
noforce sim:/dma/done
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dma
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dma
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dma
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dma
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 20:57:50 on Apr 16,2018, Elapsed time: 0:02:28
# Errors: 0, Warnings: 4
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dma
# vsim work.dma 
# Start time: 20:57:56 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
add wave -position end  sim:/dma/clock
add wave -position end  sim:/dma/reset
add wave -position end  sim:/dma/rw
add wave -position end  sim:/dma/done
add wave -position end  sim:/dma/address
force -freeze sim:/dma/clock 0 0, 1 {50 ps} -r 100
force -freeze sim:/dma/reset 0 0
force -freeze sim:/dma/rw 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dma
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dma
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dma
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dma
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 20:59:35 on Apr 16,2018, Elapsed time: 0:01:39
# Errors: 0, Warnings: 4
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful.
# 6 compiles, 0 failed with no errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dma
# vsim work.dma 
# Start time: 21:00:03 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
add wave -position end  sim:/dma/clock
add wave -position end  sim:/dma/reset
add wave -position end  sim:/dma/rw
add wave -position end  sim:/dma/done
add wave -position end  sim:/dma/address
force -freeze sim:/dma/clock 1 0, 0 {50 ps} -r 100
force -freeze sim:/dma/reset U0 0
# ** Error: (vsim-4026) Value "u0" does not represent a literal of the enumeration type.
# ** Error: (vsim-4011) Invalid force value: U0 0.
# 
force -freeze sim:/dma/reset 0 0
force -freeze sim:/dma/rw 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run -all
# Break key hit
# Simulation stop requested.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 21:03:49 on Apr 16,2018, Elapsed time: 0:03:46
# Errors: 1, Warnings: 0
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dma
# vsim work.dma 
# Start time: 21:03:55 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
add wave -position end  sim:/dma/clock
add wave -position end  sim:/dma/reset
add wave -position end  sim:/dma/rw
add wave -position end  sim:/dma/read_done
add wave -position end  sim:/dma/write_done
add wave -position end  sim:/dma/address
force -freeze sim:/dma/reset 0 0
force -freeze sim:/dma/rw 0 0
force -freeze sim:/dma/clock 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run -all
# Break key hit
# Simulation stop requested.
run
run
run
force -freeze sim:/dma/rw 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 21:09:45 on Apr 16,2018, Elapsed time: 0:05:50
# Errors: 0, Warnings: 0
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful with warnings.
# 6 compiles, 0 failed with no errors.
# Load canceled
vsim work.dma
# vsim work.dma 
# Start time: 21:10:32 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
add wave -position end  sim:/dma/clock
add wave -position end  sim:/dma/reset
add wave -position end  sim:/dma/rw
add wave -position end  sim:/dma/read_done
add wave -position end  sim:/dma/write_done
add wave -position end  sim:/dma/address
force -freeze sim:/dma/clock 1 0, 0 {50 ps} -r 100
force -freeze sim:/dma/reset 0 0
force -freeze sim:/dma/rw 0 0
force -freeze sim:/dma/reset 1 0
force -freeze sim:/dma/rw 1 0
force -freeze sim:/dma/reset 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dma
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dma
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dma
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dma
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 18 (17 downto 0). Right is 16 (15 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /dma/line__24 File: /home/ahmad/Desktop/project/newsrc/DMA.vhd
# Fatal error in Architecture seq at /home/ahmad/Desktop/project/newsrc/DMA.vhd line 25
# 
# HDL call sequence:
# Stopped at /home/ahmad/Desktop/project/newsrc/DMA.vhd 25 Architecture seq
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/ahmad/Desktop/project/newsrc/DMA.vhd 25 Architecture seq
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/ahmad/Desktop/project/newsrc/DMA.vhd 25 Architecture seq
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/ahmad/Desktop/project/newsrc/DMA.vhd 25 Architecture seq
# 
quit -sim
# End time: 21:21:39 on Apr 16,2018, Elapsed time: 0:11:07
# Errors: 5, Warnings: 4
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 3 errors.
# 6 compiles, 1 failed with 3 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 5 errors.
# 6 compiles, 1 failed with 5 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 3 errors.
# 6 compiles, 1 failed with 3 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 5 errors.
# 6 compiles, 1 failed with 5 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 4 errors.
# 6 compiles, 1 failed with 4 errors.
# Compile of GenericCounter.vhd failed with 1 errors.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 7 errors.
# 6 compiles, 2 failed with 8 errors.
# Compile of GenericCounter.vhd failed with 1 errors.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 7 errors.
# 6 compiles, 2 failed with 8 errors.
# Compile of GenericCounter.vhd failed with 3 errors.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 7 errors.
# 6 compiles, 2 failed with 10 errors.
# Compile of GenericCounter.vhd failed with 2 errors.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 13 errors.
# 6 compiles, 2 failed with 15 errors.
# Compile of GenericCounter.vhd failed with 2 errors.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 7 errors.
# 6 compiles, 2 failed with 9 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim work.genericcounter
# vsim work.genericcounter 
# Start time: 21:34:37 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.genericcounter(behavioral)
add wave -position end  sim:/genericcounter/clk
add wave -position end  sim:/genericcounter/reset
add wave -position end  sim:/genericcounter/done
add wave -position end  sim:/genericcounter/q
force -freeze sim:/genericcounter/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/genericcounter/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 21:36:00 on Apr 16,2018, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
vsim work.dma
# vsim work.dma 
# Start time: 21:36:03 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
add wave -position end  sim:/dma/clock
add wave -position end  sim:/dma/reset
add wave -position end  sim:/dma/mode
add wave -position end  sim:/dma/read_done
add wave -position end  sim:/dma/write_done
add wave -position end  sim:/dma/f_done
add wave -position end  sim:/dma/address
force -freeze sim:/dma/mode 00 0
force -freeze sim:/dma/clock 0 0, 1 {50 ps} -r 100
force -freeze sim:/dma/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/dma/mode 01 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 21:38:19 on Apr 16,2018, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 5 errors.
# 6 compiles, 1 failed with 5 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd failed with 5 errors.
# 6 compiles, 1 failed with 5 errors.
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
vsim work.dma
# vsim work.dma 
# Start time: 21:40:26 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
add wave -position end  sim:/dma/clock
add wave -position end  sim:/dma/reset
add wave -position end  sim:/dma/mode
add wave -position end  sim:/dma/read_done
add wave -position end  sim:/dma/write_done
add wave -position end  sim:/dma/f_done
add wave -position end  sim:/dma/address
force -freeze sim:/dma/clock 0 0, 1 {50 ps} -r 100
force -freeze sim:/dma/reset 0 0
force -freeze sim:/dma/mode 00 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/dma/mode 01 0
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/dma/mode 10 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 21:42:45 on Apr 16,2018, Elapsed time: 0:02:19
# Errors: 0, Warnings: 0
# Load canceled
vsim work.dma
# vsim work.dma 
# Start time: 21:43:20 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
add wave -position insertpoint  \
sim:/dma/clock \
sim:/dma/reset \
sim:/dma/mode \
sim:/dma/read_done \
sim:/dma/write_done \
sim:/dma/f_done \
sim:/dma/address
force -freeze sim:/dma/clock 0 0, 1 {50 ps} -r 100
force -freeze sim:/dma/reset 0 0
force -freeze sim:/dma/mode 00 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 21:46:24 on Apr 16,2018, Elapsed time: 0:03:04
# Errors: 0, Warnings: 0
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim work.dma
# vsim work.dma 
# Start time: 21:46:33 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.dma(seq)
# Loading work.genericcounter(behavioral)
add wave -position end  sim:/dma/clock
add wave -position end  sim:/dma/reset
add wave -position end  sim:/dma/mode
add wave -position end  sim:/dma/read_done
add wave -position end  sim:/dma/write_done
add wave -position end  sim:/dma/f_done
add wave -position end  sim:/dma/address
force -freeze sim:/dma/clock 0 0, 1 {50 ps} -r 100
force -freeze sim:/dma/reset 0 0
force -freeze sim:/dma/mode 00 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/dma/mode 10 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -all
# Break key hit
# Simulation stop requested.
run
run
run
run
force -freeze sim:/dma/mode 11 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -all
# Break key hit
# Simulation stop requested.
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 21:52:53 on Apr 16,2018, Elapsed time: 0:06:20
# Errors: 0, Warnings: 0
# Compile of GenericCounter.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MultiplierCell.vhd was successful.
# Compile of MultiplierPipe.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of DMA.vhd was successful.
# 6 compiles, 0 failed with no errors.
