Classic Timing Analyzer report for hm62256
Mon May 17 11:06:01 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                          ; To                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.255 ns                                       ; data[4]                                                                                       ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.742 ns                                       ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5]                         ; q[5]                                                                                           ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.438 ns                                       ; address[3]                                                                                    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg7 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                               ;                                                                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                           ; To                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                        ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                             ; To Clock ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.255 ns   ; data[4]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 3.243 ns   ; address[2] ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 2.975 ns   ; address[1] ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 2.889 ns   ; wren       ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 2.835 ns   ; address[0] ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 2.607 ns   ; data[0]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 2.459 ns   ; data[7]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 2.456 ns   ; address[4] ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 2.454 ns   ; data[5]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 2.452 ns   ; data[6]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 2.444 ns   ; data[2]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 2.444 ns   ; data[1]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; -0.076 ns  ; data[3]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; -0.213 ns  ; address[3] ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                           ;
+-------+--------------+------------+-----------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                  ; To   ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 6.742 ns   ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5] ; q[5] ; clock      ;
; N/A   ; None         ; 6.171 ns   ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[2] ; q[2] ; clock      ;
; N/A   ; None         ; 5.600 ns   ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[3] ; q[3] ; clock      ;
; N/A   ; None         ; 5.590 ns   ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[6] ; q[6] ; clock      ;
; N/A   ; None         ; 5.518 ns   ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[0] ; q[0] ; clock      ;
; N/A   ; None         ; 5.439 ns   ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[1] ; q[1] ; clock      ;
; N/A   ; None         ; 5.176 ns   ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[7] ; q[7] ; clock      ;
; N/A   ; None         ; 4.906 ns   ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[4] ; q[4] ; clock      ;
+-------+--------------+------------+-----------------------------------------------------------------------+------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                               ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                             ; To Clock ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.438 ns  ; address[3] ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; 0.301 ns  ; data[3]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -2.219 ns ; data[2]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -2.219 ns ; data[1]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -2.227 ns ; data[6]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -2.229 ns ; data[5]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -2.231 ns ; address[4] ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -2.234 ns ; data[7]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -2.382 ns ; data[0]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -2.610 ns ; address[0] ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -2.664 ns ; wren       ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -2.750 ns ; address[1] ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -3.018 ns ; address[2] ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -3.030 ns ; data[4]    ; altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 17 11:06:01 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hm62256 -c hm62256 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source memory "altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.720 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X16_Y2; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 1.720 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.046 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.267 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.657 ns) + CELL(0.413 ns) = 2.267 ns; Loc. = M512_X16_Y2; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.267 ns ( 55.89 % )
                Info: Total interconnect delay = 1.000 ns ( 44.11 % )
            Info: - Longest clock path from clock "clock" to source memory is 2.313 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.657 ns) + CELL(0.459 ns) = 2.313 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.313 ns ( 56.77 % )
                Info: Total interconnect delay = 1.000 ns ( 43.23 % )
        Info: + Micro clock to output delay of source is 0.140 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4" (data pin = "data[4]", clock pin = "clock") is 3.255 ns
    Info: + Longest pin to memory delay is 5.546 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 1; PIN Node = 'data[4]'
        Info: 2: + IC(4.565 ns) + CELL(0.134 ns) = 5.546 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4'
        Info: Total cell delay = 0.981 ns ( 17.69 % )
        Info: Total interconnect delay = 4.565 ns ( 82.31 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.459 ns) = 2.313 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_datain_reg4'
        Info: Total cell delay = 1.313 ns ( 56.77 % )
        Info: Total interconnect delay = 1.000 ns ( 43.23 % )
Info: tco from clock "clock" to destination pin "q[5]" through memory "altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5]" is 6.742 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.267 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.413 ns) = 2.267 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5]'
        Info: Total cell delay = 1.267 ns ( 55.89 % )
        Info: Total interconnect delay = 1.000 ns ( 44.11 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 4.335 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|q_a[5]'
        Info: 2: + IC(2.318 ns) + CELL(1.952 ns) = 4.335 ns; Loc. = PIN_E11; Fanout = 0; PIN Node = 'q[5]'
        Info: Total cell delay = 2.017 ns ( 46.53 % )
        Info: Total interconnect delay = 2.318 ns ( 53.47 % )
Info: th for memory "altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3" (data pin = "address[3]", clock pin = "clock") is 0.438 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.312 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.458 ns) = 2.312 ns; Loc. = M512_X16_Y2; Fanout = 8; MEM Node = 'altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 1.312 ns ( 56.75 % )
        Info: Total interconnect delay = 1.000 ns ( 43.25 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 2.077 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'address[3]'
        Info: 2: + IC(1.147 ns) + CELL(0.131 ns) = 2.077 ns; Loc. = M512_X16_Y2; Fanout = 8; MEM Node = 'altsyncram:altsyncram_component|altsyncram_q0c1:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 0.930 ns ( 44.78 % )
        Info: Total interconnect delay = 1.147 ns ( 55.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Mon May 17 11:06:01 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


