0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.gen/sources_1/ip/dds_compiler_0/demo_tb/tb_dds_compiler_0.vhd,1718924190,vhdl,C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.srcs/sim_1/new/tb_dds_compiler_1.vhd,,,tb_dds_compiler_0,,,,,,,,
C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd,1718924190,vhdl,C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.srcs/sim_1/imports/demo_tb/tb_dds_compiler_0.vhd;C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.srcs/sim_1/new/tb_dds_compiler_1.vhd;C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.srcs/sources_1/new/sin_cos_gen.vhd,,,dds_compiler_0,,,,,,,,
C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.srcs/sim_1/imports/demo_tb/tb_dds_compiler_0.vhd,1719438816,vhdl,,,,tb_dds_compiler_2,,,,,,,,
C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.srcs/sim_1/new/tb_dds_compiler_1.vhd,1719438816,vhdl,,,,,,,,,,,,
C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.srcs/sim_1/new/tb_motion_controller.vhd,1719432137,vhdl,,,,tb_motion_controller,,,,,,,,
C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.srcs/sources_1/imports/TLV5637/tlv5637.vhd,1719438816,vhdl,,,,tlv5637,,,,,,,,
C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.srcs/sources_1/new/motion_controller_top.vhd,1719438816,vhdl,,,,motion_controller_top,,,,,,,,
C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.srcs/sources_1/new/quad.vhd,1719438816,vhdl,,,,quad,,,,,,,,
C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test/dds_test.srcs/sources_1/new/sin_cos_gen.vhd,1719438816,vhdl,,,,sin_cos_gen,,,,,,,,
