
*** Running vivado
    with args -log sys_top_v2nfc_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_top_v2nfc_2_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sys_top_v2nfc_2_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 355.355 ; gain = 52.305
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.ipdefs/ip-repo_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 395.234 ; gain = 39.879
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.cache/ip 
Command: synth_design -top sys_top_v2nfc_2_0 -part xczu17eg-ffvc1760-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu17eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu17eg'
INFO: [Device 21-403] Loading part xczu17eg-ffvc1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 117680 
WARNING: [Synth 8-2507] parameter declaration becomes local in NPCG_Toggle_bCMD_manager with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMD_manager.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPCG_Toggle_bCMD_manager with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMD_manager.v:97]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPCG_Toggle_bCMD_manager with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMD_manager.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPCG_Toggle_bCMD_manager with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMD_manager.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPCG_Toggle_bCMD_manager with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMD_manager.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPCG_Toggle_bCMD_manager with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMD_manager.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:177]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:178]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:179]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:180]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:181]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:186]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:187]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:188]
WARNING: [Synth 8-2507] parameter declaration becomes local in NPM_Toggle_Top_DDR100 with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:189]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1559.773 ; gain = 0.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys_top_v2nfc_2_0' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ip/sys_top_v2nfc_2_0/synth/sys_top_v2nfc_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'NFC_Toggle_Top_DDR100' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NFC_Toggle_Top_DDR100.v:47]
	Parameter IDelayValue bound to: 1100 - type: integer 
	Parameter DQIDelayValue bound to: 1100 - type: integer 
	Parameter InputClockBufferType bound to: 1 - type: integer 
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter BufferType bound to: 1 - type: integer 
	Parameter IDelayCtrlInst bound to: 1 - type: integer 
	Parameter DQIDelayInst bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_Top' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_Top.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter NumofbCMD bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_way_CE_timer' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_way_CE_timer.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_way_CE_timer' (1#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_way_CE_timer.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_bCMD_manager' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMD_manager.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter MNG_FSM_BIT bound to: 5 - type: integer 
	Parameter MNG_RESET bound to: 5'b00001 
	Parameter MNG_READY bound to: 5'b00010 
	Parameter MNG_START bound to: 5'b00100 
	Parameter MNG_RUNNG bound to: 5'b01000 
	Parameter MNG_bH_Zd bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMD_manager.v:163]
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_bCMD_manager' (2#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMD_manager.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_bCMD_IDLE' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMD_IDLE.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_bCMD_IDLE' (3#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMD_IDLE.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_MNC_getFT' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_getFT.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter gFT_FSM_BIT bound to: 11 - type: integer 
	Parameter gFT_RESET bound to: 11'b00000000001 
	Parameter gFT_READY bound to: 11'b00000000010 
	Parameter gFT_CALST bound to: 11'b00000000100 
	Parameter gFT_CALD0 bound to: 11'b00000001000 
	Parameter gFT_CALDL bound to: 11'b00000010000 
	Parameter gFT_CALD1 bound to: 11'b00000100000 
	Parameter gFT_TM1ST bound to: 11'b00001000000 
	Parameter gFT_DI_ST bound to: 11'b00010000000 
	Parameter gFT_TM2ST bound to: 11'b00100000000 
	Parameter gFT_WTMDN bound to: 11'b01000000000 
	Parameter gFT_WAITD bound to: 11'b10000000000 
	Parameter pTF_FSM_BIT bound to: 8 - type: integer 
	Parameter pTF_RESET bound to: 8'b00000001 
	Parameter pTF_READY bound to: 8'b00000010 
	Parameter pTF_STDB0 bound to: 8'b00000100 
	Parameter pTF_CPTP0 bound to: 8'b00001000 
	Parameter pTF_STDB1 bound to: 8'b00010000 
	Parameter pTF_CPTP1 bound to: 8'b00100000 
	Parameter pTF_PTRSF bound to: 8'b01000000 
	Parameter pTF_WAITD bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_getFT.v:283]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_getFT.v:487]
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_MNC_getFT' (4#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_getFT.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_SCC_N_poe' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_SCC_N_poe.v:48]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter State_Idle bound to: 3'b000 
	Parameter State_POECmdIssue bound to: 3'b001 
	Parameter State_POEWait bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_SCC_N_poe' (5#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_SCC_N_poe.v:48]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_SCC_PI_reset' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_SCC_PI_reset.v:48]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter State_Idle bound to: 3'b000 
	Parameter State_PIResetIssue bound to: 3'b001 
	Parameter State_PIWait bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_SCC_PI_reset' (6#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_SCC_PI_reset.v:48]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_SCC_PO_reset' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_SCC_PO_reset.v:48]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter State_Idle bound to: 3'b000 
	Parameter State_POResetIssue bound to: 3'b001 
	Parameter State_POWait bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_SCC_PO_reset' (7#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_SCC_PO_reset.v:48]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_MNC_N_init' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_N_init.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter N_i_FSM_BIT bound to: 6 - type: integer 
	Parameter N_i_RESET bound to: 6'b000001 
	Parameter N_i_READY bound to: 6'b000010 
	Parameter N_i_00001 bound to: 6'b000100 
	Parameter N_i_00002 bound to: 6'b001000 
	Parameter N_i_00003 bound to: 6'b010000 
	Parameter N_i_00004 bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_N_init.v:215]
WARNING: [Synth 8-6014] Unused sequential element rSourceID_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_N_init.v:200]
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_MNC_N_init' (8#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_N_init.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_MNC_readST' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_readST.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter rST_FSM_BIT bound to: 12 - type: integer 
	Parameter rST_RESET bound to: 12'b000000000001 
	Parameter rST_READY bound to: 12'b000000000010 
	Parameter rST_PBRIssue bound to: 12'b000000000100 
	Parameter rST_CALIssue bound to: 12'b000000001000 
	Parameter rST_CALData0 bound to: 12'b000000010000 
	Parameter rST_CALAddr0 bound to: 12'b000000100000 
	Parameter rST_CALAddr1 bound to: 12'b000001000000 
	Parameter rST_CALAddr2 bound to: 12'b000010000000 
	Parameter rST_Timer1Issue bound to: 12'b000100000000 
	Parameter rST_DataInIssue bound to: 12'b001000000000 
	Parameter rST_Timer2Issue bound to: 12'b010000000000 
	Parameter rST_WAITDone bound to: 12'b100000000000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_readST.v:279]
WARNING: [Synth 8-6014] Unused sequential element rSourceID_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_readST.v:266]
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_MNC_readST' (9#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_readST.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_MNC_readID' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_readID.v:48]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter State_Idle bound to: 4'b0000 
	Parameter State_NPBRIssue bound to: 4'b0001 
	Parameter State_NCmdIssue bound to: 4'b0011 
	Parameter State_NCmdWrite0 bound to: 4'b0010 
	Parameter State_NCmdWrite1 bound to: 4'b0110 
	Parameter State_NTimer1Issue bound to: 4'b1111 
	Parameter State_DIIssue bound to: 4'b1110 
	Parameter State_NTimer2Issue bound to: 4'b1010 
	Parameter State_WaitDone bound to: 4'b1011 
WARNING: [Synth 8-6014] Unused sequential element rRowAddress_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_readID.v:180]
WARNING: [Synth 8-6014] Unused sequential element rSourceID_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_readID.v:181]
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_MNC_readID' (10#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_readID.v:48]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_MNC_setFT' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_setFT.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter sFT_FSM_BIT bound to: 11 - type: integer 
	Parameter sFT_RESET bound to: 11'b00000000001 
	Parameter sFT_READY bound to: 11'b00000000010 
	Parameter sFT_CALST bound to: 11'b00000000100 
	Parameter sFT_CALD0 bound to: 11'b00000001000 
	Parameter sFT_CALDL bound to: 11'b00000010000 
	Parameter sFT_CALD1 bound to: 11'b00000100000 
	Parameter sFT_TADLW bound to: 11'b00001000000 
	Parameter sFT_DO_ST bound to: 11'b00010000000 
	Parameter sFT_TM1ST bound to: 11'b00100000000 
	Parameter sFT_TM2ST bound to: 11'b01000000000 
	Parameter sFT_WAITD bound to: 11'b10000000000 
	Parameter pTF_FSM_BIT bound to: 11 - type: integer 
	Parameter pTF_RESET bound to: 11'b00000000001 
	Parameter pTF_READY bound to: 11'b00000000010 
	Parameter pTF_STADB bound to: 11'b00000000100 
	Parameter pTF_CAPTP bound to: 11'b00000001000 
	Parameter pTF_PTSD0 bound to: 11'b00000010000 
	Parameter pTF_PTSD1 bound to: 11'b00000100000 
	Parameter pTF_PTSD2 bound to: 11'b00001000000 
	Parameter pTF_PTSD3 bound to: 11'b00010000000 
	Parameter pTF_PTDD0 bound to: 11'b00100000000 
	Parameter pTF_PTDD1 bound to: 11'b01000000000 
	Parameter pTF_WAITD bound to: 11'b10000000000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_setFT.v:286]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_setFT.v:510]
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_MNC_setFT' (11#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_setFT.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_BNC_B_erase' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_B_erase.v:48]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter State_Idle bound to: 4'b0000 
	Parameter State_NCALIssue bound to: 4'b0001 
	Parameter State_NCmdPreset bound to: 4'b0011 
	Parameter State_NCmdWrite0 bound to: 4'b0010 
	Parameter State_NAddrWrite0 bound to: 4'b0110 
	Parameter State_NAddrWrite1 bound to: 4'b0111 
	Parameter State_NAddrWrite2 bound to: 4'b0101 
	Parameter State_NCmdWrite1 bound to: 4'b0100 
	Parameter State_NTMIssue bound to: 4'b1100 
	Parameter State_WaitDone bound to: 4'b1101 
WARNING: [Synth 8-6014] Unused sequential element rColAddress_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_B_erase.v:178]
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_BNC_B_erase' (12#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_B_erase.v:48]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_BNC_P_program' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_P_program.v:48]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter State_Idle bound to: 4'b0000 
	Parameter State_NCALIssue0 bound to: 4'b0001 
	Parameter State_NCmdWritePSel bound to: 4'b0011 
	Parameter State_NCmdWrite0 bound to: 4'b0010 
	Parameter State_NAddrWrite0 bound to: 4'b0110 
	Parameter State_NAddrWrite1 bound to: 4'b0111 
	Parameter State_NAddrWrite2 bound to: 4'b0101 
	Parameter State_NAddrWrite3 bound to: 4'b0100 
	Parameter State_NAddrWrite4 bound to: 4'b1100 
	Parameter State_WaitTADL bound to: 4'b1101 
	Parameter State_DOIssue bound to: 4'b1111 
	Parameter State_NCALIssue1 bound to: 4'b1110 
	Parameter State_NCmdWrite1 bound to: 4'b1010 
	Parameter State_NTimerIssue bound to: 4'b1011 
	Parameter State_WaitDone bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_BNC_P_program' (13#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_P_program.v:48]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_BNC_P_read_DT00h' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_P_read_DT00h.v:48]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter State_Idle bound to: 4'b0000 
	Parameter State_NPBRIssue bound to: 4'b0001 
	Parameter State_NCmdIssue bound to: 4'b0011 
	Parameter State_NCmdWrite0 bound to: 4'b0010 
	Parameter State_NCmdWrite1 bound to: 4'b0110 
	Parameter State_NCmdWrite2 bound to: 4'b0111 
	Parameter State_NCmdWriteRow0 bound to: 4'b0101 
	Parameter State_NCmdWriteRow1 bound to: 4'b0100 
	Parameter State_NCmdWriteRow2 bound to: 4'b1100 
	Parameter State_NCmdWrite3 bound to: 4'b1101 
	Parameter State_NTimer1Issue bound to: 4'b1111 
	Parameter State_DIIssue bound to: 4'b1110 
	Parameter State_NTimer2Issue bound to: 4'b1010 
	Parameter State_WaitDone bound to: 4'b1011 
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_BNC_P_read_DT00h' (14#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_P_read_DT00h.v:48]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_BNC_P_read_AW30h' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_P_read_AW30h.v:48]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter State_Idle bound to: 4'b0000 
	Parameter State_NCALIssue bound to: 4'b0001 
	Parameter State_NCmdPreset bound to: 4'b0011 
	Parameter State_NCmdWriteForPageSelect bound to: 4'b0010 
	Parameter State_NCmdWrite0 bound to: 4'b0110 
	Parameter State_NAddrWrite0 bound to: 4'b0111 
	Parameter State_NAddrWrite1 bound to: 4'b0101 
	Parameter State_NAddrWrite2 bound to: 4'b0100 
	Parameter State_NAddrWrite3 bound to: 4'b1100 
	Parameter State_NAddrWrite4 bound to: 4'b1101 
	Parameter State_NCmdWrite1 bound to: 4'b1111 
	Parameter State_NTMIssue bound to: 4'b1110 
	Parameter State_WaitDone bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_BNC_P_read_AW30h' (15#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_P_read_AW30h.v:48]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_BNC_single_cmd' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_single_cmd.v:48]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter State_Idle bound to: 4'b0000 
	Parameter State_NCALIssue bound to: 4'b0001 
	Parameter State_NCmdWrite0 bound to: 4'b0110 
	Parameter State_NTMIssue bound to: 4'b1110 
	Parameter State_WaitDone bound to: 4'b1010 
WARNING: [Synth 8-6014] Unused sequential element rColAddress_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_single_cmd.v:155]
WARNING: [Synth 8-6014] Unused sequential element rRowAddress_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_single_cmd.v:156]
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_BNC_single_cmd' (16#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_BNC_single_cmd.v:48]
INFO: [Synth 8-6157] synthesizing module 'NPCG_Toggle_bCMDMux' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMDMux.v:47]
	Parameter NumofbCMD bound to: 13 - type: integer 
	Parameter NumberOfWays bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_bCMDMux' (17#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_bCMDMux.v:47]
INFO: [Synth 8-6155] done synthesizing module 'NPCG_Toggle_Top' (18#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_Top.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPM_Toggle_Top_DDR100' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter PMC_FSM_BIT bound to: 4 - type: integer 
	Parameter PMC_RESET bound to: 4'b0001 
	Parameter PMC_HOLD bound to: 4'b0010 
	Parameter PMC_ON bound to: 4'b0100 
	Parameter PMC_OFF bound to: 4'b1000 
	Parameter CEH_FSM_BIT bound to: 3 - type: integer 
	Parameter CEH_RESET bound to: 3'b001 
	Parameter CEH_HOLD bound to: 3'b010 
	Parameter CEH_UPDT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:419]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:496]
INFO: [Synth 8-6157] synthesizing module 'NPM_Toggle_POR' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_POR.v:47]
	Parameter POR_FSM_BIT bound to: 4 - type: integer 
	Parameter POR_RESET bound to: 4'b0001 
	Parameter POR_READY bound to: 4'b0010 
	Parameter POR_RFRST bound to: 4'b0100 
	Parameter POR_RLOOP bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_POR.v:132]
INFO: [Synth 8-6155] done synthesizing module 'NPM_Toggle_POR' (19#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_POR.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPM_Toggle_PIR' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_PIR.v:47]
	Parameter PIR_FSM_BIT bound to: 6 - type: integer 
	Parameter PIR_RESET bound to: 6'b000001 
	Parameter PIR_READY bound to: 6'b000010 
	Parameter PIR_RFRST bound to: 6'b000100 
	Parameter PIR_RLOOP bound to: 6'b001000 
	Parameter PIR_RDRDF bound to: 6'b010000 
	Parameter PIR_RDRDL bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_PIR.v:144]
INFO: [Synth 8-6155] done synthesizing module 'NPM_Toggle_PIR' (20#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_PIR.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPM_Toggle_PHY_B_Reset' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_PHY_B_Reset.v:47]
	Parameter PBR_FSM_BIT bound to: 5 - type: integer 
	Parameter PBR_RESET bound to: 5'b00001 
	Parameter PBR_READY bound to: 5'b00010 
	Parameter PBR_RFRST bound to: 5'b00100 
	Parameter PBR_RWAIT bound to: 5'b01000 
	Parameter PBR_RLOOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_PHY_B_Reset.v:161]
INFO: [Synth 8-6155] done synthesizing module 'NPM_Toggle_PHY_B_Reset' (21#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_PHY_B_Reset.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPM_Toggle_IDLE_DDR100' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_IDLE_DDR100.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NPM_Toggle_IDLE_DDR100' (22#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_IDLE_DDR100.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPM_Toggle_CAL_DDR100' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_CAL_DDR100.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter CPT_FSM_BIT bound to: 5 - type: integer 
	Parameter CPT_RESET bound to: 5'b00001 
	Parameter CPT_READY bound to: 5'b00010 
	Parameter CPT_SFRST bound to: 5'b00100 
	Parameter CPT_SLOOP bound to: 5'b01000 
	Parameter CPT_WAITS bound to: 5'b10000 
	Parameter LCH_FSM_BIT bound to: 8 - type: integer 
	Parameter LCH_RESET bound to: 8'b00000001 
	Parameter LCH_READY bound to: 8'b00000010 
	Parameter LCH_PREST bound to: 8'b00000100 
	Parameter LCH_WDQSH bound to: 8'b00001000 
	Parameter LCH_ST001 bound to: 8'b00010000 
	Parameter LCH_ST002 bound to: 8'b00100000 
	Parameter LCH_ST003 bound to: 8'b01000000 
	Parameter LCH_ST004 bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
	Parameter MEMORY_SIZE bound to: 144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 0 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 0 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 9 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 9 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 12 - type: integer 
	Parameter rstb_loop_iter bound to: 12 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (23#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (24#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_CAL_DDR100.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_CAL_DDR100.v:358]
WARNING: [Synth 8-6014] Unused sequential element rCASelect_B_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_CAL_DDR100.v:342]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'NPM_Toggle_CAL_DDR100' (25#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_CAL_DDR100.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPM_Toggle_DO_tADL_DDR100' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DO_tADL_DDR100.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter DTO_FSM_BIT bound to: 9 - type: integer 
	Parameter DTO_RESET bound to: 9'b000000001 
	Parameter DTO_READY bound to: 9'b000000010 
	Parameter DTO_DQS01 bound to: 9'b000000100 
	Parameter DTO_DQS02 bound to: 9'b000001000 
	Parameter DTO_WPRAM bound to: 9'b000010000 
	Parameter DTO_DQOUT bound to: 9'b000100000 
	Parameter DTO_PAUSE bound to: 9'b001000000 
	Parameter DTO_DQLST bound to: 9'b010000000 
	Parameter DTO_WPSAM bound to: 9'b100000000 
	Parameter DTO_WPSA2 bound to: 9'b110000000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DO_tADL_DDR100.v:243]
INFO: [Synth 8-6155] done synthesizing module 'NPM_Toggle_DO_tADL_DDR100' (26#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DO_tADL_DDR100.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPM_Toggle_DI_DDR100' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter REC_FSM_BIT bound to: 8 - type: integer 
	Parameter REC_RESET bound to: 8'b00000001 
	Parameter REC_READY bound to: 8'b00000010 
	Parameter REC_RESTU bound to: 8'b00000100 
	Parameter REC_RPRAM bound to: 8'b00001000 
	Parameter REC_RE808 bound to: 8'b00010000 
	Parameter REC_RELST bound to: 8'b00100000 
	Parameter REC_RPSAM bound to: 8'b01000000 
	Parameter REC_WAITS bound to: 8'b10000000 
	Parameter DQI_FSM_BIT bound to: 9 - type: integer 
	Parameter DQI_RESET bound to: 9'b000000001 
	Parameter DQI_READY bound to: 9'b000000010 
	Parameter DQI_WTVIN bound to: 9'b000000100 
	Parameter DQI_IFIFO bound to: 9'b000001000 
	Parameter DQI_INm43 bound to: 9'b000010000 
	Parameter DQI_INm32 bound to: 9'b000100000 
	Parameter DQI_INm21 bound to: 9'b001000000 
	Parameter DQI_INm1Z bound to: 9'b010000000 
	Parameter DQI_WAITS bound to: 9'b100000000 
	Parameter DQO_FSM_BIT bound to: 7 - type: integer 
	Parameter DQO_RESET bound to: 7'b0000001 
	Parameter DQO_READY bound to: 7'b0000010 
	Parameter DQO_WTVIN bound to: 7'b0000100 
	Parameter DQO_P_PHY bound to: 7'b0001000 
	Parameter DQO_OLOOP bound to: 7'b0010000 
	Parameter DQO_P_BUS bound to: 7'b0100000 
	Parameter DQO_WAITS bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:220]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:223]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:225]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:229]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:231]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:233]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:235]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:237]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:249]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16384 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 2 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 16 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_rd_b_synth_template.gen_rf_wide_reg.addrblsb_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2750]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM gen_wr_a.gen_word_narrow.mem_reg
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (26#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (26#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:482]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:718]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:940]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'NPM_Toggle_DI_DDR100' (27#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPM_Toggle_TIMER' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_TIMER.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter TIM_FSM_BIT bound to: 4 - type: integer 
	Parameter TIM_RESET bound to: 4'b0001 
	Parameter TIM_READY bound to: 4'b0010 
	Parameter TIM_T10ns bound to: 4'b0100 
	Parameter TIM_TLOOP bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_TIMER.v:200]
INFO: [Synth 8-6155] done synthesizing module 'NPM_Toggle_TIMER' (28#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_TIMER.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPM_Toggle_PHYOutMux' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_PHYOutMux.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NPM_Toggle_PHYOutMux' (29#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_PHYOutMux.v:47]
WARNING: [Synth 8-6014] Unused sequential element r_PMC_cur_state_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:386]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'NPM_Toggle_Top_DDR100' (30#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_Top_DDR100.v:47]
INFO: [Synth 8-6157] synthesizing module 'NPhy_Toggle_Top_DDR100' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Top_DDR100.v:47]
	Parameter IDelayValue bound to: 1100 - type: integer 
	Parameter DQIDelayValue bound to: 1100 - type: integer 
	Parameter InputClockBufferType bound to: 1 - type: integer 
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter BufferType bound to: 1 - type: integer 
	Parameter IDelayCtrlInst bound to: 1 - type: integer 
	Parameter DQIDelayInst bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NPhy_Toggle_Physical_Input_DDR100' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Input_DDR100.v:48]
	Parameter IDelayValue bound to: 1100 - type: integer 
	Parameter DQIDelayValue bound to: 1100 - type: integer 
	Parameter InputClockBufferType bound to: 1 - type: integer 
	Parameter BufferType bound to: 1 - type: integer 
	Parameter IDelayCtrlInst bound to: 1 - type: integer 
	Parameter DQIDelayInst bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (31#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:35032]
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter DELAY_VALUE bound to: 1100 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE3' (32#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:35032]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (33#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (34#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'IDDRE1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34863]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'IDDRE1' (35#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34863]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Input_DDR100.v:492]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Input_DDR100.v:495]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0000000000000000 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 256 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 8 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 256 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 16 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (35#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (36#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (37#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (37#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (37#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (37#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (38#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (39#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1572]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1578]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (40#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (41#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (41#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (41#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (41#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (42#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (43#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Input_DDR100.v:628]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Input_DDR100.v:630]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Input_DDR100.v:632]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Input_DDR100.v:635]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Input_DDR100.v:638]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (44#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net wDQ2 in module/entity NPhy_Toggle_Physical_Input_DDR100 does not have driver. [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Input_DDR100.v:468]
WARNING: [Synth 8-3848] Net wDQ3 in module/entity NPhy_Toggle_Physical_Input_DDR100 does not have driver. [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Input_DDR100.v:469]
INFO: [Synth 8-6155] done synthesizing module 'NPhy_Toggle_Physical_Input_DDR100' (45#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Input_DDR100.v:48]
INFO: [Synth 8-6157] synthesizing module 'NPhy_Toggle_Physical_Output_DDR100' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Output_DDR100.v:48]
	Parameter NumberOfWays bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OSERDESE3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50156]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter ODDR_MODE bound to: FALSE - type: string 
	Parameter OSERDES_D_BYPASS bound to: FALSE - type: string 
	Parameter OSERDES_T_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE3' (46#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50156]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE3__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50156]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter ODDR_MODE bound to: FALSE - type: string 
	Parameter OSERDES_D_BYPASS bound to: FALSE - type: string 
	Parameter OSERDES_T_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE3__parameterized0' (46#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50156]
INFO: [Synth 8-6155] done synthesizing module 'NPhy_Toggle_Physical_Output_DDR100' (47#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Physical_Output_DDR100.v:48]
INFO: [Synth 8-6157] synthesizing module 'NPhy_Toggle_Pinpad' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Pinpad.v:48]
	Parameter NumberOfWays bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (48#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (49#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (50#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36132]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (51#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36132]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (52#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
INFO: [Synth 8-6155] done synthesizing module 'NPhy_Toggle_Pinpad' (53#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Pinpad.v:48]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'NPhy_Toggle_Top_DDR100' (54#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPhy_Toggle_Top_DDR100.v:47]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'NFC_Toggle_Top_DDR100' (55#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NFC_Toggle_Top_DDR100.v:47]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'sys_top_v2nfc_2_0' (56#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ip/sys_top_v2nfc_2_0/synth/sys_top_v2nfc_2_0.v:57]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iPI_DelayTapLoad
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iPI_DelayTap[4]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iPI_DelayTap[3]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iPI_DelayTap[2]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iPI_DelayTap[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iPI_DelayTap[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ0IDelayTap[8]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ0IDelayTap[7]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ0IDelayTap[6]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ0IDelayTap[5]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ0IDelayTap[4]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ0IDelayTap[3]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ0IDelayTap[2]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ0IDelayTap[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ0IDelayTap[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ0IDelayTapLoad[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ0IDelayTapLoad[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ1IDelayTap[8]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ1IDelayTap[7]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ1IDelayTap[6]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ1IDelayTap[5]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ1IDelayTap[4]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ1IDelayTap[3]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ1IDelayTap[2]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ1IDelayTap[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ1IDelayTap[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ1IDelayTapLoad[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ1IDelayTapLoad[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ2IDelayTap[8]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ2IDelayTap[7]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ2IDelayTap[6]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ2IDelayTap[5]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ2IDelayTap[4]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ2IDelayTap[3]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ2IDelayTap[2]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ2IDelayTap[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ2IDelayTap[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ2IDelayTapLoad[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ2IDelayTapLoad[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ3IDelayTap[8]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ3IDelayTap[7]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ3IDelayTap[6]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ3IDelayTap[5]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ3IDelayTap[4]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ3IDelayTap[3]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ3IDelayTap[2]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ3IDelayTap[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ3IDelayTap[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ3IDelayTapLoad[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ3IDelayTapLoad[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ4IDelayTap[8]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ4IDelayTap[7]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ4IDelayTap[6]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ4IDelayTap[5]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ4IDelayTap[4]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ4IDelayTap[3]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ4IDelayTap[2]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ4IDelayTap[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ4IDelayTap[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ4IDelayTapLoad[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ4IDelayTapLoad[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ5IDelayTap[8]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ5IDelayTap[7]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ5IDelayTap[6]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ5IDelayTap[5]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ5IDelayTap[4]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ5IDelayTap[3]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ5IDelayTap[2]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ5IDelayTap[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ5IDelayTap[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ5IDelayTapLoad[1]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ5IDelayTapLoad[0]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ6IDelayTap[8]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ6IDelayTap[7]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ6IDelayTap[6]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ6IDelayTap[5]
WARNING: [Synth 8-3331] design NPhy_Toggle_Physical_Input_DDR100 has unconnected port iDQ6IDelayTap[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:01:24 . Memory (MB): peak = 1745.504 ; gain = 185.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:26 . Memory (MB): peak = 1745.504 ; gain = 185.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:26 . Memory (MB): peak = 1745.504 ; gain = 185.945
---------------------------------------------------------------------------------
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL' of type 'IDELAYCTRL' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ULTRASCALE'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'IN_FIFO_ALT_16x512'. The XDC file d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ip/sys_top_v2nfc_2_0/src/IN_FIFO_ALT_16x512/IN_FIFO_ALT_16x512.xdc will not be read for any cell of this module.
Parsing XDC File [D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_v2nfc_2_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_v2nfc_2_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_v2nfc_2_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_v2nfc_2_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_v2nfc_2_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'IN_FIFO_ALT_16x512'. The XDC file d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ip/sys_top_v2nfc_2_0/src/IN_FIFO_ALT_16x512/IN_FIFO_ALT_16x512_clocks.xdc will not be read for any cell of this module.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/xpm_cdc_async_rst_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_v2nfc_2_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_v2nfc_2_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_v2nfc_2_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_v2nfc_2_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_v2nfc_2_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_v2nfc_2_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/CABuffer'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/CABuffer'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_v2nfc_2_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_v2nfc_2_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2261.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 8 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 2261.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:02:21 . Memory (MB): peak = 2261.406 ; gain = 701.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu17eg-ffvc1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:02:21 . Memory (MB): peak = 2261.406 ; gain = 701.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/CABuffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:02:21 . Memory (MB): peak = 2261.406 ; gain = 701.848
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rMNG_cur_state_reg' in module 'NPCG_Toggle_bCMD_manager'
INFO: [Synth 8-4471] merging register 'rReadValid_reg' into 'rReadLast_reg' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPCG_Toggle_MNC_getFT.v:481]
INFO: [Synth 8-802] inferred FSM for state register 'r_gFT_cur_state_reg' in module 'NPCG_Toggle_MNC_getFT'
INFO: [Synth 8-802] inferred FSM for state register 'r_pTF_cur_state_reg' in module 'NPCG_Toggle_MNC_getFT'
INFO: [Synth 8-5546] ROM "rCMDReady" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rParameter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_SCC_N_poe'
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_SCC_PI_reset'
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_SCC_PO_reset'
INFO: [Synth 8-802] inferred FSM for state register 'r_N_i_cur_state_reg' in module 'NPCG_Toggle_MNC_N_init'
INFO: [Synth 8-802] inferred FSM for state register 'r_rST_cur_state_reg' in module 'NPCG_Toggle_MNC_readST'
INFO: [Synth 8-5546] ROM "rCMDReady" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rPM_PCommandOption" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_MNC_readID'
INFO: [Synth 8-5544] ROM "rPMTrigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rPCommandOption" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_sFT_cur_state_reg' in module 'NPCG_Toggle_MNC_setFT'
INFO: [Synth 8-802] inferred FSM for state register 'r_pTF_cur_state_reg' in module 'NPCG_Toggle_MNC_setFT'
INFO: [Synth 8-5546] ROM "rCMDReady" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rWriteReady" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rParameter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_BNC_B_erase'
INFO: [Synth 8-5544] ROM "rPMTrigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_BNC_P_program'
INFO: [Synth 8-5544] ROM "rPMTrigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rPCommandOption" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_BNC_P_read_DT00h'
INFO: [Synth 8-5544] ROM "rPMTrigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rPCommandOption" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_BNC_P_read_AW30h'
INFO: [Synth 8-5544] ROM "rPMTrigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rPMCommandOrAddress" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'NPCG_Toggle_BNC_single_cmd'
INFO: [Synth 8-5544] ROM "rPMTrigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rPOR_cur_state_reg' in module 'NPM_Toggle_POR'
INFO: [Synth 8-802] inferred FSM for state register 'rPIR_cur_state_reg' in module 'NPM_Toggle_PIR'
INFO: [Synth 8-4471] merging register 'rPI_BUFF_WE_reg' into 'rPI_BUFF_RE_reg' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_PHY_B_Reset.v:157]
INFO: [Synth 8-802] inferred FSM for state register 'rPBR_cur_state_reg' in module 'NPM_Toggle_PHY_B_Reset'
INFO: [Synth 8-802] inferred FSM for state register 'rCPT_cur_state_reg' in module 'NPM_Toggle_CAL_DDR100'
INFO: [Synth 8-802] inferred FSM for state register 'rLCH_cur_state_reg' in module 'NPM_Toggle_CAL_DDR100'
INFO: [Synth 8-802] inferred FSM for state register 'rDTO_cur_state_reg' in module 'NPM_Toggle_DO_tADL_DDR100'
INFO: [Synth 8-5546] ROM "rReady" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rSFTStrobe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rDTOSubCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'rPO_AddressLatchEnable_reg[3:0]' into 'rPO_WriteEnable_reg[3:0]' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:474]
INFO: [Synth 8-4471] merging register 'rPO_CommandLatchEnable_reg[3:0]' into 'rPO_WriteEnable_reg[3:0]' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/337d/src/NPM_Toggle_DI_DDR100.v:475]
INFO: [Synth 8-802] inferred FSM for state register 'rREC_cur_state_reg' in module 'NPM_Toggle_DI_DDR100'
INFO: [Synth 8-802] inferred FSM for state register 'rDQI_cur_state_reg' in module 'NPM_Toggle_DI_DDR100'
INFO: [Synth 8-802] inferred FSM for state register 'rDQO_cur_state_reg' in module 'NPM_Toggle_DI_DDR100'
INFO: [Synth 8-5546] ROM "rDQICounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rPI_BUFF_RE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rDQBufferWaddrssA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rDQO_nxt_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rDQO_nxt_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rDQO_nxt_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rDQICounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rPI_BUFF_RE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rDQBufferWaddrssA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rDQO_nxt_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rDQO_nxt_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rLastRE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rDQO_nxt_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rDQO_nxt_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rDQO_nxt_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rTIM_cur_state_reg' in module 'NPM_Toggle_TIMER'
INFO: [Synth 8-802] inferred FSM for state register 'r_CEH_cur_state_reg' in module 'NPM_Toggle_Top_DDR100'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               MNG_RESET |                            00001 |                            00001
               MNG_READY |                            00010 |                            00010
               MNG_START |                            00100 |                            00100
               MNG_RUNNG |                            01000 |                            01000
               MNG_bH_Zd |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rMNG_cur_state_reg' in module 'NPCG_Toggle_bCMD_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               pTF_RESET |                         00000001 |                         00000001
               pTF_READY |                         00000010 |                         00000010
               pTF_STDB0 |                         00000100 |                         00000100
               pTF_CPTP0 |                         00001000 |                         00001000
               pTF_STDB1 |                         00010000 |                         00010000
               pTF_CPTP1 |                         00100000 |                         00100000
               pTF_PTRSF |                         01000000 |                         01000000
               pTF_WAITD |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_pTF_cur_state_reg' in module 'NPCG_Toggle_MNC_getFT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               gFT_RESET |                      00000000001 |                      00000000001
               gFT_READY |                      00000000010 |                      00000000010
               gFT_CALST |                      00000000100 |                      00000000100
               gFT_CALD0 |                      00000001000 |                      00000001000
               gFT_CALDL |                      00000010000 |                      00000010000
               gFT_CALD1 |                      00000100000 |                      00000100000
               gFT_TM1ST |                      00001000000 |                      00001000000
               gFT_DI_ST |                      00010000000 |                      00010000000
               gFT_TM2ST |                      00100000000 |                      00100000000
               gFT_WTMDN |                      01000000000 |                      01000000000
               gFT_WAITD |                      10000000000 |                      10000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_gFT_cur_state_reg' in module 'NPCG_Toggle_MNC_getFT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                              001 |                              000
       State_POECmdIssue |                              010 |                              001
           State_POEWait |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'NPCG_Toggle_SCC_N_poe'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                              001 |                              000
      State_PIResetIssue |                              010 |                              001
            State_PIWait |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'NPCG_Toggle_SCC_PI_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                              001 |                               00
      State_POResetIssue |                              010 |                               01
            State_POWait |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'NPCG_Toggle_SCC_PO_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               N_i_RESET |                           000001 |                           000001
               N_i_READY |                           000010 |                           000010
               N_i_00001 |                           000100 |                           000100
               N_i_00002 |                           001000 |                           001000
               N_i_00003 |                           010000 |                           010000
               N_i_00004 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_N_i_cur_state_reg' in module 'NPCG_Toggle_MNC_N_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               rST_RESET |                     000000000001 |                     000000000001
               rST_READY |                     000000000010 |                     000000000010
            rST_PBRIssue |                     000000000100 |                     000000000100
            rST_CALIssue |                     000000001000 |                     000000001000
            rST_CALData0 |                     000000010000 |                     000000010000
            rST_CALAddr0 |                     000000100000 |                     000000100000
            rST_CALAddr1 |                     000001000000 |                     000001000000
            rST_CALAddr2 |                     000010000000 |                     000010000000
         rST_Timer1Issue |                     000100000000 |                     000100000000
         rST_DataInIssue |                     001000000000 |                     001000000000
         rST_Timer2Issue |                     010000000000 |                     010000000000
            rST_WAITDone |                     100000000000 |                     100000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_rST_cur_state_reg' in module 'NPCG_Toggle_MNC_readST'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                        000000001 |                             0000
         State_NPBRIssue |                        000000010 |                             0001
         State_NCmdIssue |                        000000100 |                             0011
        State_NCmdWrite0 |                        000001000 |                             0010
        State_NCmdWrite1 |                        000010000 |                             0110
      State_NTimer1Issue |                        000100000 |                             1111
           State_DIIssue |                        001000000 |                             1110
      State_NTimer2Issue |                        010000000 |                             1010
          State_WaitDone |                        100000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'NPCG_Toggle_MNC_readID'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               sFT_RESET |                      00000000001 |                      00000000001
               sFT_READY |                      00000000010 |                      00000000010
               sFT_CALST |                      00000000100 |                      00000000100
               sFT_CALD0 |                      00000001000 |                      00000001000
               sFT_CALDL |                      00000010000 |                      00000010000
               sFT_CALD1 |                      00000100000 |                      00000100000
               sFT_TADLW |                      00001000000 |                      00001000000
               sFT_DO_ST |                      00010000000 |                      00010000000
               sFT_TM1ST |                      00100000000 |                      00100000000
               sFT_TM2ST |                      01000000000 |                      01000000000
               sFT_WAITD |                      10000000000 |                      10000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_sFT_cur_state_reg' in module 'NPCG_Toggle_MNC_setFT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               pTF_RESET |                      00000000001 |                      00000000001
               pTF_READY |                      00000000010 |                      00000000010
               pTF_STADB |                      00000000100 |                      00000000100
               pTF_CAPTP |                      00000001000 |                      00000001000
               pTF_PTDD0 |                      00100000000 |                      00100000000
               pTF_PTDD1 |                      01000000000 |                      01000000000
               pTF_PTSD0 |                      00000010000 |                      00000010000
               pTF_PTSD1 |                      00000100000 |                      00000100000
               pTF_PTSD2 |                      00001000000 |                      00001000000
               pTF_PTSD3 |                      00010000000 |                      00010000000
               pTF_WAITD |                      10000000000 |                      10000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_pTF_cur_state_reg' in module 'NPCG_Toggle_MNC_setFT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                       0001000000 |                             0000
         State_NCALIssue |                       0010000000 |                             0001
        State_NCmdPreset |                       0000000001 |                             0011
        State_NCmdWrite0 |                       0000000010 |                             0010
       State_NAddrWrite0 |                       0000010000 |                             0110
       State_NAddrWrite1 |                       0100000000 |                             0111
       State_NAddrWrite2 |                       1000000000 |                             0101
        State_NCmdWrite1 |                       0000000100 |                             0100
          State_NTMIssue |                       0000001000 |                             1100
          State_WaitDone |                       0000100000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'NPCG_Toggle_BNC_B_erase'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                  000001000000000 |                             0000
        State_NCALIssue0 |                  001000000000000 |                             0001
     State_NCmdWritePSel |                  000000000000001 |                             0011
        State_NCmdWrite0 |                  000000000000010 |                             0010
       State_NAddrWrite0 |                  000000000010000 |                             0110
       State_NAddrWrite1 |                  010000000000000 |                             0111
       State_NAddrWrite2 |                  100000000000000 |                             0101
       State_NAddrWrite3 |                  000000000000100 |                             0100
       State_NAddrWrite4 |                  000000000001000 |                             1100
          State_WaitTADL |                  000000000100000 |                             1101
           State_DOIssue |                  000000100000000 |                             1111
        State_NCALIssue1 |                  000000010000000 |                             1110
        State_NCmdWrite1 |                  000100000000000 |                             1010
       State_NTimerIssue |                  000000001000000 |                             1011
          State_WaitDone |                  000010000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'NPCG_Toggle_BNC_P_program'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                   00000000000001 |                             0000
         State_NPBRIssue |                   00000000000010 |                             0001
         State_NCmdIssue |                   00000000000100 |                             0011
        State_NCmdWrite0 |                   00000000001000 |                             0010
        State_NCmdWrite1 |                   00000000010000 |                             0110
        State_NCmdWrite2 |                   00000000100000 |                             0111
     State_NCmdWriteRow0 |                   00000001000000 |                             0101
     State_NCmdWriteRow1 |                   00000010000000 |                             0100
     State_NCmdWriteRow2 |                   00000100000000 |                             1100
        State_NCmdWrite3 |                   00001000000000 |                             1101
      State_NTimer1Issue |                   00010000000000 |                             1111
           State_DIIssue |                   00100000000000 |                             1110
      State_NTimer2Issue |                   01000000000000 |                             1010
          State_WaitDone |                   10000000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'NPCG_Toggle_BNC_P_read_DT00h'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                    0000010000000 |                             0000
         State_NCALIssue |                    0001000000000 |                             0001
        State_NCmdPreset |                    0000000000001 |                             0011
State_NCmdWriteForPageSelect |                    0000000000100 |                             0010
        State_NCmdWrite0 |                    0000000000010 |                             0110
       State_NAddrWrite0 |                    0010000000000 |                             0111
       State_NAddrWrite1 |                    0100000000000 |                             0101
       State_NAddrWrite2 |                    0000000001000 |                             0100
       State_NAddrWrite3 |                    0000000010000 |                             1100
       State_NAddrWrite4 |                    0000000100000 |                             1101
        State_NCmdWrite1 |                    0000001000000 |                             1111
          State_NTMIssue |                    1000000000000 |                             1110
          State_WaitDone |                    0000100000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'NPCG_Toggle_BNC_P_read_AW30h'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                            00001 |                             0000
         State_NCALIssue |                            10000 |                             0001
        State_NCmdWrite0 |                            01000 |                             0110
          State_NTMIssue |                            00100 |                             1110
          State_WaitDone |                            00010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'NPCG_Toggle_BNC_single_cmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               POR_RESET |                             0001 |                             0001
               POR_READY |                             0010 |                             0010
               POR_RFRST |                             0100 |                             0100
               POR_RLOOP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rPOR_cur_state_reg' in module 'NPM_Toggle_POR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               PIR_RESET |                           000001 |                           000001
               PIR_READY |                           000010 |                           000010
               PIR_RFRST |                           000100 |                           000100
               PIR_RLOOP |                           001000 |                           001000
               PIR_RDRDF |                           010000 |                           010000
               PIR_RDRDL |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rPIR_cur_state_reg' in module 'NPM_Toggle_PIR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               PBR_RESET |                            00001 |                            00001
               PBR_READY |                            00010 |                            00010
               PBR_RFRST |                            00100 |                            00100
               PBR_RWAIT |                            01000 |                            01000
               PBR_RLOOP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rPBR_cur_state_reg' in module 'NPM_Toggle_PHY_B_Reset'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               LCH_RESET |                         00000001 |                         00000001
               LCH_READY |                         00000010 |                         00000010
               LCH_PREST |                         00000100 |                         00000100
               LCH_WDQSH |                         00001000 |                         00001000
               LCH_ST001 |                         00010000 |                         00010000
               LCH_ST002 |                         00100000 |                         00100000
               LCH_ST003 |                         01000000 |                         01000000
               LCH_ST004 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rLCH_cur_state_reg' in module 'NPM_Toggle_CAL_DDR100'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               CPT_RESET |                            00001 |                            00001
               CPT_READY |                            00010 |                            00010
               CPT_SFRST |                            00100 |                            00100
               CPT_SLOOP |                            01000 |                            01000
               CPT_WAITS |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCPT_cur_state_reg' in module 'NPM_Toggle_CAL_DDR100'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DTO_RESET |                       0000000001 |                        000000001
               DTO_READY |                       0000000010 |                        000000010
               DTO_DQS01 |                       0000000100 |                        000000100
               DTO_DQS02 |                       0000001000 |                        000001000
               DTO_WPRAM |                       0000010000 |                        000010000
               DTO_PAUSE |                       0000100000 |                        001000000
               DTO_DQOUT |                       0001000000 |                        000100000
               DTO_DQLST |                       0010000000 |                        010000000
               DTO_WPSAM |                       0100000000 |                        100000000
               DTO_WPSA2 |                       1000000000 |                        110000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rDTO_cur_state_reg' using encoding 'one-hot' in module 'NPM_Toggle_DO_tADL_DDR100'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               REC_RESET |                         00000001 |                         00000001
               REC_READY |                         00000010 |                         00000010
               REC_RESTU |                         00000100 |                         00000100
               REC_RPRAM |                         00001000 |                         00001000
               REC_RE808 |                         00010000 |                         00010000
               REC_RELST |                         00100000 |                         00100000
               REC_RPSAM |                         01000000 |                         01000000
               REC_WAITS |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rREC_cur_state_reg' in module 'NPM_Toggle_DI_DDR100'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               DQI_RESET |                        000000001 |                        000000001
               DQI_READY |                        000000010 |                        000000010
               DQI_WTVIN |                        000000100 |                        000000100
               DQI_IFIFO |                        000001000 |                        000001000
               DQI_INm43 |                        000010000 |                        000010000
               DQI_INm32 |                        000100000 |                        000100000
               DQI_INm21 |                        001000000 |                        001000000
               DQI_INm1Z |                        010000000 |                        010000000
               DQI_WAITS |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rDQI_cur_state_reg' in module 'NPM_Toggle_DI_DDR100'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               DQO_RESET |                          0000001 |                          0000001
               DQO_READY |                          0000010 |                          0000010
               DQO_WTVIN |                          0000100 |                          0000100
               DQO_P_PHY |                          0001000 |                          0001000
               DQO_OLOOP |                          0010000 |                          0010000
               DQO_P_BUS |                          0100000 |                          0100000
               DQO_WAITS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rDQO_cur_state_reg' in module 'NPM_Toggle_DI_DDR100'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               TIM_RESET |                             0001 |                             0001
               TIM_READY |                             0010 |                             0010
               TIM_T10ns |                             0100 |                             0100
               TIM_TLOOP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rTIM_cur_state_reg' in module 'NPM_Toggle_TIMER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               CEH_RESET |                              001 |                              001
                CEH_HOLD |                              010 |                              010
                CEH_UPDT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_CEH_cur_state_reg' in module 'NPM_Toggle_Top_DDR100'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:02:30 . Memory (MB): peak = 2261.406 ; gain = 701.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 14    
	   4 Input      4 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 6     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 29    
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 34    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 46    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 82    
+---RAMs : 
	             256K Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              144 Bit         RAMs := 1     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 4     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   9 Input     17 Bit        Muxes := 1     
	  10 Input     17 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  13 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 6     
	   6 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 1     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 18    
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 7     
	  10 Input     14 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   8 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	  13 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 16    
	  12 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 25    
	  10 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 23    
	   9 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 4     
	  12 Input      8 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 36    
	   9 Input      8 Bit        Muxes := 8     
	   7 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 7     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 23    
	   7 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 39    
	   3 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 7     
	  12 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 44    
	   6 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 10    
	   9 Input      4 Bit        Muxes := 8     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 64    
	  12 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 5     
	  13 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 5     
	   9 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 38    
	  11 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 51    
	   6 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 23    
	   7 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NPCG_Toggle_way_CE_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module NPCG_Toggle_bCMD_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
Module NPCG_Toggle_MNC_getFT 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 3     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	  12 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 7     
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	  12 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 3     
Module NPCG_Toggle_SCC_N_poe 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module NPCG_Toggle_SCC_PI_reset 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module NPCG_Toggle_SCC_PO_reset 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module NPCG_Toggle_MNC_N_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module NPCG_Toggle_MNC_readST 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	  13 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 3     
Module NPCG_Toggle_MNC_readID 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
Module NPCG_Toggle_MNC_setFT 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	  12 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	  12 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	  12 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 10    
Module NPCG_Toggle_BNC_B_erase 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module NPCG_Toggle_BNC_P_program 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module NPCG_Toggle_BNC_P_read_DT00h 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module NPCG_Toggle_BNC_P_read_AW30h 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module NPCG_Toggle_BNC_single_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module NPCG_Toggle_bCMDMux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module NPCG_Toggle_Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NPM_Toggle_POR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
Module NPM_Toggle_PIR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
Module NPM_Toggle_PHY_B_Reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              144 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module NPM_Toggle_CAL_DDR100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 10    
	   6 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 2     
Module NPM_Toggle_DO_tADL_DDR100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module NPM_Toggle_DI_DDR100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   9 Input     17 Bit        Muxes := 1     
	  10 Input     17 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     14 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 11    
	   9 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   9 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  10 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 4     
Module NPM_Toggle_TIMER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module NPM_Toggle_PHYOutMux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module NPM_Toggle_Top_DDR100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 4     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 6     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module NPhy_Toggle_Physical_Input_DDR100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module NPhy_Toggle_Physical_Output_DDR100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NPhy_Toggle_Top_DDR100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1590 (col length:264)
BRAMs: 1592 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rCMDReady" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rParameter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rCMDReady" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rPM_PCommandOption" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rCMDReady" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rWriteReady" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rParameter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\inst/Inst_NPM_Toggle_Top /Inst_NPM_Toggle_CAL/CABuffer/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "rDTOSubCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rSFTStrobe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rReady" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rDQICounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rPI_BUFF_RE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rDQBufferWaddrssA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rDQICounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rPI_BUFF_RE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rDQBufferWaddrssA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16 /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/CABuffer /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16 /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rCPT_cur_state_reg[0]' (FDP) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rTIM_cur_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQOutEnable_reg' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPO_WriteEnable_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[0]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[1]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[2]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[3]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[4]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[5]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[6]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CAData_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[0]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[16]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[1]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[17]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[2]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[18]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[3]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[19]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[4]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[20]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[5]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[21]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[6]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[22]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[7]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[23]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_setFT/rPM_WriteData_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_NPCG_Toggle_Top /bCMD_MNC_readST/\rPM_PCommandOption_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_PCommandOption_reg[1]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CASelect_reg'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_PCommandOption_reg[1]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_NumOfData_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_CASelect_reg' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_NumOfData_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_PCommandOption_reg[2]' (FDCE) to 'inst/Inst_NPCG_Toggle_Top/bCMD_MNC_N_init/rPM_NumOfData_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/r_CEH_cur_state_reg[0]' (FDP) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rTIM_cur_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[0]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[8]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[16]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[1]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[9]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[17]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[2]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[10]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[18]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[3]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[11]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[19]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[4]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[12]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[20]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[5]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[13]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[21]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[6]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[14]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[22]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[7]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[15]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[23]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQ_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[0]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_DQStrobe_reg[0]' (FDPE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_DQStrobe_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[0]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[0]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[1]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_DQStrobe_reg[1]' (FDPE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_DQStrobe_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[1]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[1]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[2]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_DQStrobe_reg[2]' (FDPE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_DQStrobe_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[2]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[2]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[3]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_DQStrobe_reg[3]' (FDPE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_DQStrobe_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[3]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[3]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[4]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[4]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[4]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[5]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[5]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[6]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_DQStrobe_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[6]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[6]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_DQStrobe_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPO_DQStrobe_reg[7]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_RE_reg'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_CommandLatchEnable_reg[0]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_CommandLatchEnable_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_CommandLatchEnable_reg[0]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_CommandLatchEnable_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_CommandLatchEnable_reg[0]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_CommandLatchEnable_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_CommandLatchEnable_reg[1]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_CommandLatchEnable_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_CommandLatchEnable_reg[1]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_CommandLatchEnable_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_CommandLatchEnable_reg[1]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_CommandLatchEnable_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_CommandLatchEnable_reg[2]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_CommandLatchEnable_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_CommandLatchEnable_reg[2]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_CommandLatchEnable_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_CommandLatchEnable_reg[2]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_CommandLatchEnable_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_CommandLatchEnable_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_AddressLatchEnable_reg[0]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_AddressLatchEnable_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_AddressLatchEnable_reg[0]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_AddressLatchEnable_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_AddressLatchEnable_reg[0]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_AddressLatchEnable_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_AddressLatchEnable_reg[1]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_AddressLatchEnable_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_AddressLatchEnable_reg[1]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_AddressLatchEnable_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_AddressLatchEnable_reg[1]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_AddressLatchEnable_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_AddressLatchEnable_reg[2]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_AddressLatchEnable_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_AddressLatchEnable_reg[2]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_AddressLatchEnable_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_AddressLatchEnable_reg[2]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_AddressLatchEnable_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_ReadEnable_reg[0]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_ReadEnable_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPO_ReadEnable_reg[1]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPO_ReadEnable_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_ReadEnable_reg[1]' (FDCE) to 'inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_TIMER/rPO_ReadEnable_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPO_WriteEnable_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_NPM_Toggle_Top/rCEHold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_RE_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_NPCG_Toggle_Top /bCMD_MNC_readST/\rPM_NumOfData_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_NPCG_Toggle_Top /bCMD_MNC_setFT/\rPM_PCommand_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_NPCG_Toggle_Top /bCMD_MNC_N_init/\rPM_PCommand_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_NPCG_Toggle_Top /bCMD_MNC_getFT/\rPM_PCommand_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQOCounter_reg[17] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:03:15 . Memory (MB): peak = 2261.406 ; gain = 701.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 16 K x 16(READ_FIRST)  | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 8               | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+
|Module Name                                                                                                                                             | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+
|\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/CABuffer /xpm_memory_base_inst                                                                            | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 9               | RAM32M16 x 1   | 
|\inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16 /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 16              | RAM32M16 x 2   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:03:33 . Memory (MB): peak = 2353.480 ; gain = 793.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:03:36 . Memory (MB): peak = 2357.332 ; gain = 797.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 16 K x 16(READ_FIRST)  | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 8               | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+
|Module Name                                                                                                                                             | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+
|\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/CABuffer /xpm_memory_base_inst                                                                            | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 9               | RAM32M16 x 1   | 
|\inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO16x16 /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 16              | RAM32M16 x 2   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:03:41 . Memory (MB): peak = 2432.137 ; gain = 872.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/rDQSOutEnable_buffer_reg is being inverted and renamed to inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/rDQSOutEnable_buffer_reg_inv.
INFO: [Synth 8-5365] Flop inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/rDQOutEnable_buffer_reg is being inverted and renamed to inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/rDQOutEnable_buffer_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:03:48 . Memory (MB): peak = 2436.957 ; gain = 877.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:03:48 . Memory (MB): peak = 2436.957 ; gain = 877.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:03:48 . Memory (MB): peak = 2436.957 ; gain = 877.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:03:48 . Memory (MB): peak = 2436.957 ; gain = 877.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:03:49 . Memory (MB): peak = 2436.957 ; gain = 877.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:03:49 . Memory (MB): peak = 2436.957 ; gain = 877.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sys_top_v2nfc_2_0 | inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddress_reg[13] | 4      | 14    | YES          | NO                 | YES               | 14     | 0       | 
+------------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY8      |     9|
|3     |IDDRE1      |     8|
|4     |IDELAYCTRL  |     1|
|5     |IDELAYE3    |     1|
|6     |LUT1        |    11|
|7     |LUT2        |   339|
|8     |LUT3        |   200|
|9     |LUT4        |   419|
|10    |LUT5        |   351|
|11    |LUT6        |   756|
|12    |OSERDESE3   |     9|
|13    |OSERDESE3_1 |    12|
|14    |RAM32M16    |     3|
|15    |RAMB36E2    |     1|
|16    |RAMB36E2_1  |     6|
|17    |RAMB36E2_2  |     1|
|18    |SRL16E      |    14|
|19    |FDCE        |   786|
|20    |FDPE        |    40|
|21    |FDRE        |   688|
|22    |FDSE        |    18|
|23    |IBUF        |     8|
|24    |IBUFG       |     1|
|25    |IOBUF       |     8|
|26    |IOBUFDS     |     1|
|27    |OBUF        |    12|
|28    |OBUFDS      |     1|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-----------------------------------+------+
|      |Instance                                         |Module                             |Cells |
+------+-------------------------------------------------+-----------------------------------+------+
|1     |top                                              |                                   |  3705|
|2     |  inst                                           |NFC_Toggle_Top_DDR100              |  3705|
|3     |    Inst_NPCG_Toggle_Top                         |NPCG_Toggle_Top                    |  1957|
|4     |      bCMD_BNC_B_erase                           |NPCG_Toggle_BNC_B_erase            |   116|
|5     |      bCMD_BNC_P_program                         |NPCG_Toggle_BNC_P_program          |   173|
|6     |      bCMD_BNC_P_read_AW30h                      |NPCG_Toggle_BNC_P_read_AW30h       |   148|
|7     |      bCMD_BNC_P_read_DT00h                      |NPCG_Toggle_BNC_P_read_DT00h       |   142|
|8     |      bCMD_BNC_single_cmd                        |NPCG_Toggle_BNC_single_cmd         |    58|
|9     |      bCMD_MNC_N_init                            |NPCG_Toggle_MNC_N_init             |    65|
|10    |      bCMD_MNC_getFT                             |NPCG_Toggle_MNC_getFT              |   396|
|11    |      bCMD_MNC_readID                            |NPCG_Toggle_MNC_readID             |    93|
|12    |      bCMD_MNC_readST                            |NPCG_Toggle_MNC_readST             |   149|
|13    |      bCMD_MNC_setFT                             |NPCG_Toggle_MNC_setFT              |   363|
|14    |      bCMD_SCC_N_poe                             |NPCG_Toggle_SCC_N_poe              |    11|
|15    |      bCMD_SCC_PI_reset                          |NPCG_Toggle_SCC_PI_reset           |     9|
|16    |      bCMD_SCC_PO_reset                          |NPCG_Toggle_SCC_PO_reset           |     9|
|17    |      blocking_CMD_manager                       |NPCG_Toggle_bCMD_manager           |    40|
|18    |      way_CE_condition_timer                     |NPCG_Toggle_way_CE_timer           |   113|
|19    |    Inst_NPM_Toggle_Top                          |NPM_Toggle_Top_DDR100              |  1288|
|20    |      Inst_NPM_Toggle_CAL                        |NPM_Toggle_CAL_DDR100              |   161|
|21    |        CABuffer                                 |xpm_memory_sdpram                  |    10|
|22    |          xpm_memory_base_inst                   |xpm_memory_base                    |    10|
|23    |      Inst_NPM_Toggle_DI                         |NPM_Toggle_DI_DDR100               |   667|
|24    |        PM_DI_DQ_Buffer                          |xpm_memory_sdpram__parameterized0  |    39|
|25    |          xpm_memory_base_inst                   |xpm_memory_base__parameterized0    |    39|
|26    |      Inst_NPM_Toggle_DO                         |NPM_Toggle_DO_tADL_DDR100          |   195|
|27    |      Inst_NPM_Toggle_PHY_B_Reset                |NPM_Toggle_PHY_B_Reset             |    52|
|28    |      Inst_NPM_Toggle_PIR                        |NPM_Toggle_PIR                     |    47|
|29    |      Inst_NPM_Toggle_POR                        |NPM_Toggle_POR                     |    27|
|30    |      Inst_NPM_Toggle_TIMER                      |NPM_Toggle_TIMER                   |   127|
|31    |    Inst_NPhy_Toggle_Top                         |NPhy_Toggle_Top_DDR100             |   439|
|32    |      Inst_NPhy_Toggle_Physical_Input            |NPhy_Toggle_Physical_Input_DDR100  |   368|
|33    |        Inst_DQINFIFO16x16                       |xpm_fifo_async                     |   264|
|34    |          \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base                      |   264|
|35    |            \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base__parameterized1    |    34|
|36    |            \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__2                    |    22|
|37    |            \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0       |    38|
|38    |            \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray                       |    22|
|39    |            \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized1       |    28|
|40    |            \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec                   |     7|
|41    |            \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_0                 |     7|
|42    |            \gen_fwft.rdpp1_inst                 |xpm_counter_updn                   |     5|
|43    |            rdp_inst                             |xpm_counter_updn__parameterized0   |    17|
|44    |            rdpp1_inst                           |xpm_counter_updn__parameterized1   |     8|
|45    |            rst_d1_inst                          |xpm_fifo_reg_bit                   |     1|
|46    |            wrp_inst                             |xpm_counter_updn__parameterized0_1 |    10|
|47    |            wrpp1_inst                           |xpm_counter_updn__parameterized1_2 |     8|
|48    |            wrpp2_inst                           |xpm_counter_updn__parameterized2   |     8|
|49    |            xpm_fifo_rst_inst                    |xpm_fifo_rst                       |    40|
|50    |              \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__2                |     3|
|51    |              \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst                   |     3|
|52    |        xpm_cdc_async_rst_inst                   |xpm_cdc_async_rst                  |     2|
|53    |      Inst_NPhy_Toggle_Physical_Output           |NPhy_Toggle_Physical_Output_DDR100 |    25|
|54    |      Inst_NPhy_Toggle_Pinpad                    |NPhy_Toggle_Pinpad                 |    30|
+------+-------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:03:49 . Memory (MB): peak = 2436.957 ; gain = 877.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 410 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:03:09 . Memory (MB): peak = 2436.957 ; gain = 361.496
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:03:49 . Memory (MB): peak = 2436.957 ; gain = 877.398
INFO: [Project 1-571] Translating synthesized netlist
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL' of type 'IDELAYCTRL' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ULTRASCALE'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES' of type 'OSERDESE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2475.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 8 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
459 Infos, 139 Warnings, 46 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:04:28 . Memory (MB): peak = 2475.906 ; gain = 2078.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2475.906 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_v2nfc_2_0_synth_1/sys_top_v2nfc_2_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sys_top_v2nfc_2_0, cache-ID = 8d6b7aa89994769f
INFO: [Coretcl 2-1174] Renamed 53 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2475.906 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_v2nfc_2_0_synth_1/sys_top_v2nfc_2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sys_top_v2nfc_2_0_utilization_synth.rpt -pb sys_top_v2nfc_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 14 13:56:06 2023...
