// Seed: 2379351277
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    input wand id_4,
    input wor id_5,
    output wor id_6,
    input tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    input tri0 id_10,
    output wire id_11,
    input wire id_12,
    input supply1 id_13,
    output tri1 id_14,
    input tri id_15,
    output wor id_16,
    input uwire id_17,
    output tri0 id_18
    , id_21,
    output tri id_19
);
  assign id_1 = 1'd0;
  wire id_22;
  wire id_23;
  ;
  localparam id_24 = -1'd0;
  assign id_14 = 1'h0;
  wire  id_25;
  logic id_26;
  always @(1 or id_12) if (1'b0 * id_24) $clog2(85);
  ;
endmodule
module module_1 (
    input wire id_0
    , id_8,
    output wor id_1,
    input supply0 id_2,
    output tri0 id_3,
    output logic id_4,
    input wire id_5,
    output tri id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_3,
      id_5,
      id_5,
      id_6,
      id_0,
      id_0,
      id_2,
      id_5,
      id_3,
      id_5,
      id_0,
      id_3,
      id_0,
      id_6,
      id_0,
      id_1,
      id_6
  );
  wire id_10;
  always id_4 = @(-1) id_10;
endmodule
