{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1564664503338 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1564664503370 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1564664503385 ""}
{ "Info" "" "" "2019.08.01.15:03:04 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.08.01.15:03:04 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1564664584901 ""}
{ "Info" "" "" "2019.08.01.15:03:04 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.08.01.15:03:04 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1564664584948 ""}
{ "Info" "soc_system_generation.rpt" "" "2019.08.01.15:04:20 Info: Saving generation log to C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system" {  } {  } 0 0 "2019.08.01.15:04:20 Info: Saving generation log to C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system" 0 0 "Shell" 0 -1 1564664660636 ""}
{ "Info" "" "" "2019.08.01.15:04:20 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.08.01.15:04:20 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1564664660636 ""}
{ "Info" "" "" "2019.08.01.15:04:20 Info: qsys-generate C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.08.01.15:04:20 Info: qsys-generate C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1564664660651 ""}
{ "Info" "soc_system.qsys" "" "2019.08.01.15:04:20 Info: Loading DDR3_VIP" {  } {  } 0 0 "2019.08.01.15:04:20 Info: Loading DDR3_VIP" 0 0 "Shell" 0 -1 1564664660729 ""}
{ "Info" "" "" "2019.08.01.15:04:21 Info: Reading input file" {  } {  } 0 0 "2019.08.01.15:04:21 Info: Reading input file" 0 0 "Shell" 0 -1 1564664661698 ""}
{ "Info" "" "" "2019.08.01.15:04:21 Info: Adding alt_vip_cl_cvo_0 \[alt_vip_cl_cvo 18.1\]" {  } {  } 0 0 "2019.08.01.15:04:21 Info: Adding alt_vip_cl_cvo_0 \[alt_vip_cl_cvo 18.1\]" 0 0 "Shell" 0 -1 1564664661698 ""}
{ "Info" "" "" "2019.08.01.15:04:21 Info: Parameterizing module alt_vip_cl_cvo_0" {  } {  } 0 0 "2019.08.01.15:04:21 Info: Parameterizing module alt_vip_cl_cvo_0" 0 0 "Shell" 0 -1 1564664661698 ""}
{ "Info" "" "" "2019.08.01.15:04:21 Info: Adding alt_vip_cl_tpg_0 \[alt_vip_cl_tpg 18.1\]" {  } {  } 0 0 "2019.08.01.15:04:21 Info: Adding alt_vip_cl_tpg_0 \[alt_vip_cl_tpg 18.1\]" 0 0 "Shell" 0 -1 1564664661698 ""}
{ "Info" "" "" "2019.08.01.15:04:21 Info: Parameterizing module alt_vip_cl_tpg_0" {  } {  } 0 0 "2019.08.01.15:04:21 Info: Parameterizing module alt_vip_cl_tpg_0" 0 0 "Shell" 0 -1 1564664661698 ""}
{ "Info" "" "" "2019.08.01.15:04:21 Info: Adding alt_vip_cl_vfb_0 \[alt_vip_cl_vfb 18.1\]" {  } {  } 0 0 "2019.08.01.15:04:21 Info: Adding alt_vip_cl_vfb_0 \[alt_vip_cl_vfb 18.1\]" 0 0 "Shell" 0 -1 1564664661713 ""}
{ "Info" "" "" "2019.08.01.15:04:21 Info: Parameterizing module alt_vip_cl_vfb_0" {  } {  } 0 0 "2019.08.01.15:04:21 Info: Parameterizing module alt_vip_cl_vfb_0" 0 0 "Shell" 0 -1 1564664661713 ""}
{ "Info" "" "" "2019.08.01.15:04:21 Info: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 0 "2019.08.01.15:04:21 Info: Adding clk_50 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1564664661713 ""}
{ "Info" "" "" "2019.08.01.15:04:21 Info: Parameterizing module clk_50" {  } {  } 0 0 "2019.08.01.15:04:21 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1564664661713 ""}
{ "Info" "" "" "2019.08.01.15:04:21 Info: Adding ddr3_0 \[terasic_hps_ddr3 1.0\]" {  } {  } 0 0 "2019.08.01.15:04:21 Info: Adding ddr3_0 \[terasic_hps_ddr3 1.0\]" 0 0 "Shell" 0 -1 1564664661713 ""}
{ "Info" "" "" "2019.08.01.15:04:27 Info: Parameterizing module ddr3_0" {  } {  } 0 0 "2019.08.01.15:04:27 Info: Parameterizing module ddr3_0" 0 0 "Shell" 0 -1 1564664667433 ""}
{ "Info" "" "" "2019.08.01.15:04:27 Info: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 0 "2019.08.01.15:04:27 Info: Adding pll_0 \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1564664667448 ""}
{ "Info" "" "" "2019.08.01.15:04:27 Info: Parameterizing module pll_0" {  } {  } 0 0 "2019.08.01.15:04:27 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1564664667448 ""}
{ "Info" "" "" "2019.08.01.15:04:27 Info: Building connections" {  } {  } 0 0 "2019.08.01.15:04:27 Info: Building connections" 0 0 "Shell" 0 -1 1564664667448 ""}
{ "Info" "" "" "2019.08.01.15:04:27 Info: Parameterizing connections" {  } {  } 0 0 "2019.08.01.15:04:27 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1564664667448 ""}
{ "Info" "" "" "2019.08.01.15:04:27 Info: Validating" {  } {  } 0 0 "2019.08.01.15:04:27 Info: Validating" 0 0 "Shell" 0 -1 1564664667448 ""}
{ "Info" "" "" "2019.08.01.15:04:37 Info: Done reading input file" {  } {  } 0 0 "2019.08.01.15:04:37 Info: Done reading input file" 0 0 "Shell" 0 -1 1564664677371 ""}
{ "Info" "" "" "2019.08.01.15:04:56 Info: soc_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel" {  } {  } 0 0 "2019.08.01.15:04:56 Info: soc_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel" 0 0 "Shell" 0 -1 1564664696479 ""}
{ "Info" "" "" "2019.08.01.15:04:56 Info: soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 6914 kB (0x00000000 to 0x006c0600)" {  } {  } 0 0 "2019.08.01.15:04:56 Info: soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 6914 kB (0x00000000 to 0x006c0600)" 0 0 "Shell" 0 -1 1564664696479 ""}
{ "Info" "" "" "2019.08.01.15:04:56 Info: soc_system.ddr3_0.hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.08.01.15:04:56 Info: soc_system.ddr3_0.hps: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1564664696479 ""}
{ "Info" "" "" "2019.08.01.15:04:56 Info: soc_system.ddr3_0.hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.08.01.15:04:56 Info: soc_system.ddr3_0.hps: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1564664696495 ""}
{ "Warning" "" "" "2019.08.01.15:04:56 Warning: soc_system.ddr3_0.hps: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2019.08.01.15:04:56 Warning: soc_system.ddr3_0.hps: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1564664696495 ""}
{ "Info" "" "" "2019.08.01.15:04:56 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 0 "2019.08.01.15:04:56 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz" 0 0 "Shell" 0 -1 1564664696495 ""}
{ "Info" "" "" "2019.08.01.15:04:56 Info: soc_system.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2019.08.01.15:04:56 Info: soc_system.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1564664696495 ""}
{ "Info" "" "" "2019.08.01.15:05:01 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2019.08.01.15:05:01 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1564664701851 ""}
{ "Info" "" "" "2019.08.01.15:05:48 Info: alt_vip_cl_cvo_0: \"soc_system\" instantiated alt_vip_cl_cvo \"alt_vip_cl_cvo_0\"" {  } {  } 0 0 "2019.08.01.15:05:48 Info: alt_vip_cl_cvo_0: \"soc_system\" instantiated alt_vip_cl_cvo \"alt_vip_cl_cvo_0\"" 0 0 "Shell" 0 -1 1564664748109 ""}
{ "Info" "" "" "2019.08.01.15:05:50 Info: alt_vip_cl_tpg_0: \"soc_system\" instantiated alt_vip_cl_tpg \"alt_vip_cl_tpg_0\"" {  } {  } 0 0 "2019.08.01.15:05:50 Info: alt_vip_cl_tpg_0: \"soc_system\" instantiated alt_vip_cl_tpg \"alt_vip_cl_tpg_0\"" 0 0 "Shell" 0 -1 1564664750108 ""}
{ "Info" "" "" "2019.08.01.15:05:54 Info: alt_vip_cl_vfb_0: \"soc_system\" instantiated alt_vip_cl_vfb \"alt_vip_cl_vfb_0\"" {  } {  } 0 0 "2019.08.01.15:05:54 Info: alt_vip_cl_vfb_0: \"soc_system\" instantiated alt_vip_cl_vfb \"alt_vip_cl_vfb_0\"" 0 0 "Shell" 0 -1 1564664754682 ""}
{ "Info" "" "" "2019.08.01.15:06:01 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide." {  } {  } 0 0 "2019.08.01.15:06:01 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide." 0 0 "Shell" 0 -1 1564664761192 ""}
{ "Info" "" "" "2019.08.01.15:06:01 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has burstcount signal 9 bit wide, but the slave is 8 bit wide." {  } {  } 0 0 "2019.08.01.15:06:01 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has burstcount signal 9 bit wide, but the slave is 8 bit wide." 0 0 "Shell" 0 -1 1564664761192 ""}
{ "Info" "" "" "2019.08.01.15:06:10 Info: ddr3_0: \"soc_system\" instantiated terasic_hps_ddr3 \"ddr3_0\"" {  } {  } 0 0 "2019.08.01.15:06:10 Info: ddr3_0: \"soc_system\" instantiated terasic_hps_ddr3 \"ddr3_0\"" 0 0 "Shell" 0 -1 1564664770370 ""}
{ "Info" "" "" "2019.08.01.15:06:10 Info: pll_0: Generating simgen model" {  } {  } 0 0 "2019.08.01.15:06:10 Info: pll_0: Generating simgen model" 0 0 "Shell" 0 -1 1564664770511 ""}
{ "Info" "soc_system_pll_0.v Line: 88\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "2"\n    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "65.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4808 megabytes\n    Info: Processing ended: Thu Aug 01 15:07:03 2019\n    Info: Elapsed time: 00:00:38\n    Info: Total CPU time (on all processors): 00:00:09\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4728 megabytes\n    Info: Processing ended: Thu Aug 01 15:07:03 2019\n    Info: Elapsed time: 00:00:46\n    Info: Total CPU time (on all processors): 00:00:13" "" "2019.08.01.15:07:05 Info: pll_0: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Aug 01 15:06:17 2019\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Aug 01 15:06:25 2019\nInfo: Command: quartus_map soc_system_pll_0.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file soc_system_pll_0.v\n    Info (12023): Found entity 1: soc_system_pll_0 File: C:/Users/Dejan/AppData/Local/Temp/alt8109_1836796888904446381.dir/0002_pll_0_gen/soc_system_pll_0.v Line: 2\nInfo (12127): Elaborating entity \"soc_system_pll_0\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/Dejan/AppData/Local/Temp/alt8109_1836796888904446381.dir/0002_pll_0_gen/soc_system_pll_0.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/Dejan/AppData/Local/Temp/alt8109_1836796888904446381.dir/0002_pll_0_gen/soc_system_pll_0.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/Dejan/AppData/Local/Temp/alt8109_1836796888904446381.dir/0002_pll_0_gen" {  } {  } 0 0 "2019.08.01.15:07:05 Info: pll_0: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Aug 01 15:06:17 2019\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Aug 01 15:06:25 2019\nInfo: Command: quartus_map soc_system_pll_0.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file soc_system_pll_0.v\n    Info (12023): Found entity 1: soc_system_pll_0 File: C:/Users/Dejan/AppData/Local/Temp/alt8109_1836796888904446381.dir/0002_pll_0_gen/soc_system_pll_0.v Line: 2\nInfo (12127): Elaborating entity \"soc_system_pll_0\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/Dejan/AppData/Local/Temp/alt8109_1836796888904446381.dir/0002_pll_0_gen/soc_system_pll_0.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/Dejan/AppData/Local/Temp/alt8109_1836796888904446381.dir/0002_pll_0_gen/soc_system_pll_0.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/Dejan/AppData/Local/Temp/alt8109_1836796888904446381.dir/0002_pll_0_gen" 0 0 "Shell" 0 -1 1564664825328 ""}
{ "Info" "" "" "2019.08.01.15:07:05 Info: pll_0: Simgen was successful" {  } {  } 0 0 "2019.08.01.15:07:05 Info: pll_0: Simgen was successful" 0 0 "Shell" 0 -1 1564664825360 ""}
{ "Info" "" "" "2019.08.01.15:07:05 Info: pll_0: \"soc_system\" instantiated altera_pll \"pll_0\"" {  } {  } 0 0 "2019.08.01.15:07:05 Info: pll_0: \"soc_system\" instantiated altera_pll \"pll_0\"" 0 0 "Shell" 0 -1 1564664825422 ""}
{ "Info" "" "" "2019.08.01.15:07:10 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.01.15:07:10 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1564664830699 ""}
{ "Info" "" "" "2019.08.01.15:07:12 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.08.01.15:07:12 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1564664832823 ""}
{ "Info" "" "" "2019.08.01.15:07:12 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.08.01.15:07:12 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1564664832917 ""}
{ "Info" "" "" "2019.08.01.15:07:14 Info: video_in: \"alt_vip_cl_cvo_0\" instantiated alt_vip_video_input_bridge \"video_in\"" {  } {  } 0 0 "2019.08.01.15:07:14 Info: video_in: \"alt_vip_cl_cvo_0\" instantiated alt_vip_video_input_bridge \"video_in\"" 0 0 "Shell" 0 -1 1564664834870 ""}
{ "Info" "" "" "2019.08.01.15:07:15 Info: scheduler: \"alt_vip_cl_cvo_0\" instantiated alt_vip_cvo_scheduler \"scheduler\"" {  } {  } 0 0 "2019.08.01.15:07:15 Info: scheduler: \"alt_vip_cl_cvo_0\" instantiated alt_vip_cvo_scheduler \"scheduler\"" 0 0 "Shell" 0 -1 1564664835091 ""}
{ "Info" "" "" "2019.08.01.15:07:15 Info: sop_align: \"alt_vip_cl_cvo_0\" instantiated alt_vip_pip_sop_realign \"sop_align\"" {  } {  } 0 0 "2019.08.01.15:07:15 Info: sop_align: \"alt_vip_cl_cvo_0\" instantiated alt_vip_pip_sop_realign \"sop_align\"" 0 0 "Shell" 0 -1 1564664835308 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" {  } {  } 0 0 "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" 0 0 "Shell" 0 -1 1564664835323 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" {  } {  } 0 0 "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" 0 0 "Shell" 0 -1 1564664835323 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664835323 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664835323 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664835323 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664835323 ""}
{ "Info" "" "" "2019.08.01.15:07:15 Info: cvo_core: \"alt_vip_cl_cvo_0\" instantiated alt_vip_cvo_core \"cvo_core\"" {  } {  } 0 0 "2019.08.01.15:07:15 Info: cvo_core: \"alt_vip_cl_cvo_0\" instantiated alt_vip_cvo_core \"cvo_core\"" 0 0 "Shell" 0 -1 1564664835917 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" {  } {  } 0 0 "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" 0 0 "Shell" 0 -1 1564664835917 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" {  } {  } 0 0 "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" 0 0 "Shell" 0 -1 1564664835933 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664835933 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664835933 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664835933 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:15 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664835933 ""}
{ "Info" "" "" "2019.08.01.15:07:16 Info: video_out: \"alt_vip_cl_tpg_0\" instantiated alt_vip_video_output_bridge \"video_out\"" {  } {  } 0 0 "2019.08.01.15:07:16 Info: video_out: \"alt_vip_cl_tpg_0\" instantiated alt_vip_video_output_bridge \"video_out\"" 0 0 "Shell" 0 -1 1564664836517 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" 0 0 "Shell" 0 -1 1564664836533 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" 0 0 "Shell" 0 -1 1564664836533 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664836595 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664836611 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664836611 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664836611 ""}
{ "Info" "alt_vip_common_sop_align.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_sop_align/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_sop_align/src_hdl" 0 0 "Shell" 0 -1 1564664836658 ""}
{ "Info" "alt_vip_common_sop_align.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_sop_align/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_sop_align/src_hdl" 0 0 "Shell" 0 -1 1564664836658 ""}
{ "Info" "" "" "2019.08.01.15:07:16 Info: scheduler: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_multi_scheduler \"scheduler\"" {  } {  } 0 0 "2019.08.01.15:07:16 Info: scheduler: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_multi_scheduler \"scheduler\"" 0 0 "Shell" 0 -1 1564664836845 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" 0 0 "Shell" 0 -1 1564664836861 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" 0 0 "Shell" 0 -1 1564664836861 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664836861 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664836861 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664836861 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:16 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664836861 ""}
{ "Info" "" "" "2019.08.01.15:07:17 Info: core_0: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_bars_alg_core \"core_0\"" {  } {  } 0 0 "2019.08.01.15:07:17 Info: core_0: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_bars_alg_core \"core_0\"" 0 0 "Shell" 0 -1 1564664837105 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" {  } {  } 0 0 "2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" 0 0 "Shell" 0 -1 1564664837108 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" {  } {  } 0 0 "2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" 0 0 "Shell" 0 -1 1564664837110 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664837114 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664837116 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664837119 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:17 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664837122 ""}
{ "Info" "" "" "2019.08.01.15:07:19 Info: video_in: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_input_bridge \"video_in\"" {  } {  } 0 0 "2019.08.01.15:07:19 Info: video_in: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_input_bridge \"video_in\"" 0 0 "Shell" 0 -1 1564664839387 ""}
{ "Info" "" "" "2019.08.01.15:07:19 Info: wr_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_wr_ctrl \"wr_ctrl\"" {  } {  } 0 0 "2019.08.01.15:07:19 Info: wr_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_wr_ctrl \"wr_ctrl\"" 0 0 "Shell" 0 -1 1564664839449 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" {  } {  } 0 0 "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" 0 0 "Shell" 0 -1 1564664839449 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" {  } {  } 0 0 "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" 0 0 "Shell" 0 -1 1564664839465 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664839465 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664839465 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664839465 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664839465 ""}
{ "Info" "" "" "2019.08.01.15:07:19 Info: pkt_trans_wr: \"alt_vip_cl_vfb_0\" instantiated alt_vip_packet_transfer \"pkt_trans_wr\"" {  } {  } 0 0 "2019.08.01.15:07:19 Info: pkt_trans_wr: \"alt_vip_cl_vfb_0\" instantiated alt_vip_packet_transfer \"pkt_trans_wr\"" 0 0 "Shell" 0 -1 1564664839918 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" {  } {  } 0 0 "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" 0 0 "Shell" 0 -1 1564664839918 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" {  } {  } 0 0 "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" 0 0 "Shell" 0 -1 1564664839918 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664839918 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664839934 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664839934 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:19 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664839934 ""}
{ "Info" "" "" "2019.08.01.15:07:20 Info: rd_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_rd_ctrl \"rd_ctrl\"" {  } {  } 0 0 "2019.08.01.15:07:20 Info: rd_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_rd_ctrl \"rd_ctrl\"" 0 0 "Shell" 0 -1 1564664840292 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" {  } {  } 0 0 "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" 0 0 "Shell" 0 -1 1564664840292 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" {  } {  } 0 0 "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" 0 0 "Shell" 0 -1 1564664840292 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664840292 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664840292 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664840307 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664840307 ""}
{ "Info" "" "" "2019.08.01.15:07:20 Info: sync_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_sync_ctrl \"sync_ctrl\"" {  } {  } 0 0 "2019.08.01.15:07:20 Info: sync_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_sync_ctrl \"sync_ctrl\"" 0 0 "Shell" 0 -1 1564664840417 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" {  } {  } 0 0 "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/common" 0 0 "Shell" 0 -1 1564664840417 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" {  } {  } 0 0 "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/common" 0 0 "Shell" 0 -1 1564664840417 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664840417 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564664840417 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664840417 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:07:20 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564664840417 ""}
{ "Info" "" "" "2019.08.01.15:07:20 Info: address_span_extender_0: \"ddr3_0\" instantiated altera_address_span_extender \"address_span_extender_0\"" {  } {  } 0 0 "2019.08.01.15:07:20 Info: address_span_extender_0: \"ddr3_0\" instantiated altera_address_span_extender \"address_span_extender_0\"" 0 0 "Shell" 0 -1 1564664840495 ""}
{ "Info" "" "" "2019.08.01.15:07:20 Info: hps: \"Running  for module: hps\"" {  } {  } 0 0 "2019.08.01.15:07:20 Info: hps: \"Running  for module: hps\"" 0 0 "Shell" 0 -1 1564664840526 ""}
{ "Info" "" "" "2019.08.01.15:07:21 Info: hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.08.01.15:07:21 Info: hps: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1564664841814 ""}
{ "Info" "" "" "2019.08.01.15:07:22 Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.08.01.15:07:22 Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1564664842652 ""}
{ "Warning" "" "" "2019.08.01.15:07:23 Warning: hps: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2019.08.01.15:07:23 Warning: hps: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1564664843249 ""}
{ "Info" "" "" "2019.08.01.15:07:28 Info: hps: \"ddr3_0\" instantiated altera_hps \"hps\"" {  } {  } 0 0 "2019.08.01.15:07:28 Info: hps: \"ddr3_0\" instantiated altera_hps \"hps\"" 0 0 "Shell" 0 -1 1564664848417 ""}
{ "Error" "" "" "2019.08.01.15:07:28 Error: hps_reset_manager_0: hps_reset_manager does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." {  } {  } 0 0 "2019.08.01.15:07:28 Error: hps_reset_manager_0: hps_reset_manager does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." 0 0 "Shell" 0 -1 1564664848432 ""}
{ "Error" "" "" "2019.08.01.15:07:28 Error: Generation stopped, 26 or more modules remaining" {  } {  } 0 0 "2019.08.01.15:07:28 Error: Generation stopped, 26 or more modules remaining" 0 0 "Shell" 0 -1 1564664848432 ""}
{ "Info" "" "" "2019.08.01.15:07:28 Info: soc_system: Done \"soc_system\" with 40 modules, 107 files" {  } {  } 0 0 "2019.08.01.15:07:28 Info: soc_system: Done \"soc_system\" with 40 modules, 107 files" 0 0 "Shell" 0 -1 1564664848432 ""}
{ "Error" "" "" "2019.08.01.15:07:28 Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings" {  } {  } 0 0 "2019.08.01.15:07:28 Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings" 0 0 "Shell" 0 -1 1564664848589 ""}
{ "Info" "" "" "2019.08.01.15:07:28 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.08.01.15:07:28 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1564664848589 ""}
{ "Info" "" "" "2019.08.01.15:07:28 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.08.01.15:07:28 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1564664848589 ""}
{ "Info" " --use-relative-paths=true" "" "2019.08.01.15:07:28 Info: sim-script-gen --spd=C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system\\soc_system.spd --output-directory=C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" {  } {  } 0 0 "2019.08.01.15:07:28 Info: sim-script-gen --spd=C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system\\soc_system.spd --output-directory=C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" 0 0 "Shell" 0 -1 1564664848589 ""}
{ "Info" " --use-relative-paths=true" "" "2019.08.01.15:07:28 Info: Doing: ip-make-simscript --spd=C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system\\soc_system.spd --output-directory=C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" {  } {  } 0 0 "2019.08.01.15:07:28 Info: Doing: ip-make-simscript --spd=C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system\\soc_system.spd --output-directory=C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" 0 0 "Shell" 0 -1 1564664848604 ""}
{ "Info" " directory:" "" "2019.08.01.15:07:34 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" {  } {  } 0 0 "2019.08.01.15:07:34 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" 0 0 "Shell" 0 -1 1564664854699 ""}
{ "Info" "msim_setup.tcl" "" "2019.08.01.15:07:34 Info:     mentor" {  } {  } 0 0 "2019.08.01.15:07:34 Info:     mentor" 0 0 "Shell" 0 -1 1564664854714 ""}
{ "Info" " directory:" "" "2019.08.01.15:07:34 Info: Generating the following file(s) for VCS simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" {  } {  } 0 0 "2019.08.01.15:07:34 Info: Generating the following file(s) for VCS simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" 0 0 "Shell" 0 -1 1564664854730 ""}
{ "Info" "vcs_setup.sh" "" "2019.08.01.15:07:34 Info:     synopsys/vcs" {  } {  } 0 0 "2019.08.01.15:07:34 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1564664854745 ""}
{ "Info" " directory:" "" "2019.08.01.15:07:34 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" {  } {  } 0 0 "2019.08.01.15:07:34 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" 0 0 "Shell" 0 -1 1564664854745 ""}
{ "Info" "synopsys_sim.setup" "" "2019.08.01.15:07:34 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.08.01.15:07:34 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1564664854761 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.08.01.15:07:34 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.08.01.15:07:34 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1564664854777 ""}
{ "Info" " directory:" "" "2019.08.01.15:07:34 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" {  } {  } 0 0 "2019.08.01.15:07:34 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" 0 0 "Shell" 0 -1 1564664854808 ""}
{ "Info" "cds.lib" "" "2019.08.01.15:07:34 Info:     cadence" {  } {  } 0 0 "2019.08.01.15:07:34 Info:     cadence" 0 0 "Shell" 0 -1 1564664854808 ""}
{ "Info" "hdl.var" "" "2019.08.01.15:07:34 Info:     cadence" {  } {  } 0 0 "2019.08.01.15:07:34 Info:     cadence" 0 0 "Shell" 0 -1 1564664854933 ""}
{ "Info" "ncsim_setup.sh" "" "2019.08.01.15:07:34 Info:     cadence" {  } {  } 0 0 "2019.08.01.15:07:34 Info:     cadence" 0 0 "Shell" 0 -1 1564664854949 ""}
{ "Info" " directory" "" "2019.08.01.15:07:34 Info:     11 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.08.01.15:07:34 Info:     11 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1564664854949 ""}
{ "Info" " directory:" "" "2019.08.01.15:07:34 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" {  } {  } 0 0 "2019.08.01.15:07:34 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" 0 0 "Shell" 0 -1 1564664854964 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.08.01.15:07:34 Info:     aldec" {  } {  } 0 0 "2019.08.01.15:07:34 Info:     aldec" 0 0 "Shell" 0 -1 1564664854995 ""}
{ "Info" "." "" "2019.08.01.15:07:34 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" {  } {  } 0 0 "2019.08.01.15:07:34 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/simulation" 0 0 "Shell" 0 -1 1564664854995 ""}
{ "Info" "" "" "2019.08.01.15:07:34 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.08.01.15:07:34 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1564664854995 ""}
{ "Info" "" "" "2019.08.01.15:07:34 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.08.01.15:07:34 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1564664854995 ""}
{ "Info" "" "" "2019.08.01.15:07:34 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.08.01.15:07:34 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1564664854995 ""}
{ "Info" "" "" "2019.08.01.15:07:34 Info: qsys-generate C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.08.01.15:07:34 Info: qsys-generate C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1564664854995 ""}
{ "Info" "soc_system.qsys" "" "2019.08.01.15:07:35 Info: Loading DDR3_VIP" {  } {  } 0 0 "2019.08.01.15:07:35 Info: Loading DDR3_VIP" 0 0 "Shell" 0 -1 1564664855012 ""}
{ "Info" "" "" "2019.08.01.15:07:36 Info: Reading input file" {  } {  } 0 0 "2019.08.01.15:07:36 Info: Reading input file" 0 0 "Shell" 0 -1 1564664856015 ""}
{ "Info" "" "" "2019.08.01.15:07:36 Info: Adding alt_vip_cl_cvo_0 \[alt_vip_cl_cvo 18.1\]" {  } {  } 0 0 "2019.08.01.15:07:36 Info: Adding alt_vip_cl_cvo_0 \[alt_vip_cl_cvo 18.1\]" 0 0 "Shell" 0 -1 1564664856018 ""}
{ "Info" "" "" "2019.08.01.15:07:36 Info: Parameterizing module alt_vip_cl_cvo_0" {  } {  } 0 0 "2019.08.01.15:07:36 Info: Parameterizing module alt_vip_cl_cvo_0" 0 0 "Shell" 0 -1 1564664856018 ""}
{ "Info" "" "" "2019.08.01.15:07:36 Info: Adding alt_vip_cl_tpg_0 \[alt_vip_cl_tpg 18.1\]" {  } {  } 0 0 "2019.08.01.15:07:36 Info: Adding alt_vip_cl_tpg_0 \[alt_vip_cl_tpg 18.1\]" 0 0 "Shell" 0 -1 1564664856020 ""}
{ "Info" "" "" "2019.08.01.15:07:36 Info: Parameterizing module alt_vip_cl_tpg_0" {  } {  } 0 0 "2019.08.01.15:07:36 Info: Parameterizing module alt_vip_cl_tpg_0" 0 0 "Shell" 0 -1 1564664856021 ""}
{ "Info" "" "" "2019.08.01.15:07:36 Info: Adding alt_vip_cl_vfb_0 \[alt_vip_cl_vfb 18.1\]" {  } {  } 0 0 "2019.08.01.15:07:36 Info: Adding alt_vip_cl_vfb_0 \[alt_vip_cl_vfb 18.1\]" 0 0 "Shell" 0 -1 1564664856023 ""}
{ "Info" "" "" "2019.08.01.15:07:36 Info: Parameterizing module alt_vip_cl_vfb_0" {  } {  } 0 0 "2019.08.01.15:07:36 Info: Parameterizing module alt_vip_cl_vfb_0" 0 0 "Shell" 0 -1 1564664856023 ""}
{ "Info" "" "" "2019.08.01.15:07:36 Info: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 0 "2019.08.01.15:07:36 Info: Adding clk_50 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1564664856025 ""}
{ "Info" "" "" "2019.08.01.15:07:36 Info: Parameterizing module clk_50" {  } {  } 0 0 "2019.08.01.15:07:36 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1564664856026 ""}
{ "Info" "" "" "2019.08.01.15:07:36 Info: Adding ddr3_0 \[terasic_hps_ddr3 1.0\]" {  } {  } 0 0 "2019.08.01.15:07:36 Info: Adding ddr3_0 \[terasic_hps_ddr3 1.0\]" 0 0 "Shell" 0 -1 1564664856027 ""}
{ "Info" "" "" "2019.08.01.15:07:42 Info: Parameterizing module ddr3_0" {  } {  } 0 0 "2019.08.01.15:07:42 Info: Parameterizing module ddr3_0" 0 0 "Shell" 0 -1 1564664862228 ""}
{ "Info" "" "" "2019.08.01.15:07:42 Info: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 0 "2019.08.01.15:07:42 Info: Adding pll_0 \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1564664862234 ""}
{ "Info" "" "" "2019.08.01.15:07:42 Info: Parameterizing module pll_0" {  } {  } 0 0 "2019.08.01.15:07:42 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1564664862235 ""}
{ "Info" "" "" "2019.08.01.15:07:42 Info: Building connections" {  } {  } 0 0 "2019.08.01.15:07:42 Info: Building connections" 0 0 "Shell" 0 -1 1564664862240 ""}
{ "Info" "" "" "2019.08.01.15:07:42 Info: Parameterizing connections" {  } {  } 0 0 "2019.08.01.15:07:42 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1564664862244 ""}
{ "Info" "" "" "2019.08.01.15:07:42 Info: Validating" {  } {  } 0 0 "2019.08.01.15:07:42 Info: Validating" 0 0 "Shell" 0 -1 1564664862244 ""}
{ "Info" "" "" "2019.08.01.15:07:52 Info: Done reading input file" {  } {  } 0 0 "2019.08.01.15:07:52 Info: Done reading input file" 0 0 "Shell" 0 -1 1564664872015 ""}
{ "Info" "" "" "2019.08.01.15:08:08 Info: soc_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel" {  } {  } 0 0 "2019.08.01.15:08:08 Info: soc_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel" 0 0 "Shell" 0 -1 1564664888070 ""}
{ "Info" "" "" "2019.08.01.15:08:08 Info: soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 6914 kB (0x00000000 to 0x006c0600)" {  } {  } 0 0 "2019.08.01.15:08:08 Info: soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 6914 kB (0x00000000 to 0x006c0600)" 0 0 "Shell" 0 -1 1564664888070 ""}
{ "Info" "" "" "2019.08.01.15:08:08 Info: soc_system.ddr3_0.hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.08.01.15:08:08 Info: soc_system.ddr3_0.hps: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1564664888070 ""}
{ "Info" "" "" "2019.08.01.15:08:08 Info: soc_system.ddr3_0.hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.08.01.15:08:08 Info: soc_system.ddr3_0.hps: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1564664888071 ""}
{ "Warning" "" "" "2019.08.01.15:08:08 Warning: soc_system.ddr3_0.hps: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2019.08.01.15:08:08 Warning: soc_system.ddr3_0.hps: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1564664888071 ""}
{ "Info" "" "" "2019.08.01.15:08:08 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 0 "2019.08.01.15:08:08 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz" 0 0 "Shell" 0 -1 1564664888074 ""}
{ "Info" "" "" "2019.08.01.15:08:08 Info: soc_system.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2019.08.01.15:08:08 Info: soc_system.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1564664888074 ""}
{ "Info" "" "" "2019.08.01.15:08:10 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.08.01.15:08:10 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1564664890823 ""}
{ "Info" "" "" "2019.08.01.15:08:10 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.08.01.15:08:10 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1564664890823 ""}
{ "Info" "" "" "2019.08.01.15:08:10 Info:" {  } {  } 0 0 "2019.08.01.15:08:10 Info:" 0 0 "Shell" 0 -1 1564664890823 ""}
{ "Info" "" "" "2019.08.01.15:08:10 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.08.01.15:08:10 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1564664890823 ""}
{ "Info" "" "" "2019.08.01.15:08:10 Info: qsys-generate C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.08.01.15:08:10 Info: qsys-generate C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\Dejan\\13m041vs_projekat\\resources\\FPGA\\DDR3_VIP\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1564664890823 ""}
{ "Info" "soc_system.qsys" "" "2019.08.01.15:08:10 Info: Loading DDR3_VIP" {  } {  } 0 0 "2019.08.01.15:08:10 Info: Loading DDR3_VIP" 0 0 "Shell" 0 -1 1564664890823 ""}
{ "Info" "" "" "2019.08.01.15:08:11 Info: Reading input file" {  } {  } 0 0 "2019.08.01.15:08:11 Info: Reading input file" 0 0 "Shell" 0 -1 1564664891857 ""}
{ "Info" "" "" "2019.08.01.15:08:11 Info: Adding alt_vip_cl_cvo_0 \[alt_vip_cl_cvo 18.1\]" {  } {  } 0 0 "2019.08.01.15:08:11 Info: Adding alt_vip_cl_cvo_0 \[alt_vip_cl_cvo 18.1\]" 0 0 "Shell" 0 -1 1564664891857 ""}
{ "Info" "" "" "2019.08.01.15:08:11 Info: Parameterizing module alt_vip_cl_cvo_0" {  } {  } 0 0 "2019.08.01.15:08:11 Info: Parameterizing module alt_vip_cl_cvo_0" 0 0 "Shell" 0 -1 1564664891857 ""}
{ "Info" "" "" "2019.08.01.15:08:11 Info: Adding alt_vip_cl_tpg_0 \[alt_vip_cl_tpg 18.1\]" {  } {  } 0 0 "2019.08.01.15:08:11 Info: Adding alt_vip_cl_tpg_0 \[alt_vip_cl_tpg 18.1\]" 0 0 "Shell" 0 -1 1564664891857 ""}
{ "Info" "" "" "2019.08.01.15:08:11 Info: Parameterizing module alt_vip_cl_tpg_0" {  } {  } 0 0 "2019.08.01.15:08:11 Info: Parameterizing module alt_vip_cl_tpg_0" 0 0 "Shell" 0 -1 1564664891873 ""}
{ "Info" "" "" "2019.08.01.15:08:11 Info: Adding alt_vip_cl_vfb_0 \[alt_vip_cl_vfb 18.1\]" {  } {  } 0 0 "2019.08.01.15:08:11 Info: Adding alt_vip_cl_vfb_0 \[alt_vip_cl_vfb 18.1\]" 0 0 "Shell" 0 -1 1564664891888 ""}
{ "Info" "" "" "2019.08.01.15:08:11 Info: Parameterizing module alt_vip_cl_vfb_0" {  } {  } 0 0 "2019.08.01.15:08:11 Info: Parameterizing module alt_vip_cl_vfb_0" 0 0 "Shell" 0 -1 1564664891888 ""}
{ "Info" "" "" "2019.08.01.15:08:11 Info: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 0 "2019.08.01.15:08:11 Info: Adding clk_50 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1564664891888 ""}
{ "Info" "" "" "2019.08.01.15:08:11 Info: Parameterizing module clk_50" {  } {  } 0 0 "2019.08.01.15:08:11 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1564664891888 ""}
{ "Info" "" "" "2019.08.01.15:08:11 Info: Adding ddr3_0 \[terasic_hps_ddr3 1.0\]" {  } {  } 0 0 "2019.08.01.15:08:11 Info: Adding ddr3_0 \[terasic_hps_ddr3 1.0\]" 0 0 "Shell" 0 -1 1564664891888 ""}
{ "Info" "" "" "2019.08.01.15:08:17 Info: Parameterizing module ddr3_0" {  } {  } 0 0 "2019.08.01.15:08:17 Info: Parameterizing module ddr3_0" 0 0 "Shell" 0 -1 1564664897729 ""}
{ "Info" "" "" "2019.08.01.15:08:17 Info: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 0 "2019.08.01.15:08:17 Info: Adding pll_0 \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1564664897729 ""}
{ "Info" "" "" "2019.08.01.15:08:17 Info: Parameterizing module pll_0" {  } {  } 0 0 "2019.08.01.15:08:17 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1564664897729 ""}
{ "Info" "" "" "2019.08.01.15:08:17 Info: Building connections" {  } {  } 0 0 "2019.08.01.15:08:17 Info: Building connections" 0 0 "Shell" 0 -1 1564664897744 ""}
{ "Info" "" "" "2019.08.01.15:08:17 Info: Parameterizing connections" {  } {  } 0 0 "2019.08.01.15:08:17 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1564664897744 ""}
{ "Info" "" "" "2019.08.01.15:08:17 Info: Validating" {  } {  } 0 0 "2019.08.01.15:08:17 Info: Validating" 0 0 "Shell" 0 -1 1564664897744 ""}
{ "Info" "" "" "2019.08.01.15:08:27 Info: Done reading input file" {  } {  } 0 0 "2019.08.01.15:08:27 Info: Done reading input file" 0 0 "Shell" 0 -1 1564664907169 ""}
{ "Info" "" "" "2019.08.01.15:08:42 Info: soc_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel" {  } {  } 0 0 "2019.08.01.15:08:42 Info: soc_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel" 0 0 "Shell" 0 -1 1564664922917 ""}
{ "Info" "" "" "2019.08.01.15:08:42 Info: soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 6914 kB (0x00000000 to 0x006c0600)" {  } {  } 0 0 "2019.08.01.15:08:42 Info: soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 6914 kB (0x00000000 to 0x006c0600)" 0 0 "Shell" 0 -1 1564664922917 ""}
{ "Info" "" "" "2019.08.01.15:08:42 Info: soc_system.ddr3_0.hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.08.01.15:08:42 Info: soc_system.ddr3_0.hps: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1564664922917 ""}
{ "Info" "" "" "2019.08.01.15:08:42 Info: soc_system.ddr3_0.hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.08.01.15:08:42 Info: soc_system.ddr3_0.hps: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1564664922917 ""}
{ "Warning" "" "" "2019.08.01.15:08:42 Warning: soc_system.ddr3_0.hps: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2019.08.01.15:08:42 Warning: soc_system.ddr3_0.hps: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1564664922917 ""}
{ "Info" "" "" "2019.08.01.15:08:42 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 0 "2019.08.01.15:08:42 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz" 0 0 "Shell" 0 -1 1564664922932 ""}
{ "Info" "" "" "2019.08.01.15:08:42 Info: soc_system.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2019.08.01.15:08:42 Info: soc_system.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1564664922932 ""}
{ "Info" "" "" "2019.08.01.15:08:49 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.08.01.15:08:49 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1564664929573 ""}
{ "Info" "" "" "2019.08.01.15:09:30 Info: alt_vip_cl_cvo_0: \"soc_system\" instantiated alt_vip_cl_cvo \"alt_vip_cl_cvo_0\"" {  } {  } 0 0 "2019.08.01.15:09:30 Info: alt_vip_cl_cvo_0: \"soc_system\" instantiated alt_vip_cl_cvo \"alt_vip_cl_cvo_0\"" 0 0 "Shell" 0 -1 1564664970839 ""}
{ "Info" "" "" "2019.08.01.15:09:32 Info: alt_vip_cl_tpg_0: \"soc_system\" instantiated alt_vip_cl_tpg \"alt_vip_cl_tpg_0\"" {  } {  } 0 0 "2019.08.01.15:09:32 Info: alt_vip_cl_tpg_0: \"soc_system\" instantiated alt_vip_cl_tpg \"alt_vip_cl_tpg_0\"" 0 0 "Shell" 0 -1 1564664972949 ""}
{ "Info" "" "" "2019.08.01.15:09:37 Info: alt_vip_cl_vfb_0: \"soc_system\" instantiated alt_vip_cl_vfb \"alt_vip_cl_vfb_0\"" {  } {  } 0 0 "2019.08.01.15:09:37 Info: alt_vip_cl_vfb_0: \"soc_system\" instantiated alt_vip_cl_vfb \"alt_vip_cl_vfb_0\"" 0 0 "Shell" 0 -1 1564664977056 ""}
{ "Info" "" "" "2019.08.01.15:09:43 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide." {  } {  } 0 0 "2019.08.01.15:09:43 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide." 0 0 "Shell" 0 -1 1564664983652 ""}
{ "Info" "" "" "2019.08.01.15:09:43 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has burstcount signal 9 bit wide, but the slave is 8 bit wide." {  } {  } 0 0 "2019.08.01.15:09:43 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has burstcount signal 9 bit wide, but the slave is 8 bit wide." 0 0 "Shell" 0 -1 1564664983652 ""}
{ "Info" "" "" "2019.08.01.15:09:52 Info: ddr3_0: \"soc_system\" instantiated terasic_hps_ddr3 \"ddr3_0\"" {  } {  } 0 0 "2019.08.01.15:09:52 Info: ddr3_0: \"soc_system\" instantiated terasic_hps_ddr3 \"ddr3_0\"" 0 0 "Shell" 0 -1 1564664992605 ""}
{ "Info" "" "" "2019.08.01.15:09:52 Info: pll_0: \"soc_system\" instantiated altera_pll \"pll_0\"" {  } {  } 0 0 "2019.08.01.15:09:52 Info: pll_0: \"soc_system\" instantiated altera_pll \"pll_0\"" 0 0 "Shell" 0 -1 1564664992730 ""}
{ "Info" "" "" "2019.08.01.15:09:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.01.15:09:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1564664997604 ""}
{ "Info" "" "" "2019.08.01.15:09:59 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.08.01.15:09:59 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1564664999729 ""}
{ "Info" "" "" "2019.08.01.15:09:59 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.08.01.15:09:59 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1564664999761 ""}
{ "Info" "" "" "2019.08.01.15:10:01 Info: video_in: \"alt_vip_cl_cvo_0\" instantiated alt_vip_video_input_bridge \"video_in\"" {  } {  } 0 0 "2019.08.01.15:10:01 Info: video_in: \"alt_vip_cl_cvo_0\" instantiated alt_vip_video_input_bridge \"video_in\"" 0 0 "Shell" 0 -1 1564665001729 ""}
{ "Info" "" "" "2019.08.01.15:10:01 Info: scheduler: \"alt_vip_cl_cvo_0\" instantiated alt_vip_cvo_scheduler \"scheduler\"" {  } {  } 0 0 "2019.08.01.15:10:01 Info: scheduler: \"alt_vip_cl_cvo_0\" instantiated alt_vip_cvo_scheduler \"scheduler\"" 0 0 "Shell" 0 -1 1564665001792 ""}
{ "Info" "" "" "2019.08.01.15:10:01 Info: sop_align: \"alt_vip_cl_cvo_0\" instantiated alt_vip_pip_sop_realign \"sop_align\"" {  } {  } 0 0 "2019.08.01.15:10:01 Info: sop_align: \"alt_vip_cl_cvo_0\" instantiated alt_vip_pip_sop_realign \"sop_align\"" 0 0 "Shell" 0 -1 1564665001854 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:10:01 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" {  } {  } 0 0 "2019.08.01.15:10:01 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" 0 0 "Shell" 0 -1 1564665001854 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:10:01 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:01 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564665001854 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:10:01 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:01 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564665001870 ""}
{ "Info" "" "" "2019.08.01.15:10:02 Info: cvo_core: \"alt_vip_cl_cvo_0\" instantiated alt_vip_cvo_core \"cvo_core\"" {  } {  } 0 0 "2019.08.01.15:10:02 Info: cvo_core: \"alt_vip_cl_cvo_0\" instantiated alt_vip_cvo_core \"cvo_core\"" 0 0 "Shell" 0 -1 1564665002090 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" 0 0 "Shell" 0 -1 1564665002092 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564665002094 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564665002096 ""}
{ "Info" "" "" "2019.08.01.15:10:02 Info: video_out: \"alt_vip_cl_tpg_0\" instantiated alt_vip_video_output_bridge \"video_out\"" {  } {  } 0 0 "2019.08.01.15:10:02 Info: video_out: \"alt_vip_cl_tpg_0\" instantiated alt_vip_video_output_bridge \"video_out\"" 0 0 "Shell" 0 -1 1564665002277 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" 0 0 "Shell" 0 -1 1564665002277 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564665002293 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564665002309 ""}
{ "Info" "alt_vip_common_sop_align.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl" 0 0 "Shell" 0 -1 1564665002324 ""}
{ "Info" "" "" "2019.08.01.15:10:02 Info: scheduler: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_multi_scheduler \"scheduler\"" {  } {  } 0 0 "2019.08.01.15:10:02 Info: scheduler: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_multi_scheduler \"scheduler\"" 0 0 "Shell" 0 -1 1564665002402 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" 0 0 "Shell" 0 -1 1564665002402 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564665002402 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564665002402 ""}
{ "Info" "" "" "2019.08.01.15:10:02 Info: core_0: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_bars_alg_core \"core_0\"" {  } {  } 0 0 "2019.08.01.15:10:02 Info: core_0: \"alt_vip_cl_tpg_0\" instantiated alt_vip_tpg_bars_alg_core \"core_0\"" 0 0 "Shell" 0 -1 1564665002496 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" 0 0 "Shell" 0 -1 1564665002496 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564665002496 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:02 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564665002496 ""}
{ "Info" "" "" "2019.08.01.15:10:04 Info: video_in: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_input_bridge \"video_in\"" {  } {  } 0 0 "2019.08.01.15:10:04 Info: video_in: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_input_bridge \"video_in\"" 0 0 "Shell" 0 -1 1564665004510 ""}
{ "Info" "" "" "2019.08.01.15:10:04 Info: wr_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_wr_ctrl \"wr_ctrl\"" {  } {  } 0 0 "2019.08.01.15:10:04 Info: wr_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_wr_ctrl \"wr_ctrl\"" 0 0 "Shell" 0 -1 1564665004542 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" {  } {  } 0 0 "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" 0 0 "Shell" 0 -1 1564665004542 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564665004542 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564665004542 ""}
{ "Info" "" "" "2019.08.01.15:10:04 Info: pkt_trans_wr: \"alt_vip_cl_vfb_0\" instantiated alt_vip_packet_transfer \"pkt_trans_wr\"" {  } {  } 0 0 "2019.08.01.15:10:04 Info: pkt_trans_wr: \"alt_vip_cl_vfb_0\" instantiated alt_vip_packet_transfer \"pkt_trans_wr\"" 0 0 "Shell" 0 -1 1564665004698 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" {  } {  } 0 0 "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" 0 0 "Shell" 0 -1 1564665004713 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564665004713 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564665004713 ""}
{ "Info" "" "" "2019.08.01.15:10:04 Info: rd_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_rd_ctrl \"rd_ctrl\"" {  } {  } 0 0 "2019.08.01.15:10:04 Info: rd_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_rd_ctrl \"rd_ctrl\"" 0 0 "Shell" 0 -1 1564665004823 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" {  } {  } 0 0 "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" 0 0 "Shell" 0 -1 1564665004823 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564665004823 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564665004823 ""}
{ "Info" "" "" "2019.08.01.15:10:04 Info: sync_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_sync_ctrl \"sync_ctrl\"" {  } {  } 0 0 "2019.08.01.15:10:04 Info: sync_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_sync_ctrl \"sync_ctrl\"" 0 0 "Shell" 0 -1 1564665004870 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" {  } {  } 0 0 "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" 0 0 "Shell" 0 -1 1564665004870 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564665004870 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:04 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564665004870 ""}
{ "Info" "" "" "2019.08.01.15:10:04 Info: address_span_extender_0: \"ddr3_0\" instantiated altera_address_span_extender \"address_span_extender_0\"" {  } {  } 0 0 "2019.08.01.15:10:04 Info: address_span_extender_0: \"ddr3_0\" instantiated altera_address_span_extender \"address_span_extender_0\"" 0 0 "Shell" 0 -1 1564665004901 ""}
{ "Info" "" "" "2019.08.01.15:10:04 Info: hps: \"Running  for module: hps\"" {  } {  } 0 0 "2019.08.01.15:10:04 Info: hps: \"Running  for module: hps\"" 0 0 "Shell" 0 -1 1564665004917 ""}
{ "Info" "" "" "2019.08.01.15:10:06 Info: hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.08.01.15:10:06 Info: hps: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1564665006127 ""}
{ "Info" "" "" "2019.08.01.15:10:07 Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.08.01.15:10:07 Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1564665007020 ""}
{ "Warning" "" "" "2019.08.01.15:10:07 Warning: hps: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2019.08.01.15:10:07 Warning: hps: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1564665007206 ""}
{ "Info" "" "" "2019.08.01.15:10:12 Info: hps: \"ddr3_0\" instantiated altera_hps \"hps\"" {  } {  } 0 0 "2019.08.01.15:10:12 Info: hps: \"ddr3_0\" instantiated altera_hps \"hps\"" 0 0 "Shell" 0 -1 1564665012292 ""}
{ "Info" "" "" "2019.08.01.15:10:12 Info: hps_reset_manager_0: \"ddr3_0\" instantiated hps_reset_manager \"hps_reset_manager_0\"" {  } {  } 0 0 "2019.08.01.15:10:12 Info: hps_reset_manager_0: \"ddr3_0\" instantiated hps_reset_manager \"hps_reset_manager_0\"" 0 0 "Shell" 0 -1 1564665012339 ""}
{ "Info" "" "" "2019.08.01.15:10:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.08.01.15:10:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1564665016250 ""}
{ "Info" "" "" "2019.08.01.15:10:18 Info: mm_interconnect_0: \"ddr3_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.08.01.15:10:18 Info: mm_interconnect_0: \"ddr3_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1564665018324 ""}
{ "Info" "" "" "2019.08.01.15:10:18 Info: alt_vip_cl_vfb_0_mem_master_rd_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_cl_vfb_0_mem_master_rd_translator\"" {  } {  } 0 0 "2019.08.01.15:10:18 Info: alt_vip_cl_vfb_0_mem_master_rd_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_cl_vfb_0_mem_master_rd_translator\"" 0 0 "Shell" 0 -1 1564665018387 ""}
{ "Info" "" "" "2019.08.01.15:10:18 Info: ddr3_0_hps_f2h_sdram0_data_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ddr3_0_hps_f2h_sdram0_data_translator\"" {  } {  } 0 0 "2019.08.01.15:10:18 Info: ddr3_0_hps_f2h_sdram0_data_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ddr3_0_hps_f2h_sdram0_data_translator\"" 0 0 "Shell" 0 -1 1564665018418 ""}
{ "Info" "" "" "2019.08.01.15:10:18 Info: alt_vip_cl_vfb_0_mem_master_rd_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_cl_vfb_0_mem_master_rd_agent\"" {  } {  } 0 0 "2019.08.01.15:10:18 Info: alt_vip_cl_vfb_0_mem_master_rd_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_cl_vfb_0_mem_master_rd_agent\"" 0 0 "Shell" 0 -1 1564665018465 ""}
{ "Info" "" "" "2019.08.01.15:10:18 Info: ddr3_0_hps_f2h_sdram0_data_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ddr3_0_hps_f2h_sdram0_data_agent\"" {  } {  } 0 0 "2019.08.01.15:10:18 Info: ddr3_0_hps_f2h_sdram0_data_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ddr3_0_hps_f2h_sdram0_data_agent\"" 0 0 "Shell" 0 -1 1564665018512 ""}
{ "Info" "" "" "2019.08.01.15:10:18 Info: ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo\"" {  } {  } 0 0 "2019.08.01.15:10:18 Info: ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1564665018590 ""}
{ "Info" "" "" "2019.08.01.15:10:18 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.08.01.15:10:18 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1564665018699 ""}
{ "Info" "" "" "2019.08.01.15:10:18 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.08.01.15:10:18 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1564665018746 ""}
{ "Info" "" "" "2019.08.01.15:10:18 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.08.01.15:10:18 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1564665018777 ""}
{ "Info" "" "" "2019.08.01.15:10:18 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.08.01.15:10:18 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1564665018840 ""}
{ "Info" "" "" "2019.08.01.15:10:18 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.08.01.15:10:18 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1564665018902 ""}
{ "Info" "" "" "2019.08.01.15:10:18 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.08.01.15:10:18 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1564665018949 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.01.15:10:18 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.08.01.15:10:18 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1564665018949 ""}
{ "Info" "" "" "2019.08.01.15:10:21 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.08.01.15:10:21 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1564665021072 ""}
{ "Info" "" "" "2019.08.01.15:10:21 Info: vid_front: \"video_in\" instantiated alt_vip_video_input_bridge_resp \"vid_front\"" {  } {  } 0 0 "2019.08.01.15:10:21 Info: vid_front: \"video_in\" instantiated alt_vip_video_input_bridge_resp \"vid_front\"" 0 0 "Shell" 0 -1 1564665021187 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" {  } {  } 0 0 "2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" 0 0 "Shell" 0 -1 1564665021192 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564665021195 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564665021198 ""}
{ "Info" "" "" "2019.08.01.15:10:21 Info: vid_back: \"video_in\" instantiated alt_vip_video_input_bridge_cmd \"vid_back\"" {  } {  } 0 0 "2019.08.01.15:10:21 Info: vid_back: \"video_in\" instantiated alt_vip_video_input_bridge_cmd \"vid_back\"" 0 0 "Shell" 0 -1 1564665021280 ""}
{ "Info" "alt_vip_common_pkg.sv" "" "2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" {  } {  } 0 0 "2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common" 0 0 "Shell" 0 -1 1564665021295 ""}
{ "Info" "alt_vip_common_event_packet_decode.sv" "" "2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl" 0 0 "Shell" 0 -1 1564665021295 ""}
{ "Info" "alt_vip_common_event_packet_encode.sv" "" "2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" {  } {  } 0 0 "2019.08.01.15:10:21 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl" 0 0 "Shell" 0 -1 1564665021295 ""}
{ "Info" "" "" "2019.08.01.15:10:21 Info: fpga_interfaces: \"hps\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.08.01.15:10:21 Info: fpga_interfaces: \"hps\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1564665021427 ""}
{ "Info" "" "" "2019.08.01.15:10:23 Info: hps_io: \"hps\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.08.01.15:10:23 Info: hps_io: \"hps\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1564665023792 ""}
{ "Info" "" "" "2019.08.01.15:10:23 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.08.01.15:10:23 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1564665023855 ""}
{ "Info" "" "" "2019.08.01.15:10:23 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.08.01.15:10:23 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1564665023901 ""}
{ "Info" "" "" "2019.08.01.15:10:24 Info: hps_f2h_sdram0_data_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_f2h_sdram0_data_burst_adapter\"" {  } {  } 0 0 "2019.08.01.15:10:24 Info: hps_f2h_sdram0_data_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_f2h_sdram0_data_burst_adapter\"" 0 0 "Shell" 0 -1 1564665024083 ""}
{ "Info" "" "" "2019.08.01.15:10:24 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.08.01.15:10:24 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1564665024217 ""}
{ "Info" "" "" "2019.08.01.15:10:24 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.08.01.15:10:24 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1564665024284 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.01.15:10:24 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.08.01.15:10:24 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1564665024300 ""}
{ "Info" "" "" "2019.08.01.15:10:24 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.08.01.15:10:24 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1564665024331 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.08.01.15:10:24 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.08.01.15:10:24 Info: Reusing file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1564665024346 ""}
{ "Info" "" "" "2019.08.01.15:10:24 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.08.01.15:10:24 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1564665024393 ""}
{ "Info" "" "" "2019.08.01.15:11:42 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.08.01.15:11:42 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1564665102769 ""}
{ "Info" "" "" "2019.08.01.15:11:43 Info: soc_system: Done \"soc_system\" with 48 modules, 159 files" {  } {  } 0 0 "2019.08.01.15:11:43 Info: soc_system: Done \"soc_system\" with 48 modules, 159 files" 0 0 "Shell" 0 -1 1564665103106 ""}
{ "Info" "" "" "2019.08.01.15:11:46 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.08.01.15:11:46 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1564665106434 ""}
{ "Info" "" "" "2019.08.01.15:11:46 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.08.01.15:11:46 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1564665106434 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1564665128120 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Platform Designer file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1564665128120 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1564665128120 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1564665175852 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 5 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564665175852 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 01 15:12:55 2019 " "Processing ended: Thu Aug 01 15:12:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564665175852 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:11:56 " "Elapsed time: 00:11:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564665175852 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:16:20 " "Total CPU time (on all processors): 00:16:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564665175852 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1564665175852 ""}
