# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module Combinational_top /home/yjx/Mystudy/yjx_learn/Learn_Chisel/ex7.4/verilog/vsrc/Combinational_top.v /home/yjx/Mystudy/yjx_learn/Learn_Chisel/ex7.4/verilog/vsrc/Combinational.v /home/yjx/Mystudy/yjx_learn/Learn_Chisel/ex7.4/verilog/csrc/Combinational_top.cpp /home/yjx/Mystudy/yjx_learn/Learn_Chisel/ex7.4/verilog/build/auto_bind.cpp /home/yjx/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/yjx/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_VCombinational_top_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/yjx/Mystudy/yjx_learn/Learn_Chisel/ex7.4/verilog/build/Combinational_top"
T      3570 18354998  1735704035    78429749  1735704035    78429749 "./build/obj_dir/VCombinational_top.cpp"
T      2884 18354997  1735704035    78429749  1735704035    78429749 "./build/obj_dir/VCombinational_top.h"
T      2636 18355006  1735704035    79429706  1735704035    79429706 "./build/obj_dir/VCombinational_top.mk"
T       850 18354995  1735704035    78429749  1735704035    78429749 "./build/obj_dir/VCombinational_top__Syms.cpp"
T      1047 18354996  1735704035    78429749  1735704035    78429749 "./build/obj_dir/VCombinational_top__Syms.h"
T      1174 18354999  1735704035    78429749  1735704035    78429749 "./build/obj_dir/VCombinational_top___024root.h"
T      1595 18355003  1735704035    78429749  1735704035    78429749 "./build/obj_dir/VCombinational_top___024root__DepSet_h17bf9936__0.cpp"
T       973 18355001  1735704035    78429749  1735704035    78429749 "./build/obj_dir/VCombinational_top___024root__DepSet_h17bf9936__0__Slow.cpp"
T      7639 18355004  1735704035    79429706  1735704035    79429706 "./build/obj_dir/VCombinational_top___024root__DepSet_h7408b6ff__0.cpp"
T      6041 18355002  1735704035    78429749  1735704035    78429749 "./build/obj_dir/VCombinational_top___024root__DepSet_h7408b6ff__0__Slow.cpp"
T       782 18355000  1735704035    78429749  1735704035    78429749 "./build/obj_dir/VCombinational_top___024root__Slow.cpp"
T       954 18355007  1735704035    79429706  1735704035    79429706 "./build/obj_dir/VCombinational_top__ver.d"
T         0        0  1735704035    79429706  1735704035    79429706 "./build/obj_dir/VCombinational_top__verFiles.dat"
T      1733 18355005  1735704035    79429706  1735704035    79429706 "./build/obj_dir/VCombinational_top_classes.mk"
S      1030 18354946  1735703141   908398566  1735703023   194416286 "/home/yjx/Mystudy/yjx_learn/Learn_Chisel/ex7.4/verilog/vsrc/Combinational.v"
S       266 18354715  1735703633   166348424  1735703633   166348424 "/home/yjx/Mystudy/yjx_learn/Learn_Chisel/ex7.4/verilog/vsrc/Combinational_top.v"
S  20938328 10752723  1728439386   106631712  1728439386   106631712 "/usr/local/bin/verilator_bin"
S      3275 11437735  1728439386   333627225  1728439386   333627225 "/usr/local/share/verilator/include/verilated_std.sv"
