Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jul  1 10:39:21 2024
| Host         : kuro-vlrwx9 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.099        0.000                      0                  392        0.119        0.000                      0                  392        3.750        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.099        0.000                      0                  392        0.119        0.000                      0                  392        3.750        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 segment/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.828ns (24.283%)  route 2.582ns (75.717%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/counter_reg[10]/Q
                         net (fo=3, routed)           1.287     7.049    segment/counter_reg[10]
    SLICE_X0Y134         LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  segment/counter[0]_i_5/O
                         net (fo=1, routed)           0.421     7.594    segment/counter[0]_i_5_n_0
    SLICE_X0Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  segment/counter[0]_i_3/O
                         net (fo=1, routed)           0.161     7.879    segment/counter[0]_i_3_n_0
    SLICE_X0Y135         LUT5 (Prop_lut5_I2_O)        0.124     8.003 r  segment/counter[0]_i_1/O
                         net (fo=17, routed)          0.713     8.716    segment/counter[0]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  segment/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.582    15.004    segment/CLK
    SLICE_X1Y133         FDRE                                         r  segment/counter_reg[0]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    segment/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 segment/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.828ns (24.283%)  route 2.582ns (75.717%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/counter_reg[10]/Q
                         net (fo=3, routed)           1.287     7.049    segment/counter_reg[10]
    SLICE_X0Y134         LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  segment/counter[0]_i_5/O
                         net (fo=1, routed)           0.421     7.594    segment/counter[0]_i_5_n_0
    SLICE_X0Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  segment/counter[0]_i_3/O
                         net (fo=1, routed)           0.161     7.879    segment/counter[0]_i_3_n_0
    SLICE_X0Y135         LUT5 (Prop_lut5_I2_O)        0.124     8.003 r  segment/counter[0]_i_1/O
                         net (fo=17, routed)          0.713     8.716    segment/counter[0]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  segment/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.582    15.004    segment/CLK
    SLICE_X1Y133         FDRE                                         r  segment/counter_reg[1]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    segment/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 segment/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.828ns (24.283%)  route 2.582ns (75.717%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/counter_reg[10]/Q
                         net (fo=3, routed)           1.287     7.049    segment/counter_reg[10]
    SLICE_X0Y134         LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  segment/counter[0]_i_5/O
                         net (fo=1, routed)           0.421     7.594    segment/counter[0]_i_5_n_0
    SLICE_X0Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  segment/counter[0]_i_3/O
                         net (fo=1, routed)           0.161     7.879    segment/counter[0]_i_3_n_0
    SLICE_X0Y135         LUT5 (Prop_lut5_I2_O)        0.124     8.003 r  segment/counter[0]_i_1/O
                         net (fo=17, routed)          0.713     8.716    segment/counter[0]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  segment/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.582    15.004    segment/CLK
    SLICE_X1Y133         FDRE                                         r  segment/counter_reg[2]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    segment/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 segment/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.828ns (24.283%)  route 2.582ns (75.717%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/counter_reg[10]/Q
                         net (fo=3, routed)           1.287     7.049    segment/counter_reg[10]
    SLICE_X0Y134         LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  segment/counter[0]_i_5/O
                         net (fo=1, routed)           0.421     7.594    segment/counter[0]_i_5_n_0
    SLICE_X0Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  segment/counter[0]_i_3/O
                         net (fo=1, routed)           0.161     7.879    segment/counter[0]_i_3_n_0
    SLICE_X0Y135         LUT5 (Prop_lut5_I2_O)        0.124     8.003 r  segment/counter[0]_i_1/O
                         net (fo=17, routed)          0.713     8.716    segment/counter[0]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  segment/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.582    15.004    segment/CLK
    SLICE_X1Y133         FDRE                                         r  segment/counter_reg[3]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    segment/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 ra1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            src0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.602ns (17.314%)  route 2.875ns (82.686%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.631     5.233    clk_IBUF_BUFG[0]
    SLICE_X13Y149        FDRE                                         r  ra1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.456     5.689 r  ra1_reg[1]/Q
                         net (fo=33, routed)          1.936     7.625    regfile/reg_file_reg_r1_0_31_6_11/ADDRA1
    SLICE_X14Y145        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.771 r  regfile/reg_file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.939     8.710    rf_rd1[6]
    SLICE_X11Y142        FDRE                                         r  src0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.510    14.932    clk_IBUF_BUFG[0]
    SLICE_X11Y142        FDRE                                         r  src0_reg[6]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X11Y142        FDRE (Setup_fdre_C_D)       -0.285    14.871    src0_reg[6]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 segment/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.828ns (25.019%)  route 2.481ns (74.981%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/counter_reg[10]/Q
                         net (fo=3, routed)           1.287     7.049    segment/counter_reg[10]
    SLICE_X0Y134         LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  segment/counter[0]_i_5/O
                         net (fo=1, routed)           0.421     7.594    segment/counter[0]_i_5_n_0
    SLICE_X0Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  segment/counter[0]_i_3/O
                         net (fo=1, routed)           0.161     7.879    segment/counter[0]_i_3_n_0
    SLICE_X0Y135         LUT5 (Prop_lut5_I2_O)        0.124     8.003 r  segment/counter[0]_i_1/O
                         net (fo=17, routed)          0.612     8.616    segment/counter[0]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.584    15.006    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[10]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y135         FDRE (Setup_fdre_C_R)       -0.429    14.842    segment/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 segment/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.828ns (25.019%)  route 2.481ns (74.981%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/counter_reg[10]/Q
                         net (fo=3, routed)           1.287     7.049    segment/counter_reg[10]
    SLICE_X0Y134         LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  segment/counter[0]_i_5/O
                         net (fo=1, routed)           0.421     7.594    segment/counter[0]_i_5_n_0
    SLICE_X0Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  segment/counter[0]_i_3/O
                         net (fo=1, routed)           0.161     7.879    segment/counter[0]_i_3_n_0
    SLICE_X0Y135         LUT5 (Prop_lut5_I2_O)        0.124     8.003 r  segment/counter[0]_i_1/O
                         net (fo=17, routed)          0.612     8.616    segment/counter[0]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.584    15.006    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[11]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y135         FDRE (Setup_fdre_C_R)       -0.429    14.842    segment/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 segment/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.828ns (25.019%)  route 2.481ns (74.981%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/counter_reg[10]/Q
                         net (fo=3, routed)           1.287     7.049    segment/counter_reg[10]
    SLICE_X0Y134         LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  segment/counter[0]_i_5/O
                         net (fo=1, routed)           0.421     7.594    segment/counter[0]_i_5_n_0
    SLICE_X0Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  segment/counter[0]_i_3/O
                         net (fo=1, routed)           0.161     7.879    segment/counter[0]_i_3_n_0
    SLICE_X0Y135         LUT5 (Prop_lut5_I2_O)        0.124     8.003 r  segment/counter[0]_i_1/O
                         net (fo=17, routed)          0.612     8.616    segment/counter[0]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.584    15.006    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[8]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y135         FDRE (Setup_fdre_C_R)       -0.429    14.842    segment/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 segment/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.828ns (25.019%)  route 2.481ns (74.981%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/counter_reg[10]/Q
                         net (fo=3, routed)           1.287     7.049    segment/counter_reg[10]
    SLICE_X0Y134         LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  segment/counter[0]_i_5/O
                         net (fo=1, routed)           0.421     7.594    segment/counter[0]_i_5_n_0
    SLICE_X0Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  segment/counter[0]_i_3/O
                         net (fo=1, routed)           0.161     7.879    segment/counter[0]_i_3_n_0
    SLICE_X0Y135         LUT5 (Prop_lut5_I2_O)        0.124     8.003 r  segment/counter[0]_i_1/O
                         net (fo=17, routed)          0.612     8.616    segment/counter[0]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.584    15.006    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[9]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y135         FDRE (Setup_fdre_C_R)       -0.429    14.842    segment/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 segment/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.828ns (25.322%)  route 2.442ns (74.678%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.704     5.306    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/counter_reg[10]/Q
                         net (fo=3, routed)           1.287     7.049    segment/counter_reg[10]
    SLICE_X0Y134         LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  segment/counter[0]_i_5/O
                         net (fo=1, routed)           0.421     7.594    segment/counter[0]_i_5_n_0
    SLICE_X0Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  segment/counter[0]_i_3/O
                         net (fo=1, routed)           0.161     7.879    segment/counter[0]_i_3_n_0
    SLICE_X0Y135         LUT5 (Prop_lut5_I2_O)        0.124     8.003 r  segment/counter[0]_i_1/O
                         net (fo=17, routed)          0.573     8.576    segment/counter[0]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  segment/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.583    15.005    segment/CLK
    SLICE_X1Y134         FDRE                                         r  segment/counter_reg[4]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y134         FDRE (Setup_fdre_C_R)       -0.429    14.816    segment/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_file_reg_r1_0_31_30_31/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.877%)  route 0.281ns (63.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.570     1.489    clk_IBUF_BUFG[0]
    SLICE_X12Y147        FDRE                                         r  wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  wa_reg[0]/Q
                         net (fo=56, routed)          0.281     1.934    regfile/reg_file_reg_r1_0_31_30_31/A0
    SLICE_X14Y148        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_30_31/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    regfile/reg_file_reg_r1_0_31_30_31/WCLK
    SLICE_X14Y148        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_30_31/DP/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y148        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    regfile/reg_file_reg_r1_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_file_reg_r1_0_31_30_31/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.877%)  route 0.281ns (63.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.570     1.489    clk_IBUF_BUFG[0]
    SLICE_X12Y147        FDRE                                         r  wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  wa_reg[0]/Q
                         net (fo=56, routed)          0.281     1.934    regfile/reg_file_reg_r1_0_31_30_31/A0
    SLICE_X14Y148        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_30_31/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    regfile/reg_file_reg_r1_0_31_30_31/WCLK
    SLICE_X14Y148        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_30_31/SP/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y148        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    regfile/reg_file_reg_r1_0_31_30_31/SP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_file_reg_r1_0_31_30_31__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.877%)  route 0.281ns (63.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.570     1.489    clk_IBUF_BUFG[0]
    SLICE_X12Y147        FDRE                                         r  wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  wa_reg[0]/Q
                         net (fo=56, routed)          0.281     1.934    regfile/reg_file_reg_r1_0_31_30_31__0/A0
    SLICE_X14Y148        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_30_31__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    regfile/reg_file_reg_r1_0_31_30_31__0/WCLK
    SLICE_X14Y148        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y148        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    regfile/reg_file_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_file_reg_r1_0_31_30_31__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.877%)  route 0.281ns (63.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.570     1.489    clk_IBUF_BUFG[0]
    SLICE_X12Y147        FDRE                                         r  wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  wa_reg[0]/Q
                         net (fo=56, routed)          0.281     1.934    regfile/reg_file_reg_r1_0_31_30_31__0/A0
    SLICE_X14Y148        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_30_31__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    regfile/reg_file_reg_r1_0_31_30_31__0/WCLK
    SLICE_X14Y148        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_30_31__0/SP/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y148        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    regfile/reg_file_reg_r1_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 wa_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_file_reg_r1_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.114%)  route 0.290ns (63.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.570     1.489    clk_IBUF_BUFG[0]
    SLICE_X12Y147        FDRE                                         r  wa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  wa_reg[1]/Q
                         net (fo=56, routed)          0.290     1.944    regfile/reg_file_reg_r1_0_31_0_5/ADDRD1
    SLICE_X14Y147        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    regfile/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y147        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y147        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.814    regfile/reg_file_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 wa_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.114%)  route 0.290ns (63.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.570     1.489    clk_IBUF_BUFG[0]
    SLICE_X12Y147        FDRE                                         r  wa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  wa_reg[1]/Q
                         net (fo=56, routed)          0.290     1.944    regfile/reg_file_reg_r1_0_31_0_5/ADDRD1
    SLICE_X14Y147        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    regfile/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y147        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y147        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.814    regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 wa_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_file_reg_r1_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.114%)  route 0.290ns (63.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.570     1.489    clk_IBUF_BUFG[0]
    SLICE_X12Y147        FDRE                                         r  wa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  wa_reg[1]/Q
                         net (fo=56, routed)          0.290     1.944    regfile/reg_file_reg_r1_0_31_0_5/ADDRD1
    SLICE_X14Y147        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    regfile/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y147        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y147        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.814    regfile/reg_file_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 wa_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.114%)  route 0.290ns (63.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.570     1.489    clk_IBUF_BUFG[0]
    SLICE_X12Y147        FDRE                                         r  wa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  wa_reg[1]/Q
                         net (fo=56, routed)          0.290     1.944    regfile/reg_file_reg_r1_0_31_0_5/ADDRD1
    SLICE_X14Y147        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    regfile/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y147        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y147        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.814    regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 wa_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_file_reg_r1_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.114%)  route 0.290ns (63.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.570     1.489    clk_IBUF_BUFG[0]
    SLICE_X12Y147        FDRE                                         r  wa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  wa_reg[1]/Q
                         net (fo=56, routed)          0.290     1.944    regfile/reg_file_reg_r1_0_31_0_5/ADDRD1
    SLICE_X14Y147        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    regfile/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y147        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y147        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.814    regfile/reg_file_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 wa_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_file_reg_r1_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.114%)  route 0.290ns (63.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.570     1.489    clk_IBUF_BUFG[0]
    SLICE_X12Y147        FDRE                                         r  wa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  wa_reg[1]/Q
                         net (fo=56, routed)          0.290     1.944    regfile/reg_file_reg_r1_0_31_0_5/ADDRD1
    SLICE_X14Y147        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    regfile/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y147        RAMD32                                       r  regfile/reg_file_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y147        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.814    regfile/reg_file_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG[0]_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y149   flage_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y148   op_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y148   op_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y148   op_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y148   op_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y148   op_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y147   ra0_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y149   ra1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y149   ra1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y147   regfile/reg_file_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.517ns  (logic 5.211ns (33.582%)  route 10.306ns (66.418%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.630     5.232    clk_IBUF_BUFG[0]
    SLICE_X12Y145        FDRE                                         r  src1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y145        FDRE (Prop_fdre_C_Q)         0.518     5.750 r  src1_reg[2]/Q
                         net (fo=109, routed)         5.029    10.780    alu/src11_out[2]
    SLICE_X3Y146         LUT6 (Prop_lut6_I1_O)        0.124    10.904 r  alu/seg_data_OBUF[3]_inst_i_107/O
                         net (fo=3, routed)           0.671    11.575    alu/seg_data_OBUF[3]_inst_i_107_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I0_O)        0.124    11.699 r  alu/seg_data_OBUF[2]_inst_i_74/O
                         net (fo=2, routed)           0.825    12.524    alu/seg_data_OBUF[2]_inst_i_74_n_0
    SLICE_X4Y145         LUT5 (Prop_lut5_I2_O)        0.124    12.648 r  alu/seg_data_OBUF[1]_inst_i_46/O
                         net (fo=1, routed)           1.173    13.821    alu/seg_data_OBUF[1]_inst_i_46_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I4_O)        0.124    13.945 r  alu/seg_data_OBUF[1]_inst_i_23/O
                         net (fo=1, routed)           0.000    13.945    alu/seg_data_OBUF[1]_inst_i_23_n_0
    SLICE_X4Y142         MUXF7 (Prop_muxf7_I1_O)      0.217    14.162 r  alu/seg_data_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.000    14.162    alu/seg_data_OBUF[1]_inst_i_9_n_0
    SLICE_X4Y142         MUXF8 (Prop_muxf8_I1_O)      0.094    14.256 r  alu/seg_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.566    14.821    alu/seg_data_OBUF[1]_inst_i_3_n_0
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.316    15.137 r  alu/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.042    17.180    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.570    20.750 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.750    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.416ns  (logic 5.203ns (33.750%)  route 10.213ns (66.250%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.630     5.232    clk_IBUF_BUFG[0]
    SLICE_X12Y145        FDRE                                         r  src1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y145        FDRE (Prop_fdre_C_Q)         0.518     5.750 r  src1_reg[2]/Q
                         net (fo=109, routed)         5.029    10.780    alu/src11_out[2]
    SLICE_X3Y146         LUT6 (Prop_lut6_I1_O)        0.124    10.904 r  alu/seg_data_OBUF[3]_inst_i_107/O
                         net (fo=3, routed)           0.671    11.575    alu/seg_data_OBUF[3]_inst_i_107_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I0_O)        0.124    11.699 r  alu/seg_data_OBUF[2]_inst_i_74/O
                         net (fo=2, routed)           0.668    12.366    alu/seg_data_OBUF[2]_inst_i_74_n_0
    SLICE_X2Y145         LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  alu/seg_data_OBUF[2]_inst_i_46/O
                         net (fo=1, routed)           0.971    13.461    alu/seg_data_OBUF[2]_inst_i_46_n_0
    SLICE_X2Y143         LUT6 (Prop_lut6_I4_O)        0.124    13.585 r  alu/seg_data_OBUF[2]_inst_i_23/O
                         net (fo=1, routed)           0.000    13.585    alu/seg_data_OBUF[2]_inst_i_23_n_0
    SLICE_X2Y143         MUXF7 (Prop_muxf7_I1_O)      0.214    13.799 r  alu/seg_data_OBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.000    13.799    alu/seg_data_OBUF[2]_inst_i_9_n_0
    SLICE_X2Y143         MUXF8 (Prop_muxf8_I1_O)      0.088    13.887 r  alu/seg_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.008    14.895    alu/seg_data_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y139         LUT6 (Prop_lut6_I1_O)        0.319    15.214 r  alu/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.866    17.081    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.568    20.649 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.649    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.253ns  (logic 5.103ns (33.457%)  route 10.150ns (66.543%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.630     5.232    clk_IBUF_BUFG[0]
    SLICE_X12Y145        FDRE                                         r  src1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y145        FDRE (Prop_fdre_C_Q)         0.518     5.750 f  src1_reg[2]/Q
                         net (fo=109, routed)         4.745    10.495    alu/src11_out[2]
    SLICE_X5Y148         LUT6 (Prop_lut6_I5_O)        0.124    10.619 r  alu/seg_data_OBUF[3]_inst_i_101/O
                         net (fo=2, routed)           1.237    11.856    alu/seg_data_OBUF[3]_inst_i_101_n_0
    SLICE_X0Y145         LUT4 (Prop_lut4_I0_O)        0.124    11.980 r  alu/seg_data_OBUF[0]_inst_i_47/O
                         net (fo=1, routed)           0.298    12.279    alu/seg_data_OBUF[0]_inst_i_47_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I0_O)        0.124    12.403 r  alu/seg_data_OBUF[0]_inst_i_22/O
                         net (fo=1, routed)           0.829    13.232    alu/seg_data_OBUF[0]_inst_i_22_n_0
    SLICE_X4Y146         LUT6 (Prop_lut6_I2_O)        0.124    13.356 r  alu/seg_data_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.972    14.328    alu/seg_data_OBUF[0]_inst_i_8_n_0
    SLICE_X5Y140         LUT6 (Prop_lut6_I0_O)        0.124    14.452 r  alu/seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000    14.452    alu/seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X5Y140         MUXF7 (Prop_muxf7_I1_O)      0.217    14.669 r  alu/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.068    16.737    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.748    20.485 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.485    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.988ns  (logic 5.422ns (36.178%)  route 9.566ns (63.822%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.632     5.234    clk_IBUF_BUFG[0]
    SLICE_X11Y148        FDRE                                         r  src0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.456     5.690 r  src0_reg[26]/Q
                         net (fo=20, routed)          3.779     9.469    alu/src00_out[26]
    SLICE_X13Y143        LUT6 (Prop_lut6_I3_O)        0.124     9.593 r  alu/seg_data_OBUF[3]_inst_i_165/O
                         net (fo=4, routed)           0.997    10.590    alu/seg_data_OBUF[3]_inst_i_165_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I1_O)        0.124    10.714 r  alu/seg_data_OBUF[3]_inst_i_79/O
                         net (fo=2, routed)           0.725    11.439    alu/seg_data_OBUF[3]_inst_i_79_n_0
    SLICE_X11Y143        LUT5 (Prop_lut5_I2_O)        0.124    11.563 r  alu/seg_data_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           1.244    12.807    alu/seg_data_OBUF[3]_inst_i_40_n_0
    SLICE_X11Y139        LUT6 (Prop_lut6_I4_O)        0.124    12.931 r  alu/seg_data_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    12.931    alu/seg_data_OBUF[3]_inst_i_17_n_0
    SLICE_X11Y139        MUXF7 (Prop_muxf7_I1_O)      0.217    13.148 r  alu/seg_data_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.952    14.100    alu/seg_data_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y139         LUT6 (Prop_lut6_I3_O)        0.299    14.399 r  alu/seg_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000    14.399    alu/seg_data_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y139         MUXF7 (Prop_muxf7_I0_O)      0.212    14.611 r  alu/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.869    16.480    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.742    20.222 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.222    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.016ns  (logic 4.144ns (68.883%)  route 1.872ns (31.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.704     5.306    segment/CLK
    SLICE_X0Y135         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.419     5.725 r  segment/seg_id_reg[1]/Q
                         net (fo=9, routed)           1.872     7.597    seg_an_OBUF[1]
    B16                  OBUF (Prop_obuf_I_O)         3.725    11.322 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.322    seg_an[1]
    B16                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.917ns  (logic 4.015ns (67.854%)  route 1.902ns (32.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.704     5.306    segment/CLK
    SLICE_X0Y136         FDRE                                         r  segment/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/seg_id_reg[2]/Q
                         net (fo=6, routed)           1.902     7.664    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         3.559    11.223 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.223    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 4.003ns (71.761%)  route 1.575ns (28.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.704     5.306    segment/CLK
    SLICE_X0Y135         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  segment/seg_id_reg[0]/Q
                         net (fo=16, routed)          1.575     7.338    seg_an_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         3.547    10.885 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.885    seg_an[0]
    B17                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.389ns (80.881%)  route 0.328ns (19.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.594     1.513    segment/CLK
    SLICE_X0Y135         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/seg_id_reg[0]/Q
                         net (fo=16, routed)          0.328     1.983    seg_an_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         1.248     3.230 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.230    seg_an[0]
    B17                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.400ns (75.722%)  route 0.449ns (24.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.594     1.513    segment/CLK
    SLICE_X0Y136         FDRE                                         r  segment/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/seg_id_reg[2]/Q
                         net (fo=6, routed)           0.449     2.103    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         1.259     3.363 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.363    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.433ns (76.058%)  route 0.451ns (23.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.594     1.513    segment/CLK
    SLICE_X0Y135         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  segment/seg_id_reg[1]/Q
                         net (fo=9, routed)           0.451     2.092    seg_an_OBUF[1]
    B16                  OBUF (Prop_obuf_I_O)         1.305     3.397 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.397    seg_an[1]
    B16                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.557ns (70.156%)  route 0.662ns (29.844%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.594     1.513    segment/CLK
    SLICE_X0Y136         FDRE                                         r  segment/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/seg_id_reg[2]/Q
                         net (fo=6, routed)           0.252     1.907    alu/seg_an_OBUF[2]
    SLICE_X5Y139         MUXF7 (Prop_muxf7_S_O)       0.085     1.992 r  alu/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.402    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.331     3.733 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.733    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.455ns (64.778%)  route 0.791ns (35.222%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.594     1.513    segment/CLK
    SLICE_X0Y136         FDRE                                         r  segment/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/seg_id_reg[2]/Q
                         net (fo=6, routed)           0.378     2.032    alu/seg_an_OBUF[2]
    SLICE_X2Y139         LUT6 (Prop_lut6_I2_O)        0.045     2.077 r  alu/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.490    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.269     3.759 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.759    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.456ns (62.482%)  route 0.875ns (37.518%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.594     1.513    segment/CLK
    SLICE_X0Y136         FDRE                                         r  segment/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/seg_id_reg[2]/Q
                         net (fo=6, routed)           0.393     2.048    alu/seg_an_OBUF[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I2_O)        0.045     2.093 r  alu/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.481     2.574    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         1.270     3.844 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.844    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.629ns (68.581%)  route 0.746ns (31.419%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.594     1.513    segment/CLK
    SLICE_X0Y135         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  segment/seg_id_reg[1]/Q
                         net (fo=9, routed)           0.243     1.885    alu/seg_an_OBUF[1]
    SLICE_X5Y140         LUT6 (Prop_lut6_I2_O)        0.099     1.984 r  alu/seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.984    alu/seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X5Y140         MUXF7 (Prop_muxf7_I1_O)      0.065     2.049 r  alu/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.552    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.337     3.888 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.888    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            src1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 1.471ns (28.051%)  route 3.773ns (71.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=90, routed)          3.773     5.244    rst_IBUF[0]
    SLICE_X10Y144        FDRE                                         r  src1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.511     4.933    clk_IBUF_BUFG[0]
    SLICE_X10Y144        FDRE                                         r  src1_reg[12]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            src1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 1.471ns (28.051%)  route 3.773ns (71.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=90, routed)          3.773     5.244    rst_IBUF[0]
    SLICE_X11Y144        FDRE                                         r  src1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.511     4.933    clk_IBUF_BUFG[0]
    SLICE_X11Y144        FDRE                                         r  src1_reg[16]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            src1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 1.471ns (28.051%)  route 3.773ns (71.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=90, routed)          3.773     5.244    rst_IBUF[0]
    SLICE_X11Y144        FDRE                                         r  src1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.511     4.933    clk_IBUF_BUFG[0]
    SLICE_X11Y144        FDRE                                         r  src1_reg[17]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            src1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 1.471ns (28.051%)  route 3.773ns (71.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=90, routed)          3.773     5.244    rst_IBUF[0]
    SLICE_X10Y144        FDRE                                         r  src1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.511     4.933    clk_IBUF_BUFG[0]
    SLICE_X10Y144        FDRE                                         r  src1_reg[18]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            src1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 1.471ns (28.051%)  route 3.773ns (71.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=90, routed)          3.773     5.244    rst_IBUF[0]
    SLICE_X11Y144        FDRE                                         r  src1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.511     4.933    clk_IBUF_BUFG[0]
    SLICE_X11Y144        FDRE                                         r  src1_reg[19]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            src1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 1.471ns (28.051%)  route 3.773ns (71.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=90, routed)          3.773     5.244    rst_IBUF[0]
    SLICE_X11Y144        FDRE                                         r  src1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.511     4.933    clk_IBUF_BUFG[0]
    SLICE_X11Y144        FDRE                                         r  src1_reg[8]/C

Slack:                    inf
  Source:                 enable[0]
                            (input port)
  Destination:            ra1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 2.004ns (38.870%)  route 3.151ns (61.130%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  enable[0] (IN)
                         net (fo=0)                   0.000     0.000    enable[0]
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  enable_IBUF[0]_inst/O
                         net (fo=7, routed)           2.447     3.945    enable_IBUF[0]
    SLICE_X12Y149        LUT3 (Prop_lut3_I2_O)        0.150     4.095 r  ra1[1]_i_2/O
                         net (fo=2, routed)           0.704     4.800    ra1[1]_i_2_n_0
    SLICE_X13Y149        LUT6 (Prop_lut6_I1_O)        0.355     5.155 r  ra1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.155    ra1[1]_i_1_n_0
    SLICE_X13Y149        FDRE                                         r  ra1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.509     4.931    clk_IBUF_BUFG[0]
    SLICE_X13Y149        FDRE                                         r  ra1_reg[1]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            src0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.113ns  (logic 1.471ns (28.773%)  route 3.642ns (71.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=90, routed)          3.642     5.113    rst_IBUF[0]
    SLICE_X13Y145        FDRE                                         r  src0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.508     4.930    clk_IBUF_BUFG[0]
    SLICE_X13Y145        FDRE                                         r  src0_reg[4]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            src1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.113ns  (logic 1.471ns (28.773%)  route 3.642ns (71.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=90, routed)          3.642     5.113    rst_IBUF[0]
    SLICE_X12Y145        FDRE                                         r  src1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.508     4.930    clk_IBUF_BUFG[0]
    SLICE_X12Y145        FDRE                                         r  src1_reg[0]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            src1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.113ns  (logic 1.471ns (28.773%)  route 3.642ns (71.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=90, routed)          3.642     5.113    rst_IBUF[0]
    SLICE_X12Y145        FDRE                                         r  src1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         1.508     4.930    clk_IBUF_BUFG[0]
    SLICE_X12Y145        FDRE                                         r  src1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            wd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.251ns (33.288%)  route 0.502ns (66.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.502     0.753    in_IBUF[0]
    SLICE_X8Y148         FDRE                                         r  wd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    clk_IBUF_BUFG[0]
    SLICE_X8Y148         FDRE                                         r  wd_reg[0]/C

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            flage_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.288ns (32.932%)  route 0.586ns (67.068%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ctrl_IBUF[1]_inst/O
                         net (fo=8, routed)           0.586     0.829    ctrl_IBUF[1]
    SLICE_X13Y149        LUT6 (Prop_lut6_I2_O)        0.045     0.874 r  flage_i_1/O
                         net (fo=1, routed)           0.000     0.874    flage_i_1_n_0
    SLICE_X13Y149        FDRE                                         r  flage_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    clk_IBUF_BUFG[0]
    SLICE_X13Y149        FDRE                                         r  flage_reg/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            segment/seg_id_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.281ns (31.055%)  route 0.624ns (68.945%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF[0]_inst/O
                         net (fo=90, routed)          0.624     0.863    segment/rst_IBUF[0]
    SLICE_X0Y135         LUT5 (Prop_lut5_I2_O)        0.042     0.905 r  segment/seg_id[1]_i_1/O
                         net (fo=1, routed)           0.000     0.905    segment/seg_id[1]_i_1_n_0
    SLICE_X0Y135         FDRE                                         r  segment/seg_id_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.866     2.031    segment/CLK
    SLICE_X0Y135         FDRE                                         r  segment/seg_id_reg[1]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            segment/seg_id_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.284ns (31.283%)  route 0.624ns (68.717%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF[0]_inst/O
                         net (fo=90, routed)          0.624     0.863    segment/rst_IBUF[0]
    SLICE_X0Y135         LUT4 (Prop_lut4_I2_O)        0.045     0.908 r  segment/seg_id[0]_i_1/O
                         net (fo=1, routed)           0.000     0.908    segment/seg_id[0]_i_1_n_0
    SLICE_X0Y135         FDRE                                         r  segment/seg_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.866     2.031    segment/CLK
    SLICE_X0Y135         FDRE                                         r  segment/seg_id_reg[0]/C

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            wd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.309ns (31.646%)  route 0.667ns (68.354%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    F13                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ctrl_IBUF[0]_inst/O
                         net (fo=8, routed)           0.667     0.930    ctrl_IBUF[0]
    SLICE_X10Y147        LUT6 (Prop_lut6_I3_O)        0.045     0.975 r  wd[5]_i_1/O
                         net (fo=1, routed)           0.000     0.975    wd[5]_i_1_n_0
    SLICE_X10Y147        FDRE                                         r  wd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    clk_IBUF_BUFG[0]
    SLICE_X10Y147        FDRE                                         r  wd_reg[5]/C

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            wd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.288ns (28.009%)  route 0.739ns (71.991%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  ctrl_IBUF[1]_inst/O
                         net (fo=8, routed)           0.603     0.845    ctrl_IBUF[1]
    SLICE_X11Y147        LUT4 (Prop_lut4_I1_O)        0.045     0.890 r  wd[4]_i_1/O
                         net (fo=6, routed)           0.137     1.027    wa
    SLICE_X9Y147         FDRE                                         r  wd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    clk_IBUF_BUFG[0]
    SLICE_X9Y147         FDRE                                         r  wd_reg[1]/C

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            wd_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.288ns (28.009%)  route 0.739ns (71.991%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  ctrl_IBUF[1]_inst/O
                         net (fo=8, routed)           0.603     0.845    ctrl_IBUF[1]
    SLICE_X11Y147        LUT4 (Prop_lut4_I1_O)        0.045     0.890 r  wd[4]_i_1/O
                         net (fo=6, routed)           0.137     1.027    wa
    SLICE_X9Y147         FDRE                                         r  wd_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    clk_IBUF_BUFG[0]
    SLICE_X9Y147         FDRE                                         r  wd_reg[2]/C

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            wd_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.288ns (28.009%)  route 0.739ns (71.991%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  ctrl_IBUF[1]_inst/O
                         net (fo=8, routed)           0.603     0.845    ctrl_IBUF[1]
    SLICE_X11Y147        LUT4 (Prop_lut4_I1_O)        0.045     0.890 r  wd[4]_i_1/O
                         net (fo=6, routed)           0.137     1.027    wa
    SLICE_X9Y147         FDRE                                         r  wd_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    clk_IBUF_BUFG[0]
    SLICE_X9Y147         FDRE                                         r  wd_reg[3]/C

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            wd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.288ns (27.972%)  route 0.741ns (72.028%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  ctrl_IBUF[1]_inst/O
                         net (fo=8, routed)           0.603     0.845    ctrl_IBUF[1]
    SLICE_X11Y147        LUT4 (Prop_lut4_I1_O)        0.045     0.890 r  wd[4]_i_1/O
                         net (fo=6, routed)           0.138     1.029    wa
    SLICE_X11Y147        FDRE                                         r  wd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    clk_IBUF_BUFG[0]
    SLICE_X11Y147        FDRE                                         r  wd_reg[4]/C

Slack:                    inf
  Source:                 in[4]
                            (input port)
  Destination:            wd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.259ns (24.818%)  route 0.785ns (75.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  in[4] (IN)
                         net (fo=0)                   0.000     0.000    in[4]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  in_IBUF[4]_inst/O
                         net (fo=2, routed)           0.785     1.044    in_IBUF[4]
    SLICE_X11Y147        FDRE                                         r  wd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=158, routed)         0.841     2.006    clk_IBUF_BUFG[0]
    SLICE_X11Y147        FDRE                                         r  wd_reg[4]/C





