arch = "AArch64"
name = "R+dmb.st+rfi-addr-ctrlisb"
hash = "e5462dfad2f48b34d1e6d89a0adeac5d"
cycle = "Rfi DpAddrdR DpCtrlIsbdR Fre DMB.STdWW Wse"
relax = ""
safe = "Rfi Fre Wse DMB.STdWW DpAddrdR DpCtrlIsbdR"
prefetch = "0:x=F,0:y=W,1:y=F,1:x=T"
com = "Ws Fr"
orig = "DMB.STdWW Wse Rfi DpAddrdR DpCtrlIsbdR Fre"
symbolic = ["x", "y", "z"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB ST
	MOV W2,#1
	STR W2,[X3]
"""

[thread.1]
init = { X7 = "x", X5 = "z", X1 = "y" }
code = """
	MOV W0,#2
	STR W0,[X1]
	LDR W2,[X1]
	EOR W3,W2,W2
	LDR W4,[X5,W3,SXTW]
	CBNZ W4,LC00
LC00:
	ISB
	LDR W6,[X7]
"""

[final]
expect = "sat"
assertion = "*x = 1 & *y = 2 & 1:X2 = 2 & 1:X6 = 0"
