{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512264826563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512264826563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 07:03:46 2017 " "Processing started: Sun Dec 03 07:03:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512264826563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264826563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264826563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512264826969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512264826969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/om/desktop/microprocessor-ee337/project-2/vhdl_files/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/om/desktop/microprocessor-ee337/project-2/vhdl_files/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behave " "Found design unit 1: decoder-behave" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840704 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/om/desktop/microprocessor-ee337/project-2/vhdl_files/components.vhd 25 12 " "Found 25 design units, including 12 entities, in source file /users/om/desktop/microprocessor-ee337/project-2/vhdl_files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2to1-behave " "Found design unit 2: mux_2to1-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2to1_nbits-behave " "Found design unit 3: mux_2to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_4to1-behave " "Found design unit 4: mux_4to1-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux_4to1_nbits-behave " "Found design unit 5: mux_4to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sign_extend-extend " "Found design unit 6: sign_extend-extend" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 208 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nor_box-norer " "Found design unit 7: nor_box-norer" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 229 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 unsigned_comparator-behave " "Found design unit 8: unsigned_comparator-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 left7_shifter-shift " "Found design unit 9: left7_shifter-shift" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 296 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alu-Behavioral " "Found design unit 10: alu-Behavioral" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 318 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dregister-behave " "Found design unit 11: dregister-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 375 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dflipflop-behave " "Found design unit 12: dflipflop-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 406 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 PriorityEncoder-behave " "Found design unit 13: PriorityEncoder-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_nbits " "Found entity 2: mux_2to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4to1_nbits " "Found entity 4: mux_4to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_extend " "Found entity 5: sign_extend" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_ENTITY_NAME" "6 nor_box " "Found entity 6: nor_box" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsigned_comparator " "Found entity 7: unsigned_comparator" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_ENTITY_NAME" "8 left7_shifter " "Found entity 8: left7_shifter" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_ENTITY_NAME" "10 dregister " "Found entity 10: dregister" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_ENTITY_NAME" "11 dflipflop " "Found entity 11: dflipflop" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""} { "Info" "ISGN_ENTITY_NAME" "12 PriorityEncoder " "Found entity 12: PriorityEncoder" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512264840719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder " "Elaborating entity \"decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512264840782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RC decoder.vhd(17) " "Verilog HDL or VHDL warning at decoder.vhd(17): object \"RC\" assigned a value but never read" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code decoder.vhd(29) " "VHDL Process Statement warning at decoder.vhd(29): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ari_bits decoder.vhd(55) " "VHDL Process Statement warning at decoder.vhd(55): signal \"ari_bits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(61) " "VHDL Process Statement warning at decoder.vhd(61): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(67) " "VHDL Process Statement warning at decoder.vhd(67): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(98) " "VHDL Process Statement warning at decoder.vhd(98): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ari_bits decoder.vhd(129) " "VHDL Process Statement warning at decoder.vhd(129): signal \"ari_bits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(135) " "VHDL Process Statement warning at decoder.vhd(135): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(141) " "VHDL Process Statement warning at decoder.vhd(141): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(196) " "VHDL Process Statement warning at decoder.vhd(196): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(226) " "VHDL Process Statement warning at decoder.vhd(226): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(232) " "VHDL Process Statement warning at decoder.vhd(232): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(268) " "VHDL Process Statement warning at decoder.vhd(268): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(304) " "VHDL Process Statement warning at decoder.vhd(304): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA decoder.vhd(340) " "VHDL Process Statement warning at decoder.vhd(340): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(346) " "VHDL Process Statement warning at decoder.vhd(346): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB decoder.vhd(401) " "VHDL Process Statement warning at decoder.vhd(401): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_a2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_a2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_a3 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_a3\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_op1 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_op1\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_op2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_op2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_rfd decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_rfd\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_z2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_z2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op_sel decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"alu_op_sel\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_mem decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"wr_mem\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_rf decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"wr_rf\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op1_check decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"op1_check\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op2_check decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"op2_check\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "source1_cycle decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"source1_cycle\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "source2_cycle decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"source2_cycle\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_ao decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_ao\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valid_dest decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"valid_dest\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lm_detected decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"lm_detected\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sm_detected decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"sm_detected\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_cycle decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"dest_cycle\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_d1 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_d1\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_d2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_d2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_7sh decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_7sh\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_dr decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_dr\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_add2 decoder.vhd(27) " "VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable \"mux_add2\", which holds its previous value in one or more paths through the process" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512264840797 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_add2 decoder.vhd(27) " "Inferred latch for \"mux_add2\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_dr decoder.vhd(27) " "Inferred latch for \"mux_dr\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_7sh decoder.vhd(27) " "Inferred latch for \"mux_7sh\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d2 decoder.vhd(27) " "Inferred latch for \"mux_d2\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_d1 decoder.vhd(27) " "Inferred latch for \"mux_d1\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_cycle decoder.vhd(27) " "Inferred latch for \"dest_cycle\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sm_detected decoder.vhd(27) " "Inferred latch for \"sm_detected\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_detected decoder.vhd(27) " "Inferred latch for \"lm_detected\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_dest decoder.vhd(27) " "Inferred latch for \"valid_dest\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_ao decoder.vhd(27) " "Inferred latch for \"mux_ao\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source2_cycle\[0\] decoder.vhd(27) " "Inferred latch for \"source2_cycle\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source2_cycle\[1\] decoder.vhd(27) " "Inferred latch for \"source2_cycle\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source1_cycle\[0\] decoder.vhd(27) " "Inferred latch for \"source1_cycle\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source1_cycle\[1\] decoder.vhd(27) " "Inferred latch for \"source1_cycle\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_check decoder.vhd(27) " "Inferred latch for \"op2_check\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_check decoder.vhd(27) " "Inferred latch for \"op1_check\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_rf decoder.vhd(27) " "Inferred latch for \"wr_rf\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_mem decoder.vhd(27) " "Inferred latch for \"wr_mem\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_sel decoder.vhd(27) " "Inferred latch for \"alu_op_sel\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_z2 decoder.vhd(27) " "Inferred latch for \"mux_z2\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_rfd decoder.vhd(27) " "Inferred latch for \"mux_rfd\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op2\[0\] decoder.vhd(27) " "Inferred latch for \"mux_op2\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op2\[1\] decoder.vhd(27) " "Inferred latch for \"mux_op2\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op1\[0\] decoder.vhd(27) " "Inferred latch for \"mux_op1\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_op1\[1\] decoder.vhd(27) " "Inferred latch for \"mux_op1\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_a3\[0\] decoder.vhd(27) " "Inferred latch for \"mux_a3\[0\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_a3\[1\] decoder.vhd(27) " "Inferred latch for \"mux_a3\[1\]\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_a2 decoder.vhd(27) " "Inferred latch for \"mux_a2\" at decoder.vhd(27)" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264840813 "|decoder"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "valid_dest\$latch wr_rf\$latch " "Duplicate LATCH primitive \"valid_dest\$latch\" merged with LATCH primitive \"wr_rf\$latch\"" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512264841587 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1512264841587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lm_detected\$latch " "Latch lm_detected\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841587 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sm_detected\$latch " "Latch sm_detected\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841587 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_7sh\$latch " "Latch mux_7sh\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841587 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_a2\$latch " "Latch mux_a2\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841587 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_d1\$latch " "Latch mux_d1\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841587 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_d2\$latch " "Latch mux_d2\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841587 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_rfd\$latch " "Latch mux_rfd\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841587 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_z2\$latch " "Latch mux_z2\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_op_sel\$latch " "Latch alu_op_sel\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wr_mem\$latch " "Latch wr_mem\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wr_rf\$latch " "Latch wr_rf\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op1_check\$latch " "Latch op1_check\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_check\$latch " "Latch op2_check\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dest_cycle\$latch " "Latch dest_cycle\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ao\$latch " "Latch mux_ao\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_a3\[0\]\$latch " "Latch mux_a3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_a3\[1\]\$latch " "Latch mux_a3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_op1\[0\]\$latch " "Latch mux_op1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_op1\[1\]\$latch " "Latch mux_op1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_op2\[0\]\$latch " "Latch mux_op2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_op2\[1\]\$latch " "Latch mux_op2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "source1_cycle\[0\]\$latch " "Latch source1_cycle\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "source1_cycle\[1\]\$latch " "Latch source1_cycle\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "source2_cycle\[0\]\$latch " "Latch source2_cycle\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "source2_cycle\[1\]\$latch " "Latch source2_cycle\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512264841602 ""}  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512264841602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512264841705 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512264842567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512264842567 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[2\] " "No output dependent on input pin \"IR\[2\]\"" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512264842784 "|decoder|IR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[3\] " "No output dependent on input pin \"IR\[3\]\"" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512264842784 "|decoder|IR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "No output dependent on input pin \"IR\[4\]\"" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512264842784 "|decoder|IR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "No output dependent on input pin \"IR\[5\]\"" {  } { { "../decoder.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512264842784 "|decoder|IR[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512264842784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512264842784 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512264842784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512264842784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512264842784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512264842843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 07:04:02 2017 " "Processing ended: Sun Dec 03 07:04:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512264842843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512264842843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512264842843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512264842843 ""}
