//==================================================
// This file contains the Excluded objects
// Generated By User: maravi3x
// Format Version: 2
// Date: Wed Feb 16 01:32:09 2022
// ExclMode: default
//==================================================
CHECKSUM: "869564193"
ANNOTATION: " Excluded as per designer's input.Could see that since parameter AXI4_LITE_CSR is set to 0. This interface will not be used.  "
INSTANCE:tb_top.DUT.afu_top.he_lb_csr_if
CHECKSUM: "4202741256"
ANNOTATION: " Excluded as per designer's input.Port 1 and 2 are connected to afu_tx_a_port[1] and afu_tx_a_port[2] respectively which is already excluded in the top level.  "
INSTANCE:tb_top.DUT.afu_top.fn2mx_tx_a_port[2]
CHECKSUM: "4202741256"
ANNOTATION: " Excluded as per designer's input.Port 1 and 2 are connected to afu_tx_a_port[1] and afu_tx_a_port[2] respectively which is already excluded in the top level.  "
INSTANCE:tb_top.DUT.afu_top.fn2mx_tx_a_port[3]

CHECKSUM: "4202741256 701653482"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_port
Toggle 0to1 clk "net clk"
Toggle 1to0 clk "net clk"
Toggle 0to1 rst_n "net rst_n"
Toggle 1to0 rst_n "net rst_n"
Toggle 0to1 tuser_vendor [9] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [9] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [1] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [1] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [2] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [2] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [3] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [3] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [4] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [4] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [5] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [5] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [6] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [6] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [7] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [7] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [8] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [8] "logic tuser_vendor[9:0]"
CHECKSUM: "4202741256 701653482"
INSTANCE: tb_top.DUT.afu_top.ho2mx_rx_port
Toggle 0to1 tuser_vendor [9] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [9] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [1] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [1] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [2] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [2] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [3] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [3] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [4] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [4] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [5] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [5] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [6] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [6] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [7] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [7] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [8] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [8] "logic tuser_vendor[9:0]"
Toggle 0to1 clk "net clk"
Toggle 1to0 clk "net clk"
Toggle 0to1 rst_n "net rst_n"
Toggle 1to0 rst_n "net rst_n"
CHECKSUM: "4202741256"
INSTANCE: tb_top.DUT.afu_top.ho2mx_rx_port
ANNOTATION: " Could see that clk and rst_n for this interface is floating .Excluded as per designer's input "
Assert assert_tkeep_undef_when_tvalid_high "assertion"
ANNOTATION: " Could see that clk and rst_n for this interface is floating .Excluded as per designer's input "
Assert assert_tvalid_undef_when_not_in_reset "assertion"
ANNOTATION: " Could see that clk and rst_n for this interface is floating .Excluded as per designer's input "
Assert assert_tvalid_tready_handshake "assertion"
ANNOTATION: " Could see that clk and rst_n for this interface is floating .Excluded as per designer's input "
Assert assert_tuser_undef_when_tvalid_high "assertion"
ANNOTATION: " Could see that clk and rst_n for this interface is floating .Excluded as per designer's input "
Assert assert_tready_undef_when_not_in_reset "assertion"
ANNOTATION: " Could see that clk and rst_n for this interface is floating .Excluded as per designer's input "
Assert assert_tlast_undef_when_tvalid_high "assertion"
CHECKSUM: "4202741256"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_port
ANNOTATION: " Could see that clk and rst_n for this interface is floating .Excluded as per designer's input "
Assert assert_tkeep_undef_when_tvalid_high "assertion"
ANNOTATION: " Could see that clk and rst_n for this interface is floating .Excluded as per designer's input "
Assert assert_tvalid_undef_when_not_in_reset "assertion"
ANNOTATION: " Could see that clk and rst_n for this interface is floating .Excluded as per designer's input "
Assert assert_tvalid_tready_handshake "assertion"
ANNOTATION: " Could see that clk and rst_n for this interface is floating .Excluded as per designer's input "
Assert assert_tuser_undef_when_tvalid_high "assertion"
ANNOTATION: " Could see that clk and rst_n for this interface is floating .Excluded as per designer's input "
Assert assert_tready_undef_when_not_in_reset "assertion"
ANNOTATION: " Could see that clk and rst_n for this interface is floating .Excluded as per designer's input "
Assert assert_tlast_undef_when_tvalid_high "assertion"
