Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Aug 21 11:05:05 2018
| Host         : Tung-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   477 |
| Minimum Number of register sites lost to control set restrictions |  1347 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1796 |          680 |
| No           | No                    | Yes                    |              70 |           39 |
| No           | Yes                   | No                     |            1235 |          480 |
| Yes          | No                    | No                     |            1725 |          531 |
| Yes          | No                    | Yes                    |             108 |           24 |
| Yes          | Yes                   | No                     |            4599 |         1305 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                                                                                                   Enable Signal                                                                                                                                                                                                   |                                                                                                                                                                                                 Set/Reset Signal                                                                                                                                                                                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[14]_i_1_n_0                                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[9]_i_1_n_0                                                                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_cresample_0/U0/obsi2pxgzhumx0nx01d/obsicfizz5cdi3mtnb/obsacb                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[8]_i_1_n_0                                                                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                     |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[10]_i_1_n_0                                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[11]_i_1_n_0                                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[12]_i_1_n_0                                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                     |                2 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_2_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                     |                2 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                                  |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                                  |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                             |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                             |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                                                                                                                         |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                                                                                                                                | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_sync_i/in_data_mux_reg[0]                                                                                                                                                                                                                                                                                                                                    |                3 |              3 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__1_n_0                                                                                                                                                                                                                                                | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                                                                                                                                                       |                2 |              3 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                                                                                                       | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                                                                                                                           |                2 |              3 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_1_n_0                                                                                                                                                                                                                                                                                               | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                                                                                                                                                                                 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                  | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                                                                                                                            | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                                                                             | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_2_n_0                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in_0                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[3][0]                                                                                                                                                                                                                                         | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_2_n_0                                                                                                                                                                                                      | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in_0                                                                                                                                                                                                                  | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[3]_0[0]                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[3][0]                                                                                                   |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/write_ptr_reg[3]                                                                                                                                                                                                                                                                                                    | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clip.max_Cr/reg/SR[0]                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                                                                                                       | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsnaasmqvcpsuqdcdxyr4ira121                                                                                                                                                                                                                                                                    |                3 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/convolution_unit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                                                                                                                      | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                                                                                                            | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                                                                           | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_sync_i/fifo_rd_en                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfh5tl2igb                                                                                                                                                                                                                                                                            | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsa1nb[0]                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                                                                                                       | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[9][0]                                                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0                                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[10][0]                                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                             |                3 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/E[0]                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/rst_processing_system7_0_40M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/E[0]                                                                                                                                                                                                                                                                                                                                      | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clip.max_Cr/reg/SR[0]                                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[1]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/p_24_out                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0                                                                                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                                                                                          | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[4]_i_1_n_0                                                                                                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfldseh4bdsq0t5riz35cshyr4n5rx20                                                                                                                                                                                                                                                                | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsa1nb[0]                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frmdly_vid_reg[4]_0[0]                                                                                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                                                                                                                                                     | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                      | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                           |                3 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_d1_reg[10][0]                                                                                                                                                                                                                                                                                                                   |                4 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[1]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                               |                4 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                              | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/rst_processing_system7_0_40M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                     | design_1_i/cpu/rst_processing_system7_0_40M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_depth_reg[0][0]                                                                                                                                                                                                                                               | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[1]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/count_reg[0][0]                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                3 |              7 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                                                                                                                                                                    | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                3 |              7 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[0][0]                                                                                                            | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[6][0]                                                                                                          |                2 |              7 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                                                                                                                                      | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg[0]                                                                                                                                                                                |                3 |              7 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                                                                                              | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                                                                           | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                                                                                               | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                           |                4 |              7 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                                                                                                                    |                5 |              7 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/count_reg[0][0]                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_11_out                                                                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                            | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/READ_FIFO_I/Addr_Counters[0].MUXCY_L_I_i_2__0_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                                                                                                                 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                                                                                                                                |                4 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63][0]                                                                                                                                                          | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                                                                                                                 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                                                                                                                                |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0]                                                                                                                                                          | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                                                                                                                 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                                                                                                                                |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47][0]                                                                                                                                                          | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                                                                                                                 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                                                                                                                                |                1 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39][0]                                                                                                                                                          | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                         | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                     | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                                                                                                                 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                                                                                                                                |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31][0]                                                                                                                                                          | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                                                                              | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                                                                            | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].MUXCY_L_I_i_2__1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                                                                                                                 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                                                                                                                                |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23][0]                                                                                                                                                          | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                                                                           | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                                                                           | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                                                                           | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                                                                           | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                                                                           | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                                                                           | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                                                                           | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                                                                           | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                                                                                                                 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                                                                                                                                |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15][0]                                                                                                                                                          | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7][0]                                                                                                                                                           | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                      | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                                                                                                    | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                                                                                                                                                |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaua[0]                                                                                                                                                                                                                                                                                                                  | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsitamzdvcd5zcedpyum05rja[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedkmf4ebb[0]                                                                                                                                                                                                                                                                                                           | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfvbqb4hfcp2rcbx2kgq5yur4na[0]                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                            | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[7]_0[0]                                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_262_in                                                                                                                                                                                                                                                | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                3 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i_reg[0][0]                                                                                                                           | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                                                                                                                                     |                4 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                            | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                            | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                               |                5 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                                                                                                                            |                4 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                                                                                                                 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                                                                                                                                                     |                4 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                                                                                                                                     |                4 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                                                                                                                            |                5 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_cresample_0/U0/obsi2pxgzhumx0nx01d/obsicfizz5cdi3mtnb/obsfla                                                                                                                                                                                                                                                                                                                            | design_1_i/hdmi_display/v_cresample_0/U0/obsi2pxgzhumx0nx01d/obsicfizz5cdi3mtnb/obsnbghzcedprx20                                                                                                                                                                                                                                                                                                                |                2 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                                                                                                                            |                3 |              9 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                              | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0] | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0] |                2 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                         | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0[0] | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0] |                3 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0] | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0] |                2 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                           | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0] | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0] |                3 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/col_cnt_reg[3]                                                                                                                                                                                                                                                                                                       | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                6 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0[0] | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0] |                3 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0]                                                                                                                                     | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1[0]                                                                                                                                   |                5 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0][0]                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                                                                                                                                   |                3 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                                                                                                                     | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1[0]                                                                                                                                   |                2 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                                                                                                                     |                2 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                                                                                                                         |                3 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                5 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0] | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0] |                3 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                                                                                                                                       |                2 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2__0_n_0                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                                                                                                                              |                4 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0] | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0] |                4 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsibdrp2cgu5zcedpyum35rja                                                                                                                                                                                                                                                                    | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5tc                                                                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                                                                                                                              |                4 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                             |                3 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0] | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0] |                3 |             10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_sync_i/count_reset                                                                                                                                                                                                                                                                                                                                           |                3 |             11 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                4 |             11 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg1                                                                                                                                                                                                                                                                                                                                      |                2 |             11 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/irow[10]_i_2_n_0                                                                                                                                                                                                                                                                                                                     | design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/irow[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                6 |             11 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                4 |             11 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_rd_ptr_wr_dom                                                                                                                                                                                                                                                                                                               | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                                                                                                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_rd_ptr_sample                                                                                                                                                                                                                                                                                                               | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                                                                                                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_sync_i/vtg_ce                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hdmi_display/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count0                                                                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                                                                                                                                                                                                                                                              | design_1_i/hdmi_display/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0                                                                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                     |                5 |             12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/p_0_in                                                                                                                                                                                                                                                                                                                             |                5 |             12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                2 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[11]                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                3 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                4 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_wr_ptr_rd_dom                                                                                                                                                                                                                                                                                                               | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                                                                                                                                                                                                                                                                     |                3 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_wr_ptr_sample                                                                                                                                                                                                                                                                                                               | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                                                                                                                                                                                                                                                                     |                3 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                              | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                                                                                                                                                                      |                6 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                4 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12][0]                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0][0]                                                                                                                                                                                                                                                                       |                5 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]                                                                 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_0[0]                                                                                                                                                                                                                                                                             |                4 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsaits12cgu5zcedpyum1opyui                                                                                                                                                                                                                                                                       | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsiits12cgu5zcedpyum05rja                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                                                                                    |                5 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                4 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                3 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/row_cnt_reg[12]                                                                                                                                                                                                                                                                                                          | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/row_cnt_reg[0]                                                                                                                                                                                                                                                                                                         |                4 |             13 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/E[0]                                                                                                                               | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                4 |             14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                                                                                       |                7 |             14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/mm2s_ftchcmdsts_idle                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                                                                              |                2 |             14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/mm2s_ftchcmdsts_idle                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                                                                              |                3 |             14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                                                                                       |                4 |             14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                4 |             14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |             14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s2mm_ftchcmdsts_idle                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                                                                              |                4 |             14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                       |                6 |             15 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                                                                                                                  |                3 |             15 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[12]                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[13]                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                                                                                                                                                                |                7 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_sync_i/vtg_ce                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hdmi_display/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/convolution_unit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                7 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                6 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_sync_i/fifo_rd_en                                                                                                                                                                                                                                                                                                                                              | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_sync_i/in_data_mux_reg[0]                                                                                                                                                                                                                                                                                                                                    |                9 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                                                                                                                                                                                                                                                                     |                6 |             17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                           |               10 |             19 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             19 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_strt_strb_reg_reg[0]                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                                                                                                                                    |                3 |             20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1_reg[9][0]                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[9][0]                                                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[9][0]                                                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_strt_strb_reg_reg[0]                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                                                                                                                                    |                3 |             20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                7 |             21 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             21 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                                                                                         |                6 |             21 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                5 |             21 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]                                                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                4 |             21 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                6 |             21 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DI[0]                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                5 |             21 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DI[0]                                                                                                                                                     | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                6 |             21 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                8 |             21 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[1]                                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                9 |             21 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                  | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[10][0]                                                                                                                                                                                                                                                                                                                   |                5 |             22 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0[0]                                                                                                                                                     | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                                                                  |                4 |             22 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                        | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_d1_reg[10][0]                                                                                                                                                                                                                                                                                                                   |                4 |             22 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[10]_0[0]                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_d1_reg[10][0]                                                                                                                                                                                                                                                                                                                   |                3 |             22 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                  | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[10][0]                                                                                                                                                                                                                                                                                                                   |                6 |             22 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                              | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                               |                6 |             22 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/pxl_in_reg[23]_i_1_n_0                                                                                                                                                                                                                                                                                                             |               10 |             24 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[23]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             24 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data[95]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             24 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                           |               10 |             24 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                                                     | design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                     | design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST                                                                                                                                                                                                                                                                |                7 |             24 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[10]_i_1_n_0                                                                                                                                                                                                                                                                                                         | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                                                                                                                                                                                                                                                                     |                7 |             24 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             24 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[71]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                    | design_1_i/cpu/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                       |               12 |             25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[23]_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clip.max_Cr/reg/SR[0]                                                                                                                                                                                                                                                                                                                       |               14 |             26 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsa1nb[0]                                                                                                                                                                                                                                                                                      |               11 |             26 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[28][0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             26 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[0]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             27 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             27 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             27 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             28 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             28 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             28 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_d1_reg[10][0]                                                                                                                                                                                                                                                                                                                   |                8 |             29 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_user_reg_out_reg[0][0]                                                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_last_reg_out_reg[0]                                                                                                                                                                                                                                                                                                                        |               10 |             29 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                                                                                                                                                                | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                                                                                                                                          |                9 |             29 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[10]                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |               11 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[9]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |               11 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[8]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |               10 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |               10 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_2_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_2_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |               10 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |               10 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[16]                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |               12 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[7]                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |               11 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[15]                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |               11 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[14]                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |               13 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaua[0]                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                                                                                                                                                                                 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                           |                8 |             33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[3][0]                                                                                                                                                                                                                                         | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                           |                9 |             33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                                                                                                                |                9 |             33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             34 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                                                                                                                                    |                5 |             34 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             35 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             35 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                                                                                                                           |                9 |             35 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             36 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[0]_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             36 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfh5tl2igb                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             36 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_last_reg_out_reg[0]                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_data_reg_out0                                                                                                                                                                                                                                                                                                                              |               14 |             37 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_data_reg_out0                                                                                                                                                                                                                                                                                                                              |                9 |             37 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[0]_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             37 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_last_reg_out_reg[0]                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_data_reg_out0                                                                                                                                                                                                                                                                                                                              |               15 |             38 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               16 |             38 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               17 |             38 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_data_reg_out0                                                                                                                                                                                                                                                                                                                              |               10 |             38 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                        | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               15 |             41 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                            | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               13 |             41 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                                                                                          |               10 |             41 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |               13 |             42 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                           |               13 |             43 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                          |               17 |             45 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_axi4s_vid_out_0/inst/out_sync_i/vtg_ce                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hdmi_display/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg1                                                                                                                                                                                                                                                                                                                                      |               17 |             45 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             46 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             46 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             46 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                    | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                                                                                                                       |                7 |             47 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                                          |                8 |             47 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             47 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                    | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                                          |                7 |             47 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             47 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             47 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2__0_n_0                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                                                                                                                                                       |               13 |             48 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             48 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             48 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             48 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             48 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                                              |                9 |             48 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                                           | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                          |               11 |             48 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                                              |                8 |             48 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                                           | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                          |               12 |             48 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tdata_reg[0][0]                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[0][0]                                                                                                                                                                                                                                                                                                     |                7 |             50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |               18 |             51 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |               18 |             51 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[0]_0[0]                                                                                                                                                                                                                                                                                                   |               10 |             51 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[0][0]                                                                                                                                                                                                                                                                                                     |                8 |             51 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |               18 |             52 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfh5tl2igb                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             52 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/p_0_in                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             52 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/write_ptr_reg[3]                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             52 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             53 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             53 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |               18 |             55 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             69 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             69 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                         |               19 |             69 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               31 |             70 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/needs_delay.shift_register_reg[1][10]_0[0]                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             92 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data[95]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |               21 |             96 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data[95]_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                 |               25 |             97 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                                                                                                 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                           |               20 |            101 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                                                                                                           | design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                           |               30 |            101 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_last                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |            109 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/needs_delay.shift_register_reg[1][10]_0[0]                                                                                                                                                                                                                                                                                                | design_1_i/hdmi_display/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/clip.max_Cr/reg/SR[0]                                                                                                                                                                                                                                                                                                                       |               29 |            114 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |               34 |            141 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |               28 |            141 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                              |               28 |            141 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_22/SR[0]                                                                                                                                                                                                                                                                                                                 |               95 |            216 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                 |              963 |           2919 |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


