INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/lab2/lab2.srcs/sources_1/new/hexToSevenSegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexToSevenSegment
WARNING: [VRFC 10-3676] redeclaration of ansi port 'segments' is not allowed [D:/vivado_project/lab2/lab2.srcs/sources_1/new/hexToSevenSegment.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/lab2/lab2.srcs/sources_1/new/quadSevenSegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadSevenSegment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/lab2/lab2.srcs/sim_1/new/system_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_sim
