PPA Report for Parametrized Width JK Register
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 4
IO Count: 13
Cell Count: 43

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1135.07 MHz
Reg-to-Reg Critical Path Delay: 0.762 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
