// Seed: 2155908777
module module_0 #(
    parameter id_3 = 32'd92
) (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire _id_3;
  logic id_4;
  wire [-1 : id_3] id_5;
  assign module_1.id_18 = 0;
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ;
  assign id_46 = !id_4;
endmodule
module module_1 #(
    parameter id_8 = 32'd51
) (
    output wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wand id_3,
    input uwire id_4,
    output wand id_5,
    input tri0 id_6,
    input tri id_7,
    input wand _id_8,
    output supply1 id_9,
    input wire id_10,
    input tri1 id_11,
    output supply0 id_12,
    inout tri id_13,
    input wand id_14,
    input wire id_15,
    input supply0 id_16,
    output wor id_17,
    output tri0 id_18,
    output wor id_19,
    output uwire id_20,
    input tri id_21
);
  wire id_23;
  xor primCall (id_5, id_21, id_15, id_24, id_13, id_7, id_14, id_16, id_2, id_6, id_4, id_1);
  logic [id_8 : -1] id_24;
  module_0 modCall_1 (
      id_24,
      id_23
  );
endmodule
