# UART Protocol RTL Design 🚀

This repository provides a clean and modular RTL implementation of the **UART (Universal Asynchronous Receiver Transmitter)** protocol in **SystemVerilog**, along with design documentation for better understanding and verification.

//------------------------------------------------------------------------------------------------------------------------------------------------------------------//

📁 Contents

  **uart_tx.sv** – Transmitter module
  **uart_rx.sv** – Receiver module
  **baud_generator.sv** – Baud rate generator
  **uart_documentation.pdf** – Design architecture, FSM, waveforms, and timing explanation
  **README.md** – You're reading it!

//------------------------------------------------------------------------------------------------------------------------------------------------------------------//

📌 Features

✅ Baud-rate adjustable using parameter
✅ FSM-based RX and TX logic
✅ Clean separation of modules
✅ Synthesizable and Simulation-ready
✅ Well-documented design approach

//------------------------------------------------------------------------------------------------------------------------------------------------------------------//
