12:35:02
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Lab3Faktning_syn.prj" -log "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt/Lab3Faktning.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt/Lab3Faktning.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-9A8BP8A

# Tue Feb 06 12:35:43 2024

#Implementation: Lab3Faktning_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":5:7:5:14|Top entity is set to Faktning.
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":5:7:5:14|Synthesizing work.faktning.behavioral.
@N: CD231 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":17:20:17:21|Using onehot encoding for type state_type. For example, enumeration init is mapped to "10000000".
@N: CD604 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":88:16:88:29|OTHERS clause is not synthesized.
Post processing for work.faktning.behavioral
@A: CL282 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":23:8:23:9|Feedback mux created for signal TIMER_RUNNING. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":23:8:23:9|Feedback mux created for signal RWIN. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":23:8:23:9|Feedback mux created for signal GWIN. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":23:8:23:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL249 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":23:8:23:9|Initial value is not supported on state machine state

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 06 12:35:44 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":5:7:5:14|Selected library: work cell: Faktning view behavioral as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":5:7:5:14|Selected library: work cell: Faktning view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 06 12:35:44 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 06 12:35:44 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":5:7:5:14|Selected library: work cell: Faktning view behavioral as top level
@N: NF107 :"C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\faktning.vhd":5:7:5:14|Selected library: work cell: Faktning view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 06 12:35:46 2024

###########################################################]
Pre-mapping Report

# Tue Feb 06 12:35:47 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\Lab3Faktning_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\Lab3Faktning_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Faktning

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                     Clock
Clock              Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------
Faktning|CLOCK     116.2 MHz     8.603         inferred     Autoconstr_clkgroup_0     19   
===========================================================================================

@W: MT529 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\faktningvhdl\faktning.vhd":23:8:23:9|Found inferred clock Faktning|CLOCK which controls 19 sequential elements including state[0:7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\Lab3Faktning.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:7] (in view: work.Faktning(behavioral))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 06 12:35:49 2024

###########################################################]
Map & Optimize Report

# Tue Feb 06 12:35:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\faktningvhdl\faktning.vhd":23:8:23:9|User-specified initial value defined for instance counter[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[0:7] (in view: work.Faktning(behavioral))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MO231 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\faktningvhdl\faktning.vhd":23:8:23:9|Found counter in view:work.Faktning(behavioral) instance counter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  44 /        19
   2		0h:00m:00s		    -2.28ns		  44 /        19

   3		0h:00m:00s		    -1.63ns		  47 /        19
   4		0h:00m:00s		    -0.88ns		  48 /        19

@N: FX271 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\faktningvhdl\faktning.vhd":23:8:23:9|Replicating instance state[7] (in view: work.Faktning(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:00s		    -0.23ns		  48 /        20
@N: FX1016 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\faktningvhdl\faktning.vhd":6:12:6:16|SB_GB_IO inserted on the port CLOCK.
@N: FX1017 :|SB_GB inserted on the net RESET_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_ibuf_gb_io     SB_GB_IO               20         counter[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\synwork\Lab3Faktning_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\Lab3Faktning.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock Faktning|CLOCK with period 6.60ns. Please declare a user-defined clock on object "p:CLOCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 06 12:35:52 2024
#


Top view:               Faktning
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.165

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
Faktning|CLOCK     151.4 MHz     128.7 MHz     6.604         7.769         -1.165     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------
Faktning|CLOCK  Faktning|CLOCK  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Faktning|CLOCK
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                  Arrival           
Instance          Reference          Type         Pin     Net               Time        Slack 
                  Clock                                                                       
----------------------------------------------------------------------------------------------
counter[4]        Faktning|CLOCK     SB_DFFER     Q       counter[4]        0.540       -1.165
state[5]          Faktning|CLOCK     SB_DFFR      Q       state[5]          0.540       -1.165
counter[5]        Faktning|CLOCK     SB_DFFER     Q       counter[5]        0.540       -1.116
counter[0]        Faktning|CLOCK     SB_DFFER     Q       counter[0]        0.540       -1.102
state_fast[7]     Faktning|CLOCK     SB_DFFS      Q       state_fast[7]     0.540       -1.102
counter[6]        Faktning|CLOCK     SB_DFFER     Q       counter[6]        0.540       -1.095
state[3]          Faktning|CLOCK     SB_DFFR      Q       state[3]          0.540       -1.067
counter[1]        Faktning|CLOCK     SB_DFFER     Q       counter[1]        0.540       -1.053
state[4]          Faktning|CLOCK     SB_DFFR      Q       state[4]          0.540       -1.046
counter[2]        Faktning|CLOCK     SB_DFFER     Q       counter[2]        0.540       -1.032
==============================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                    Required           
Instance          Reference          Type         Pin     Net                 Time         Slack 
                  Clock                                                                          
-------------------------------------------------------------------------------------------------
counter[2]        Faktning|CLOCK     SB_DFFER     D       counter_lm[2]       6.499        -1.165
counter[3]        Faktning|CLOCK     SB_DFFER     D       counter_lm[3]       6.499        -1.165
counter[6]        Faktning|CLOCK     SB_DFFER     D       counter_lm[6]       6.499        -1.165
counter[7]        Faktning|CLOCK     SB_DFFER     D       counter_lm[7]       6.499        -1.165
state[1]          Faktning|CLOCK     SB_DFFR      D       state               6.499        -1.165
state[2]          Faktning|CLOCK     SB_DFFR      D       state_0             6.499        -1.165
TIMER_RUNNING     Faktning|CLOCK     SB_DFF       D       TIMER_RUNNING_0     6.499        -1.102
state[3]          Faktning|CLOCK     SB_DFFR      D       N_149_0             6.499        -1.102
state[4]          Faktning|CLOCK     SB_DFFR      D       N_147_0             6.499        -1.102
state[5]          Faktning|CLOCK     SB_DFFR      D       N_17                6.499        -1.102
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          counter[4] / Q
    Ending point:                            counter[2] / D
    The start point is clocked by            Faktning|CLOCK [rising] on pin C
    The end   point is clocked by            Faktning|CLOCK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
counter[4]              SB_DFFER     Q        Out     0.540     0.540       -         
counter[4]              Net          -        -       1.599     -           3         
counter_RNIMB6D[7]      SB_LUT4      I0       In      -         2.139       -         
counter_RNIMB6D[7]      SB_LUT4      O        Out     0.449     2.588       -         
state7_i_a2_4           Net          -        -       1.371     -           2         
counter_RNI7VHH2[3]     SB_LUT4      I2       In      -         3.959       -         
counter_RNI7VHH2[3]     SB_LUT4      O        Out     0.379     4.338       -         
N_15                    Net          -        -       1.371     -           8         
counter_RNO[2]          SB_LUT4      I0       In      -         5.708       -         
counter_RNO[2]          SB_LUT4      O        Out     0.449     6.157       -         
counter_lm[2]           Net          -        -       1.507     -           1         
counter[2]              SB_DFFER     D        In      -         7.664       -         
======================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          state[5] / Q
    Ending point:                            counter[2] / D
    The start point is clocked by            Faktning|CLOCK [rising] on pin C
    The end   point is clocked by            Faktning|CLOCK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
state[5]                   SB_DFFR      Q        Out     0.540     0.540       -         
state[5]                   Net          -        -       1.599     -           6         
state_fast_RNIBO5N1[7]     SB_LUT4      I2       In      -         2.139       -         
state_fast_RNIBO5N1[7]     SB_LUT4      O        Out     0.379     2.518       -         
N_31                       Net          -        -       1.371     -           1         
counter_RNI7VHH2[3]        SB_LUT4      I0       In      -         3.889       -         
counter_RNI7VHH2[3]        SB_LUT4      O        Out     0.449     4.338       -         
N_15                       Net          -        -       1.371     -           8         
counter_RNO[2]             SB_LUT4      I0       In      -         5.708       -         
counter_RNO[2]             SB_LUT4      O        Out     0.449     6.157       -         
counter_lm[2]              Net          -        -       1.507     -           1         
counter[2]                 SB_DFFER     D        In      -         7.664       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          counter[4] / Q
    Ending point:                            state[1] / D
    The start point is clocked by            Faktning|CLOCK [rising] on pin C
    The end   point is clocked by            Faktning|CLOCK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
counter[4]             SB_DFFER     Q        Out     0.540     0.540       -         
counter[4]             Net          -        -       1.599     -           3         
counter_RNIMB6D[7]     SB_LUT4      I0       In      -         2.139       -         
counter_RNIMB6D[7]     SB_LUT4      O        Out     0.449     2.588       -         
state7_i_a2_4          Net          -        -       1.371     -           2         
counter_RNIS6CQ[0]     SB_LUT4      I0       In      -         3.959       -         
counter_RNIS6CQ[0]     SB_LUT4      O        Out     0.449     4.408       -         
state_ns_i_0_123_1     Net          -        -       1.371     -           9         
state_RNO[1]           SB_LUT4      I2       In      -         5.779       -         
state_RNO[1]           SB_LUT4      O        Out     0.379     6.157       -         
state                  Net          -        -       1.507     -           1         
state[1]               SB_DFFR      D        In      -         7.664       -         
=====================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          counter[4] / Q
    Ending point:                            counter[7] / D
    The start point is clocked by            Faktning|CLOCK [rising] on pin C
    The end   point is clocked by            Faktning|CLOCK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
counter[4]              SB_DFFER     Q        Out     0.540     0.540       -         
counter[4]              Net          -        -       1.599     -           3         
counter_RNIMB6D[7]      SB_LUT4      I0       In      -         2.139       -         
counter_RNIMB6D[7]      SB_LUT4      O        Out     0.449     2.588       -         
state7_i_a2_4           Net          -        -       1.371     -           2         
counter_RNI7VHH2[3]     SB_LUT4      I2       In      -         3.959       -         
counter_RNI7VHH2[3]     SB_LUT4      O        Out     0.379     4.338       -         
N_15                    Net          -        -       1.371     -           8         
counter_RNO[7]          SB_LUT4      I0       In      -         5.708       -         
counter_RNO[7]          SB_LUT4      O        Out     0.449     6.157       -         
counter_lm[7]           Net          -        -       1.507     -           1         
counter[7]              SB_DFFER     D        In      -         7.664       -         
======================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          counter[4] / Q
    Ending point:                            counter[6] / D
    The start point is clocked by            Faktning|CLOCK [rising] on pin C
    The end   point is clocked by            Faktning|CLOCK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
counter[4]              SB_DFFER     Q        Out     0.540     0.540       -         
counter[4]              Net          -        -       1.599     -           3         
counter_RNIMB6D[7]      SB_LUT4      I0       In      -         2.139       -         
counter_RNIMB6D[7]      SB_LUT4      O        Out     0.449     2.588       -         
state7_i_a2_4           Net          -        -       1.371     -           2         
counter_RNI7VHH2[3]     SB_LUT4      I2       In      -         3.959       -         
counter_RNI7VHH2[3]     SB_LUT4      O        Out     0.379     4.338       -         
N_15                    Net          -        -       1.371     -           8         
counter_RNO[6]          SB_LUT4      I0       In      -         5.708       -         
counter_RNO[6]          SB_LUT4      O        Out     0.449     6.157       -         
counter_lm[6]           Net          -        -       1.507     -           1         
counter[6]              SB_DFFER     D        In      -         7.664       -         
======================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Faktning 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        7 uses
SB_DFF          3 uses
SB_DFFER        9 uses
SB_DFFR         6 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         44 uses

I/O ports: 8
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   Faktning|CLOCK: 1

@S |Mapping Summary:
Total  LUTs: 44 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 44 = 44 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Tue Feb 06 12:35:52 2024

###########################################################]


Synthesis exit by 0.
Current Implementation Lab3Faktning_Implmnt its sbt path: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 23 seconds
Current Implementation Lab3Faktning_Implmnt its sbt path: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt
Lab3Faktning_Implmnt: newer file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt/Lab3Faktning.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt/Lab3Faktning.edf " "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/pins.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt/Lab3Faktning.edf...
Parsing constraint file: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/pins.pcf ...
start to read sdc/scf file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt/Lab3Faktning.scf
sdc_reader OK C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt/Lab3Faktning.scf
Stored edif netlist at C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning...
Warning: The terminal state[0]:D is driven by non-default constant value VCC

write Timing Constraint to C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Faktning

EDF Parser run-time: 6 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning" --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\placer\Faktning_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning --outdir C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\placer\Faktning_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning
SDC file             - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	3
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLOCK_ibuf_gb_io' is assigned to a non-GB pin '1'. Replacing it with SB_IO 'CLOCK_ibuf_gb_io' and SB_GB 'CLOCK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	49
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	23
        CARRY Only       	:	1
        LUT with CARRY   	:	6
    LogicCells                  :	50/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 31.0 (sec)

Final Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	50/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Faktning|CLOCK | Frequency: 199.23 MHz | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 32.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\placer\Faktning_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\packer\Faktning_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 162
used logic cells: 50
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning" --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\placer\Faktning_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\packer\Faktning_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 162
used logic cells: 50
Translating sdc file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\placer\Faktning_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\packer\Faktning_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\sbt\outputs\packer\Faktning_pk.sdc" --outdir "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\simulation_netlist\Faktning_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\sbt\outputs\packer\Faktning_pk.sdc --outdir C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\simulation_netlist\Faktning_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Faktning
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 4
I1209: Started routing
I1223: Total Nets : 66 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design Faktning
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\simulation_netlist\Faktning_sbt.v" --vhdl "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt/sbt/outputs/simulation_netlist\Faktning_sbt.vhd" --lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\packer\Faktning_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\netlister\Faktning_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\simulation_netlist\Faktning_sbt.v
Writing C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt/sbt/outputs/simulation_netlist\Faktning_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\netlister\Faktning_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\simulation_netlist\Faktning_sbt.sdf" --report-file "C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\sbt\outputs\timer\Faktning_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\netlister\Faktning_sbt.sdc --sdf-file C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\simulation_netlist\Faktning_sbt.sdf --report-file C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\faktningvhdl\Lab3Faktning\Lab3Faktning_Implmnt\sbt\outputs\timer\Faktning_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\netlist\oadb-Faktning" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2020.12/sbt_backend/Projects/faktningvhdl/Lab3Faktning/Lab3Faktning_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
