// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
/* Copyright 2020-2021 NXP */
#include <linux/clk.h>
#include <linux/firmware.h>
#include <linux/genalloc.h>
#include <linux/kernel.h>
#include <linux/mailbox/nxp-llce/llce_fw_interface.h>
#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/of_address.h>
#include <linux/of_platform.h>
#include <linux/platform_device.h>
#include <linux/processor.h>
#include <linux/slab.h>

#define LLCE_STATUS_REGION	"status"
#define LLCE_SYSRSTR		0x0
#define LLCE_SYSRSTR_RST0	BIT(0)
#define LLCE_SYSRSTR_RST1	BIT(1)
#define LLCE_SYSRSTR_RST2	BIT(2)
#define LLCE_SYSRSTR_RST3	BIT(3)

/* Poll for maximum 500 ms */
#define LLCE_BOOT_POLL_NS (500 * NSEC_PER_MSEC)

/* LLCE cores startup ending information values */
#define LLCE_MGR_DTE_BOOT_END			(0x0000000FU)
#define LLCE_MGR_RX_BOOT_END			(0x000000F0U)
#define LLCE_MGR_TX_BOOT_END			(0x00000F00U)
#define LLCE_MGR_FRPE_BOOT_END			(0x0000F000U)
#define LLCE_MGR_BOOT_END_ALL_CORES_MASK	(0x0000FFFFU)
#define STATUS_REGS_OFFSET			(0x8A0U)


struct llce_fw_cont {
	struct platform_device *pdev;
	int index;
	const char *img_name;
	u16 retries;
};

struct sram_node {
	const char *name;
	void __iomem *addr;
	size_t size;
};

struct llce_fw {
	const struct firmware *fw_entry;
	struct sram_node *node;
};

struct llce_core {
	struct clk *clk;
	void __iomem *sysctrl_base;
	struct llce_fw *fws;

	struct sram_node *sram_nodes;
	size_t n_sram;

	size_t nfrws;
};

static bool load_fw = true;
module_param(load_fw, bool, 0660);

static struct device_node *get_sram_node(struct device *dev, const char *name)
{
	struct device_node *node, *dev_node;
	int idx;

	dev_node = dev->of_node;
	idx = of_property_match_string(dev_node, "memory-region-names", name);
	node = of_parse_phandle(dev_node, "memory-region", idx);
	if (!node) {
		dev_err(dev, "Failed to get '%s' memory region\n", name);
		return ERR_PTR(-EIO);
	}

	return node;
}

static int map_sram_nodes(struct device *dev, struct llce_core *core)
{
	int ret, n_reg, i;
	const char *img_name;
	struct device_node *node;
	struct resource r;
	resource_size_t size;

	n_reg = of_property_count_strings(dev->of_node, "memory-region-names");
	if (n_reg < 0)
		return n_reg;

	core->sram_nodes = devm_kmalloc(dev, sizeof(*core->sram_nodes) * n_reg,
					GFP_KERNEL);
	if (!core->sram_nodes)
		return -ENOMEM;

	core->n_sram = n_reg;

	for (i = 0; i < n_reg; i++) {
		ret = of_property_read_string_index(dev->of_node,
						    "memory-region-names",
						    i, &img_name);
		if (ret) {
			dev_err(dev, "Failed to get 'memory-region-names' %d property\n",
				i);
			return ret;
		}

		core->sram_nodes[i].name = img_name;
		node = get_sram_node(dev, img_name);
		if (IS_ERR(node))
			return PTR_ERR(node);

		ret = of_address_to_resource(node, 0, &r);
		of_node_put(node);
		if (ret)
			return ret;

		size = resource_size(&r);
		core->sram_nodes[i].size = size;

		core->sram_nodes[i].addr = devm_ioremap_wc(dev, r.start, size);
		if (!core->sram_nodes[i].addr) {
			dev_err(dev, "Failed to map '%s' memory region\n",
				img_name);
			return -ENOMEM;
		}
	}

	return ret;
}

static void init_sram_nodes(struct llce_core *core)
{
	size_t i;

	for (i = 0; i < core->n_sram; i++)
		memset_io(core->sram_nodes[i].addr, 0,
			  core->sram_nodes[i].size);
}

static struct sram_node *get_core_sram(struct llce_core *core, const char *name)
{
	int i;

	for (i = 0; i < core->n_sram; i++) {
		if (!strcmp(core->sram_nodes[i].name, name))
			return &core->sram_nodes[i];
	}

	return NULL;
}

static int llce_load_fw_images(struct device *dev, struct llce_core *core)
{
	int i, ret;
	struct llce_fw *fw;
	const char *img_name;

	core->nfrws = of_property_count_strings(dev->of_node, "firmware-name");
	if (core->nfrws < 0) {
		dev_err(dev, "Failed to get 'firmware-name' property\n");
		return core->nfrws;
	}

	core->fws = devm_kmalloc(dev, core->nfrws * sizeof(*core->fws),
				 GFP_KERNEL);
	if (!core->fws)
		return -ENOMEM;

	for (i = 0; i < core->nfrws; i++) {
		ret = of_property_read_string_index(dev->of_node,
						    "firmware-name", i,
						    &img_name);
		if (ret) {
			dev_err(dev, "Failed to get firmware's name (idx=%d)\n",
				i);
			return ret;
		}

		fw = &core->fws[i];

		ret = request_firmware(&fw->fw_entry, img_name, dev);
		if (ret) {
			dev_err(dev, "Failed to load '%s' binary\n", img_name);
			return ret;
		}

		fw->node = get_core_sram(core, img_name);
		if (!fw->node) {
			dev_err(dev, "Unable to find '%s' sram node\n",
				img_name);
			return -EINVAL;
		}
	}

	return 0;
}

static void llce_flush_fw(struct llce_core *core)
{
	struct llce_fw *fw;
	size_t i;

	for (i = 0; i < core->nfrws; i++) {
		fw = &core->fws[i];

		memcpy_toio(fw->node->addr, fw->fw_entry->data,
			    fw->fw_entry->size);
	}
}

static void llce_release_fw_images(struct llce_core *core)
{
	size_t i;

	for (i = 0; i < core->nfrws; i++)
		release_firmware(core->fws[i].fw_entry);
}

static void reset_llce_cores(void __iomem *sysctrl_base)
{
	writel(0x0, sysctrl_base + LLCE_SYSRSTR);
}

static bool llce_boot_end(struct device *dev, void *status_reg, bool verbose)
{
	struct llce_mgr_status *mgr_status = status_reg;

	if (mgr_status->tx_boot_status != LLCE_FW_SUCCESS) {
		if (verbose)
			dev_err(dev, "TX boot failed with status: %d\n",
				mgr_status->tx_boot_status);
		return false;
	}

	if (mgr_status->rx_boot_status != LLCE_FW_SUCCESS) {
		if (verbose)
			dev_err(dev, "RX boot failed with status: %d\n",
				mgr_status->rx_boot_status);
		return false;
	}

	if (mgr_status->dte_boot_status != LLCE_FW_SUCCESS) {
		if (verbose)
			dev_err(dev, "DTE boot failed with status: %d\n",
				mgr_status->dte_boot_status);
		return false;
	}

	if (mgr_status->frpe_boot_status != LLCE_FW_SUCCESS) {
		if (verbose)
			dev_err(dev, "FRPE boot failed with status: %d\n",
				mgr_status->frpe_boot_status);
		return false;
	}

	return true;
}

static bool llce_boot_end_or_timeout(struct device *dev, void *status_reg,
				     ktime_t timeout)
{
	ktime_t cur = ktime_get();

	return llce_boot_end(dev, status_reg, false)
	    || ktime_after(cur, timeout);
}

static int llce_cores_kickoff(struct device *dev, void __iomem *sysctrl_base,
			    void *status_reg)
{
	ktime_t timeout = ktime_add_ns(ktime_get(), LLCE_BOOT_POLL_NS);
	u32 mask = LLCE_SYSRSTR_RST0 | LLCE_SYSRSTR_RST1 |
		LLCE_SYSRSTR_RST2 | LLCE_SYSRSTR_RST3;

	/* LLCE cores kickoff */
	writel(mask, sysctrl_base + LLCE_SYSRSTR);

	spin_until_cond(llce_boot_end_or_timeout(dev, status_reg, timeout));
	if (!llce_boot_end(dev, status_reg, true)) {
		dev_err(dev, "Firmware loading failed\n");
		return -EIO;
	}

	return 0;
}

static int init_core_clock(struct device *dev, struct llce_core *core)
{
	int ret;

	core->clk = devm_clk_get(dev, "llce_sys");
	if (IS_ERR(core->clk)) {
		dev_err(dev, "No clock available\n");
		return PTR_ERR(core->clk);
	}

	ret = clk_prepare_enable(core->clk);
	if (ret) {
		dev_err(dev, "Failed to enable clock\n");
		return ret;
	}

	return 0;
}

static void deinit_core_clock(struct llce_core *core)
{
	clk_disable_unprepare(core->clk);
}

static int start_llce_cores(struct device *dev, struct llce_core *core)
{
	int ret;
	struct sram_node *status = get_core_sram(core, LLCE_STATUS_REGION);

	reset_llce_cores(core->sysctrl_base);

	llce_flush_fw(core);

	ret = llce_cores_kickoff(dev, core->sysctrl_base,
				 status->addr + STATUS_REGS_OFFSET);
	if (ret) {
		dev_err(dev, "Failed to start LLCE cores\n");
		return ret;
	}

	return 0;
}

static int llce_core_probe(struct platform_device *pdev)
{
	struct resource *sysctrl_res;
	struct device *dev = &pdev->dev;
	struct llce_core *core;
	int ret;

	if (!load_fw)
		return devm_of_platform_populate(&pdev->dev);

	core = devm_kmalloc(dev, sizeof(*core), GFP_KERNEL);
	if (!core)
		return -ENOMEM;

	platform_set_drvdata(pdev, core);

	sysctrl_res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
						   "sysctrl");
	if (!sysctrl_res) {
		dev_err(dev, "Missing 'sysctrl' reg region.\n");
		return -EIO;
	}

	core->sysctrl_base = devm_ioremap_wc(dev, sysctrl_res->start,
					     resource_size(sysctrl_res));
	if (!core->sysctrl_base) {
		dev_err(dev, "Failed to map 'sysctrl'\n");
		return -ENOMEM;
	}

	ret = init_core_clock(dev, core);
	if (ret)
		return ret;

	ret = map_sram_nodes(dev, core);
	if (ret)
		goto disable_clk;

	init_sram_nodes(core);

	ret = llce_load_fw_images(dev, core);
	if (ret)
		goto disable_clk;

	ret = start_llce_cores(dev, core);
	if (ret)
		goto release_fw;

	dev_info(dev, "Successfully loaded LLCE firmware\n");

	ret = devm_of_platform_populate(&pdev->dev);
	if (ret)
		dev_err(dev, "Failed to load LLCE firmware\n");

release_fw:
	if (ret)
		llce_release_fw_images(core);
disable_clk:
	if (ret)
		deinit_core_clock(core);

	return ret;
}

static int llce_core_remove(struct platform_device *pdev)
{
	struct llce_core *core = platform_get_drvdata(pdev);

	if (!load_fw)
		return 0;

	llce_release_fw_images(core);
	deinit_core_clock(core);
	return 0;
}

static int __maybe_unused llce_core_suspend(struct device *dev)
{
	struct llce_core *core = dev_get_drvdata(dev);

	if (!load_fw)
		return 0;

	deinit_core_clock(core);

	return 0;
}

static int __maybe_unused llce_core_resume(struct device *dev)
{
	struct llce_core *core = dev_get_drvdata(dev);
	int ret;

	if (!load_fw)
		return 0;

	init_sram_nodes(core);

	ret = init_core_clock(dev, core);
	if (ret)
		return ret;

	return start_llce_cores(dev, core);
}

static const struct of_device_id llce_core_match[] = {
	{
		.compatible = "nxp,s32g-llce-core",
	},
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, llce_core_match);

static SIMPLE_DEV_PM_OPS(llce_core_pm_ops, llce_core_suspend, llce_core_resume);

static struct platform_driver llce_core_driver = {
	.probe = llce_core_probe,
	.remove = llce_core_remove,
	.driver = {
		.name = "llce_core",
		.of_match_table = llce_core_match,
		.pm = &llce_core_pm_ops,
	},
};
module_platform_driver(llce_core_driver)

MODULE_AUTHOR("Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>");
MODULE_DESCRIPTION("NXP LLCE Core");
MODULE_LICENSE("GPL");
