============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Feb 19 2025  05:09:02 pm
  Module:                 top_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHD110420 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

            Instance                       Module             Cells  Cell Area  Net Area   Total Area     Wireload       
-------------------------------------------------------------------------------------------------------------------------
top_top                                                        1051     127446         0       127446 area_78Kto156K (S) 
  logic_top_inst                logic_top                       996      19815         0        19815  area_18Kto24K (S) 
    u_sram_wrapper              sram_wrapper                      1      12497         0        12497  area_12Kto18K (S) 
    u_X_buffer                  X_buffer                        337       3460         0         3460    area_3Kto4K (S) 
    u_ALU                       ALU                             547       2850         0         2850    area_2Kto3K (S) 
      csa_tree_add_70_33_groupi csa_tree_add_70_33_group_251     93        447         0          447    area_0Kto1K (S) 
      csa_tree_add_69_33_groupi csa_tree_add_69_33_group_255     93        447         0          447    area_0Kto1K (S) 
      csa_tree_add_68_33_groupi csa_tree_add_68_33_group_249     93        447         0          447    area_0Kto1K (S) 
      csa_tree_add_67_33_groupi csa_tree_add_67_33_group_253     93        447         0          447    area_0Kto1K (S) 
    u_wb                        wb                               95        916         0          916    area_0Kto1K (S) 
    u_A_rom                     A_rom                            16         93         0           93    area_0Kto1K (S) 
  controller_inst               controller                       20         88         0           88    area_0Kto1K (S) 

 (S) = wireload was automatically selected
