

================================================================
== Vitis HLS Report for 'compute_operation_task1'
================================================================
* Date:           Thu Jan  9 14:49:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.569 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       47|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       14|    -|
|Register             |        -|     -|      466|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|      927|      433|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_0_U4371  |fadd_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_0_U4372   |fmul_32ns_32ns_32_4_max_dsp_0   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   5|  461|  276|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |icmp_ln177_fu_62_p2    |      icmp|   0|  0|  15|           8|           8|
    |select_ln177_fu_68_p3  |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  47|           9|          40|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_ce_reg           |   1|   0|    1|          0|
    |ap_return_int_reg   |  32|   0|   32|          0|
    |arg0_int_reg        |  32|   0|   32|          0|
    |arg0_read_reg_84    |  32|   0|   32|          0|
    |arg1_int_reg        |  32|   0|   32|          0|
    |arg2_int_reg        |  32|   0|   32|          0|
    |i_int_reg           |   8|   0|    8|          0|
    |icmp_ln177_reg_94   |   1|   0|    1|          0|
    |k_int_reg           |   8|   0|    8|          0|
    |mul_reg_99          |  32|   0|   32|          0|
    |output_r_int_reg    |  32|   0|   32|          0|
    |output_read_reg_89  |  32|   0|   32|          0|
    |arg0_read_reg_84    |  64|  32|   32|          0|
    |icmp_ln177_reg_94   |  64|  32|    1|          0|
    |output_read_reg_89  |  64|  32|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 466|  96|  339|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------+-----+-----+------------+-------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  compute_operation_task1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  compute_operation_task1|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  compute_operation_task1|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  compute_operation_task1|  return value|
|output_r   |   in|   32|     ap_none|                 output_r|        scalar|
|arg0       |   in|   32|     ap_none|                     arg0|        scalar|
|arg1       |   in|   32|     ap_none|                     arg1|        scalar|
|arg2       |   in|   32|     ap_none|                     arg2|        scalar|
|k          |   in|    8|     ap_none|                        k|        scalar|
|i          |   in|    8|     ap_none|                        i|        scalar|
+-----------+-----+-----+------------+-------------------------+--------------+

