Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: topDesign.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topDesign.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topDesign"
Output Format                      : NGC
Target Device                      : xc7z010-1-clg400

---- Source Options
Top Module Name                    : topDesign
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Xilinx\period_cul\ipcore_dir\clk_10Mc.vhd" into library work
Parsing entity <clk_10Mc>.
Parsing architecture <xilinx> of entity <clk_10mc>.
Parsing VHDL file "D:\Xilinx\period_cul\roModule.vhd" into library work
Parsing entity <roModule>.
Parsing architecture <Behavioral> of entity <romodule>.
Parsing VHDL file "D:\Xilinx\period_cul\roDriver.vhd" into library work
Parsing entity <roDriver>.
Parsing architecture <Behavioral> of entity <rodriver>.
Parsing VHDL file "D:\Xilinx\period_cul\roCounter.vhd" into library work
Parsing entity <roCounter>.
Parsing architecture <Behavioral> of entity <rocounter>.
Parsing VHDL file "D:\Xilinx\period_cul\counterOutPut.vhd" into library work
Parsing entity <counterOutPut>.
Parsing architecture <Behavioral> of entity <counteroutput>.
Parsing VHDL file "D:\Xilinx\period_cul\topDesign.vhd" into library work
Parsing entity <topDesign>.
Parsing architecture <Behavioral> of entity <topdesign>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <topDesign> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_10Mc> (architecture <xilinx>) from library <work>.

Elaborating entity <roDriver> (architecture <Behavioral>) from library <work>.

Elaborating entity <roModule> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "D:\Xilinx\period_cul\roModule.vhd" Line 41: <hm_ro> remains a black-box since it has no binding entity.

Elaborating entity <roCounter> (architecture <Behavioral>) from library <work>.

Elaborating entity <counterOutPut> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topDesign>.
    Related source file is "D:\Xilinx\period_cul\topDesign.vhd".
INFO:Xst:3210 - "D:\Xilinx\period_cul\topDesign.vhd" line 125: Output port <counterCarry> of the instance <counter_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <topDesign> synthesized.

Synthesizing Unit <clk_10Mc>.
    Related source file is "D:\Xilinx\period_cul\ipcore_dir\clk_10Mc.vhd".
    Summary:
	no macro.
Unit <clk_10Mc> synthesized.

Synthesizing Unit <roDriver>.
    Related source file is "D:\Xilinx\period_cul\roDriver.vhd".
    Found 1-bit register for signal <diverOutBuf>.
    Found 1-bit register for signal <dCounterBuf>.
    Found 15-bit register for signal <timeInv>.
    Found 15-bit adder for signal <timeInv[14]_GND_41_o_add_5_OUT> created at line 69.
    Found 15-bit comparator greater for signal <GND_41_o_timeInv[14]_LessThan_2_o> created at line 60
    Found 15-bit comparator greater for signal <GND_41_o_timeInv[14]_LessThan_4_o> created at line 64
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <roDriver> synthesized.

Synthesizing Unit <roModule>.
    Related source file is "D:\Xilinx\period_cul\roModule.vhd".
    Summary:
	no macro.
Unit <roModule> synthesized.

Synthesizing Unit <roCounter>.
    Related source file is "D:\Xilinx\period_cul\roCounter.vhd".
    Found 1-bit register for signal <carryBuf>.
    Found 32-bit register for signal <countBuf>.
    Found 32-bit adder for signal <countBuf[31]_GND_43_o_add_1_OUT> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <roCounter> synthesized.

Synthesizing Unit <counterOutPut>.
    Related source file is "D:\Xilinx\period_cul\counterOutPut.vhd".
WARNING:Xst:647 - Input <counterIn<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <counterOutPut> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 5
 1-bit register                                        : 3
 15-bit register                                       : 1
 32-bit register                                       : 1
# Comparators                                          : 2
 15-bit comparator greater                             : 2
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 3
 15-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <roCounter>.
The following registers are absorbed into counter <countBuf>: 1 register on signal <countBuf>.
Unit <roCounter> synthesized (advanced).

Synthesizing (advanced) Unit <roDriver>.
The following registers are absorbed into counter <timeInv>: 1 register on signal <timeInv>.
Unit <roDriver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 15-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 2
 15-bit comparator greater                             : 2
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <counter_inst/carryBuf> of sequential type is unconnected in block <topDesign>.

Optimizing unit <topDesign> ...

Optimizing unit <roDriver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topDesign, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topDesign.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 214
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 45
#      LUT2                        : 33
#      LUT3                        : 1
#      LUT4                        : 4
#      LUT5                        : 8
#      LUT6                        : 27
#      MUXCY                       : 45
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 49
#      FDC                         : 17
#      FDCE                        : 32
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 12
#      IBUF                        : 7
#      IBUFG                       : 1
#      OBUF                        : 4
# Others                           : 2
#      HM_ro                       : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-1 


Slice Logic Utilization: 
 Number of Slice Registers:              49  out of  35200     0%  
 Number of Slice LUTs:                  120  out of  17600     0%  
    Number used as Logic:               120  out of  17600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    120
   Number with an unused Flip Flop:      71  out of    120    59%  
   Number with an unused LUT:             0  out of    120     0%  
   Number of fully used LUT-FF pairs:    49  out of    120    40%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    100    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
ro_to_counter                      | NONE(counter_inst/countBuf_0)| 32    |
clock_inst/clkout0                 | BUFG                         | 17    |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.496ns (Maximum Frequency: 400.716MHz)
   Minimum input arrival time before clock: 0.880ns
   Maximum output required time after clock: 2.005ns
   Maximum combinational path delay: 1.762ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_to_counter'
  Clock period: 2.496ns (frequency: 400.716MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.496ns (Levels of Logic = 3)
  Source:            counter_inst/countBuf_3 (FF)
  Destination:       counter_inst/countBuf_0 (FF)
  Source Clock:      ro_to_counter rising
  Destination Clock: ro_to_counter rising

  Data Path: counter_inst/countBuf_3 to counter_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.282   0.753  counter_inst/countBuf_3 (counter_inst/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  counter_inst/countBuf[31]_PWR_12_o_equal_1_o<31>6 (counter_inst/countBuf[31]_PWR_12_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  counter_inst/countBuf[31]_PWR_12_o_equal_1_o<31>7 (counter_inst/countBuf[31]_PWR_12_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  counter_inst/Mcount_countBuf_eqn_01 (counter_inst/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          counter_inst/countBuf_0
    ----------------------------------------
    Total                      2.496ns (0.452ns logic, 2.044ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_inst/clkout0'
  Clock period: 2.215ns (frequency: 451.467MHz)
  Total number of paths / destination ports: 405 / 17
-------------------------------------------------------------------------
Delay:               2.215ns (Levels of Logic = 3)
  Source:            roDriver_inst/timeInv_6 (FF)
  Destination:       roDriver_inst/dCounterBuf (FF)
  Source Clock:      clock_inst/clkout0 rising
  Destination Clock: clock_inst/clkout0 rising

  Data Path: roDriver_inst/timeInv_6 to roDriver_inst/dCounterBuf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.759  roDriver_inst/timeInv_6 (roDriver_inst/timeInv_6)
     LUT6:I0->O           17   0.053   0.591  roDriver_inst/PWR_10_o_timeInv[14]_equal_1_o<14>2 (roDriver_inst/PWR_10_o_timeInv[14]_equal_1_o<14>1)
     LUT5:I3->O            1   0.053   0.413  roDriver_inst/PWR_10_o_timeInv[14]_equal_1_o<14>3 (roDriver_inst/PWR_10_o_timeInv[14]_equal_1_o)
     LUT6:I5->O            1   0.053   0.000  roDriver_inst/Mmux_GND_41_o_GND_41_o_MUX_33_o14 (roDriver_inst/GND_41_o_GND_41_o_MUX_33_o)
     FDC:D                     0.011          roDriver_inst/dCounterBuf
    ----------------------------------------
    Total                      2.215ns (0.452ns logic, 1.763ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.880ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       counter_inst/countBuf_0 (FF)
  Destination Clock: ro_to_counter rising

  Data Path: sysRst to counter_inst/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   0.000   0.555  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          counter_inst/countBuf_0
    ----------------------------------------
    Total                      0.880ns (0.325ns logic, 0.555ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_inst/clkout0'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              0.880ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       roDriver_inst/timeInv_14 (FF)
  Destination Clock: clock_inst/clkout0 rising

  Data Path: sysRst to roDriver_inst/timeInv_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   0.000   0.555  sysRst_IBUF (sysRst_IBUF)
     FDC:CLR                   0.325          roDriver_inst/dCounterBuf
    ----------------------------------------
    Total                      0.880ns (0.325ns logic, 0.555ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_to_counter'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              2.005ns (Levels of Logic = 3)
  Source:            counter_inst/countBuf_15 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_to_counter rising

  Data Path: counter_inst/countBuf_15 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.282   0.616  counter_inst/countBuf_15 (counter_inst/countBuf_15)
     LUT4:I1->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart4_SW0 (N9)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart4 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      2.005ns (0.388ns logic, 1.617ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_inst/clkout0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            roDriver_inst/diverOutBuf (FF)
  Destination:       ro_module_inst/roModule_inst:HM_ena (PAD)
  Source Clock:      clock_inst/clkout0 rising

  Data Path: roDriver_inst/diverOutBuf to ro_module_inst/roModule_inst:HM_ena
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              0   0.282   0.000  roDriver_inst/diverOutBuf (roDriver_inst/diverOutBuf)
    HM_ro:HM_ena               0.000          ro_module_inst/roModule_inst
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 7
-------------------------------------------------------------------------
Delay:               1.762ns (Levels of Logic = 4)
  Source:            sysSel<2> (PAD)
  Destination:       sysout<3> (PAD)

  Data Path: sysSel<2> to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.000   0.655  sysSel_2_IBUF (sysSel_2_IBUF)
     LUT4:I0->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart1_SW0 (N3)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart1 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      1.762ns (0.106ns logic, 1.656ns route)
                                       (6.0% logic, 94.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_inst/clkout0
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clock_inst/clkout0|    2.215|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_to_counter
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clock_inst/clkout0|    1.034|         |         |         |
ro_to_counter     |    2.496|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.78 secs
 
--> 

Total memory usage is 469384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

