#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Aug 12 13:20:16 2018
# Process ID: 8432
# Current directory: E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5568 E:\ETH2SER\SoftwareProjects\UART2ETH970521_Redundancy\UART2ETH.xpr
# Log file: E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/vivado.log
# Journal file: E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.xpr
INFO: [Project 1-313] Project file moved from 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/UARTConfigTest/hdl/UARTConfigTest_wrapper.vhd', nor could it be found using path 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/UARTConfigTest/hdl/UARTConfigTest_wrapper.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ETH2SER/IPs_XCZ020/VHDL_IPs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ETH2SER/IPs_XCZ020/HLS_IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_gpio_LED_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_gpio_SW_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_smartconnect_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_clk_wiz_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_clk_wiz_1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_rst_ps7_0_100M_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_rst_ps7_0_100M_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_1_14' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_1_14/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_10_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_0_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_7' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_10' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_11' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_11/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_12' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_12/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_13' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_13/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_15' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_15/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_14' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_14/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Register_8_Input_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Register_8_Input_1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Register_8_Input_Rx1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_Rx1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Register_8_Input_Rx2_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_Rx2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_LED_Sample_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_LED_Sample_0_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_LED_Sample_1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_LED_Sample_1_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_1_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Tick_Timer_General_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Tick_Timer_General_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Tick_Timer_General_0_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Tick_Timer_General_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_xlconstant_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconstant_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_18' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_18/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_19' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_19/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_20' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_20/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_21' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_21/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_22' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_22/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_23' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_23/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_24' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_24/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_25' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_25/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_26' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_26/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_27' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_27/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_28' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_28/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_29' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_29/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_30' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_30/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_11_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_11_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_11_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_11_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_7' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_7' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_30_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_30_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_37' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_37/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Without_Baud_1_17' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Without_Baud_1_17/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_14_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_14_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Without_Baud_14_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Without_Baud_14_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_2_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_36' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_36/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_2_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_38' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_38/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_2_10' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_42' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_42/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_10' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_2_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_41' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_41/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_8/stats.txt'. Please regenerate to continue.
INFO: [Common 17-14] Message 'IP_Flow 19-3664' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Uart_ETH.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Uart_ETH_PISO_0_0

open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 969.727 ; gain = 251.395
update_compile_order -fileset sources_1
open_bd_design {E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/Uart_ETH.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_Busy
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_KeyPad
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:hls:UART_Config_Register:1.0 - UART_Config_Register_0
Adding cell -- xilinx.com:user:IO_In_Out_Switcher:1.0 - IO_In_Out_Switcher_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - Master_Slave_Pin_Selector
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_10
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_4
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_5
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_6
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_7
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_8
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_9
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_11
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_12
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_13
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_14
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_15
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_16
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_17
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_18
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_19
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_20
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_21
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_22
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_23
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_24
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_25
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_26
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_27
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_28
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_29
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_30
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_31
Adding cell -- xilinx.com:user:LED_Sample:1.0 - LED_Sample_1
Adding cell -- xilinx.com:user:LED_Sample:1.0 - LED_Sample_2
Adding cell -- xilinx.com:user:LED_Sample:1.0 - LED_Sample_3
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:Register_8_Input:1.0 - Register_8_Input_Tx1
Adding cell -- xilinx.com:user:Register_8_Input:1.0 - Register_8_Input_Tx2
Adding cell -- xilinx.com:user:Register_8_Input:1.0 - Register_8_Input_Rx1
Adding cell -- xilinx.com:user:PISO:1.0 - PISO_0
Adding cell -- xilinx.com:user:LED_Sample:1.0 - LED_Sample_0
Adding cell -- xilinx.com:user:Register_8_Input:1.0 - Register_8_Input_Rx2
Adding cell -- xilinx.com:user:LED_Tester:1.0 - LED_Tester_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:user:Tick_Timer_General:1.0 - Tick_Timer_General_0
Adding cell -- xilinx.com:user:Tick_Timer_General:1.0 - Tick_Timer_General_KeyPad
Adding cell -- xilinx.com:user:Counter:1.0 - Counter_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_LCD_DATA
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_LCD
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_LCD_RS
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_LCD_RST
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_LCD_CS1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_LCD_RW
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_LCD_EN
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_LCDCS2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_LCD_Backlight
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_92M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_18M
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:hls:All_Data_Sender:1.0 - All_Data_Sender_0
Adding cell -- xilinx.com:hls:AllDataMover:1.0 - AllDataMover_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Without_Baud:1.0 - UART_RX_Without_Baud_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/i_Reset(rst) and /Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_14
Adding cell -- xilinx.com:user:UART_TX_Without_Baud:1.0 - UART_TX_Without_Baud_14
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_config/Uart_Rec_Config/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Without_Baud:1.0 - UART_RX_Without_Baud_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_config/Uart_Rec_Config/i_Reset(rst) and /Uart_Blocks/Uart_config/Uart_Rec_Config/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_14
Adding cell -- xilinx.com:user:UART_TX_Without_Baud:1.0 - UART_TX_Without_Baud_14
Adding cell -- xilinx.com:user:baudrate_gen:1.0 - baudrate_gen_0
Adding cell -- xilinx.com:user:Extract_UART_Features:1.0 - Extract_UART_Features_0
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_8
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_9
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_10
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_0
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_11
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_12
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_1
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_2
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_13
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_14
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_3
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_4
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_5
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_6
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_7
Adding cell -- xilinx.com:user:DataMuxOut4Bit:1.0 - DataMuxOut4Bit_15
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_1/Uart_Rec_1/i_Reset(rst) and /Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_0/Uart_Rec_0/i_Reset(rst) and /Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_15/Uart_Rec_15/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_15/Uart_Rec_15/i_Reset(rst) and /Uart_Blocks/Uart_15/Uart_Rec_15/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_14/Uart_Rec_14/i_Reset(rst) and /Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_13/Uart_Rec_13/i_Reset(rst) and /Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_12/Uart_Rec_12/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_12/Uart_Rec_12/i_Reset(rst) and /Uart_Blocks/Uart_12/Uart_Rec_12/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_11/Uart_Rec_11/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_11/Uart_Rec_11/i_Reset(rst) and /Uart_Blocks/Uart_11/Uart_Rec_11/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_10/Uart_Rec_10/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_10/Uart_Rec_10/i_Reset(rst) and /Uart_Blocks/Uart_10/Uart_Rec_10/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_9/Uart_Rec_9/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_9/Uart_Rec_9/i_Reset(rst) and /Uart_Blocks/Uart_9/Uart_Rec_9/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_8/Uart_Rec_8/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_8/Uart_Rec_8/i_Reset(rst) and /Uart_Blocks/Uart_8/Uart_Rec_8/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_7/Uart_Rec_7/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_7/Uart_Rec_7/i_Reset(rst) and /Uart_Blocks/Uart_7/Uart_Rec_7/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_6/Uart_Rec_6/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_6/Uart_Rec_6/i_Reset(rst) and /Uart_Blocks/Uart_6/Uart_Rec_6/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_5/Uart_Rec_5/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_5/Uart_Rec_5/i_Reset(rst) and /Uart_Blocks/Uart_5/Uart_Rec_5/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_4/Uart_Rec_4/i_Reset(rst) and /Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_3/Uart_Rec_3/i_Reset(rst) and /Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:UART_RX_Extended:1.0 - UART_RX_Extended_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Uart_Blocks/Uart_2/Uart_Rec_2/i_Reset(rst) and /Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/srst(undef)
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:user:UART_TX_Extended:1.0 - UART_TX_Extended_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_LED
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_SW
Successfully read diagram <Uart_ETH> from BD file <E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/Uart_ETH.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1076.539 ; gain = 103.789
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:PISO:1.0 [get_ips  Uart_ETH_PISO_0_0] -log ip_upgrade.log
Upgrading 'E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/Uart_ETH.bd'
INFO: [IP_Flow 19-1972] Upgraded Uart_ETH_PISO_0_0 from PISO_v1_0 1.0 to PISO_v1_0 1.0
Wrote  : <E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/Uart_ETH.bd> 
Wrote  : <E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ui/bd_78f24f28.ui> 
Wrote  : <E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ui/bd_43e7588f.ui> 
Wrote  : <E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ui/bd_2df4208f.ui> 
Wrote  : <E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ui/bd_a6db4fc8.ui> 
Wrote  : <E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ui/bd_9a8fe40.ui> 
Wrote  : <E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ui/bd_4aabc6bc.ui> 
Wrote  : <E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ui/bd_740ca71d.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Uart_ETH_PISO_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_IO_In_Out_Switcher_0_1/Uart_ETH_IO_In_Out_Switcher_0_1.dcp' for cell 'Uart_ETH_i/IO_In_Out_Switcher_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_KeyPad_1/Uart_ETH_xlslice_KeyPad_1.dcp' for cell 'Uart_ETH_i/Master_Slave_Pin_Selector'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_Config_Register_0_0/Uart_ETH_UART_Config_Register_0_0.dcp' for cell 'Uart_ETH_i/UART_Config_Register_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/Uart_ETH_processing_system7_0_1.dcp' for cell 'Uart_ETH_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconcat_0_1/Uart_ETH_xlconcat_0_1.dcp' for cell 'Uart_ETH_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconstant_0_1/Uart_ETH_xlconstant_0_1.dcp' for cell 'Uart_ETH_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconstant_0_2/Uart_ETH_xlconstant_0_2.dcp' for cell 'Uart_ETH_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_0_0/Uart_ETH_xlslice_0_0.dcp' for cell 'Uart_ETH_i/xlslice_Busy'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_0_1/Uart_ETH_xlslice_0_1.dcp' for cell 'Uart_ETH_i/xlslice_KeyPad'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0.dcp' for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_LED'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0.dcp' for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_SW'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0.dcp' for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0.dcp' for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/Uart_ETH_rst_ps7_0_100M_1.dcp' for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_18M'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/Uart_ETH_rst_ps7_0_100M_2.dcp' for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_92M'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_0/Uart_ETH_util_vector_logic_0_0.dcp' for cell 'Uart_ETH_i/Clock_Managment/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_2/Uart_ETH_util_vector_logic_0_2.dcp' for cell 'Uart_ETH_i/Clock_Managment/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_KeyPad_0/Uart_ETH_xlslice_KeyPad_0.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD1_1/Uart_ETH_xlslice_LCD1_1.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCDCS2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD_RW_0/Uart_ETH_xlslice_LCD_RW_0.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_Backlight'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD1_0/Uart_ETH_xlslice_LCD1_0.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_CS1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD_0/Uart_ETH_xlslice_LCD_0.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_DATA'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD_RS_1/Uart_ETH_xlslice_LCD_RS_1.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_EN'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD1_2/Uart_ETH_xlslice_LCD1_2.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_RS'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD_RS_0/Uart_ETH_xlslice_LCD_RS_0.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_RST'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD_RS_2/Uart_ETH_xlslice_LCD_RS_2.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_RW'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_0_0/Uart_ETH_LED_Sample_0_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_0_1/Uart_ETH_LED_Sample_0_1.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_1_1/Uart_ETH_LED_Sample_1_1.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_1_0/Uart_ETH_LED_Sample_1_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Tester_0_0/Uart_ETH_LED_Tester_0_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Tester_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_1_0/Uart_ETH_Register_8_Input_1_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Rx1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_0_0/Uart_ETH_Register_8_Input_0_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Rx2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_Rx1_0/Uart_ETH_Register_8_Input_Rx1_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Tx1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_Rx2_0/Uart_ETH_Register_8_Input_Rx2_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Tx2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Tick_Timer_General_0_0/Uart_ETH_Tick_Timer_General_0_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Tick_Timer_General_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_14/Uart_ETH_util_vector_logic_0_14.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconcat_0_0/Uart_ETH_xlconcat_0_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_19/Uart_ETH_util_vector_logic_0_19.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_20/Uart_ETH_util_vector_logic_0_20.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_29/Uart_ETH_util_vector_logic_0_29.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_10'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_30/Uart_ETH_util_vector_logic_0_30.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_11'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_11_0/Uart_ETH_util_vector_logic_11_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_12'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_11_1/Uart_ETH_util_vector_logic_11_1.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_13'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_0/Uart_ETH_util_vector_logic_12_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_14'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_1/Uart_ETH_util_vector_logic_12_1.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_15'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_2/Uart_ETH_util_vector_logic_12_2.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_16'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_3/Uart_ETH_util_vector_logic_12_3.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_17'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_4/Uart_ETH_util_vector_logic_12_4.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_18'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_5/Uart_ETH_util_vector_logic_12_5.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_19'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_21/Uart_ETH_util_vector_logic_0_21.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_6/Uart_ETH_util_vector_logic_12_6.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_20'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_7/Uart_ETH_util_vector_logic_12_7.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_21'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_0/Uart_ETH_util_vector_logic_21_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_22'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_1/Uart_ETH_util_vector_logic_21_1.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_23'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_2/Uart_ETH_util_vector_logic_21_2.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_24'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_3/Uart_ETH_util_vector_logic_21_3.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_25'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_4/Uart_ETH_util_vector_logic_21_4.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_26'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_5/Uart_ETH_util_vector_logic_21_5.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_27'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_6/Uart_ETH_util_vector_logic_21_6.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_28'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_7/Uart_ETH_util_vector_logic_21_7.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_29'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_22/Uart_ETH_util_vector_logic_0_22.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_8/Uart_ETH_util_vector_logic_21_8.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_30'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_30_0/Uart_ETH_util_vector_logic_30_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_31'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_23/Uart_ETH_util_vector_logic_0_23.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_4'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_24/Uart_ETH_util_vector_logic_0_24.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_5'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_25/Uart_ETH_util_vector_logic_0_25.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_6'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_26/Uart_ETH_util_vector_logic_0_26.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_7'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_27/Uart_ETH_util_vector_logic_0_27.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_8'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_28/Uart_ETH_util_vector_logic_0_28.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_9'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Counter_0_0/Uart_ETH_Counter_0_0.dcp' for cell 'Uart_ETH_i/Timer_Interrupt/Counter_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Tick_Timer_General_0_1/Uart_ETH_Tick_Timer_General_0_1.dcp' for cell 'Uart_ETH_i/Timer_Interrupt/Tick_Timer_General_KeyPad'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_18/Uart_ETH_util_vector_logic_0_18.dcp' for cell 'Uart_ETH_i/Timer_Interrupt/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconstant_0_0/Uart_ETH_xlconstant_0_0.dcp' for cell 'Uart_ETH_i/Timer_Interrupt/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_AllDataMover_0_0/Uart_ETH_AllDataMover_0_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/AllDataMover_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_All_Data_Sender_0_4/Uart_ETH_All_Data_Sender_0_4.dcp' for cell 'Uart_ETH_i/Uart_Blocks/All_Data_Sender_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/Uart_ETH_smartconnect_0_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Extract_UART_Features_0_0/Uart_ETH_Extract_UART_Features_0_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Extract_UART_Features_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_baudrate_gen_0_0/Uart_ETH_baudrate_gen_0_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_10_0/Uart_ETH_DataMuxOut4Bit_10_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_0_3/Uart_ETH_DataMuxOut4Bit_0_3.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_8/Uart_ETH_DataMuxOut4Bit_1_8.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_9/Uart_ETH_DataMuxOut4Bit_1_9.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_10/Uart_ETH_DataMuxOut4Bit_1_10.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_11/Uart_ETH_DataMuxOut4Bit_1_11.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_12/Uart_ETH_DataMuxOut4Bit_1_12.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_13/Uart_ETH_DataMuxOut4Bit_1_13.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_15'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_0/Uart_ETH_DataMuxOut4Bit_1_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_1/Uart_ETH_DataMuxOut4Bit_1_1.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_2/Uart_ETH_DataMuxOut4Bit_1_2.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_3/Uart_ETH_DataMuxOut4Bit_1_3.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_4/Uart_ETH_DataMuxOut4Bit_1_4.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_5/Uart_ETH_DataMuxOut4Bit_1_5.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_7'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_6/Uart_ETH_DataMuxOut4Bit_1_6.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_7/Uart_ETH_DataMuxOut4Bit_1_7.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_13/Uart_ETH_UART_RX_Extended_0_13.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/UART_RX_Extended_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_14/Uart_ETH_fifo_generator_0_14.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_46/Uart_ETH_util_vector_logic_0_46.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_13/Uart_ETH_UART_TX_Extended_0_13.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_14/Uart_ETH_util_vector_logic_2_14.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/util_vector_logic_2'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 688 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Uart_ETH_i/Clock_Managment/clk_wiz_1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/.Xil/Vivado-8432-AVACO-PC2/dcp19/Uart_ETH_clk_wiz_1_0.edf:296]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'Uart_ETH_i/IO_In_Out_Switcher_0/i_In' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/.Xil/Vivado-8432-AVACO-PC2/dcp369/Uart_ETH_IO_In_Out_Switcher_0_1.edf:302]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'Uart_ETH_i/IO_In_Out_Switcher_0/i_In' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/.Xil/Vivado-8432-AVACO-PC2/dcp369/Uart_ETH_IO_In_Out_Switcher_0_1.edf:303]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'Uart_ETH_i/IO_In_Out_Switcher_0/i_Selector' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/.Xil/Vivado-8432-AVACO-PC2/dcp369/Uart_ETH_IO_In_Out_Switcher_0_1.edf:310]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'Uart_ETH_i/IO_In_Out_Switcher_0/i_Selector' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/.Xil/Vivado-8432-AVACO-PC2/dcp369/Uart_ETH_IO_In_Out_Switcher_0_1.edf:311]
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/Uart_ETH_processing_system7_0_1.xdc] for cell 'Uart_ETH_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/Uart_ETH_processing_system7_0_1.xdc] for cell 'Uart_ETH_i/processing_system7_0/inst'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0_board.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_LED/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0_board.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_LED/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_LED/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_LED/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0_board.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_SW/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0_board.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_SW/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_SW/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_SW/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/bd_5544_psr_aclk_0_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/bd_5544_psr_aclk_0_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/bd_5544_psr_aclk_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/bd_5544_psr_aclk_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0/inst'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0/inst'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0/inst'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0/inst'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_1/inst'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_1/inst'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2056.770 ; gain = 519.609
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_1/inst'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/Uart_ETH_rst_ps7_0_100M_1_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/Uart_ETH_rst_ps7_0_100M_1_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/Uart_ETH_rst_ps7_0_100M_1.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/Uart_ETH_rst_ps7_0_100M_1.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/Uart_ETH_rst_ps7_0_100M_2_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/Uart_ETH_rst_ps7_0_100M_2_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/Uart_ETH_rst_ps7_0_100M_2.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/Uart_ETH_rst_ps7_0_100M_2.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_15/Uart_ETH_fifo_generator_0_15.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_15/Uart_ETH_fifo_generator_0_15.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_3/Uart_ETH_fifo_generator_0_3.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_3/Uart_ETH_fifo_generator_0_3.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_5/Uart_ETH_fifo_generator_0_5.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_5/Uart_ETH_fifo_generator_0_5.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_6/Uart_ETH_fifo_generator_0_6.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_6/Uart_ETH_fifo_generator_0_6.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_10/Uart_ETH_fifo_generator_0_10.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_10/Uart_ETH_fifo_generator_0_10.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_9/Uart_ETH_fifo_generator_0_9.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_9/Uart_ETH_fifo_generator_0_9.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_8/Uart_ETH_fifo_generator_0_8.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_8/Uart_ETH_fifo_generator_0_8.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_7/Uart_ETH_fifo_generator_0_7.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_7/Uart_ETH_fifo_generator_0_7.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_14/Uart_ETH_fifo_generator_0_14.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_14/Uart_ETH_fifo_generator_0_14.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_16/Uart_ETH_fifo_generator_0_16.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_16/Uart_ETH_fifo_generator_0_16.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_30/Uart_ETH_fifo_generator_0_30.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_30/Uart_ETH_fifo_generator_0_30.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_13/Uart_ETH_fifo_generator_0_13.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_13/Uart_ETH_fifo_generator_0_13.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_12/Uart_ETH_fifo_generator_0_12.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_12/Uart_ETH_fifo_generator_0_12.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_32/Uart_ETH_fifo_generator_0_32.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_32/Uart_ETH_fifo_generator_0_32.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_31/Uart_ETH_fifo_generator_0_31.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_31/Uart_ETH_fifo_generator_0_31.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_34/Uart_ETH_fifo_generator_0_34.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_34/Uart_ETH_fifo_generator_0_34.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_33/Uart_ETH_fifo_generator_0_33.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_33/Uart_ETH_fifo_generator_0_33.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_0/Uart_ETH_fifo_generator_0_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_0/Uart_ETH_fifo_generator_0_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/fifo_generator_0/U0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_Switch_1'. [E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '*_Switch_*'. [E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc]
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0_late.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0/inst'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0_late.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Uart_ETH_PISO_0_0' instantiated as 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0' [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/hdl/Uart_ETH.vhd:1920]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 352 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 32 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 24 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 287 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances

open_run: Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 2058.770 ; gain = 916.777
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2211.918 ; gain = 137.992
report_utilization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2211.918 ; gain = 137.992
open_bd_design {E:/ETH2SER/SoftwareProjects/UART2ETH970521_Redundancy/UART2ETH.srcs/sources_1/bd/Uart_ETH/Uart_ETH.bd}
