% This file was created with JabRef 2.5.
% Encoding: UTF-8


@inproceedings{atcache_pact2014,
 author = {Huang, Cheng-Chieh and Nagarajan, Vijay},
 title = {ATCache: Reducing DRAM Cache Latency via a Small SRAM Tag Cache},
 booktitle = {Proceedings of the 23rd International Conference on Parallel Architectures and Compilation},
 series = {PACT '14},
 year = {2014},
 isbn = {978-1-4503-2809-8},
 location = {Edmonton, AB, Canada},
 pages = {51--60},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2628071.2628089},
 doi = {10.1145/2628071.2628089},
 acmid = {2628089},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {design, dram cache, performance},
} 

@inproceedings{sector_cache,
 author = {Rothman, Jeffrey B. and Smith, Alan Jay},
 title = {Sector Cache Design and Performance},
 booktitle = {Proceedings of the 8th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems},
 series = {MASCOTS '00},
 year = {2000},
 isbn = {0-7695-0728-X},
 pages = {124--},
 url = {http://dl.acm.org/citation.cfm?id=580760.823755},
 acmid = {823755},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {simulation, architecture, sector cache, workloads, multiprogramming},
} 


@inproceedings{Tyson_micro1995,
 author = {Tyson, Gary and Farrens, Matthew and Matthews, John and Pleszkun, Andrew R.},
 title = {A Modified Approach to Data Cache Management},
 booktitle = {Proceedings of the 28th Annual International Symposium on Microarchitecture},
 series = {MICRO 28},
 year = {1995},
 isbn = {0-8186-7349-4},
 location = {Ann Arbor, Michigan, USA},
 pages = {93--103},
 numpages = {11},
 url = {http://dl.acm.org/citation.cfm?id=225160.225177},
 acmid = {225177},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
} 



@INPROCEEDINGS{Bellosa:2004,
  author = {Bellosa, Frank},
  title = {When physical is not real enough},
  booktitle = {Proceedings of the 11th workshop on ACM SIGOPS European workshop},
  year = {2004}
}

@INPROCEEDINGS{chatterjee2012,
  author = {Niladrish Chatterjee and Manjunath Shevgoor and Rajeev Balasubramonian
	and Al Davis and Zhen Fang and Ramesh Illikkal and Ravi Iyer},
  title = {Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical
	Word Access},
  booktitle = {MICRO-45},
  year = {2012},
  owner = {cchou34},
  timestamp = {2013.05.21}
}

@INPROCEEDINGS{dong-sc2010,
  author = {Xiangyu Dong and Yuan Xie and Naveen Muralimanohar and Norman P.
	Jouppi},
  title = {{Simple but Effective Heterogeneous Main Memory with On-Chip Memory
	Controller Support}},
  booktitle = {Supercomputing},
  year = {2010}
}

@INPROCEEDINGS{Duong:micro2012,
  author = {Duong, Nam and Zhao, Dali and Kim, Taesu and Cammarota, Rosario and
	Valero, Mateo and Veidenbaum, Alexander V.},
  title = {Improving Cache Management Policies Using Dynamic Reuse Distances},
  booktitle = {Proceedings of the 2012 45th Annual IEEE/ACM International Symposium
	on Microarchitecture},
  year = {2012},
  series = {MICRO-45},
  pages = {389--400},
  address = {Washington, DC, USA},
  publisher = {IEEE Computer Society},
  acmid = {2457514},
  doi = {10.1109/MICRO.2012.43},
  isbn = {978-0-7695-4924-8},
  keywords = {protecting distance, reuse distance distribution, cache management,
	replacement policy, bypass policy, partitioning policy, cache pollution,
	hit rate model},
  location = {Vancouver, B.C., CANADA},
  numpages = {12},
  url = {http://dx.doi.org/10.1109/MICRO.2012.43}
}

@INPROCEEDINGS{mlm,
  author = {Ekman, Magnus and Stenstrom, Per},
  title = {A case for multi-level main memory},
  booktitle = {Proceedings of the 3rd workshop on Memory performance issues},
  year = {2004},
  series = {WMPI '04}
}

@INPROCEEDINGS{hartstein2006,
  author = {A. Hartstein and V. Srinivasan and T. R. Puzak and P. G. Emma},
  title = {Cache miss behavior: is it sqrt(2)?},
  booktitle = {Proceedings of the 3rd conference on Computing frontiers},
  year = {2006},
  owner = {cchou34},
  timestamp = {2013.05.21}
}

@INPROCEEDINGS{Huang:2003,
  author = {Huang, Hai and Pillai, Padmanabhan and Shin, Kang G.},
  title = {Design and implementation of power-aware virtual memory},
  booktitle = {Proceedings of the annual conference on USENIX Annual Technical Conference},
  year = {2003}
}

@INPROCEEDINGS{jaleel_micro2010,
  author = {Jaleel, Aamer and Borch, Eric and Bhandaru, Malini and Steely Jr.,
	Simon C. and Emer, Joel},
  title = {Achieving Non-Inclusive Cache Performance with Inclusive Caches:
	Temporal Locality Aware (TLA) Cache Management Policies},
  booktitle = {Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium
	on Microarchitecture},
  year = {2010},
  series = {MICRO '43},
  pages = {151--162},
  address = {Washington, DC, USA},
  publisher = {IEEE Computer Society},
  acmid = {1935019},
  doi = {10.1109/MICRO.2010.52},
  isbn = {978-0-7695-4299-7},
  keywords = {inclusion, non-inclusion, exclusion, replacement},
  numpages = {12},
  url = {http://dx.doi.org/10.1109/MICRO.2010.52}
}

@INPROCEEDINGS{jaleel_hpca2010,
  author = {Jaleel, Aamer and Theobald, Kevin B. and Steely,Jr., Simon C. and
	Emer, Joel},
  title = {High Performance Cache Replacement Using Re-reference Interval Prediction
	(RRIP)},
  booktitle = {Proceedings of the 37th Annual International Symposium on Computer
	Architecture},
  year = {2010},
  series = {ISCA '10},
  pages = {60--71},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1815971},
  doi = {10.1145/1815961.1815971},
  isbn = {978-1-4503-0053-7},
  keywords = {replacement, scan resistance, shared cache, thrashing},
  location = {Saint-Malo, France},
  numpages = {12},
  url = {http://doi.acm.org/10.1145/1815961.1815971}
}

@MANUAL{usimm,
  title = {USIMM},
  author = {Chatterjee, Niladrish and Balasubramonian, Rajeev and Shevgoor, Manjunath  and  Pugsley,
Seth H. and Udipi, Aniruddha N. and Shafiee, Ali and Sudan, Kshitij and Awasthi, Manu},
  organization = {University of Utah},
  note = {2012},
  owner = {cchou34},
  timestamp = {2012.11.13}
}

@MANUAL{hbm-spec,
  title = {High Bandwidth Memory (HBM) DRAM (JESD235)},
  author = {JEDEC},
  organization = {JEDEC},
  note = {2013},
  owner = {cchou34},
  timestamp = {2013.11.13}
}

@MANUAL{wideio-spec,
  title = {WIDE I/O SINGLE DATA RATE (WIDE I/O SDR)},
  author = {JEDEC},
  organization = {JEDEC},
  note = {2011},
  owner = {cchou34},
  timestamp = {2013.11.13}
}

@INPROCEEDINGS{footprintcache:isca2013,
  author = {Jevdjic, Djordje and Volos, Stavros and Falsafi, Babak},
  title = {Die-stacked DRAM Caches for Servers: Hit Ratio, Latency, or Bandwidth?
	Have It All with Footprint Cache},
  booktitle = {Proceedings of the 40th Annual International Symposium on Computer
	Architecture},
  year = {2013},
  series = {ISCA '13},
  pages = {404--415},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {2485957},
  doi = {10.1145/2485922.2485957},
  isbn = {978-1-4503-2079-5},
  location = {Tel-Aviv, Israel},
  numpages = {12},
  url = {http://doi.acm.org/10.1145/2485922.2485957}
}

@INPROCEEDINGS{jiang-hpca2010,
  author = {Xiaowei Jiang and Niti Madan and Li Zhao and Mike Upton and Ravishankar
	Iyer and Srihari Makineni and Donald Newell and Yan Solihin and Rajeev
	Balasubramonian
	
	?},
  title = {{CHOP}: Adaptive Filter-Based DRAM Caching for {CMP} Server Platforms},
  booktitle = {HPCA-16},
  year = {2010}
}

@INPROCEEDINGS{jimenez_micro2013,
  author = {Jim{\'e}nez, Daniel A.},
  title = {Insertion and Promotion for Tree-based PseudoLRU Last-level Caches},
  booktitle = {Proceedings of the 46th Annual IEEE/ACM International Symposium on
	Microarchitecture},
  year = {2013},
  series = {MICRO-46},
  pages = {284--296},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {2540733},
  doi = {10.1145/2540708.2540733},
  isbn = {978-1-4503-2638-4},
  location = {Davis, California},
  numpages = {13},
  url = {http://doi.acm.org/10.1145/2540708.2540733}
}

@CONFERENCE{norman_1994,
  author = {Norman P. Jouppi and Steven J.E. Wilton},
  title = {Tradeoffs in two-level on-chip caching},
  booktitle = {ISCA-21},
  year = {1994},
  owner = {cchou34},
  timestamp = {2013.11.21}
}

@INPROCEEDINGS{khan_hpca2014,
  author = {Samira M. Khan and Alaa R. Alameldeen and Chris Wilkerson and Onur Mutlu and Daniel A. Jiménez},
  title = {Improving cache performance using read-write partitioning},
  booktitle = {High Performance Computer Architecture (HPCA), 2014 IEEE 20thInternational
	Symposium on.},
  year = {2014},
  owner = {cchou34},
  timestamp = {2014.08.28}
}

@INPROCEEDINGS{khan2010,
  author = {Samira M. Khan and Daniel A. Jiménez and Doug Burgerand Babak Falsafi},
  title = {Using dead blocks as a virtual victim cache},
  booktitle = {PACT-19},
  year = {2010},
  owner = {cchou34},
  timestamp = {2013.05.21}
}

@INPROCEEDINGS{Khan:micro2010,
  author = {Khan, Samira Manabi and Tian, Yingying and Jimenez, Daniel A.},
  title = {Sampling Dead Block Prediction for Last-Level Caches},
  booktitle = {Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium
	on Microarchitecture},
  year = {2010},
  series = {MICRO '43},
  pages = {175--186},
  address = {Washington, DC, USA},
  publisher = {IEEE Computer Society},
  acmid = {1934977},
  doi = {10.1109/MICRO.2010.24},
  isbn = {978-0-7695-4299-7},
  keywords = {microarchitecture, cache, dead block prediction},
  numpages = {12},
  url = {http://dx.doi.org/10.1109/MICRO.2010.24}
}

@ARTICLE{Kharbutli:tc2008,
  author = {Kharbutli, Mazen and Solihin, Yan},
  title = {Counter-Based Cache Replacement and Bypassing Algorithms},
  journal = {IEEE Trans. Comput.},
  year = {2008},
  volume = {57},
  pages = {433--447},
  number = {4},
  month = apr,
  acmid = {1345907},
  address = {Washington, DC, USA},
  doi = {10.1109/TC.2007.70816},
  issn = {0018-9340},
  issue_date = {April 2008},
  keywords = {Cache Bypassing, Cache Misses, Cache Replacement, Cache memories,
	Cache memories, Cache Replacement, Cache Bypassing, Counter-Based
	Algorithms, Cache Misses, Counter-Based Algorithms},
  numpages = {15},
  publisher = {IEEE Computer Society},
  url = {http://dx.doi.org/10.1109/TC.2007.70816}
}

@INPROCEEDINGS{Lai:isca2001,
  author = {Lai, An-Chow and Fide, Cem and Falsafi, Babak},
  title = {Dead-block Prediction \&Amp; Dead-block Correlating Prefetchers},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer
	Architecture},
  year = {2001},
  series = {ISCA '01},
  pages = {144--154},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {379259},
  doi = {10.1145/379240.379259},
  isbn = {0-7695-1162-7},
  location = {G\&\#246;teborg, Sweden},
  numpages = {11},
  url = {http://doi.acm.org/10.1145/379240.379259}
}

@INPROCEEDINGS{loh2011,
 author = {Loh, Gabriel H. and Hill, Mark D.},
 title = {Efficiently Enabling Conventional Block Sizes for Very Large Die-stacked DRAM Caches},
 booktitle = {Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-44},
 year = {2011},
 isbn = {978-1-4503-1053-6},
 location = {Porto Alegre, Brazil},
 pages = {454--464},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/2155620.2155673},
 doi = {10.1145/2155620.2155673},
 acmid = {2155673},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{loh2012,
  author = {Gabriel H. Loh and Nuwan Jayasena and Jaewoong Chung and Steven K.
	Reinhardt and J. Michael O’Connor and Kevin McGrath},
  title = {Challenges in Heterogeneous Die-Stacked and Off-Chip Memory Systems},
  booktitle = {3rd Workshop on SoCs, Heterogeneous Architectures and Workloads},
  year = {2012},
  owner = {cchou34},
  timestamp = {2013.05.21}
}

@INPROCEEDINGS{luk2005,
 author = {Luk, Chi-Keung and Cohn, Robert and Muth, Robert and Patil, Harish and Klauser, Artur and Lowney, Geoff and Wallace, Steven and Reddi, Vijay Janapa and Hazelwood, Kim},
 title = {Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation},
 booktitle = {Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI '05},
 year = {2005},
 isbn = {1-59593-056-6},
 location = {Chicago, IL, USA},
 pages = {190--200},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1065010.1065034},
 doi = {10.1145/1065010.1065034},
 acmid = {1065034},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {dynamic compilation, instrumentation, program analysis tools},
} 

@MANUAL{hmc_gen2,
  title = {HMC Gen2},
  author = {Micron},
  organization = {Micron},
  year = {2013},
  owner = {cchou34},
  timestamp = {2013.11.13}
}

@INPROCEEDINGS{simpoints,
 author = {Perelman, Erez and Hamerly, Greg and Van Biesbrouck, Michael and Sherwood, Timothy and Calder, Brad},
 title = {Using SimPoint for Accurate and Efficient Simulation},
 booktitle = {Proceedings of the 2003 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems},
 series = {SIGMETRICS '03},
 year = {2003},
 isbn = {1-58113-664-1},
 location = {San Diego, CA, USA},
 pages = {318--319},
 numpages = {2},
 url = {http://doi.acm.org/10.1145/781027.781076},
 doi = {10.1145/781027.781076},
 acmid = {781076},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {SimPoint, clustering, fast-forwarding, sampling, simulation},
} 

@INPROCEEDINGS{setdueling,
  author = {Qureshi, Moinuddin K. and Jaleel, Aamer and Patt, Yale N. and Steely,
	Simon C. and Emer, Joel},
  title = {Adaptive Insertion Policies for High Performance Caching},
  booktitle = {Proceedings of the 34th Annual International Symposium on Computer
	Architecture},
  year = {2007},
  series = {ISCA '07},
  pages = {381--391},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1250709},
  doi = {10.1145/1250662.1250709},
  isbn = {978-1-59593-706-3},
  keywords = {replacement, set dueling, set sampling, thrashing},
  location = {San Diego, California, USA},
  numpages = {11},
  url = {http://doi.acm.org/10.1145/1250662.1250709}
}

@INPROCEEDINGS{moin2012,
 author = {Qureshi, Moinuddin K. and Loh, Gabe H.},
 title = {Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design},
 booktitle = {Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-45},
 year = {2012},
 isbn = {978-0-7695-4924-8},
 location = {Vancouver, B.C., CANADA},
 pages = {235--246},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/MICRO.2012.30},
 doi = {10.1109/MICRO.2012.30},
 acmid = {2457502},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {DRAM Cache, Stacked Memory, Memory Access Predictor},
} 

@INPROCEEDINGS{qureshi_micro2006,
  author = {Qureshi, Moinuddin K. and Patt, Yale N.},
  title = {Utility-Based Cache Partitioning: A Low-Overhead, High-Performance,
	Runtime Mechanism to Partition Shared Caches},
  booktitle = {Proceedings of the 39th Annual IEEE/ACM International Symposium on
	Microarchitecture},
  year = {2006},
  series = {MICRO 39},
  pages = {423--432},
  address = {Washington, DC, USA},
  publisher = {IEEE Computer Society},
  acmid = {1194855},
  doi = {10.1109/MICRO.2006.49},
  isbn = {0-7695-2732-9},
  numpages = {10},
  url = {http://dx.doi.org/10.1109/MICRO.2006.49}
}

@ARTICLE{pcm,
  author = {S. Raoux and G. W. Burr and M. J. Breitwisch and C. T. Rettner and
	Y. -c. Chen and R. M. Shelby and M. Salinga and D. Krebs and S. -h.
	Chen and H. -l. Lung and C. H. Lam},
  title = {Phase-change random access memory: a scalable technology},
  journal = {IBM J. Res. Dev.},
  year = {2008},
  volume = {52},
  number = {4},
  month = jul,
  issue_date = {July 2008}
}

@INPROCEEDINGS{seshadri_pact2012,
  author = {Seshadri, Vivek and Mutlu, Onur and Kozuch, Michael A. and Mowry,
	Todd C.},
  title = {The Evicted-address Filter: A Unified Mechanism to Address Both Cache
	Pollution and Thrashing},
  booktitle = {Proceedings of the 21st International Conference on Parallel Architectures
	and Compilation Techniques},
  year = {2012},
  series = {PACT '12},
  pages = {355--366},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {2370868},
  doi = {10.1145/2370816.2370868},
  isbn = {978-1-4503-1182-3},
  keywords = {caching, insertion policy, memory, pollution, thrashing},
  location = {Minneapolis, Minnesota, USA},
  numpages = {12},
  url = {http://doi.acm.org/10.1145/2370816.2370868}
}

@INPROCEEDINGS{jaewoong2012,
 author = {Sim, Jaewoong and Loh, Gabriel H. and Kim, Hyesoon and O'Connor, Mike and Thottethodi, Mithuna},
 title = {A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch},
 booktitle = {Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-45},
 year = {2012},
 isbn = {978-0-7695-4924-8},
 location = {Vancouver, B.C., CANADA},
 pages = {247--257},
 numpages = {11},
 url = {http://dx.doi.org/10.1109/MICRO.2012.31},
 doi = {10.1109/MICRO.2012.31},
 acmid = {2457503},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@INPROCEEDINGS{wu2011,
  author = {Carole-Jean Wu and Aamer Jaleel and Will Hasenplaugh and Margaret
	Martonosi and Simon C. Steely, Jr. and Joel Emer},
  title = {SHiP: signature-based hit predictor for high performance caching},
  booktitle = {Micro-44},
  year = {2011},
  owner = {cchou34},
  timestamp = {2013.05.21}
}

@INPROCEEDINGS{wu_micro2011,
  author = {Wu, Carole-Jean and Jaleel, Aamer and Hasenplaugh, Will and Martonosi,
	Margaret and Steely,Jr., Simon C. and Emer, Joel},
  title = {SHiP: Signature-based Hit Predictor for High Performance Caching},
  booktitle = {Proceedings of the 44th Annual IEEE/ACM International Symposium on
	Microarchitecture},
  year = {2011},
  series = {MICRO-44},
  pages = {430--441},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {2155671},
  doi = {10.1145/2155620.2155671},
  isbn = {978-1-4503-1053-6},
  keywords = {replacement, reuse distance prediction, shared cache},
  location = {Porto Alegre, Brazil},
  numpages = {12},
  url = {http://doi.acm.org/10.1145/2155620.2155671}
}

@ARTICLE{zhang_tc2004,
  author = {Zhang, Zhao and Zhu, Zhichun and Zhang, Xiaodong},
  title = {Design and Optimization of Large Size and Low Overhead Off-Chip Caches},
  journal = {IEEE Trans. Comput.},
  year = {2004},
  volume = {53},
  pages = {843--855},
  number = {7},
  month = jul,
  acmid = {998579},
  address = {Washington, DC, USA},
  doi = {10.1109/TC.2004.27},
  issn = {0018-9340},
  issue_date = {July 2004},
  keywords = {65, Cached DRAM, Cached DRAM, DRAM latency, memory hierarchy, memory-intensive
	applications, off-chip caches., DRAM latency, memory hierarchy, memory-intensive
	applications, off-chip caches.},
  numpages = {13},
  publisher = {IEEE Computer Society},
  url = {http://dx.doi.org/10.1109/TC.2004.27}
}

@INPROCEEDINGS{zhao-iccd2007,
  author = {Li Zhao and R. Iyer and R. Illikkal and D. Newell},
  title = {Exploring {DRAM} Cache Architectures for {CMP} Server Platforms},
  booktitle = {ICCD-25},
  year = {2007}
}

@MANUAL{amd_phenom,
  title = {AMD Phenom II},
  owner = {cchou34},
  timestamp = {2013.11.21},
  url = {http://www.amd.com/us/products/desktop/processors/phenom-ii}
}

@MISC{intel_l3size,
  title = {Intel Core i7-3940XM Processor Specification},
  owner = {cchou34},
  timestamp = {2013.05.29},
  url = {http://ark.intel.com/products/71096/}
}

@MANUAL{intel_ssd,
  title = {Intel SSD},
  organization = {Intel},
  owner = {cchou34},
  timestamp = {2013.05.22},
  url = {http://www.intel.com/solid-state-drives-ssd.html}
}

@MANUAL{ddr4-spec,
  title = {DDR4 SPEC (JESD79-4)},
  organization = {JEDEC},
  year = {2013},
  owner = {cchou34},
  timestamp = {2013.11.15}
}

@MANUAL{hmc_spec,
  title = {HMC Specification 1.0},
  year = {2013},
  owner = {cchou34},
  timestamp = {2013.05.21},
  url = {http://www.hybridmemorycube.org}
}

@MANUAL{micron:rlddr,
  title = {576Mb-RLDRAM3: Reduced Latency DRAM 3},
  organization = {Micron},
  year = {2012},
  owner = {cchou34},
  timestamp = {2013.04.10}
}

@MANUAL{micron:ddr3,
  title = {1Gb\_DDR3\_SDRAM.pdf - Rev. I 02/10 EN},
  organization = {Micron},
  year = {2010},
  owner = {cchou34},
  timestamp = {2013.05.22}
}

@MANUAL{micron:lpdram,
  title = {1Gb-DDR-Mobile-SDRAM-t68: Mobile Low-Power DDR SDRAM: Rev. G 9/11
	EN},
  organization = {Micron},
  year = {2010}
}

