{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700141375508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700141375511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 08:29:35 2023 " "Processing started: Thu Nov 16 08:29:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700141375511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700141375511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombinedASU1 -c CombinedASU1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombinedASU1 -c CombinedASU1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700141375511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1700141376608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASU-Behavior " "Found design unit 1: ASU-Behavior" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/ASU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700141377358 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASU " "Found entity 1: ASU" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/ASU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700141377358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700141377358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/sseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700141377393 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700141377393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700141377393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CombinedASU1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CombinedASU1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU1 " "Found entity 1: CombinedASU1" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700141377412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700141377412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombinedASU1 " "Elaborating entity \"CombinedASU1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700141377581 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[0..6\] leds " "Bus \"leds2\[0..6\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 216 -208 -32 232 "leds2\[0..6\]" "" } { 216 -208 -32 232 "leds2\[0..6\]" "" } { 216 -208 -32 232 "leds2\[0..6\]" "" } { 216 -208 -32 232 "leds2\[0..6\]" "" } { 216 -208 -32 232 "leds2\[0..6\]" "" } { 216 -208 -32 232 "leds2\[0..6\]" "" } { 216 -208 -32 232 "leds2\[0..6\]" "" } { 216 -208 -32 232 "leds2\[0..6\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1700141377584 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[0..6\] leds " "Bus \"leds2\[0..6\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 176 -384 -208 288 "inst1" "" } { 176 -384 -208 288 "inst1" "" } { 176 -384 -208 288 "inst1" "" } { 176 -384 -208 288 "inst1" "" } { 176 -384 -208 288 "inst1" "" } { 176 -384 -208 288 "inst1" "" } { 176 -384 -208 288 "inst1" "" } { 176 -384 -208 288 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1700141377585 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[0..6\] leds0..6 " "Converted element name(s) from \"leds\[0..6\]\" to \"leds0..6\"" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 176 -384 -208 288 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700141377585 ""}  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 176 -384 -208 288 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700141377585 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[0..6\] leds20..6 " "Converted element name(s) from \"leds2\[0..6\]\" to \"leds20..6\"" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 176 -384 -208 288 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700141377585 ""}  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 176 -384 -208 288 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700141377585 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[0..6\] leds0..6 " "Converted element name(s) from \"leds\[0..6\]\" to \"leds0..6\"" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 200 -208 -32 216 "leds\[0..6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700141377585 ""}  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 200 -208 -32 216 "leds\[0..6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700141377585 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[0..6\] leds20..6 " "Converted element name(s) from \"leds2\[0..6\]\" to \"leds20..6\"" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 216 -208 -32 232 "leds2\[0..6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700141377585 ""}  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 216 -208 -32 232 "leds2\[0..6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1700141377585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASU ASU:inst " "Elaborating entity \"ASU\" for hierarchy \"ASU:inst\"" {  } { { "CombinedASU1.bdf" "inst" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 136 -776 -608 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700141377590 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(22) " "VHDL Process Statement warning at ASU.vhd(22): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/ASU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700141377592 "|CombinedASU1|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(23) " "VHDL Process Statement warning at ASU.vhd(23): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/ASU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700141377592 "|CombinedASU1|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(24) " "VHDL Process Statement warning at ASU.vhd(24): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/ASU.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700141377592 "|CombinedASU1|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(28) " "VHDL Process Statement warning at ASU.vhd(28): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/ASU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700141377592 "|CombinedASU1|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(29) " "VHDL Process Statement warning at ASU.vhd(29): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/ASU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700141377592 "|CombinedASU1|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(30) " "VHDL Process Statement warning at ASU.vhd(30): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/ASU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700141377592 "|CombinedASU1|ASU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst1 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst1\"" {  } { { "CombinedASU1.bdf" "inst1" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 176 -384 -208 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700141377595 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg sseg.vhd(36) " "VHDL Process Statement warning at sseg.vhd(36): signal \"neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sseg.vhd" "" { Text "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/sseg.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700141377597 "|CombinedASU1|sseg:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds20 VCC " "Pin \"leds20\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 216 -208 -32 232 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700141378139 "|CombinedASU1|leds20"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds21 VCC " "Pin \"leds21\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 216 -208 -32 232 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700141378139 "|CombinedASU1|leds21"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds22 VCC " "Pin \"leds22\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 216 -208 -32 232 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700141378139 "|CombinedASU1|leds22"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds23 VCC " "Pin \"leds23\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 216 -208 -32 232 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700141378139 "|CombinedASU1|leds23"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds24 VCC " "Pin \"leds24\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 216 -208 -32 232 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700141378139 "|CombinedASU1|leds24"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds25 VCC " "Pin \"leds25\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/jagoncal/coe328/Lab3/CombinedASU1/CombinedASU1.bdf" { { 216 -208 -32 232 "leds2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700141378139 "|CombinedASU1|leds25"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700141378139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700141378472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700141378472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700141378669 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700141378669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700141378669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700141378669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700141378754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 08:29:38 2023 " "Processing ended: Thu Nov 16 08:29:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700141378754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700141378754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700141378754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700141378754 ""}
