// Seed: 1225007176
module module_0 (
    output tri id_0,
    output tri id_1
);
  assign  {  (  {  id_3  ,  1 'b0 ,  (  1  )  ,  1  ,  1  ,  1  &  id_3  ,  1  ,  1  ,  id_3  ,  id_3  -  1  ,  1 'b0 }  ^  id_3  )  ,  1  ,  id_3  ,  1  }  =  1 'b0 ;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    output supply0 id_3,
    input wire id_4
);
  wire id_6;
  wire id_7;
  id_8(
      .id_0(1), .id_1(), .id_2(id_1)
  ); module_0(
      id_3, id_3
  );
endmodule
