20:40:42 INFO  : Registering command handlers for SDK TCF services
20:40:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\123NCKU\FPGA\Lab6_HW\Lab6_HW.sdk\temp_xsdb_launch_script.tcl
20:40:47 INFO  : XSCT server has started successfully.
20:40:54 INFO  : Successfully done setting XSCT server connection channel  
20:40:54 INFO  : Successfully done setting SDK workspace  
20:40:54 INFO  : Processing command line option -hwspec D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf.
22:02:24 INFO  : Registering command handlers for SDK TCF services
22:02:24 INFO  : Launching XSCT server: xsct.bat -interactive D:\123NCKU\FPGA\Lab6_HW\Lab6_HW.sdk\temp_xsdb_launch_script.tcl
22:02:26 INFO  : XSCT server has started successfully.
22:02:27 INFO  : Successfully done setting XSCT server connection channel  
22:02:27 INFO  : Successfully done setting SDK workspace  
22:02:27 INFO  : Processing command line option -hwspec D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf.
22:02:27 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:02:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544277703742,  Project:1544272766267
22:02:30 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf.
22:02:30 INFO  : Copied contents of D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:02:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:02:35 INFO  : 
22:02:35 INFO  : Updating hardware inferred compiler options for Lab6_hw.
22:02:35 INFO  : Clearing existing target manager status.
22:27:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544279194223,  Project:1544277703742
22:27:06 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:27:07 INFO  : Copied contents of D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:27:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:27:12 INFO  : 
22:27:13 INFO  : Updating hardware inferred compiler options for Lab6_hw.
22:27:13 INFO  : Clearing existing target manager status.
22:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:32:28 INFO  : 'jtag frequency' command is executed.
22:32:28 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:32:31 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:32:31 INFO  : Context for 'APU' is selected.
22:32:31 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:31 INFO  : Context for 'APU' is selected.
22:32:31 INFO  : 'stop' command is executed.
22:32:31 INFO  : 'ps7_init' command is executed.
22:32:31 INFO  : 'ps7_post_config' command is executed.
22:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

22:32:31 INFO  : Disconnected from the channel tcfchan#1.
22:33:18 INFO  : Registering command handlers for SDK TCF services
22:33:19 INFO  : Launching XSCT server: xsct.bat -interactive D:\123NCKU\FPGA\Lab6_HW\Lab6_HW.sdk\temp_xsdb_launch_script.tcl
22:33:21 INFO  : XSCT server has started successfully.
22:33:21 INFO  : Successfully done setting XSCT server connection channel  
22:33:21 INFO  : Successfully done setting SDK workspace  
22:33:21 INFO  : Processing command line option -hwspec D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf.
22:33:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:36:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:36:55 INFO  : 'jtag frequency' command is executed.
22:36:55 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:36:58 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:36:58 INFO  : Context for 'APU' is selected.
22:36:58 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:36:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:58 INFO  : Context for 'APU' is selected.
22:36:58 INFO  : 'stop' command is executed.
22:36:59 INFO  : 'ps7_init' command is executed.
22:36:59 INFO  : 'ps7_post_config' command is executed.
22:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:59 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:59 INFO  : 'con' command is executed.
22:36:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:36:59 INFO  : Disconnected from the channel tcfchan#1.
22:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:37:13 INFO  : 'jtag frequency' command is executed.
22:37:13 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:37:16 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:37:16 INFO  : Context for 'APU' is selected.
22:37:18 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:37:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:18 INFO  : Context for 'APU' is selected.
22:37:18 INFO  : 'stop' command is executed.
22:37:18 INFO  : 'ps7_init' command is executed.
22:37:18 INFO  : 'ps7_post_config' command is executed.
22:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:19 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:19 INFO  : 'con' command is executed.
22:37:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:37:19 INFO  : Disconnected from the channel tcfchan#2.
22:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:38:38 INFO  : 'jtag frequency' command is executed.
22:38:38 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:38:40 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:38:40 INFO  : Context for 'APU' is selected.
22:38:42 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:38:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:42 INFO  : Context for 'APU' is selected.
22:38:42 INFO  : 'stop' command is executed.
22:38:43 INFO  : 'ps7_init' command is executed.
22:38:43 INFO  : 'ps7_post_config' command is executed.
22:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:43 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:43 INFO  : 'con' command is executed.
22:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:38:43 INFO  : Disconnected from the channel tcfchan#3.
22:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:39:04 INFO  : 'fpga -state' command is executed.
22:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:39:05 INFO  : 'jtag frequency' command is executed.
22:39:05 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:05 INFO  : Context for 'APU' is selected.
22:39:06 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:39:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:06 INFO  : Context for 'APU' is selected.
22:39:06 INFO  : 'stop' command is executed.
22:39:07 INFO  : 'ps7_init' command is executed.
22:39:07 INFO  : 'ps7_post_config' command is executed.
22:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:08 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:08 INFO  : 'con' command is executed.
22:39:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:39:08 INFO  : Disconnected from the channel tcfchan#4.
23:09:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544281755477,  Project:1544279194223
23:09:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:10:13 INFO  : Copied contents of D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:10:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:10:19 INFO  : 
23:10:20 INFO  : 
23:10:21 INFO  : Updating hardware inferred compiler options for Lab6_hw.
23:10:22 INFO  : Updating hardware inferred compiler options for Matrix_Processor.
23:10:22 INFO  : Clearing existing target manager status.
23:10:22 INFO  : Closing and re-opening the MSS file of ther project Matrix_Processor_bsp
23:10:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:10:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:11:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:11:47 INFO  : 'fpga -state' command is executed.
23:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:11:47 INFO  : 'jtag frequency' command is executed.
23:11:47 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:11:47 INFO  : Context for 'APU' is selected.
23:11:48 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:11:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:48 INFO  : Context for 'APU' is selected.
23:11:48 INFO  : 'stop' command is executed.
23:11:48 INFO  : 'ps7_init' command is executed.
23:11:48 INFO  : 'ps7_post_config' command is executed.
23:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:48 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:48 INFO  : 'con' command is executed.
23:11:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:11:48 INFO  : Disconnected from the channel tcfchan#5.
23:26:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:26:40 INFO  : 'fpga -state' command is executed.
23:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:26:40 INFO  : 'jtag frequency' command is executed.
23:26:40 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:41 INFO  : Context for 'APU' is selected.
23:26:42 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:42 INFO  : Context for 'APU' is selected.
23:26:42 INFO  : 'stop' command is executed.
23:26:42 INFO  : 'ps7_init' command is executed.
23:26:42 INFO  : 'ps7_post_config' command is executed.
23:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:43 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:43 INFO  : 'con' command is executed.
23:26:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:26:43 INFO  : Disconnected from the channel tcfchan#6.
23:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:28:12 INFO  : 'fpga -state' command is executed.
23:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:28:12 INFO  : 'jtag frequency' command is executed.
23:28:12 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:12 INFO  : Context for 'APU' is selected.
23:28:12 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:28:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:12 INFO  : Context for 'APU' is selected.
23:28:12 INFO  : 'stop' command is executed.
23:28:13 INFO  : 'ps7_init' command is executed.
23:28:13 INFO  : 'ps7_post_config' command is executed.
23:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:13 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:13 INFO  : 'con' command is executed.
23:28:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:28:13 INFO  : Disconnected from the channel tcfchan#7.
23:43:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544283818133,  Project:1544281755477
23:43:40 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:44:29 INFO  : Copied contents of D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:44:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:44:34 INFO  : 
23:44:36 INFO  : 
23:44:36 INFO  : Updating hardware inferred compiler options for Lab6_hw.
23:44:37 INFO  : Updating hardware inferred compiler options for Matrix_Processor.
23:44:37 INFO  : Clearing existing target manager status.
23:44:37 INFO  : Closing and re-opening the MSS file of ther project Matrix_Processor_bsp
23:44:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:44:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:46:25 INFO  : 'jtag frequency' command is executed.
23:46:26 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:46:30 ERROR : fpga configuration failed. DONE PIN is not HIGH
23:46:30 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
23:46:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

23:46:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:46:46 INFO  : 'jtag frequency' command is executed.
23:46:46 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:46:49 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:46:49 INFO  : Context for 'APU' is selected.
23:46:49 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:49 INFO  : Context for 'APU' is selected.
23:46:49 INFO  : 'stop' command is executed.
23:46:49 INFO  : 'ps7_init' command is executed.
23:46:49 INFO  : 'ps7_post_config' command is executed.
23:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:50 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:50 INFO  : 'con' command is executed.
23:46:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:46:50 INFO  : Disconnected from the channel tcfchan#8.
23:48:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:48:18 INFO  : 'fpga -state' command is executed.
23:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:48:18 INFO  : 'jtag frequency' command is executed.
23:48:18 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:18 INFO  : Context for 'APU' is selected.
23:48:18 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:18 INFO  : Context for 'APU' is selected.
23:48:18 INFO  : 'stop' command is executed.
23:48:19 INFO  : 'ps7_init' command is executed.
23:48:19 INFO  : 'ps7_post_config' command is executed.
23:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:19 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:19 INFO  : 'con' command is executed.
23:48:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:48:19 INFO  : Disconnected from the channel tcfchan#9.
23:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:49:09 INFO  : 'fpga -state' command is executed.
23:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:49:09 INFO  : 'jtag frequency' command is executed.
23:49:09 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:09 INFO  : Context for 'APU' is selected.
23:49:09 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:49:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:09 INFO  : Context for 'APU' is selected.
23:49:09 INFO  : 'stop' command is executed.
23:49:09 INFO  : 'ps7_init' command is executed.
23:49:09 INFO  : 'ps7_post_config' command is executed.
23:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:10 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:10 INFO  : 'con' command is executed.
23:49:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:49:10 INFO  : Disconnected from the channel tcfchan#10.
23:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:49:46 INFO  : 'fpga -state' command is executed.
23:49:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:49:46 INFO  : 'jtag frequency' command is executed.
23:49:46 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:46 INFO  : Context for 'APU' is selected.
23:49:46 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:49:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:46 INFO  : Context for 'APU' is selected.
23:49:46 INFO  : 'stop' command is executed.
23:49:47 INFO  : 'ps7_init' command is executed.
23:49:47 INFO  : 'ps7_post_config' command is executed.
23:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:47 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:47 INFO  : 'con' command is executed.
23:49:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:49:47 INFO  : Disconnected from the channel tcfchan#11.
23:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:50:38 INFO  : 'fpga -state' command is executed.
23:50:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:50:39 INFO  : 'jtag frequency' command is executed.
23:50:39 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:39 INFO  : Context for 'APU' is selected.
23:50:39 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:39 INFO  : Context for 'APU' is selected.
23:50:39 INFO  : 'stop' command is executed.
23:50:39 INFO  : 'ps7_init' command is executed.
23:50:39 INFO  : 'ps7_post_config' command is executed.
23:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:39 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:39 INFO  : 'con' command is executed.
23:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:50:39 INFO  : Disconnected from the channel tcfchan#12.
23:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:52:13 INFO  : 'fpga -state' command is executed.
23:52:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:52:13 INFO  : 'jtag frequency' command is executed.
23:52:13 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:13 INFO  : Context for 'APU' is selected.
23:52:13 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:52:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:13 INFO  : Context for 'APU' is selected.
23:52:13 INFO  : 'stop' command is executed.
23:52:13 INFO  : 'ps7_init' command is executed.
23:52:13 INFO  : 'ps7_post_config' command is executed.
23:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:13 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:14 INFO  : 'con' command is executed.
23:52:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:52:14 INFO  : Disconnected from the channel tcfchan#13.
23:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:52:38 INFO  : 'fpga -state' command is executed.
23:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:52:39 INFO  : 'jtag frequency' command is executed.
23:52:39 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:39 INFO  : Context for 'APU' is selected.
23:52:39 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:52:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:39 INFO  : Context for 'APU' is selected.
23:52:39 INFO  : 'stop' command is executed.
23:52:39 INFO  : 'ps7_init' command is executed.
23:52:39 INFO  : 'ps7_post_config' command is executed.
23:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:39 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:39 INFO  : 'con' command is executed.
23:52:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:52:39 INFO  : Disconnected from the channel tcfchan#14.
23:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:53:26 INFO  : 'fpga -state' command is executed.
23:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:53:26 INFO  : 'jtag frequency' command is executed.
23:53:26 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:26 INFO  : Context for 'APU' is selected.
23:53:26 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:53:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:26 INFO  : Context for 'APU' is selected.
23:53:26 INFO  : 'stop' command is executed.
23:53:26 INFO  : 'ps7_init' command is executed.
23:53:26 INFO  : 'ps7_post_config' command is executed.
23:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:27 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:27 INFO  : 'con' command is executed.
23:53:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:53:27 INFO  : Disconnected from the channel tcfchan#15.
23:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:54:39 INFO  : 'fpga -state' command is executed.
23:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:54:39 INFO  : 'jtag frequency' command is executed.
23:54:39 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:54:39 INFO  : Context for 'APU' is selected.
23:54:39 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:39 INFO  : Context for 'APU' is selected.
23:54:39 INFO  : 'stop' command is executed.
23:54:39 INFO  : 'ps7_init' command is executed.
23:54:39 INFO  : 'ps7_post_config' command is executed.
23:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:40 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:40 INFO  : 'con' command is executed.
23:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:54:40 INFO  : Disconnected from the channel tcfchan#16.
23:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:56:36 INFO  : 'fpga -state' command is executed.
23:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:56:36 INFO  : 'jtag frequency' command is executed.
23:56:36 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:56:36 INFO  : Context for 'APU' is selected.
23:56:36 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:56:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:36 INFO  : Context for 'APU' is selected.
23:56:36 INFO  : 'stop' command is executed.
23:56:37 INFO  : 'ps7_init' command is executed.
23:56:37 INFO  : 'ps7_post_config' command is executed.
23:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:37 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:37 INFO  : 'con' command is executed.
23:56:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:56:37 INFO  : Disconnected from the channel tcfchan#17.
23:57:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:57:30 INFO  : 'fpga -state' command is executed.
23:57:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:57:30 INFO  : 'jtag frequency' command is executed.
23:57:30 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:30 INFO  : Context for 'APU' is selected.
23:57:30 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:30 INFO  : Context for 'APU' is selected.
23:57:30 INFO  : 'stop' command is executed.
23:57:30 INFO  : 'ps7_init' command is executed.
23:57:31 INFO  : 'ps7_post_config' command is executed.
23:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:31 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:31 INFO  : 'con' command is executed.
23:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:57:31 INFO  : Disconnected from the channel tcfchan#18.
23:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:59:59 INFO  : 'fpga -state' command is executed.
23:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:59:59 INFO  : 'jtag frequency' command is executed.
23:59:59 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:59 INFO  : Context for 'APU' is selected.
23:59:59 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:59 INFO  : Context for 'APU' is selected.
23:59:59 INFO  : 'stop' command is executed.
00:00:00 INFO  : 'ps7_init' command is executed.
00:00:00 INFO  : 'ps7_post_config' command is executed.
00:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:00 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:00 INFO  : 'con' command is executed.
00:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:00:00 INFO  : Disconnected from the channel tcfchan#19.
00:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:01:02 INFO  : 'fpga -state' command is executed.
00:01:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:01:03 INFO  : 'jtag frequency' command is executed.
00:01:03 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:01:03 INFO  : Context for 'APU' is selected.
00:01:03 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:01:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:03 INFO  : Context for 'APU' is selected.
00:01:03 INFO  : 'stop' command is executed.
00:01:03 INFO  : 'ps7_init' command is executed.
00:01:03 INFO  : 'ps7_post_config' command is executed.
00:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:03 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:03 INFO  : 'con' command is executed.
00:01:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:01:03 INFO  : Disconnected from the channel tcfchan#20.
00:21:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544286099287,  Project:1544283761966
00:21:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:22:05 INFO  : Copied contents of D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:22:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:22:11 INFO  : 
00:22:12 INFO  : 
00:22:13 INFO  : Updating hardware inferred compiler options for Lab6_hw.
00:22:14 INFO  : Updating hardware inferred compiler options for Matrix_Processor.
00:22:14 INFO  : Clearing existing target manager status.
00:22:14 INFO  : Closing and re-opening the MSS file of ther project Matrix_Processor_bsp
00:22:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:22:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:23:35 INFO  : 'jtag frequency' command is executed.
00:23:35 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:23:37 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:23:37 INFO  : Context for 'APU' is selected.
00:23:37 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:37 INFO  : Context for 'APU' is selected.
00:23:37 INFO  : 'stop' command is executed.
00:23:38 INFO  : 'ps7_init' command is executed.
00:23:38 INFO  : 'ps7_post_config' command is executed.
00:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:38 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:38 INFO  : 'con' command is executed.
00:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:23:38 INFO  : Disconnected from the channel tcfchan#21.
00:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:24:24 INFO  : 'jtag frequency' command is executed.
00:24:24 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:26 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:24:26 INFO  : Context for 'APU' is selected.
00:24:26 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:24:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:26 INFO  : Context for 'APU' is selected.
00:24:26 INFO  : 'stop' command is executed.
00:24:27 INFO  : 'ps7_init' command is executed.
00:24:27 INFO  : 'ps7_post_config' command is executed.
00:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:27 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:27 INFO  : 'con' command is executed.
00:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:24:27 INFO  : Disconnected from the channel tcfchan#22.
00:24:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:44 INFO  : 'fpga -state' command is executed.
00:24:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:24:45 INFO  : 'jtag frequency' command is executed.
00:24:45 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:45 INFO  : Context for 'APU' is selected.
00:24:45 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:45 INFO  : Context for 'APU' is selected.
00:24:45 INFO  : 'stop' command is executed.
00:24:45 INFO  : 'ps7_init' command is executed.
00:24:45 INFO  : 'ps7_post_config' command is executed.
00:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:45 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:45 INFO  : 'con' command is executed.
00:24:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:24:45 INFO  : Disconnected from the channel tcfchan#23.
00:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:26:17 INFO  : 'fpga -state' command is executed.
00:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:26:17 INFO  : 'jtag frequency' command is executed.
00:26:17 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:17 INFO  : Context for 'APU' is selected.
00:26:17 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:26:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:17 INFO  : Context for 'APU' is selected.
00:26:17 INFO  : 'stop' command is executed.
00:26:17 INFO  : 'ps7_init' command is executed.
00:26:17 INFO  : 'ps7_post_config' command is executed.
00:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:18 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:18 INFO  : 'con' command is executed.
00:26:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:26:18 INFO  : Disconnected from the channel tcfchan#24.
00:27:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:27:24 INFO  : 'fpga -state' command is executed.
00:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:27:24 INFO  : 'jtag frequency' command is executed.
00:27:24 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:24 INFO  : Context for 'APU' is selected.
00:27:24 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:24 INFO  : Context for 'APU' is selected.
00:27:24 INFO  : 'stop' command is executed.
00:27:24 INFO  : 'ps7_init' command is executed.
00:27:24 INFO  : 'ps7_post_config' command is executed.
00:27:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:25 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:25 INFO  : 'con' command is executed.
00:27:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:27:25 INFO  : Disconnected from the channel tcfchan#25.
00:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:29:20 INFO  : 'fpga -state' command is executed.
00:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:29:20 INFO  : 'jtag frequency' command is executed.
00:29:20 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:20 INFO  : Context for 'APU' is selected.
00:29:20 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:20 INFO  : Context for 'APU' is selected.
00:29:20 INFO  : 'stop' command is executed.
00:29:20 INFO  : 'ps7_init' command is executed.
00:29:20 INFO  : 'ps7_post_config' command is executed.
00:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:21 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:21 INFO  : 'con' command is executed.
00:29:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:29:21 INFO  : Disconnected from the channel tcfchan#26.
00:30:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:30:47 INFO  : 'fpga -state' command is executed.
00:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:30:48 INFO  : 'jtag frequency' command is executed.
00:30:48 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:48 INFO  : Context for 'APU' is selected.
00:30:48 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:48 INFO  : Context for 'APU' is selected.
00:30:48 INFO  : 'stop' command is executed.
00:30:48 INFO  : 'ps7_init' command is executed.
00:30:48 INFO  : 'ps7_post_config' command is executed.
00:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:48 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:48 INFO  : 'con' command is executed.
00:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:30:48 INFO  : Disconnected from the channel tcfchan#27.
00:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:02 INFO  : 'fpga -state' command is executed.
00:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:02 INFO  : 'jtag frequency' command is executed.
00:31:02 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:02 INFO  : Context for 'APU' is selected.
00:31:02 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:31:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:02 INFO  : Context for 'APU' is selected.
00:31:02 INFO  : 'stop' command is executed.
00:31:03 INFO  : 'ps7_init' command is executed.
00:31:03 INFO  : 'ps7_post_config' command is executed.
00:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:03 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:03 INFO  : 'con' command is executed.
00:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:03 INFO  : Disconnected from the channel tcfchan#28.
00:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:43 INFO  : 'fpga -state' command is executed.
00:31:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:43 INFO  : 'jtag frequency' command is executed.
00:31:43 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:43 INFO  : Context for 'APU' is selected.
00:31:43 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:43 INFO  : Context for 'APU' is selected.
00:31:43 INFO  : 'stop' command is executed.
00:31:43 INFO  : 'ps7_init' command is executed.
00:31:43 INFO  : 'ps7_post_config' command is executed.
00:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:44 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:44 INFO  : 'con' command is executed.
00:31:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:44 INFO  : Disconnected from the channel tcfchan#29.
00:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:32:28 INFO  : 'fpga -state' command is executed.
00:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:32:28 INFO  : 'jtag frequency' command is executed.
00:32:28 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:28 INFO  : Context for 'APU' is selected.
00:32:28 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:32:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:28 INFO  : Context for 'APU' is selected.
00:32:28 INFO  : 'stop' command is executed.
00:32:29 INFO  : 'ps7_init' command is executed.
00:32:29 INFO  : 'ps7_post_config' command is executed.
00:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:29 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:29 INFO  : 'con' command is executed.
00:32:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:32:29 INFO  : Disconnected from the channel tcfchan#30.
00:33:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:47 INFO  : 'fpga -state' command is executed.
00:33:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:47 INFO  : 'jtag frequency' command is executed.
00:33:47 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:47 INFO  : Context for 'APU' is selected.
00:33:47 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:33:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:47 INFO  : Context for 'APU' is selected.
00:33:47 INFO  : 'stop' command is executed.
00:33:47 INFO  : 'ps7_init' command is executed.
00:33:47 INFO  : 'ps7_post_config' command is executed.
00:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:48 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:48 INFO  : 'con' command is executed.
00:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:48 INFO  : Disconnected from the channel tcfchan#31.
00:39:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:39:01 INFO  : 'fpga -state' command is executed.
00:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:39:01 INFO  : 'jtag frequency' command is executed.
00:39:01 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:01 INFO  : Context for 'APU' is selected.
00:39:01 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:39:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:01 INFO  : Context for 'APU' is selected.
00:39:01 INFO  : 'stop' command is executed.
00:39:02 INFO  : 'ps7_init' command is executed.
00:39:02 INFO  : 'ps7_post_config' command is executed.
00:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:02 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:02 INFO  : 'con' command is executed.
00:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:39:02 INFO  : Disconnected from the channel tcfchan#32.
00:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:40:23 INFO  : 'fpga -state' command is executed.
00:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:40:23 INFO  : 'jtag frequency' command is executed.
00:40:23 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:40:23 INFO  : Context for 'APU' is selected.
00:40:23 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:23 INFO  : Context for 'APU' is selected.
00:40:23 INFO  : 'stop' command is executed.
00:40:23 INFO  : 'ps7_init' command is executed.
00:40:23 INFO  : 'ps7_post_config' command is executed.
00:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:24 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:24 INFO  : 'con' command is executed.
00:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:40:24 INFO  : Disconnected from the channel tcfchan#33.
00:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:42:26 INFO  : 'fpga -state' command is executed.
00:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:42:26 INFO  : 'jtag frequency' command is executed.
00:42:26 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:42:26 INFO  : Context for 'APU' is selected.
00:42:26 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:26 INFO  : Context for 'APU' is selected.
00:42:26 INFO  : 'stop' command is executed.
00:42:26 INFO  : 'ps7_init' command is executed.
00:42:26 INFO  : 'ps7_post_config' command is executed.
00:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:27 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:27 INFO  : 'con' command is executed.
00:42:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:42:27 INFO  : Disconnected from the channel tcfchan#34.
00:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:43:55 INFO  : 'fpga -state' command is executed.
00:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:43:55 INFO  : 'jtag frequency' command is executed.
00:43:55 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:55 INFO  : Context for 'APU' is selected.
00:43:55 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:55 INFO  : Context for 'APU' is selected.
00:43:55 INFO  : 'stop' command is executed.
00:43:55 INFO  : 'ps7_init' command is executed.
00:43:55 INFO  : 'ps7_post_config' command is executed.
00:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:56 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:56 INFO  : 'con' command is executed.
00:43:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:43:56 INFO  : Disconnected from the channel tcfchan#35.
00:44:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:44:29 INFO  : 'fpga -state' command is executed.
00:44:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:44:29 INFO  : 'jtag frequency' command is executed.
00:44:29 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:29 INFO  : Context for 'APU' is selected.
00:44:29 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:29 INFO  : Context for 'APU' is selected.
00:44:29 INFO  : 'stop' command is executed.
00:44:29 INFO  : 'ps7_init' command is executed.
00:44:30 INFO  : 'ps7_post_config' command is executed.
00:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:30 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:30 INFO  : 'con' command is executed.
00:44:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:44:30 INFO  : Disconnected from the channel tcfchan#36.
00:45:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:45:16 INFO  : 'fpga -state' command is executed.
00:45:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:45:17 INFO  : 'jtag frequency' command is executed.
00:45:17 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:17 INFO  : Context for 'APU' is selected.
00:45:17 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:45:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:17 INFO  : Context for 'APU' is selected.
00:45:17 INFO  : 'stop' command is executed.
00:45:17 INFO  : 'ps7_init' command is executed.
00:45:17 INFO  : 'ps7_post_config' command is executed.
00:45:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:17 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:17 INFO  : 'con' command is executed.
00:45:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:45:17 INFO  : Disconnected from the channel tcfchan#37.
00:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:46:08 INFO  : 'fpga -state' command is executed.
00:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:46:08 INFO  : 'jtag frequency' command is executed.
00:46:08 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:08 INFO  : Context for 'APU' is selected.
00:46:08 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:08 INFO  : Context for 'APU' is selected.
00:46:08 INFO  : 'stop' command is executed.
00:46:08 INFO  : 'ps7_init' command is executed.
00:46:08 INFO  : 'ps7_post_config' command is executed.
00:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:09 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:09 INFO  : 'con' command is executed.
00:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:46:09 INFO  : Disconnected from the channel tcfchan#38.
01:04:46 INFO  : Registering command handlers for SDK TCF services
01:04:48 INFO  : Launching XSCT server: xsct.bat -interactive D:\123NCKU\FPGA\Lab6_HW\Lab6_HW.sdk\temp_xsdb_launch_script.tcl
01:04:53 INFO  : XSCT server has started successfully.
01:04:59 INFO  : Successfully done setting XSCT server connection channel  
01:04:59 INFO  : Successfully done setting SDK workspace  
01:04:59 INFO  : Processing command line option -hwspec D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf.
01:04:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:05:23 INFO  : 'fpga -state' command is executed.
01:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:05:23 INFO  : 'jtag frequency' command is executed.
01:05:23 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:23 INFO  : Context for 'APU' is selected.
01:05:23 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:05:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:23 INFO  : Context for 'APU' is selected.
01:05:23 INFO  : 'stop' command is executed.
01:05:24 INFO  : 'ps7_init' command is executed.
01:05:24 INFO  : 'ps7_post_config' command is executed.
01:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:24 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:24 INFO  : 'con' command is executed.
01:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:05:24 INFO  : Disconnected from the channel tcfchan#1.
01:05:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:05:57 INFO  : 'fpga -state' command is executed.
01:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:05:57 INFO  : 'jtag frequency' command is executed.
01:05:57 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:57 INFO  : Context for 'APU' is selected.
01:05:59 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:05:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:59 INFO  : Context for 'APU' is selected.
01:05:59 INFO  : 'stop' command is executed.
01:06:00 INFO  : 'ps7_init' command is executed.
01:06:00 INFO  : 'ps7_post_config' command is executed.
01:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:00 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:00 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:00 INFO  : 'con' command is executed.
01:06:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:06:00 INFO  : Disconnected from the channel tcfchan#2.
01:07:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:07:39 INFO  : 'fpga -state' command is executed.
01:07:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:07:39 INFO  : 'jtag frequency' command is executed.
01:07:39 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:39 INFO  : Context for 'APU' is selected.
01:07:41 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:41 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:41 INFO  : Context for 'APU' is selected.
01:07:41 INFO  : 'stop' command is executed.
01:07:42 INFO  : 'ps7_init' command is executed.
01:07:42 INFO  : 'ps7_post_config' command is executed.
01:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:42 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:42 INFO  : 'con' command is executed.
01:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:07:42 INFO  : Disconnected from the channel tcfchan#3.
01:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:11:27 INFO  : 'jtag frequency' command is executed.
01:11:27 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:11:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:11:29 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:11:29 INFO  : Context for 'APU' is selected.
01:11:31 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:11:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:31 INFO  : Context for 'APU' is selected.
01:11:31 INFO  : 'stop' command is executed.
01:11:31 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
01:11:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

01:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:11:41 INFO  : 'jtag frequency' command is executed.
01:11:41 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:11:45 ERROR : fpga configuration failed. DONE PIN is not HIGH
01:11:45 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
01:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

01:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:11:51 INFO  : 'jtag frequency' command is executed.
01:11:51 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:11:55 ERROR : fpga configuration failed. DONE PIN is not HIGH
01:11:55 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
01:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

01:12:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:12:14 INFO  : 'jtag frequency' command is executed.
01:12:14 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:12:16 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:12:16 INFO  : Context for 'APU' is selected.
01:12:16 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:12:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:16 INFO  : Context for 'APU' is selected.
01:12:16 INFO  : 'stop' command is executed.
01:12:17 INFO  : 'ps7_init' command is executed.
01:12:17 INFO  : 'ps7_post_config' command is executed.
01:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:17 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:17 INFO  : 'con' command is executed.
01:12:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:12:17 INFO  : Disconnected from the channel tcfchan#4.
01:12:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:12:45 INFO  : 'fpga -state' command is executed.
01:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:12:45 INFO  : 'jtag frequency' command is executed.
01:12:45 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:45 INFO  : Context for 'APU' is selected.
01:12:47 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:12:47 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:47 INFO  : Context for 'APU' is selected.
01:12:47 INFO  : 'stop' command is executed.
01:12:47 INFO  : 'ps7_init' command is executed.
01:12:47 INFO  : 'ps7_post_config' command is executed.
01:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:47 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:47 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:47 INFO  : 'con' command is executed.
01:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:12:47 INFO  : Disconnected from the channel tcfchan#5.
01:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:12:49 INFO  : 'fpga -state' command is executed.
01:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:12:49 INFO  : 'jtag frequency' command is executed.
01:12:49 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:49 INFO  : Context for 'APU' is selected.
01:12:50 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:12:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:50 INFO  : Context for 'APU' is selected.
01:12:50 INFO  : 'stop' command is executed.
01:12:51 INFO  : 'ps7_init' command is executed.
01:12:51 INFO  : 'ps7_post_config' command is executed.
01:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:51 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:51 INFO  : 'con' command is executed.
01:12:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:12:51 INFO  : Disconnected from the channel tcfchan#6.
01:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:22:49 INFO  : 'fpga -state' command is executed.
01:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:22:49 INFO  : 'jtag frequency' command is executed.
01:22:49 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:22:49 INFO  : Context for 'APU' is selected.
01:22:51 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:22:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:51 INFO  : Context for 'APU' is selected.
01:22:51 INFO  : 'stop' command is executed.
01:22:51 INFO  : 'ps7_init' command is executed.
01:22:51 INFO  : 'ps7_post_config' command is executed.
01:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:52 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:52 INFO  : 'con' command is executed.
01:22:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:22:52 INFO  : Disconnected from the channel tcfchan#7.
01:23:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:23:19 INFO  : 'fpga -state' command is executed.
01:23:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:23:20 INFO  : 'jtag frequency' command is executed.
01:23:20 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:23:20 INFO  : Context for 'APU' is selected.
01:23:21 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:23:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:23:21 INFO  : Context for 'APU' is selected.
01:23:22 INFO  : 'stop' command is executed.
01:23:22 INFO  : 'ps7_init' command is executed.
01:23:22 INFO  : 'ps7_post_config' command is executed.
01:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:22 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:22 INFO  : 'con' command is executed.
01:23:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:23:22 INFO  : Disconnected from the channel tcfchan#8.
01:47:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544291213208,  Project:1544286099287
01:47:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:47:07 INFO  : Copied contents of D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:47:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:47:20 INFO  : 
01:47:22 INFO  : 
01:47:23 INFO  : Updating hardware inferred compiler options for Lab6_hw.
01:47:24 INFO  : Updating hardware inferred compiler options for Matrix_Processor.
01:47:24 INFO  : Clearing existing target manager status.
02:06:13 INFO  : Registering command handlers for SDK TCF services
02:06:14 INFO  : Launching XSCT server: xsct.bat -interactive D:\123NCKU\FPGA\Lab6_HW\Lab6_HW.sdk\temp_xsdb_launch_script.tcl
02:06:16 INFO  : XSCT server has started successfully.
02:06:16 INFO  : Successfully done setting XSCT server connection channel  
02:06:16 INFO  : Successfully done setting SDK workspace  
02:06:16 INFO  : Processing command line option -hwspec D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf.
02:06:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:06:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544292346118,  Project:1544291213208
02:06:20 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf.
02:06:20 INFO  : Copied contents of D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:06:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:07:00 INFO  : 
02:07:01 INFO  : 
02:07:38 INFO  : Updating hardware inferred compiler options for Lab6_hw.
02:07:39 INFO  : Updating hardware inferred compiler options for Matrix_Processor.
02:07:39 INFO  : Clearing existing target manager status.
02:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:07:56 INFO  : 'jtag frequency' command is executed.
02:07:56 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:07:59 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:07:59 INFO  : Context for 'APU' is selected.
02:07:59 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:07:59 INFO  : 'configparams force-mem-access 1' command is executed.
02:07:59 INFO  : Context for 'APU' is selected.
02:07:59 INFO  : 'stop' command is executed.
02:07:59 INFO  : 'ps7_init' command is executed.
02:07:59 INFO  : 'ps7_post_config' command is executed.
02:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:00 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:00 INFO  : 'con' command is executed.
02:08:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:08:00 INFO  : Disconnected from the channel tcfchan#1.
02:08:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:08:42 INFO  : 'jtag frequency' command is executed.
02:08:42 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:08:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:08:44 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:08:44 INFO  : Context for 'APU' is selected.
02:08:46 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:08:46 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:46 INFO  : Context for 'APU' is selected.
02:08:46 INFO  : 'stop' command is executed.
02:08:46 INFO  : 'ps7_init' command is executed.
02:08:46 INFO  : 'ps7_post_config' command is executed.
02:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:47 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:47 INFO  : 'con' command is executed.
02:08:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:08:47 INFO  : Disconnected from the channel tcfchan#2.
02:09:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:09:16 INFO  : 'fpga -state' command is executed.
02:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:09:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:09:16 INFO  : 'jtag frequency' command is executed.
02:09:16 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:09:16 INFO  : Context for 'APU' is selected.
02:09:16 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:09:16 INFO  : 'configparams force-mem-access 1' command is executed.
02:09:16 INFO  : Context for 'APU' is selected.
02:09:16 INFO  : 'stop' command is executed.
02:09:16 INFO  : 'ps7_init' command is executed.
02:09:16 INFO  : 'ps7_post_config' command is executed.
02:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:17 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:09:17 INFO  : 'configparams force-mem-access 0' command is executed.
02:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

02:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:17 INFO  : 'con' command is executed.
02:09:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:09:17 INFO  : Disconnected from the channel tcfchan#3.
02:09:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:09:46 INFO  : 'fpga -state' command is executed.
02:09:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:09:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:09:46 INFO  : 'jtag frequency' command is executed.
02:09:46 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:09:46 INFO  : Context for 'APU' is selected.
02:09:46 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:09:46 INFO  : 'configparams force-mem-access 1' command is executed.
02:09:46 INFO  : Context for 'APU' is selected.
02:09:46 INFO  : 'stop' command is executed.
02:09:46 INFO  : 'ps7_init' command is executed.
02:09:46 INFO  : 'ps7_post_config' command is executed.
02:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:47 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:09:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:09:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

02:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:47 INFO  : 'con' command is executed.
02:09:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:09:47 INFO  : Disconnected from the channel tcfchan#4.
02:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:12:01 INFO  : 'fpga -state' command is executed.
02:12:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:12:01 INFO  : 'jtag frequency' command is executed.
02:12:01 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:12:01 INFO  : Context for 'APU' is selected.
02:12:01 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:12:01 INFO  : 'configparams force-mem-access 1' command is executed.
02:12:01 INFO  : Context for 'APU' is selected.
02:12:01 INFO  : 'stop' command is executed.
02:12:02 INFO  : 'ps7_init' command is executed.
02:12:02 INFO  : 'ps7_post_config' command is executed.
02:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:02 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

02:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:02 INFO  : 'con' command is executed.
02:12:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:12:02 INFO  : Disconnected from the channel tcfchan#5.
02:12:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:12:57 INFO  : 'fpga -state' command is executed.
02:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:12:57 INFO  : 'jtag frequency' command is executed.
02:12:57 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:12:57 INFO  : Context for 'APU' is selected.
02:12:57 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:12:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:12:57 INFO  : Context for 'APU' is selected.
02:12:57 INFO  : 'stop' command is executed.
02:12:58 INFO  : 'ps7_init' command is executed.
02:12:58 INFO  : 'ps7_post_config' command is executed.
02:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:58 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:12:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:12:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

02:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:58 INFO  : 'con' command is executed.
02:12:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:12:58 INFO  : Disconnected from the channel tcfchan#6.
02:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:13:08 INFO  : 'fpga -state' command is executed.
02:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:13:08 INFO  : 'jtag frequency' command is executed.
02:13:08 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:13:08 INFO  : Context for 'APU' is selected.
02:13:08 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:13:08 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:08 INFO  : Context for 'APU' is selected.
02:13:08 INFO  : 'stop' command is executed.
02:13:09 INFO  : 'ps7_init' command is executed.
02:13:09 INFO  : 'ps7_post_config' command is executed.
02:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:09 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:09 INFO  : 'con' command is executed.
02:13:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:13:09 INFO  : Disconnected from the channel tcfchan#7.
02:13:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:13:39 INFO  : 'fpga -state' command is executed.
02:13:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:13:40 INFO  : 'jtag frequency' command is executed.
02:13:40 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:13:40 INFO  : Context for 'APU' is selected.
02:13:40 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:40 INFO  : Context for 'APU' is selected.
02:13:40 INFO  : 'stop' command is executed.
02:13:40 INFO  : 'ps7_init' command is executed.
02:13:40 INFO  : 'ps7_post_config' command is executed.
02:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:40 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:40 INFO  : 'con' command is executed.
02:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:13:40 INFO  : Disconnected from the channel tcfchan#8.
02:14:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:14:16 INFO  : 'fpga -state' command is executed.
02:14:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:14:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:14:16 INFO  : 'jtag frequency' command is executed.
02:14:16 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:14:16 INFO  : Context for 'APU' is selected.
02:14:16 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:14:16 INFO  : 'configparams force-mem-access 1' command is executed.
02:14:16 INFO  : Context for 'APU' is selected.
02:14:16 INFO  : 'stop' command is executed.
02:14:17 INFO  : 'ps7_init' command is executed.
02:14:17 INFO  : 'ps7_post_config' command is executed.
02:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:17 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:14:17 INFO  : 'configparams force-mem-access 0' command is executed.
02:14:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

02:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:17 INFO  : 'con' command is executed.
02:14:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:14:17 INFO  : Disconnected from the channel tcfchan#9.
14:01:40 INFO  : Registering command handlers for SDK TCF services
14:01:42 INFO  : Launching XSCT server: xsct.bat -interactive D:\123NCKU\FPGA\Lab6_HW\Lab6_HW.sdk\temp_xsdb_launch_script.tcl
14:01:46 INFO  : XSCT server has started successfully.
14:01:47 INFO  : Successfully done setting XSCT server connection channel  
14:01:54 INFO  : Successfully done setting SDK workspace  
14:01:54 INFO  : Processing command line option -hwspec D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf.
14:01:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:32 INFO  : 'fpga -state' command is executed.
15:04:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:40 INFO  : 'jtag frequency' command is executed.
15:04:40 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:42 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:42 INFO  : Context for 'APU' is selected.
15:04:42 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:04:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:42 INFO  : Context for 'APU' is selected.
15:04:42 INFO  : 'stop' command is executed.
15:04:43 INFO  : 'ps7_init' command is executed.
15:04:43 INFO  : 'ps7_post_config' command is executed.
15:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:43 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:43 INFO  : 'con' command is executed.
15:04:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:04:43 INFO  : Disconnected from the channel tcfchan#1.
15:05:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:05:26 INFO  : 'fpga -state' command is executed.
15:05:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:26 INFO  : 'jtag frequency' command is executed.
15:05:26 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:26 INFO  : Context for 'APU' is selected.
15:05:28 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:05:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:28 INFO  : Context for 'APU' is selected.
15:05:28 INFO  : 'stop' command is executed.
15:05:29 INFO  : 'ps7_init' command is executed.
15:05:29 INFO  : 'ps7_post_config' command is executed.
15:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:29 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:37 INFO  : Disconnected from the channel tcfchan#2.
15:05:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:05:38 INFO  : 'fpga -state' command is executed.
15:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:38 INFO  : 'jtag frequency' command is executed.
15:05:38 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:38 INFO  : Context for 'APU' is selected.
15:05:40 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:05:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:40 INFO  : Context for 'APU' is selected.
15:05:40 INFO  : 'stop' command is executed.
15:05:40 INFO  : 'ps7_init' command is executed.
15:05:41 INFO  : 'ps7_post_config' command is executed.
15:05:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:41 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:41 INFO  : 'con' command is executed.
15:05:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:05:41 INFO  : Disconnected from the channel tcfchan#3.
15:05:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:05:46 INFO  : 'fpga -state' command is executed.
15:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:46 INFO  : 'jtag frequency' command is executed.
15:05:46 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:46 INFO  : Context for 'APU' is selected.
15:05:48 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:05:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:48 INFO  : Context for 'APU' is selected.
15:05:48 INFO  : 'stop' command is executed.
15:05:49 INFO  : 'ps7_init' command is executed.
15:05:49 INFO  : 'ps7_post_config' command is executed.
15:05:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:50 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:50 INFO  : 'con' command is executed.
15:05:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:05:50 INFO  : Disconnected from the channel tcfchan#4.
15:33:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544340765416,  Project:1544292346118
15:33:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:33:55 INFO  : Copied contents of D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:33:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:34:11 INFO  : 
15:34:13 INFO  : 
15:34:14 INFO  : Updating hardware inferred compiler options for Lab6_hw.
15:34:14 INFO  : Updating hardware inferred compiler options for Matrix_Processor.
15:34:14 INFO  : Clearing existing target manager status.
15:35:44 INFO  : Registering command handlers for SDK TCF services
15:35:45 INFO  : Launching XSCT server: xsct.bat -interactive D:\123NCKU\FPGA\Lab6_HW\Lab6_HW.sdk\temp_xsdb_launch_script.tcl
15:35:47 INFO  : XSCT server has started successfully.
15:35:47 INFO  : Successfully done setting XSCT server connection channel  
15:35:51 INFO  : Successfully done setting SDK workspace  
15:35:51 INFO  : Processing command line option -hwspec D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper.hdf.
15:35:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:24:14 INFO  : 'fpga -state' command is executed.
16:24:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:14 INFO  : 'jtag frequency' command is executed.
16:24:14 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:14 INFO  : Context for 'APU' is selected.
16:24:14 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:24:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:14 INFO  : Context for 'APU' is selected.
16:24:14 INFO  : 'stop' command is executed.
16:24:15 INFO  : 'ps7_init' command is executed.
16:24:15 INFO  : 'ps7_post_config' command is executed.
16:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:15 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:15 INFO  : 'con' command is executed.
16:24:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:24:15 INFO  : Disconnected from the channel tcfchan#1.
16:46:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:46:40 INFO  : 'jtag frequency' command is executed.
16:46:40 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:46:42 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:46:42 INFO  : Context for 'APU' is selected.
16:46:45 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:46:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:45 INFO  : Context for 'APU' is selected.
16:46:45 INFO  : 'stop' command is executed.
16:46:45 INFO  : 'ps7_init' command is executed.
16:46:45 INFO  : 'ps7_post_config' command is executed.
16:46:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:45 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:45 INFO  : 'con' command is executed.
16:46:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:46:45 INFO  : Disconnected from the channel tcfchan#2.
20:53:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:53:05 INFO  : 'jtag frequency' command is executed.
20:53:05 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:53:08 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:53:08 INFO  : Context for 'APU' is selected.
20:53:13 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:53:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:13 INFO  : Context for 'APU' is selected.
20:53:13 INFO  : 'stop' command is executed.
20:53:13 INFO  : 'ps7_init' command is executed.
20:53:13 INFO  : 'ps7_post_config' command is executed.
20:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:14 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:14 INFO  : 'con' command is executed.
20:53:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:53:14 INFO  : Disconnected from the channel tcfchan#3.
21:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:29 INFO  : 'jtag frequency' command is executed.
21:05:29 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:32 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:05:32 INFO  : Context for 'APU' is selected.
21:05:34 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:05:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:34 INFO  : Context for 'APU' is selected.
21:05:34 INFO  : 'stop' command is executed.
21:05:34 INFO  : 'ps7_init' command is executed.
21:05:34 INFO  : 'ps7_post_config' command is executed.
21:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:34 INFO  : The application 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:35 INFO  : 'con' command is executed.
21:05:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:35 INFO  : Disconnected from the channel tcfchan#4.
21:06:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:16 INFO  : 'jtag frequency' command is executed.
21:06:16 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:18 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:06:18 INFO  : Context for 'APU' is selected.
21:06:20 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:20 INFO  : Context for 'APU' is selected.
21:06:20 INFO  : 'stop' command is executed.
21:06:26 INFO  : 'ps7_init' command is executed.
21:06:26 INFO  : 'ps7_post_config' command is executed.
21:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:06:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:29 ERROR : Memory write error at 0x100000. AP transaction timeout
21:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/Matrix_Processor/Debug/Matrix_Processor.elf
----------------End of Script----------------

21:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:13:59 INFO  : 'jtag frequency' command is executed.
21:13:59 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:14:07 ERROR : 'fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
21:14:07 INFO  : Issued abort command to xsdb.
21:14:07 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
21:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

