// Seed: 1362810743
module module_0 (
    input tri1 void id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output tri1 void id_4,
    output uwire id_5
);
  assign module_2.id_3 = 0;
  assign id_5 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd24
) (
    output tri1  id_0,
    input  wire  _id_1,
    input  uwire id_2,
    output tri0  id_3
);
  wire [-1 : id_1] id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    output wire id_0,
    input tri1 id_1,
    input wire id_2,
    input wire id_3,
    input supply1 id_4[-1 : -1],
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7
);
  logic id_9, id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_0,
      id_1,
      id_0,
      id_0
  );
  wire id_11;
  final id_10 <= id_4;
  assign id_11 = id_10;
endmodule
