{"kind":"symbol","sections":[],"metadata":{"modules":[{"name":"VHDLParsing"}],"title":"init(index:value:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"index"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing11VectorIndexO","text":"VectorIndex"},{"kind":"text","text":", "},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","text":"SignalLiteral"},{"kind":"text","text":")"}],"role":"symbol","roleHeading":"Initializer","symbolKind":"init","externalID":"s:11VHDLParsing12IndexedValueV5index5valueAcA11VectorIndexO_AA13SignalLiteralOtcfc"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/indexedvalue\/init(index:value:)-5n7b5"]}],"schemaVersion":{"minor":3,"patch":0,"major":0},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"index"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VectorIndex","preciseIdentifier":"s:11VHDLParsing11VectorIndexO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorIndex"},{"kind":"text","text":", "},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral"},{"kind":"text","text":")"}],"languages":["swift"]}]},{"kind":"parameters","parameters":[{"content":[{"type":"paragraph","inlineContent":[{"text":"The index within a vector type to assign the ","type":"text"},{"code":"value","type":"codeVoice"},{"text":" to.","type":"text"}]}],"name":"index"},{"content":[{"inlineContent":[{"type":"text","text":"The signal literal to assign to the bit located at "},{"type":"codeVoice","code":"index"},{"type":"text","text":"."}],"type":"paragraph"}],"name":"value"}]}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IndexedValue\/init(index:value:)-5n7b5","interfaceLanguage":"swift"},"abstract":[{"type":"text","text":"Intialise an indexed value with an index and signal literal."}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IndexedValue"]]},"references":{"doc://VHDLParsing/documentation/VHDLParsing/IndexedValue/init(index:value:)-5n7b5":{"role":"symbol","type":"topic","abstract":[{"type":"text","text":"Intialise an indexed value with an index and signal literal."}],"title":"init(index:value:)","kind":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IndexedValue\/init(index:value:)-5n7b5","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"index"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VectorIndex","preciseIdentifier":"s:11VHDLParsing11VectorIndexO"},{"kind":"text","text":", "},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO"},{"kind":"text","text":")"}],"url":"\/documentation\/vhdlparsing\/indexedvalue\/init(index:value:)-5n7b5"},"doc://VHDLParsing/documentation/VHDLParsing/IndexedValue":{"navigatorTitle":[{"kind":"identifier","text":"IndexedValue"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/indexedvalue","abstract":[{"text":"This type represents a value for a specific index in a vector type within ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","title":"IndexedValue","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"IndexedValue"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IndexedValue","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"SignalLiteral"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"SignalLiteral"}],"type":"topic","title":"SignalLiteral","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","abstract":[{"type":"text","text":"A type for representing all signal literals."}],"url":"\/documentation\/vhdlparsing\/signalliteral"},"doc://VHDLParsing/documentation/VHDLParsing/VectorIndex":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"VectorIndex"}],"title":"VectorIndex","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"VectorIndex"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorIndex","role":"symbol","type":"topic","abstract":[{"type":"text","text":"An index of a vector in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"url":"\/documentation\/vhdlparsing\/vectorindex"}}}