image : ppro512k.jpg thumb 150px right 200 & nbsp ; mhz pentium pro with a 512 & nbsp ; kb l2 cache in pga package thumb thumb the lead architect of pentium pro was fred pollack who was specialized in superscalarity and had also worked as the lead engineer of the intel iapx 432 the pentium pro incorporated a new microarchitecture , different from the pentium 's p5 microarchitecture the pentium pro ( p6 ) featured many advanced concepts not found in the pentium , although it was n't the first or only x86 processor to implement them ( see nexgen nx586 or cyrix 6x86 ) the pentium pro pipeline had extra decode stages to dynamically translate ia-32 instructions into buffered micro-operation sequences which could then be analysed , reordered , and renamed in order to detect parallelizable operations that may be issued to more than one execution unit at once the pentium pro thus featured out of order execution , including speculative execution via register renaming the pentium pro has an 8 & nbsp ; kb instruction cache , from which up to 16 bytes are fetched on each cycle and sent to the instruction decoders this restricts the pentium pro 's ability to decode multiple instructions simultaneously , limiting superscalar execution likewise , the simple decoders are limited to instructions that can be translated into one micro-op instructions that require more micro-ops than four are translated with the assistance of a sequencer , which generates the required micro-ops over multiple clock cycles the pentium pro was the first processor in the x86-family to support upgradeable microcode under bios and/or operating system control one of the integer units shares the same ports as the fpu , and therefore the pentium pro can only dispatch one integer micro-op and one floating-point micro-op , or two integer micro-ops per a cycle , in addition to micro-ops for the other three execution units the pentium pro p6 microarchitecture was used in one form or another by intel for more than a decade the pipeline would scale from its initial 150 & nbsp ; mhz start , all the way up to 1.4 & nbsp ; ghz with the '' tualatin '' pentium iii so for example cmovne moves a specified value into a register or not depending on whether the ne ( not-equal ) condition is true in the flags register ie z flag 0 in eg cmovxx destreg1 , source_operand2 the first operand is the destination register , the second the source register or memory location this , together with the high cost of pentium pro systems , caused rather lackluster reception among pc enthusiasts at the time to take full advantage of the pentium pro 's p6 microarchitecture , a fully 32-bit os is needed , such as windows nt , linux , unix , or os/2 however , its lack of mmx implementation reduces performance in multimedia applications that made use of those instructions intel instead placed the l2 die ( s ) separately in the package which still allowed it to run at the same clock speed as the cpu core the cache was also '' non-blocking '' , meaning that the processor could issue more than one cache request at a time ( up to 4 ) , reducing cache-miss penalties the 166 , 180 , and 200 & nbsp ; mhz pentium pro processor die was fabricated in a 0.35 & nbsp ; Î¼m bicmos process the slockets allowed pentium pro processors to be used with slot & nbsp ; 1 motherboards the intel 440fx chipset explicitly supported both pentium pro and pentium & nbsp ; ii processors , but the intel 440bx and later slot & nbsp ; 1 chipsets did not explicitly support the pentium pro , so the socket & nbsp ; 8 slockets did not see wide use list of intel pentium ii microprocessors list of intel pentium pro microprocessors backside bus , searchstorage.techtarget.com intel pentium pro images and descriptions , cpu-collection.de cpu-info : intel pentium pro , indepth processor history , web.archive.org 