<profile>

<section name = "Vivado HLS Report for 'cnn'" level="0">
<item name = "Date">Sun Nov 19 15:08:50 2023
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">cnn</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">40.00, 34.961, 5.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">10325876, 10325876, 10325876, 10325876, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dense_fu_234">dense, 64204, 64204, 64204, 64204, none</column>
<column name="grp_conv_2_fu_244">conv_2, 9138185, 9138185, 9138185, 9138185, none</column>
<column name="grp_conv_1_fu_256">conv_1, 996477, 996477, 996477, 996477, none</column>
<column name="grp_max_pool_1_fu_266">max_pool_1, 76609, 76609, 76609, 76609, none</column>
<column name="grp_max_pool_2_fu_273">max_pool_2, 23169, 23169, 23169, 23169, none</column>
<column name="grp_flat_fu_281">flat, 3261, 3261, 3261, 3261, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1624, 1624, 58, -, -, 28, no</column>
<column name=" + Loop 1.1">56, 56, 2, -, -, 28, no</column>
<column name="- memset_conv_1_out">22333, 22333, 859, -, -, 26, no</column>
<column name=" + memset_conv_1_out">857, 857, 33, -, -, 26, no</column>
<column name="  ++ memset_conv_1_out">31, 31, 1, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 212, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">99, 24, 2827, 8015, 0</column>
<column name="Memory">106, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 427, -</column>
<column name="Register">-, -, 160, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">73, 10, 2, 16, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="cnn_CRTL_BUS_s_axi_U">cnn_CRTL_BUS_s_axi, 0, 0, 36, 40, 0</column>
<column name="grp_conv_1_fu_256">conv_1, 2, 5, 557, 1429, 0</column>
<column name="grp_conv_2_fu_244">conv_2, 65, 5, 604, 1506, 0</column>
<column name="grp_dense_fu_234">dense, 32, 14, 1141, 3365, 0</column>
<column name="grp_flat_fu_281">flat, 0, 0, 98, 236, 0</column>
<column name="grp_max_pool_1_fu_266">max_pool_1, 0, 0, 203, 734, 0</column>
<column name="grp_max_pool_2_fu_273">max_pool_2, 0, 0, 188, 705, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="conv_1_input_0_U">cnn_conv_1_input_0, 2, 0, 0, 0, 784, 32, 1, 25088</column>
<column name="conv_1_out_U">cnn_conv_1_out, 64, 0, 0, 0, 21632, 32, 1, 692224</column>
<column name="conv_2_out_U">cnn_conv_2_out, 16, 0, 0, 0, 7744, 32, 1, 247808</column>
<column name="max_pool_1_out_U">cnn_max_pool_1_out, 16, 0, 0, 0, 5408, 32, 1, 173056</column>
<column name="max_pool_2_out_U">cnn_max_pool_2_out, 4, 0, 0, 0, 1600, 32, 1, 51200</column>
<column name="flat_array_U">cnn_max_pool_2_out, 4, 0, 0, 0, 1600, 32, 1, 51200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln23_fu_359_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln24_fu_349_p2">+, 0, 0, 14, 10, 1</column>
<column name="add_ln29_1_fu_385_p2">+, 0, 0, 15, 5, 1</column>
<column name="add_ln29_2_fu_401_p2">+, 0, 0, 15, 5, 1</column>
<column name="add_ln29_3_fu_395_p2">+, 0, 0, 14, 10, 10</column>
<column name="add_ln29_4_fu_373_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln29_fu_379_p2">+, 0, 0, 15, 5, 1</column>
<column name="i_fu_295_p2">+, 0, 0, 15, 5, 1</column>
<column name="ix_in_fu_301_p2">+, 0, 0, 14, 10, 5</column>
<column name="j_fu_343_p2">+, 0, 0, 15, 5, 1</column>
<column name="sub_ln23_fu_331_p2">-, 0, 0, 13, 11, 11</column>
<column name="icmp_ln17_fu_289_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="icmp_ln19_fu_337_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="icmp_ln29_1_fu_425_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="icmp_ln29_2_fu_431_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="icmp_ln29_fu_419_p2">icmp, 0, 0, 11, 5, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">97, 20, 1, 20</column>
<column name="conv_1_input_0_address0">15, 3, 10, 30</column>
<column name="conv_1_input_0_ce0">15, 3, 1, 3</column>
<column name="conv_1_out_address0">21, 4, 15, 60</column>
<column name="conv_1_out_ce0">21, 4, 1, 4</column>
<column name="conv_1_out_d0">15, 3, 32, 96</column>
<column name="conv_1_out_we0">15, 3, 1, 3</column>
<column name="conv_2_out_address0">15, 3, 13, 39</column>
<column name="conv_2_out_ce0">15, 3, 1, 3</column>
<column name="conv_2_out_we0">9, 2, 1, 2</column>
<column name="flat_array_address0">15, 3, 11, 33</column>
<column name="flat_array_ce0">15, 3, 1, 3</column>
<column name="flat_array_we0">9, 2, 1, 2</column>
<column name="i_0_reg_143">9, 2, 5, 10</column>
<column name="ix_in_0_reg_154">9, 2, 10, 20</column>
<column name="ix_in_1_reg_166">9, 2, 10, 20</column>
<column name="j_0_reg_176">9, 2, 5, 10</column>
<column name="max_pool_1_out_address0">15, 3, 13, 39</column>
<column name="max_pool_1_out_ce0">15, 3, 1, 3</column>
<column name="max_pool_1_out_we0">9, 2, 1, 2</column>
<column name="max_pool_2_out_address0">15, 3, 11, 33</column>
<column name="max_pool_2_out_ce0">15, 3, 1, 3</column>
<column name="max_pool_2_out_we0">9, 2, 1, 2</column>
<column name="phi_ln29_1_reg_211">9, 2, 5, 10</column>
<column name="phi_ln29_2_reg_223">9, 2, 5, 10</column>
<column name="phi_ln29_reg_187">9, 2, 5, 10</column>
<column name="phi_mul_reg_199">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln23_reg_468">11, 0, 11, 0</column>
<column name="add_ln24_reg_463">10, 0, 10, 0</column>
<column name="add_ln29_1_reg_488">5, 0, 5, 0</column>
<column name="add_ln29_3_reg_493">10, 0, 10, 0</column>
<column name="add_ln29_4_reg_478">10, 0, 10, 0</column>
<column name="add_ln29_reg_483">5, 0, 5, 0</column>
<column name="ap_CS_fsm">19, 0, 19, 0</column>
<column name="grp_conv_1_fu_256_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv_2_fu_244_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dense_fu_234_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_flat_fu_281_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_max_pool_1_fu_266_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_max_pool_2_fu_273_ap_start_reg">1, 0, 1, 0</column>
<column name="i_0_reg_143">5, 0, 5, 0</column>
<column name="i_reg_440">5, 0, 5, 0</column>
<column name="ix_in_0_reg_154">10, 0, 10, 0</column>
<column name="ix_in_1_reg_166">10, 0, 10, 0</column>
<column name="ix_in_reg_445">10, 0, 10, 0</column>
<column name="j_0_reg_176">5, 0, 5, 0</column>
<column name="j_reg_458">5, 0, 5, 0</column>
<column name="phi_ln29_1_reg_211">5, 0, 5, 0</column>
<column name="phi_ln29_2_reg_223">5, 0, 5, 0</column>
<column name="phi_ln29_reg_187">5, 0, 5, 0</column>
<column name="phi_mul_reg_199">10, 0, 10, 0</column>
<column name="sub_ln23_reg_450">9, 0, 11, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 4, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 4, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, cnn, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, cnn, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, cnn, return value</column>
<column name="cnn_input_Addr_A">out, 32, bram, cnn_input, array</column>
<column name="cnn_input_EN_A">out, 1, bram, cnn_input, array</column>
<column name="cnn_input_WEN_A">out, 4, bram, cnn_input, array</column>
<column name="cnn_input_Din_A">out, 32, bram, cnn_input, array</column>
<column name="cnn_input_Dout_A">in, 32, bram, cnn_input, array</column>
<column name="cnn_input_Clk_A">out, 1, bram, cnn_input, array</column>
<column name="cnn_input_Rst_A">out, 1, bram, cnn_input, array</column>
<column name="prediction_Addr_A">out, 32, bram, prediction, array</column>
<column name="prediction_EN_A">out, 1, bram, prediction, array</column>
<column name="prediction_WEN_A">out, 4, bram, prediction, array</column>
<column name="prediction_Din_A">out, 32, bram, prediction, array</column>
<column name="prediction_Dout_A">in, 32, bram, prediction, array</column>
<column name="prediction_Clk_A">out, 1, bram, prediction, array</column>
<column name="prediction_Rst_A">out, 1, bram, prediction, array</column>
</table>
</item>
</section>
</profile>
