Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  2 21:58:56 2021
| Host         : DUSAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            6 |
| No           | No                    | Yes                    |              24 |            6 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              22 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+-------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |        Enable Signal       |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | distance_calc/s_cnt_reg[2] |                                                 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                            |                                                 |                3 |              6 |         2.00 |
| ~ja_IBUF_BUFG[0]     |                            |                                                 |                3 |              9 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | ja_IBUF_BUFG[0]            | btn_IBUF[0]                                     |                6 |             22 |         3.67 |
|  CLK100MHZ_IBUF_BUFG |                            | trig_gen/trigger/s_count[0]_i_2__0_n_0          |                6 |             24 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                            | driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1_n_0 |                8 |             31 |         3.88 |
+----------------------+----------------------------+-------------------------------------------------+------------------+----------------+--------------+


