[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypeParam2/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/TypeParam2/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/TypeParam2/dut.sv".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:1:1: No timescale set for "rr_arb_tree".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:8:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:1:1: Compile module "work@rr_arb_tree".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:8:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
Instance tree:
[TOP] work@top work@top
[MOD] work@rr_arb_tree work@top.i_arbiter

[NTE:EL0503] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:8:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[NTE:EL0523] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:8:1: Instance "work@top".
[NTE:EL0523] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:15:2: Instance "work@top.i_arbiter".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               6
design                                                 1
logic_net                                              2
logic_typespec                                         7
module_inst                                            5
operation                                              1
range                                                  3
ref_module                                             1
ref_obj                                                2
ref_typespec                                           9
struct_typespec                                        2
struct_var                                             1
type_parameter                                         2
typespec_member                                        6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeParam2/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TypeParam2/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TypeParam2/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (work@top)
|vpiName:work@top
|uhdmallModules:
\_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (work@top)
  |vpiFullName:work@rr_arb_tree
  |vpiParameter:
  \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
    |vpiParent:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
    |vpiName:DataType
    |vpiFullName:work@rr_arb_tree.DataType
    |vpiTypespec:
    \_RefTypespec: (work@rr_arb_tree.DataType)
      |vpiParent:
      \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
      |vpiFullName:work@rr_arb_tree.DataType
      |vpiActual:
      \_LogicTypespec: , line:2:39, endln:2:60
  |vpiDefName:work@rr_arb_tree
  |vpiNet:
  \_LogicNet: (work@rr_arb_tree.data), line:3:12, endln:3:16
    |vpiParent:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
    |vpiName:data
    |vpiFullName:work@rr_arb_tree.data
  |vpiNet:
  \_LogicNet: (work@rr_arb_tree.DataWidth), line:2:46, endln:2:55
    |vpiParent:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
    |vpiName:DataWidth
    |vpiFullName:work@rr_arb_tree.DataWidth
    |vpiNetType:1
|uhdmallModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
  |vpiParent:
  \_Design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_StructTypespec: (output_t), line:9:10, endln:13:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiName:output_t
    |vpiInstance:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (result), line:10:19, endln:10:25
      |vpiParent:
      \_StructTypespec: (output_t), line:9:10, endln:13:4
      |vpiName:result
      |vpiTypespec:
      \_RefTypespec: (work@top.output_t.result)
        |vpiParent:
        \_TypespecMember: (result), line:10:19, endln:10:25
        |vpiFullName:work@top.output_t.result
        |vpiActual:
        \_LogicTypespec: , line:10:5, endln:10:16
      |vpiRefFile:${SURELOG_DIR}/tests/TypeParam2/dut.sv
      |vpiRefLineNo:10
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:10
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_TypespecMember: (status), line:11:11, endln:11:17
      |vpiParent:
      \_StructTypespec: (output_t), line:9:10, endln:13:4
      |vpiName:status
      |vpiTypespec:
      \_RefTypespec: (work@top.output_t.status)
        |vpiParent:
        \_TypespecMember: (status), line:11:11, endln:11:17
        |vpiFullName:work@top.output_t.status
        |vpiActual:
        \_LogicTypespec: , line:11:5, endln:11:10
      |vpiRefFile:${SURELOG_DIR}/tests/TypeParam2/dut.sv
      |vpiRefLineNo:11
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:11
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_TypespecMember: (tag), line:12:22, endln:12:25
      |vpiParent:
      \_StructTypespec: (output_t), line:9:10, endln:13:4
      |vpiName:tag
      |vpiTypespec:
      \_RefTypespec: (work@top.output_t.tag)
        |vpiParent:
        \_TypespecMember: (tag), line:12:22, endln:12:25
        |vpiFullName:work@top.output_t.tag
        |vpiActual:
        \_LogicTypespec: , line:12:5, endln:12:10
      |vpiRefFile:${SURELOG_DIR}/tests/TypeParam2/dut.sv
      |vpiRefLineNo:12
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:12
      |vpiRefEndColumnNo:10
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@rr_arb_tree (i_arbiter), line:17:5, endln:17:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiName:i_arbiter
    |vpiDefName:work@rr_arb_tree
    |vpiActual:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
|uhdmtopModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
  |vpiName:work@top
  |vpiTypedef:
  \_StructTypespec: (output_t), line:9:10, endln:13:4
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_Module: work@rr_arb_tree (work@top.i_arbiter), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:15:2, endln:17:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiName:i_arbiter
    |vpiFullName:work@top.i_arbiter
    |vpiVariables:
    \_StructVar: (work@top.i_arbiter.data), line:3:12, endln:3:16
      |vpiParent:
      \_Module: work@rr_arb_tree (work@top.i_arbiter), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:15:2, endln:17:18
      |vpiTypespec:
      \_RefTypespec: (work@top.i_arbiter.data)
        |vpiParent:
        \_StructVar: (work@top.i_arbiter.data), line:3:12, endln:3:16
        |vpiFullName:work@top.i_arbiter.data
        |vpiActual:
        \_StructTypespec: (output_t), line:9:10, endln:13:4
      |vpiName:data
      |vpiFullName:work@top.i_arbiter.data
      |vpiVisibility:1
    |vpiParameter:
    \_TypeParameter: (work@top.i_arbiter.DataType)
      |vpiParent:
      \_Module: work@rr_arb_tree (work@top.i_arbiter), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:15:2, endln:17:18
      |vpiName:DataType
      |vpiFullName:work@top.i_arbiter.DataType
      |vpiTypespec:
      \_RefTypespec: (work@top.i_arbiter.DataType)
        |vpiParent:
        \_TypeParameter: (work@top.i_arbiter.DataType)
        |vpiFullName:work@top.i_arbiter.DataType
        |vpiActual:
        \_StructTypespec: (output_t), line:9:10, endln:13:4
    |vpiDefName:work@rr_arb_tree
    |vpiDefFile:${SURELOG_DIR}/tests/TypeParam2/dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
\_weaklyReferenced:
\_LogicTypespec: , line:2:39, endln:2:60
  |vpiParent:
  \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
  |vpiRange:
  \_Range: , line:2:45, endln:2:60
    |vpiParent:
    \_LogicTypespec: , line:2:39, endln:2:60
    |vpiLeftRange:
    \_Operation: , line:2:46, endln:2:57
      |vpiParent:
      \_Range: , line:2:45, endln:2:60
      |vpiOpType:11
      |vpiOperand:
      \_RefObj: (work@rr_arb_tree.DataType.DataWidth), line:2:46, endln:2:55
        |vpiParent:
        \_Operation: , line:2:46, endln:2:57
        |vpiName:DataWidth
        |vpiFullName:work@rr_arb_tree.DataType.DataWidth
        |vpiActual:
        \_LogicNet: (work@rr_arb_tree.DataWidth), line:2:46, endln:2:55
      |vpiOperand:
      \_Constant: , line:2:56, endln:2:57
        |vpiParent:
        \_Operation: , line:2:46, endln:2:57
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:2:58, endln:2:59
      |vpiParent:
      \_Range: , line:2:45, endln:2:60
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:10:5, endln:10:16
  |vpiParent:
  \_TypespecMember: (result), line:10:19, endln:10:25
  |vpiRange:
  \_Range: , line:10:11, endln:10:16
    |vpiParent:
    \_LogicTypespec: , line:10:5, endln:10:16
    |vpiLeftRange:
    \_Constant: , line:10:12, endln:10:13
      |vpiParent:
      \_Range: , line:10:11, endln:10:16
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:10:14, endln:10:15
      |vpiParent:
      \_Range: , line:10:11, endln:10:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:11:5, endln:11:10
  |vpiParent:
  \_TypespecMember: (status), line:11:11, endln:11:17
\_LogicTypespec: , line:12:5, endln:12:10
  |vpiParent:
  \_TypespecMember: (tag), line:12:22, endln:12:25
\_StructTypespec: (output_t), line:9:10, endln:13:4
  |vpiParent:
  \_TypeParameter: (work@top.i_arbiter.DataType)
  |vpiName:output_t
  |vpiPacked:1
  |vpiTypespecMember:
  \_TypespecMember: (result), line:10:19, endln:10:25
    |vpiParent:
    \_StructTypespec: (output_t), line:9:10, endln:13:4
    |vpiName:result
    |vpiTypespec:
    \_RefTypespec: (work@top.i_arbiter.DataType.output_t.result)
      |vpiParent:
      \_TypespecMember: (result), line:10:19, endln:10:25
      |vpiFullName:work@top.i_arbiter.DataType.output_t.result
      |vpiActual:
      \_LogicTypespec: , line:10:5, endln:10:16
    |vpiRefFile:${SURELOG_DIR}/tests/TypeParam2/dut.sv
    |vpiRefLineNo:10
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:10
    |vpiRefEndColumnNo:16
  |vpiTypespecMember:
  \_TypespecMember: (status), line:11:11, endln:11:17
    |vpiParent:
    \_StructTypespec: (output_t), line:9:10, endln:13:4
    |vpiName:status
    |vpiTypespec:
    \_RefTypespec: (work@top.i_arbiter.DataType.output_t.status)
      |vpiParent:
      \_TypespecMember: (status), line:11:11, endln:11:17
      |vpiFullName:work@top.i_arbiter.DataType.output_t.status
      |vpiActual:
      \_LogicTypespec: , line:11:5, endln:11:10
    |vpiRefFile:${SURELOG_DIR}/tests/TypeParam2/dut.sv
    |vpiRefLineNo:11
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:11
    |vpiRefEndColumnNo:10
  |vpiTypespecMember:
  \_TypespecMember: (tag), line:12:22, endln:12:25
    |vpiParent:
    \_StructTypespec: (output_t), line:9:10, endln:13:4
    |vpiName:tag
    |vpiTypespec:
    \_RefTypespec: (work@top.i_arbiter.DataType.output_t.tag)
      |vpiParent:
      \_TypespecMember: (tag), line:12:22, endln:12:25
      |vpiFullName:work@top.i_arbiter.DataType.output_t.tag
      |vpiActual:
      \_LogicTypespec: , line:12:5, endln:12:10
    |vpiRefFile:${SURELOG_DIR}/tests/TypeParam2/dut.sv
    |vpiRefLineNo:12
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:12
    |vpiRefEndColumnNo:10
\_LogicTypespec: , line:10:5, endln:10:16
  |vpiParent:
  \_RefTypespec: (work@top.i_arbiter.DataType.output_t.result)
  |vpiRange:
  \_Range: , line:10:11, endln:10:16
    |vpiParent:
    \_LogicTypespec: , line:10:5, endln:10:16
    |vpiLeftRange:
    \_Constant: , line:10:12, endln:10:13
      |vpiParent:
      \_Range: , line:10:11, endln:10:16
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:10:14, endln:10:15
      |vpiParent:
      \_Range: , line:10:11, endln:10:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:11:5, endln:11:10
  |vpiParent:
  \_RefTypespec: (work@top.i_arbiter.DataType.output_t.status)
\_LogicTypespec: , line:12:5, endln:12:10
  |vpiParent:
  \_RefTypespec: (work@top.i_arbiter.DataType.output_t.tag)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/TypeParam2/dut.sv | ${SURELOG_DIR}/build/regression/TypeParam2/roundtrip/dut_000.sv | 6 | 20 |
============================== End RoundTrip Results ==============================
