Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jul 16 23:04:00 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file ip_core_control_sets_placed.rpt
| Design       : ip_core
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           12 |
| Yes          | No                    | No                     |             234 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                  | conv1/conv_ok                       |                1 |              1 |
|  clk_IBUF_BUFG |                                  | conv1/rst_quant                     |                2 |              4 |
|  clk_IBUF_BUFG |                                  | conv1/rst_relu                      |                2 |              5 |
|  clk_IBUF_BUFG | conv1/activation/p_0_in          |                                     |                1 |              5 |
|  clk_IBUF_BUFG | conv1/quant/remainder[7]_i_1_n_0 |                                     |                2 |              8 |
|  clk_IBUF_BUFG | conv1/activation/aux_num_0       | conv1/activation/aux_num[7]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG | conv1/activation/aux_num3_1      |                                     |                1 |              8 |
|  clk_IBUF_BUFG | conv1/activation/aux_num4        |                                     |                1 |              8 |
|  clk_IBUF_BUFG | conv1/quant/res1[8]_i_1_n_0      |                                     |                3 |              9 |
|  clk_IBUF_BUFG | conv1/activation/aux_num2_2      |                                     |                2 |              9 |
|  clk_IBUF_BUFG | conv1/quant/result4[8]_i_1_n_0   |                                     |                2 |              9 |
|  clk_IBUF_BUFG | conv1/quant/result2[16]_i_1_n_0  |                                     |                4 |             17 |
|  clk_IBUF_BUFG | conv1/__7/i__n_0                 |                                     |                5 |             17 |
|  clk_IBUF_BUFG |                                  |                                     |                9 |             25 |
|  clk_IBUF_BUFG |                                  | clk_5/clear                         |                7 |             28 |
|  clk_IBUF_BUFG | conv1/rstl_mult[1][16]_i_1_n_0   |                                     |               33 |            144 |
+----------------+----------------------------------+-------------------------------------+------------------+----------------+


