$date
	Sun Nov 30 14:12:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var reg 1 ! hz100 $end
$var reg 1 " reset $end
$scope module dut $end
$var wire 1 # blue $end
$var wire 1 $ green $end
$var wire 1 ! hz100 $end
$var wire 32 % instruction0 [31:0] $end
$var wire 32 & instruction1 [31:0] $end
$var wire 21 ' pb [20:0] $end
$var wire 1 ( red $end
$var wire 1 " reset $end
$var wire 8 ) right [7:0] $end
$var wire 1 * rxclk $end
$var wire 8 + rxdata [7:0] $end
$var wire 1 , rxready $end
$var wire 8 - ss0 [7:0] $end
$var wire 8 . ss1 [7:0] $end
$var wire 8 / ss2 [7:0] $end
$var wire 8 0 ss3 [7:0] $end
$var wire 8 1 ss4 [7:0] $end
$var wire 8 2 ss5 [7:0] $end
$var wire 8 3 ss6 [7:0] $end
$var wire 8 4 ss7 [7:0] $end
$var wire 1 5 txclk $end
$var wire 8 6 txdata [7:0] $end
$var wire 1 7 txready $end
$var wire 5 8 reg4 [4:0] $end
$var wire 5 9 reg3 [4:0] $end
$var wire 5 : reg2 [4:0] $end
$var wire 5 ; reg1 [4:0] $end
$var wire 32 < read_data2_dp2 [31:0] $end
$var wire 32 = read_data2_dp1 [31:0] $end
$var wire 32 > read_data1_dp2 [31:0] $end
$var wire 32 ? read_data1_dp1 [31:0] $end
$var wire 7 @ opcode_2 [6:0] $end
$var wire 7 A opcode_1 [6:0] $end
$var wire 1 B nothing_filled $end
$var wire 8 C left [7:0] $end
$var wire 32 D imm2 [31:0] $end
$var wire 32 E imm1 [31:0] $end
$var wire 1 F hz1_clk_en $end
$var wire 1 G freeze2 $end
$var wire 1 H freeze1 $end
$var wire 1 I dependency_on_ins2 $end
$var wire 1 J datapath_2_enable $end
$var wire 1 K datapath_1_enable $end
$var wire 5 L RegD2 [4:0] $end
$var wire 5 M RegD1 [4:0] $end
$var wire 1 N ALU_src2 $end
$var wire 1 O ALU_src1 $end
$var wire 32 P ALU_result2 [31:0] $end
$var wire 32 Q ALU_result1 [31:0] $end
$var reg 8 R led_sampled [7:0] $end
$scope module alu1 $end
$var wire 1 S ALU_control $end
$var wire 32 T instruction [31:0] $end
$var wire 7 U opcode_out [6:0] $end
$var wire 32 V src_B [31:0] $end
$var wire 32 W sub_result [31:0] $end
$var wire 32 X src_A [31:0] $end
$var wire 7 Y opcode [6:0] $end
$var wire 7 Z funct7 [6:0] $end
$var wire 3 [ funct3 [2:0] $end
$var reg 32 \ ALU_result [31:0] $end
$scope module subtractor $end
$var wire 32 ] B [31:0] $end
$var wire 1 ^ Cin $end
$var wire 32 _ S [31:0] $end
$var wire 1 ` Cout $end
$var wire 31 a C [30:0] $end
$var wire 32 b A [31:0] $end
$scope module fa0 $end
$var wire 1 c A $end
$var wire 1 d B $end
$var wire 1 ^ Cin $end
$var wire 1 e Cout $end
$var wire 1 f S $end
$upscope $end
$scope module fa1 $end
$var wire 1 g A $end
$var wire 1 h B $end
$var wire 1 i Cin $end
$var wire 1 j Cout $end
$var wire 1 k S $end
$upscope $end
$scope module fa10 $end
$var wire 1 l A $end
$var wire 1 m B $end
$var wire 1 n Cin $end
$var wire 1 o Cout $end
$var wire 1 p S $end
$upscope $end
$scope module fa11 $end
$var wire 1 q A $end
$var wire 1 r B $end
$var wire 1 s Cin $end
$var wire 1 t Cout $end
$var wire 1 u S $end
$upscope $end
$scope module fa12 $end
$var wire 1 v A $end
$var wire 1 w B $end
$var wire 1 x Cin $end
$var wire 1 y Cout $end
$var wire 1 z S $end
$upscope $end
$scope module fa13 $end
$var wire 1 { A $end
$var wire 1 | B $end
$var wire 1 } Cin $end
$var wire 1 ~ Cout $end
$var wire 1 !" S $end
$upscope $end
$scope module fa14 $end
$var wire 1 "" A $end
$var wire 1 #" B $end
$var wire 1 $" Cin $end
$var wire 1 %" Cout $end
$var wire 1 &" S $end
$upscope $end
$scope module fa15 $end
$var wire 1 '" A $end
$var wire 1 (" B $end
$var wire 1 )" Cin $end
$var wire 1 *" Cout $end
$var wire 1 +" S $end
$upscope $end
$scope module fa16 $end
$var wire 1 ," A $end
$var wire 1 -" B $end
$var wire 1 ." Cin $end
$var wire 1 /" Cout $end
$var wire 1 0" S $end
$upscope $end
$scope module fa17 $end
$var wire 1 1" A $end
$var wire 1 2" B $end
$var wire 1 3" Cin $end
$var wire 1 4" Cout $end
$var wire 1 5" S $end
$upscope $end
$scope module fa18 $end
$var wire 1 6" A $end
$var wire 1 7" B $end
$var wire 1 8" Cin $end
$var wire 1 9" Cout $end
$var wire 1 :" S $end
$upscope $end
$scope module fa19 $end
$var wire 1 ;" A $end
$var wire 1 <" B $end
$var wire 1 =" Cin $end
$var wire 1 >" Cout $end
$var wire 1 ?" S $end
$upscope $end
$scope module fa2 $end
$var wire 1 @" A $end
$var wire 1 A" B $end
$var wire 1 B" Cin $end
$var wire 1 C" Cout $end
$var wire 1 D" S $end
$upscope $end
$scope module fa20 $end
$var wire 1 E" A $end
$var wire 1 F" B $end
$var wire 1 G" Cin $end
$var wire 1 H" Cout $end
$var wire 1 I" S $end
$upscope $end
$scope module fa21 $end
$var wire 1 J" A $end
$var wire 1 K" B $end
$var wire 1 L" Cin $end
$var wire 1 M" Cout $end
$var wire 1 N" S $end
$upscope $end
$scope module fa22 $end
$var wire 1 O" A $end
$var wire 1 P" B $end
$var wire 1 Q" Cin $end
$var wire 1 R" Cout $end
$var wire 1 S" S $end
$upscope $end
$scope module fa23 $end
$var wire 1 T" A $end
$var wire 1 U" B $end
$var wire 1 V" Cin $end
$var wire 1 W" Cout $end
$var wire 1 X" S $end
$upscope $end
$scope module fa24 $end
$var wire 1 Y" A $end
$var wire 1 Z" B $end
$var wire 1 [" Cin $end
$var wire 1 \" Cout $end
$var wire 1 ]" S $end
$upscope $end
$scope module fa25 $end
$var wire 1 ^" A $end
$var wire 1 _" B $end
$var wire 1 `" Cin $end
$var wire 1 a" Cout $end
$var wire 1 b" S $end
$upscope $end
$scope module fa26 $end
$var wire 1 c" A $end
$var wire 1 d" B $end
$var wire 1 e" Cin $end
$var wire 1 f" Cout $end
$var wire 1 g" S $end
$upscope $end
$scope module fa27 $end
$var wire 1 h" A $end
$var wire 1 i" B $end
$var wire 1 j" Cin $end
$var wire 1 k" Cout $end
$var wire 1 l" S $end
$upscope $end
$scope module fa28 $end
$var wire 1 m" A $end
$var wire 1 n" B $end
$var wire 1 o" Cin $end
$var wire 1 p" Cout $end
$var wire 1 q" S $end
$upscope $end
$scope module fa29 $end
$var wire 1 r" A $end
$var wire 1 s" B $end
$var wire 1 t" Cin $end
$var wire 1 u" Cout $end
$var wire 1 v" S $end
$upscope $end
$scope module fa3 $end
$var wire 1 w" A $end
$var wire 1 x" B $end
$var wire 1 y" Cin $end
$var wire 1 z" Cout $end
$var wire 1 {" S $end
$upscope $end
$scope module fa30 $end
$var wire 1 |" A $end
$var wire 1 }" B $end
$var wire 1 ~" Cin $end
$var wire 1 !# Cout $end
$var wire 1 "# S $end
$upscope $end
$scope module fa31 $end
$var wire 1 ## A $end
$var wire 1 $# B $end
$var wire 1 %# Cin $end
$var wire 1 ` Cout $end
$var wire 1 &# S $end
$upscope $end
$scope module fa4 $end
$var wire 1 '# A $end
$var wire 1 (# B $end
$var wire 1 )# Cin $end
$var wire 1 *# Cout $end
$var wire 1 +# S $end
$upscope $end
$scope module fa5 $end
$var wire 1 ,# A $end
$var wire 1 -# B $end
$var wire 1 .# Cin $end
$var wire 1 /# Cout $end
$var wire 1 0# S $end
$upscope $end
$scope module fa6 $end
$var wire 1 1# A $end
$var wire 1 2# B $end
$var wire 1 3# Cin $end
$var wire 1 4# Cout $end
$var wire 1 5# S $end
$upscope $end
$scope module fa7 $end
$var wire 1 6# A $end
$var wire 1 7# B $end
$var wire 1 8# Cin $end
$var wire 1 9# Cout $end
$var wire 1 :# S $end
$upscope $end
$scope module fa8 $end
$var wire 1 ;# A $end
$var wire 1 <# B $end
$var wire 1 =# Cin $end
$var wire 1 ># Cout $end
$var wire 1 ?# S $end
$upscope $end
$scope module fa9 $end
$var wire 1 @# A $end
$var wire 1 A# B $end
$var wire 1 B# Cin $end
$var wire 1 C# Cout $end
$var wire 1 D# S $end
$upscope $end
$upscope $end
$upscope $end
$scope module alu2 $end
$var wire 1 E# ALU_control $end
$var wire 32 F# instruction [31:0] $end
$var wire 7 G# opcode_out [6:0] $end
$var wire 32 H# src_B [31:0] $end
$var wire 32 I# sub_result [31:0] $end
$var wire 32 J# src_A [31:0] $end
$var wire 7 K# opcode [6:0] $end
$var wire 7 L# funct7 [6:0] $end
$var wire 3 M# funct3 [2:0] $end
$var reg 32 N# ALU_result [31:0] $end
$scope module subtractor $end
$var wire 32 O# B [31:0] $end
$var wire 1 P# Cin $end
$var wire 32 Q# S [31:0] $end
$var wire 1 R# Cout $end
$var wire 31 S# C [30:0] $end
$var wire 32 T# A [31:0] $end
$scope module fa0 $end
$var wire 1 U# A $end
$var wire 1 V# B $end
$var wire 1 P# Cin $end
$var wire 1 W# Cout $end
$var wire 1 X# S $end
$upscope $end
$scope module fa1 $end
$var wire 1 Y# A $end
$var wire 1 Z# B $end
$var wire 1 [# Cin $end
$var wire 1 \# Cout $end
$var wire 1 ]# S $end
$upscope $end
$scope module fa10 $end
$var wire 1 ^# A $end
$var wire 1 _# B $end
$var wire 1 `# Cin $end
$var wire 1 a# Cout $end
$var wire 1 b# S $end
$upscope $end
$scope module fa11 $end
$var wire 1 c# A $end
$var wire 1 d# B $end
$var wire 1 e# Cin $end
$var wire 1 f# Cout $end
$var wire 1 g# S $end
$upscope $end
$scope module fa12 $end
$var wire 1 h# A $end
$var wire 1 i# B $end
$var wire 1 j# Cin $end
$var wire 1 k# Cout $end
$var wire 1 l# S $end
$upscope $end
$scope module fa13 $end
$var wire 1 m# A $end
$var wire 1 n# B $end
$var wire 1 o# Cin $end
$var wire 1 p# Cout $end
$var wire 1 q# S $end
$upscope $end
$scope module fa14 $end
$var wire 1 r# A $end
$var wire 1 s# B $end
$var wire 1 t# Cin $end
$var wire 1 u# Cout $end
$var wire 1 v# S $end
$upscope $end
$scope module fa15 $end
$var wire 1 w# A $end
$var wire 1 x# B $end
$var wire 1 y# Cin $end
$var wire 1 z# Cout $end
$var wire 1 {# S $end
$upscope $end
$scope module fa16 $end
$var wire 1 |# A $end
$var wire 1 }# B $end
$var wire 1 ~# Cin $end
$var wire 1 !$ Cout $end
$var wire 1 "$ S $end
$upscope $end
$scope module fa17 $end
$var wire 1 #$ A $end
$var wire 1 $$ B $end
$var wire 1 %$ Cin $end
$var wire 1 &$ Cout $end
$var wire 1 '$ S $end
$upscope $end
$scope module fa18 $end
$var wire 1 ($ A $end
$var wire 1 )$ B $end
$var wire 1 *$ Cin $end
$var wire 1 +$ Cout $end
$var wire 1 ,$ S $end
$upscope $end
$scope module fa19 $end
$var wire 1 -$ A $end
$var wire 1 .$ B $end
$var wire 1 /$ Cin $end
$var wire 1 0$ Cout $end
$var wire 1 1$ S $end
$upscope $end
$scope module fa2 $end
$var wire 1 2$ A $end
$var wire 1 3$ B $end
$var wire 1 4$ Cin $end
$var wire 1 5$ Cout $end
$var wire 1 6$ S $end
$upscope $end
$scope module fa20 $end
$var wire 1 7$ A $end
$var wire 1 8$ B $end
$var wire 1 9$ Cin $end
$var wire 1 :$ Cout $end
$var wire 1 ;$ S $end
$upscope $end
$scope module fa21 $end
$var wire 1 <$ A $end
$var wire 1 =$ B $end
$var wire 1 >$ Cin $end
$var wire 1 ?$ Cout $end
$var wire 1 @$ S $end
$upscope $end
$scope module fa22 $end
$var wire 1 A$ A $end
$var wire 1 B$ B $end
$var wire 1 C$ Cin $end
$var wire 1 D$ Cout $end
$var wire 1 E$ S $end
$upscope $end
$scope module fa23 $end
$var wire 1 F$ A $end
$var wire 1 G$ B $end
$var wire 1 H$ Cin $end
$var wire 1 I$ Cout $end
$var wire 1 J$ S $end
$upscope $end
$scope module fa24 $end
$var wire 1 K$ A $end
$var wire 1 L$ B $end
$var wire 1 M$ Cin $end
$var wire 1 N$ Cout $end
$var wire 1 O$ S $end
$upscope $end
$scope module fa25 $end
$var wire 1 P$ A $end
$var wire 1 Q$ B $end
$var wire 1 R$ Cin $end
$var wire 1 S$ Cout $end
$var wire 1 T$ S $end
$upscope $end
$scope module fa26 $end
$var wire 1 U$ A $end
$var wire 1 V$ B $end
$var wire 1 W$ Cin $end
$var wire 1 X$ Cout $end
$var wire 1 Y$ S $end
$upscope $end
$scope module fa27 $end
$var wire 1 Z$ A $end
$var wire 1 [$ B $end
$var wire 1 \$ Cin $end
$var wire 1 ]$ Cout $end
$var wire 1 ^$ S $end
$upscope $end
$scope module fa28 $end
$var wire 1 _$ A $end
$var wire 1 `$ B $end
$var wire 1 a$ Cin $end
$var wire 1 b$ Cout $end
$var wire 1 c$ S $end
$upscope $end
$scope module fa29 $end
$var wire 1 d$ A $end
$var wire 1 e$ B $end
$var wire 1 f$ Cin $end
$var wire 1 g$ Cout $end
$var wire 1 h$ S $end
$upscope $end
$scope module fa3 $end
$var wire 1 i$ A $end
$var wire 1 j$ B $end
$var wire 1 k$ Cin $end
$var wire 1 l$ Cout $end
$var wire 1 m$ S $end
$upscope $end
$scope module fa30 $end
$var wire 1 n$ A $end
$var wire 1 o$ B $end
$var wire 1 p$ Cin $end
$var wire 1 q$ Cout $end
$var wire 1 r$ S $end
$upscope $end
$scope module fa31 $end
$var wire 1 s$ A $end
$var wire 1 t$ B $end
$var wire 1 u$ Cin $end
$var wire 1 R# Cout $end
$var wire 1 v$ S $end
$upscope $end
$scope module fa4 $end
$var wire 1 w$ A $end
$var wire 1 x$ B $end
$var wire 1 y$ Cin $end
$var wire 1 z$ Cout $end
$var wire 1 {$ S $end
$upscope $end
$scope module fa5 $end
$var wire 1 |$ A $end
$var wire 1 }$ B $end
$var wire 1 ~$ Cin $end
$var wire 1 !% Cout $end
$var wire 1 "% S $end
$upscope $end
$scope module fa6 $end
$var wire 1 #% A $end
$var wire 1 $% B $end
$var wire 1 %% Cin $end
$var wire 1 &% Cout $end
$var wire 1 '% S $end
$upscope $end
$scope module fa7 $end
$var wire 1 (% A $end
$var wire 1 )% B $end
$var wire 1 *% Cin $end
$var wire 1 +% Cout $end
$var wire 1 ,% S $end
$upscope $end
$scope module fa8 $end
$var wire 1 -% A $end
$var wire 1 .% B $end
$var wire 1 /% Cin $end
$var wire 1 0% Cout $end
$var wire 1 1% S $end
$upscope $end
$scope module fa9 $end
$var wire 1 2% A $end
$var wire 1 3% B $end
$var wire 1 4% Cin $end
$var wire 1 5% Cout $end
$var wire 1 6% S $end
$upscope $end
$upscope $end
$upscope $end
$scope module cache_inst $end
$var wire 1 ! clk $end
$var wire 1 7% dependency_on_ins2 $end
$var wire 32 8% instruction0 [31:0] $end
$var wire 32 9% instruction1 [31:0] $end
$var wire 1 " n_rst $end
$var wire 1 G freeze2 $end
$var wire 1 H freeze1 $end
$var wire 1 F en $end
$var wire 1 :% busy $end
$var reg 32 ;% PC [31:0] $end
$var reg 32 <% next_PC [31:0] $end
$var reg 1 B nothing_filled $end
$var reg 1 =% second_half_cache_to_fill $end
$scope module wb_inst0 $end
$var wire 32 >% addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 ?% en $end
$var wire 1 @% req $end
$var wire 1 A% rst_n $end
$var wire 32 B% wdata [31:0] $end
$var wire 1 C% we $end
$var parameter 32 D% DEPTH $end
$var parameter 32 E% LATENCY $end
$var parameter 184 F% MEM_FILE $end
$var reg 32 G% addr_reg [31:0] $end
$var reg 1 :% busy $end
$var reg 2 H% counter [1:0] $end
$var reg 1 I% pending $end
$var reg 32 J% rdata [31:0] $end
$var reg 1 K% valid $end
$upscope $end
$scope module wb_inst1 $end
$var wire 32 L% addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 M% en $end
$var wire 1 N% req $end
$var wire 1 O% rst_n $end
$var wire 32 P% wdata [31:0] $end
$var wire 1 Q% we $end
$var parameter 32 R% DEPTH $end
$var parameter 32 S% LATENCY $end
$var parameter 184 T% MEM_FILE $end
$var reg 32 U% addr_reg [31:0] $end
$var reg 1 V% busy $end
$var reg 2 W% counter [1:0] $end
$var reg 1 X% pending $end
$var reg 32 Y% rdata [31:0] $end
$var reg 1 Z% valid $end
$upscope $end
$scope module wb_inst2 $end
$var wire 32 [% addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 \% en $end
$var wire 1 ]% req $end
$var wire 1 ^% rst_n $end
$var wire 32 _% wdata [31:0] $end
$var wire 1 `% we $end
$var parameter 32 a% DEPTH $end
$var parameter 32 b% LATENCY $end
$var parameter 184 c% MEM_FILE $end
$var reg 32 d% addr_reg [31:0] $end
$var reg 1 e% busy $end
$var reg 2 f% counter [1:0] $end
$var reg 1 g% pending $end
$var reg 32 h% rdata [31:0] $end
$var reg 1 i% valid $end
$upscope $end
$scope module wb_inst3 $end
$var wire 32 j% addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 k% en $end
$var wire 1 l% req $end
$var wire 1 m% rst_n $end
$var wire 32 n% wdata [31:0] $end
$var wire 1 o% we $end
$var parameter 32 p% DEPTH $end
$var parameter 32 q% LATENCY $end
$var parameter 184 r% MEM_FILE $end
$var reg 32 s% addr_reg [31:0] $end
$var reg 1 t% busy $end
$var reg 2 u% counter [1:0] $end
$var reg 1 v% pending $end
$var reg 32 w% rdata [31:0] $end
$var reg 1 x% valid $end
$upscope $end
$scope module wb_inst4 $end
$var wire 32 y% addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 z% en $end
$var wire 1 {% req $end
$var wire 1 |% rst_n $end
$var wire 32 }% wdata [31:0] $end
$var wire 1 ~% we $end
$var parameter 32 !& DEPTH $end
$var parameter 32 "& LATENCY $end
$var parameter 184 #& MEM_FILE $end
$var reg 32 $& addr_reg [31:0] $end
$var reg 1 %& busy $end
$var reg 2 && counter [1:0] $end
$var reg 1 '& pending $end
$var reg 32 (& rdata [31:0] $end
$var reg 1 )& valid $end
$upscope $end
$scope module wb_inst5 $end
$var wire 32 *& addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 +& en $end
$var wire 1 ,& req $end
$var wire 1 -& rst_n $end
$var wire 32 .& wdata [31:0] $end
$var wire 1 /& we $end
$var parameter 32 0& DEPTH $end
$var parameter 32 1& LATENCY $end
$var parameter 184 2& MEM_FILE $end
$var reg 32 3& addr_reg [31:0] $end
$var reg 1 4& busy $end
$var reg 2 5& counter [1:0] $end
$var reg 1 6& pending $end
$var reg 32 7& rdata [31:0] $end
$var reg 1 8& valid $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 9& i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 :& i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 ;& i [31:0] $end
$upscope $end
$upscope $end
$scope module clk_divider_1HZ $end
$var wire 1 ! clk $end
$var wire 32 <& div [31:0] $end
$var wire 1 " n_rst $end
$var reg 32 =& counter [31:0] $end
$var reg 1 F new_clk $end
$upscope $end
$scope module reg_file_inst $end
$var wire 1 ! clk $end
$var wire 1 F en $end
$var wire 1 " n_rst $end
$var wire 32 >& read_data1 [31:0] $end
$var wire 32 ?& read_data2 [31:0] $end
$var wire 32 @& read_data3 [31:0] $end
$var wire 32 A& read_data4 [31:0] $end
$var wire 1 B& reg_write $end
$var wire 1 C& reg_write2 $end
$var wire 32 D& write_data [31:0] $end
$var wire 32 E& write_data2 [31:0] $end
$var wire 5 F& regd2 [4:0] $end
$var wire 5 G& regd [4:0] $end
$var wire 5 H& reg4 [4:0] $end
$var wire 5 I& reg3 [4:0] $end
$var wire 5 J& reg2 [4:0] $end
$var wire 5 K& reg1 [4:0] $end
$scope begin $ivl_for_loop3 $end
$var integer 32 L& i [31:0] $end
$upscope $end
$upscope $end
$scope module sched_assist_inst $end
$var wire 1 ! clk $end
$var wire 1 F en $end
$var wire 32 M& instruction0 [31:0] $end
$var wire 32 N& instruction1 [31:0] $end
$var wire 1 " n_rst $end
$var wire 1 B nothing_filled $end
$var wire 5 O& reg4 [4:0] $end
$var wire 5 P& reg3 [4:0] $end
$var wire 5 Q& reg2 [4:0] $end
$var wire 5 R& reg1 [4:0] $end
$var wire 5 S& RegD2 [4:0] $end
$var wire 5 T& RegD1 [4:0] $end
$var wire 32 U& Imm2 [31:0] $end
$var wire 32 V& Imm1 [31:0] $end
$var wire 1 N ALUSrc2 $end
$var wire 1 O ALUSrc1 $end
$var reg 1 K datapath_1_enable $end
$var reg 1 J datapath_2_enable $end
$var reg 1 W& dep_detected $end
$var reg 2 X& dep_timer [1:0] $end
$var reg 1 I dependency_on_ins2 $end
$var reg 1 H freeze1 $end
$var reg 1 Y& freeze1_next $end
$var reg 1 G freeze2 $end
$var reg 1 Z& freeze2_next $end
$var reg 32 [& ins0 [31:0] $end
$var reg 32 \& ins1 [31:0] $end
$scope module cu1 $end
$var wire 7 ]& i [6:0] $end
$var wire 32 ^& instruction [31:0] $end
$var wire 7 _& l [6:0] $end
$var wire 7 `& r [6:0] $end
$var wire 7 a& s [6:0] $end
$var wire 7 b& opcode [6:0] $end
$var wire 5 c& RegD [4:0] $end
$var wire 5 d& Reg2 [4:0] $end
$var wire 5 e& Reg1 [4:0] $end
$var reg 1 O ALUSrc $end
$var reg 32 f& Imm [31:0] $end
$upscope $end
$scope module cu2 $end
$var wire 7 g& i [6:0] $end
$var wire 32 h& instruction [31:0] $end
$var wire 7 i& l [6:0] $end
$var wire 7 j& r [6:0] $end
$var wire 7 k& s [6:0] $end
$var wire 7 l& opcode [6:0] $end
$var wire 5 m& RegD [4:0] $end
$var wire 5 n& Reg2 [4:0] $end
$var wire 5 o& Reg1 [4:0] $end
$var reg 1 N ALUSrc $end
$var reg 32 p& Imm [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop4 $end
$var integer 32 q& i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop5 $end
$var integer 32 r& i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 2&
b11 1&
b10000000000 0&
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 #&
b11 "&
b10000000000 !&
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 r%
b11 q%
b10000000000 p%
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 c%
b11 b%
b10000000000 a%
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 T%
b11 S%
b10000000000 R%
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 F%
b11 E%
b10000000000 D%
$end
#0
$dumpvars
b0 r&
b0 q&
b0 p&
bx o&
bx n&
bx m&
bx l&
b100011 k&
b110011 j&
b11 i&
bx h&
b10011 g&
b0 f&
bx e&
bx d&
bx c&
bx b&
b100011 a&
b110011 `&
b11 _&
bx ^&
b10011 ]&
bx \&
bx [&
1Z&
1Y&
bx X&
0W&
b0 V&
b0 U&
bx T&
bx S&
bx R&
bx Q&
bx P&
bx O&
b0 N&
b0 M&
b0 L&
bx K&
bx J&
bx I&
bx H&
bx G&
bx F&
bx E&
bx D&
0C&
0B&
bx A&
bx @&
bx ?&
bx >&
b0 =&
b10 <&
b0 ;&
b1100 :&
b110 9&
08&
b0 7&
06&
b0 5&
04&
bx 3&
0/&
b0 .&
0-&
1,&
1+&
b10100 *&
0)&
b0 (&
0'&
b0 &&
0%&
bx $&
0~%
b0 }%
0|%
1{%
1z%
b10000 y%
0x%
b0 w%
0v%
b0 u%
0t%
bx s%
0o%
b0 n%
0m%
1l%
1k%
b1100 j%
0i%
b0 h%
0g%
b0 f%
0e%
bx d%
0`%
b0 _%
0^%
1]%
1\%
b1000 [%
0Z%
b0 Y%
0X%
b0 W%
0V%
bx U%
0Q%
b0 P%
0O%
1N%
1M%
b100 L%
0K%
b0 J%
0I%
b0 H%
bx G%
0C%
b0 B%
0A%
1@%
1?%
b0 >%
0=%
b110 <%
b0 ;%
0:%
b0 9%
b0 8%
07%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
bx T#
bx S#
xR#
bx Q#
1P#
bx O#
bx N#
b0 M#
b0 L#
b0 K#
bx J#
bx I#
bx H#
b0 G#
b0 F#
0E#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
bx b
bx a
x`
bx _
1^
bx ]
bx \
b0 [
b0 Z
b0 Y
bx X
bx W
bx V
b0 U
b0 T
0S
b0 R
bx Q
bx P
xO
xN
bx M
bx L
0K
0J
0I
xH
xG
0F
b0 E
b0 D
bz00 C
1B
b0 A
b0 @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
z7
bz 6
z5
bz 4
bz 3
bz 2
bz 1
bz 0
bz /
bz .
bz -
z,
bz +
z*
b0 )
z(
bz '
b0 &
b0 %
z$
z#
1"
0!
$end
#1000
b1100 :&
b110 9&
b1100 r&
b100000 q&
bz01 C
1!
#2000
bz00 C
0!
#3000
b1100 :&
b110 9&
b1100 r&
b100000 q&
bz01 C
1!
#4000
bz00 C
0!
#5000
b1100 :&
b110 9&
b1100 r&
b100000 q&
bz01 C
1!
#6000
bz00 C
0!
#7000
b1100 :&
b110 9&
b1100 r&
b100000 q&
bz01 C
1!
#8000
bz00 C
0!
#9000
b1100 :&
b110 9&
b1100 r&
b100000 q&
bz01 C
1!
#10000
bz00 C
0!
#11000
b1100 :&
b110 9&
b1100 r&
b100000 q&
bz01 C
1!
#12000
bz00 C
0!
#13000
b1100 :&
b110 9&
b1100 r&
b100000 q&
bz01 C
1!
#14000
bz00 C
0!
#15000
b1100 :&
b110 9&
b1100 r&
b100000 q&
bz01 C
1!
#16000
bz00 C
0!
#17000
b1100 :&
b110 9&
b1100 r&
b100000 q&
bz01 C
1!
#18000
bz00 C
0!
#19000
b1100 :&
b110 9&
b1100 r&
b100000 q&
bz01 C
1!
#20000
1R#
1`
0v$
0&#
1u$
1%#
1q$
1!#
0r$
0"#
1p$
1~"
1g$
1u"
0h$
0v"
1f$
1t"
1b$
1p"
0c$
0q"
1a$
1o"
1]$
1k"
0^$
0l"
1\$
1j"
1X$
1f"
0Y$
0g"
1W$
1e"
1S$
1a"
0T$
0b"
1R$
1`"
1N$
1\"
0O$
0]"
1M$
1["
1I$
1W"
0J$
0X"
1H$
1V"
1D$
1R"
0E$
0S"
1C$
1Q"
1?$
1M"
0@$
0N"
1>$
1L"
1:$
1H"
0;$
0I"
19$
1G"
10$
1>"
01$
0?"
1/$
1="
1+$
19"
0,$
0:"
1*$
18"
1&$
14"
0'$
05"
1%$
13"
1!$
1/"
0"$
00"
1~#
1."
1z#
1*"
0{#
0+"
1y#
1)"
1u#
1%"
0v#
0&"
1t#
1$"
1p#
1~
0q#
0!"
1o#
1}
1k#
1y
0l#
0z
1j#
1x
1f#
1t
0g#
0u
1e#
1s
1a#
1o
0b#
0p
1`#
1n
15%
1C#
06%
0D#
14%
1B#
10%
1>#
01%
0?#
1/%
1=#
1+%
19#
0,%
0:#
1*%
18#
1&%
14#
0'%
05#
1%%
13#
1!%
1/#
0"%
00#
1~$
1.#
1z$
1*#
0{$
0+#
1y$
1)#
1l$
1z"
0m$
0{"
1k$
1y"
15$
1C"
06$
0D"
14$
1B"
1\#
1j
0]#
0k
1[#
b0 I#
b0 Q#
0X#
1i
b0 W
b0 _
0f
b1111111111111111111111111111111 S#
1W#
b1111111111111111111111111111111 a
1e
1V#
1Z#
13$
1j$
1x$
1}$
1$%
1)%
1.%
13%
1_#
1d#
1i#
1n#
1s#
1x#
1}#
1$$
1)$
1.$
18$
1=$
1B$
1G$
1L$
1Q$
1V$
1[$
1`$
1e$
1o$
1t$
1d
1h
1A"
1x"
1(#
1-#
12#
17#
1<#
1A#
1m
1r
1w
1|
1#"
1("
1-"
12"
17"
1<"
1F"
1K"
1P"
1U"
1Z"
1_"
1d"
1i"
1n"
1s"
1}"
1$#
b11111111111111111111111111111111 O#
b11111111111111111111111111111111 ]
0s$
0n$
0d$
0_$
0Z$
0U$
0P$
0K$
0F$
0A$
0<$
07$
0-$
0($
0#$
0|#
0w#
0r#
0m#
0h#
0c#
0^#
02%
0-%
0(%
0#%
0|$
0w$
0i$
02$
0Y#
0U#
b0 P
b0 N#
b0 E&
b0 H#
0##
0|"
0r"
0m"
0h"
0c"
0^"
0Y"
0T"
0O"
0J"
0E"
0;"
06"
01"
0,"
0'"
0""
0{
0v
0q
0l
0@#
0;#
06#
01#
0,#
0'#
0w"
0@"
0g
0c
b0 Q
b0 \
b0 D&
b0 V
0J
0K
0N
b0 l&
b0 L
b0 F&
b0 S&
b0 m&
b0 >
b0 J#
b0 T#
b0 @&
b0 9
b0 I&
b0 P&
b0 o&
b0 <
b0 A&
b0 8
b0 H&
b0 O&
b0 n&
0O
b0 b&
b0 M
b0 G&
b0 T&
b0 c&
b0 ?
b0 X
b0 b
b0 >&
b0 ;
b0 K&
b0 R&
b0 e&
b0 =
b0 ?&
b0 :
b0 J&
b0 Q&
b0 d&
1Z&
1Y&
b0 \&
b0 h&
b0 [&
b0 ^&
b0 X&
0G
0H
b100000 L&
bz00 C
0!
1A%
1O%
1^%
1m%
1|%
1-&
0"
#21000
b0 G%
b10 H%
1:%
1I%
b100 U%
b10 W%
1V%
1X%
b1000 d%
b10 f%
1e%
1g%
b1100 s%
b10 u%
1t%
1v%
b10000 $&
b10 &&
1%&
1'&
b10100 3&
b10 5&
14&
16&
b1 =&
b100000 L&
b1100 r&
b100000 q&
bz01 C
1!
#22000
bz00 C
0!
#23000
b1 H%
b1 W%
b1 f%
b1 u%
b1 &&
b1 5&
b0 =&
1F
b100000 L&
b1100 r&
b100000 q&
bz11 C
1!
#24000
bz10 C
0!
#25000
b1100 <%
b0 H%
b0 W%
b0 f%
b0 u%
b0 &&
b0 5&
b1010 L%
b1110 [%
b10010 j%
b10110 y%
b11010 *&
b110 ;%
b110 >%
b1 =&
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz11 C
1!
#26000
bz10 C
0!
#27000
1K%
b1 J%
0:%
0I%
1Z%
b100010000000100010011 Y%
0V%
0X%
1i%
b100001000000010010011 h%
0e%
0g%
1x%
b100010000000100010011 w%
0t%
0v%
1)&
b100001000000010010011 (&
0%&
0'&
18&
b100010000000100010011 7&
04&
06&
b0 =&
0F
b10000 L%
b10100 [%
b11000 j%
b11100 y%
b100000 *&
b1100 ;%
b1100 >%
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz01 C
1!
#28000
bz00 C
0!
#29000
b10100 <%
b1100 G%
b10 H%
1:%
1I%
0K%
b10000 U%
b10 W%
1V%
1X%
0Z%
b10100 d%
b10 f%
1e%
1g%
0i%
b11000 s%
b10 u%
1t%
1v%
0x%
b11100 $&
b10 &&
1%&
1'&
0)&
b100000 3&
b10 5&
14&
16&
08&
b1 =&
b100000 L&
b1100 r&
b100000 q&
bz01 C
1!
#30000
bz00 C
0!
#31000
b1 H%
b1 W%
b1 f%
b1 u%
b1 &&
b1 5&
b0 =&
1F
b100000 L&
b1100 r&
b100000 q&
bz11 C
1!
#32000
bz10 C
0!
#33000
0Z&
0Y&
1C&
b10011 @
b10011 G#
b10011 K#
1B&
b1 A
b1 U
b1 Y
0B
1J
1K
b11010 <%
b0 H%
b0 W%
b0 f%
b0 u%
b0 &&
b0 5&
b100010000000100010011 &
b100010000000100010011 F#
b100010000000100010011 9%
b100010000000100010011 N&
b1 %
b1 T
b1 8%
b1 M&
b11000 L%
b11100 [%
b100000 j%
b100100 y%
b101000 *&
b10100 ;%
b10100 >%
b1 =&
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz11 C
1!
#34000
bz10 C
0!
#35000
b10011 A
b10011 U
b10011 Y
b100010 <%
1K%
b100010000000100010011 J%
0:%
0I%
1Z%
b100001000000010010011 Y%
0V%
0X%
1i%
b100010000000100010011 h%
0e%
0g%
1x%
b100001000000010010011 w%
0t%
0v%
1)&
b100010000000100010011 (&
0%&
0'&
18&
b100001000000010010011 7&
04&
06&
b100001000000010010011 %
b100001000000010010011 T
b100001000000010010011 8%
b100001000000010010011 M&
b0 =&
0F
b11110 L%
b100010 [%
b100110 j%
b101010 y%
b101110 *&
b11010 ;%
b11010 >%
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz01 C
1!
#36000
bz00 C
0!
#37000
b11010 G%
b10 H%
1:%
1I%
0K%
b11110 U%
b10 W%
1V%
1X%
0Z%
b100010 d%
b10 f%
1e%
1g%
0i%
b100110 s%
b10 u%
1t%
1v%
0x%
b101010 $&
b10 &&
1%&
1'&
0)&
b101110 3&
b10 5&
14&
16&
08&
b1 =&
b100000 L&
b1100 r&
b100000 q&
bz01 C
1!
#38000
bz00 C
0!
#39000
b1 H%
b1 W%
b1 f%
b1 u%
b1 &&
b1 5&
b0 =&
1F
b100000 L&
b1100 r&
b100000 q&
bz11 C
1!
#40000
bz10 C
0!
#41000
b101010 <%
b0 H%
b0 W%
b0 f%
b0 u%
b0 &&
b0 5&
b100110 L%
b101010 [%
b101110 j%
b110010 y%
b110110 *&
b100010 ;%
b100010 >%
b1 =&
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz11 C
1!
#42000
bz10 C
0!
#43000
1Z&
1Y&
0C&
b0 @
b0 G#
b0 K#
0B&
b0 A
b0 U
b0 Y
1B
0J
0K
b101010 <%
1K%
b100001000000010010011 J%
0:%
0I%
1Z%
b100010000000100010011 Y%
0V%
0X%
1i%
b100001000000010010011 h%
0e%
0g%
1x%
b100010000000100010011 w%
0t%
0v%
1)&
b100001000000010010011 (&
0%&
0'&
18&
b100010000000100010011 7&
04&
06&
b0 &
b0 F#
b0 9%
b0 N&
b0 %
b0 T
b0 8%
b0 M&
b0 =&
0F
b101110 L%
b110010 [%
b110110 j%
b111010 y%
b111110 *&
b101010 ;%
b101010 >%
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz01 C
1!
#44000
bz00 C
0!
#45000
b110010 <%
b101010 G%
b10 H%
1:%
1I%
0K%
b101110 U%
b10 W%
1V%
1X%
0Z%
b110010 d%
b10 f%
1e%
1g%
0i%
b110110 s%
b10 u%
1t%
1v%
0x%
b111010 $&
b10 &&
1%&
1'&
0)&
b111110 3&
b10 5&
14&
16&
08&
b1 =&
b100000 L&
b1100 r&
b100000 q&
bz01 C
1!
#46000
bz00 C
0!
#47000
b1 H%
b1 W%
b1 f%
b1 u%
b1 &&
b1 5&
b0 =&
1F
b100000 L&
b1100 r&
b100000 q&
bz11 C
1!
#48000
bz10 C
0!
#49000
0Z&
0Y&
1C&
b10011 @
b10011 G#
b10011 K#
1B&
b10011 A
b10011 U
b10011 Y
0B
1J
1K
b111000 <%
b0 H%
b0 W%
b0 f%
b0 u%
b0 &&
b0 5&
b100010000000100010011 &
b100010000000100010011 F#
b100010000000100010011 9%
b100010000000100010011 N&
b100001000000010010011 %
b100001000000010010011 T
b100001000000010010011 8%
b100001000000010010011 M&
b110110 L%
b111010 [%
b111110 j%
b1000010 y%
b1000110 *&
b110010 ;%
b110010 >%
b1 =&
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz11 C
1!
#50000
bz10 C
0!
#51000
b1000000 <%
1K%
0:%
0I%
1Z%
0V%
0X%
1i%
0e%
0g%
1x%
0t%
0v%
1)&
0%&
0'&
18&
04&
06&
b0 =&
0F
b111100 L%
b1000000 [%
b1000100 j%
b1001000 y%
b1001100 *&
b111000 ;%
b111000 >%
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz01 C
1!
#52000
bz00 C
0!
#53000
b111000 G%
b10 H%
1:%
1I%
0K%
b111100 U%
b10 W%
1V%
1X%
0Z%
b1000000 d%
b10 f%
1e%
1g%
0i%
b1000100 s%
b10 u%
1t%
1v%
0x%
b1001000 $&
b10 &&
1%&
1'&
0)&
b1001100 3&
b10 5&
14&
16&
08&
b1 =&
b100000 L&
b1100 r&
b100000 q&
bz01 C
1!
#54000
bz00 C
0!
#55000
b1 H%
b1 W%
b1 f%
b1 u%
b1 &&
b1 5&
b0 =&
1F
b100000 L&
b1100 r&
b100000 q&
bz11 C
1!
#56000
bz10 C
0!
#57000
b1001000 <%
b0 H%
b0 W%
b0 f%
b0 u%
b0 &&
b0 5&
b1000100 L%
b1001000 [%
b1001100 j%
b1010000 y%
b1010100 *&
b1000000 ;%
b1000000 >%
b1 =&
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz11 C
1!
#58000
bz10 C
0!
#59000
1Z&
1Y&
0C&
b0 @
b0 G#
b0 K#
0B&
b0 A
b0 U
b0 Y
1B
0J
0K
b1001000 <%
1K%
0:%
0I%
1Z%
0V%
0X%
1i%
0e%
0g%
1x%
0t%
0v%
1)&
0%&
0'&
18&
04&
06&
b0 &
b0 F#
b0 9%
b0 N&
b0 %
b0 T
b0 8%
b0 M&
b0 =&
0F
b1001100 L%
b1010000 [%
b1010100 j%
b1011000 y%
b1011100 *&
b1001000 ;%
b1001000 >%
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz01 C
1!
#60000
bz00 C
0!
#61000
b1010000 <%
b1001000 G%
b10 H%
1:%
1I%
0K%
b1001100 U%
b10 W%
1V%
1X%
0Z%
b1010000 d%
b10 f%
1e%
1g%
0i%
b1010100 s%
b10 u%
1t%
1v%
0x%
b1011000 $&
b10 &&
1%&
1'&
0)&
b1011100 3&
b10 5&
14&
16&
08&
b1 =&
b100000 L&
b1100 r&
b100000 q&
bz01 C
1!
#62000
bz00 C
0!
#63000
b1 H%
b1 W%
b1 f%
b1 u%
b1 &&
b1 5&
b0 =&
1F
b100000 L&
b1100 r&
b100000 q&
bz11 C
1!
#64000
bz10 C
0!
#65000
0Z&
0Y&
1C&
b10011 @
b10011 G#
b10011 K#
1B&
b10011 A
b10011 U
b10011 Y
0B
1J
1K
b1010110 <%
b0 H%
b0 W%
b0 f%
b0 u%
b0 &&
b0 5&
b100010000000100010011 &
b100010000000100010011 F#
b100010000000100010011 9%
b100010000000100010011 N&
b100001000000010010011 %
b100001000000010010011 T
b100001000000010010011 8%
b100001000000010010011 M&
b1010100 L%
b1011000 [%
b1011100 j%
b1100000 y%
b1100100 *&
b1010000 ;%
b1010000 >%
b1 =&
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz11 C
1!
#66000
bz10 C
0!
#67000
b1011110 <%
1K%
0:%
0I%
1Z%
0V%
0X%
1i%
b100010000000100010011 h%
0e%
0g%
1x%
0t%
0v%
1)&
b100010000000100010011 (&
0%&
0'&
18&
04&
06&
b0 =&
0F
b1011010 L%
b1011110 [%
b1100010 j%
b1100110 y%
b1101010 *&
b1010110 ;%
b1010110 >%
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz01 C
1!
#68000
bz00 C
0!
#69000
b1010110 G%
b10 H%
1:%
1I%
0K%
b1011010 U%
b10 W%
1V%
1X%
0Z%
b1011110 d%
b10 f%
1e%
1g%
0i%
b1100010 s%
b10 u%
1t%
1v%
0x%
b1100110 $&
b10 &&
1%&
1'&
0)&
b1101010 3&
b10 5&
14&
16&
08&
b1 =&
b100000 L&
b1100 r&
b100000 q&
bz01 C
1!
#70000
bz00 C
0!
#71000
b1 H%
b1 W%
b1 f%
b1 u%
b1 &&
b1 5&
b0 =&
1F
b100000 L&
b1100 r&
b100000 q&
bz11 C
1!
#72000
bz10 C
0!
#73000
b1100110 <%
b0 H%
b0 W%
b0 f%
b0 u%
b0 &&
b0 5&
b1100010 L%
b1100110 [%
b1101010 j%
b1101110 y%
b1110010 *&
b1011110 ;%
b1011110 >%
b1 =&
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz11 C
1!
#74000
bz10 C
0!
#75000
1Z&
1Y&
0C&
b0 @
b0 G#
b0 K#
0B&
b0 A
b0 U
b0 Y
1B
0J
0K
b1100110 <%
1K%
b100010000000100010011 J%
0:%
0I%
1Z%
0V%
0X%
1i%
0e%
0g%
1x%
0t%
0v%
1)&
0%&
0'&
18&
04&
06&
b0 &
b0 F#
b0 9%
b0 N&
b0 %
b0 T
b0 8%
b0 M&
b0 =&
0F
b1101010 L%
b1101110 [%
b1110010 j%
b1110110 y%
b1111010 *&
b1100110 ;%
b1100110 >%
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz01 C
1!
#76000
bz00 C
0!
#77000
b1101110 <%
b1100110 G%
b10 H%
1:%
1I%
0K%
b1101010 U%
b10 W%
1V%
1X%
0Z%
b1101110 d%
b10 f%
1e%
1g%
0i%
b1110010 s%
b10 u%
1t%
1v%
0x%
b1110110 $&
b10 &&
1%&
1'&
0)&
b1111010 3&
b10 5&
14&
16&
08&
b1 =&
b100000 L&
b1100 r&
b100000 q&
bz01 C
1!
#78000
bz00 C
0!
#79000
b1 H%
b1 W%
b1 f%
b1 u%
b1 &&
b1 5&
b0 =&
1F
b100000 L&
b1100 r&
b100000 q&
bz11 C
1!
#80000
bz10 C
0!
#81000
0Z&
0Y&
1C&
b10011 @
b10011 G#
b10011 K#
1B&
b10011 A
b10011 U
b10011 Y
0B
1J
1K
b1110100 <%
b0 H%
b0 W%
b0 f%
b0 u%
b0 &&
b0 5&
b100010000000100010011 &
b100010000000100010011 F#
b100010000000100010011 9%
b100010000000100010011 N&
b100010000000100010011 %
b100010000000100010011 T
b100010000000100010011 8%
b100010000000100010011 M&
b1110010 L%
b1110110 [%
b1111010 j%
b1111110 y%
b10000010 *&
b1101110 ;%
b1101110 >%
b1 =&
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz11 C
1!
#82000
bz10 C
0!
#83000
b1111100 <%
1K%
0:%
0I%
1Z%
0V%
0X%
1i%
bx h%
0e%
0g%
1x%
bx w%
0t%
0v%
1)&
bx (&
0%&
0'&
18&
bx 7&
04&
06&
b0 =&
0F
b1111000 L%
b1111100 [%
b10000000 j%
b10000100 y%
b10001000 *&
b1110100 ;%
b1110100 >%
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz01 C
1!
#84000
bz00 C
0!
#85000
b1110100 G%
b10 H%
1:%
1I%
0K%
b1111000 U%
b10 W%
1V%
1X%
0Z%
b1111100 d%
b10 f%
1e%
1g%
0i%
b10000000 s%
b10 u%
1t%
1v%
0x%
b10000100 $&
b10 &&
1%&
1'&
0)&
b10001000 3&
b10 5&
14&
16&
08&
b1 =&
b100000 L&
b1100 r&
b100000 q&
bz01 C
1!
#86000
bz00 C
0!
#87000
b1 H%
b1 W%
b1 f%
b1 u%
b1 &&
b1 5&
b0 =&
1F
b100000 L&
b1100 r&
b100000 q&
bz11 C
1!
#88000
bz10 C
0!
#89000
b10000100 <%
b0 H%
b0 W%
b0 f%
b0 u%
b0 &&
b0 5&
b10000000 L%
b10000100 [%
b10001000 j%
b10001100 y%
b10010000 *&
b1111100 ;%
b1111100 >%
b1 =&
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz11 C
1!
#90000
bz10 C
0!
#91000
1Z&
1Y&
0C&
b0 @
b0 G#
b0 K#
0B&
b0 A
b0 U
b0 Y
1B
0J
0K
b10000100 <%
1K%
bx J%
0:%
0I%
1Z%
bx Y%
0V%
0X%
1i%
0e%
0g%
1x%
0t%
0v%
1)&
0%&
0'&
18&
04&
06&
b0 &
b0 F#
b0 9%
b0 N&
b0 %
b0 T
b0 8%
b0 M&
b0 =&
0F
b10001000 L%
b10001100 [%
b10010000 j%
b10010100 y%
b10011000 *&
b10000100 ;%
b10000100 >%
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz01 C
1!
#92000
bz00 C
0!
#93000
b10001100 <%
b10000100 G%
b10 H%
1:%
1I%
0K%
b10001000 U%
b10 W%
1V%
1X%
0Z%
b10001100 d%
b10 f%
1e%
1g%
0i%
b10010000 s%
b10 u%
1t%
1v%
0x%
b10010100 $&
b10 &&
1%&
1'&
0)&
b10011000 3&
b10 5&
14&
16&
08&
b1 =&
b100000 L&
b1100 r&
b100000 q&
bz01 C
1!
#94000
bz00 C
0!
#95000
b1 H%
b1 W%
b1 f%
b1 u%
b1 &&
b1 5&
b0 =&
1F
b100000 L&
b1100 r&
b100000 q&
bz11 C
1!
#96000
bz10 C
0!
#97000
0Z&
0Y&
xC&
bx M#
bx L#
bx @
bx G#
bx K#
xB&
bx [
bx Z
bx A
bx U
bx Y
xB
1J
1K
b10010100 <%
b0 H%
b0 W%
b0 f%
b0 u%
b0 &&
b0 5&
bx &
bx F#
bx 9%
bx N&
bx %
bx T
bx 8%
bx M&
b10010000 L%
b10010100 [%
b10011000 j%
b10011100 y%
b10100000 *&
b10001100 ;%
b10001100 >%
b1 =&
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz11 C
1!
#98000
bz10 C
0!
#99000
1K%
0:%
0I%
1Z%
0V%
0X%
1i%
0e%
0g%
1x%
0t%
0v%
1)&
0%&
0'&
18&
04&
06&
b0 =&
0F
b10011000 L%
b10011100 [%
b10100000 j%
b10100100 y%
b10101000 *&
b10010100 ;%
b10010100 >%
b100000 L&
b110 ;&
b1100 r&
b100000 q&
bz01 C
1!
#100000
bz00 C
0!
