<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="sdx.custom.platform.repository.locations" value="E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_test_wrapper\export\cpu_test_wrapper"/>
</section>
