
*** Running vivado
    with args -log TopLevelDesign_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevelDesign_auto_pc_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevelDesign_auto_pc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1262.402 ; gain = 79.996 ; free physical = 1887 ; free virtual = 4205
INFO: [Synth 8-638] synthesizing module 'TopLevelDesign_auto_pc_0' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_auto_pc_0/synth/TopLevelDesign_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_aw_channel' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_cmd_translator' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_incr_cmd' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_incr_cmd' (1#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wrap_cmd' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wrap_cmd' (2#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_cmd_translator' (3#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wr_cmd_fsm' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wr_cmd_fsm' (4#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_aw_channel' (5#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_b_channel' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo' (6#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized0' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized0' (6#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_b_channel' (7#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_ar_channel' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_rd_cmd_fsm' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_rd_cmd_fsm' (8#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_ar_channel' (9#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_r_channel' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized1' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized1' (9#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized2' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized2' (9#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_r_channel' (10#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (11#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' (11#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' (11#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' (11#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (12#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' (14#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized0' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized3' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized3' (14#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized4' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized4' (14#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized5' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized5' (14#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized6' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized6' (14#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized0' (14#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s' (15#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter' (16#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'TopLevelDesign_auto_pc_0' (17#1) [/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.srcs/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_auto_pc_0/synth/TopLevelDesign_auto_pc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1384.934 ; gain = 202.527 ; free physical = 1753 ; free virtual = 4079
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1384.934 ; gain = 202.527 ; free physical = 1743 ; free virtual = 4069
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1692.543 ; gain = 0.000 ; free physical = 1369 ; free virtual = 3709
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 1692.543 ; gain = 510.137 ; free physical = 1902 ; free virtual = 4293
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 1692.543 ; gain = 510.137 ; free physical = 1902 ; free virtual = 4293
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 1692.543 ; gain = 510.137 ; free physical = 1904 ; free virtual = 4295
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 1692.543 ; gain = 510.137 ; free physical = 1896 ; free virtual = 4287
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 1692.543 ; gain = 510.137 ; free physical = 1882 ; free virtual = 4263
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:22 . Memory (MB): peak = 1692.543 ; gain = 510.137 ; free physical = 1786 ; free virtual = 4162
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:23 . Memory (MB): peak = 1692.543 ; gain = 510.137 ; free physical = 1755 ; free virtual = 4131
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 1693.605 ; gain = 511.199 ; free physical = 1756 ; free virtual = 4132
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 1693.605 ; gain = 511.199 ; free physical = 1751 ; free virtual = 4131
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 1693.605 ; gain = 511.199 ; free physical = 1751 ; free virtual = 4131
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 1693.605 ; gain = 511.199 ; free physical = 1751 ; free virtual = 4131
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 1693.605 ; gain = 511.199 ; free physical = 1751 ; free virtual = 4131
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 1693.605 ; gain = 511.199 ; free physical = 1752 ; free virtual = 4132
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 1693.605 ; gain = 511.199 ; free physical = 1752 ; free virtual = 4132

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |LUT1    |     6|
|3     |LUT2    |    19|
|4     |LUT3    |   243|
|5     |LUT4    |    47|
|6     |LUT5    |    66|
|7     |LUT6    |   104|
|8     |SRL16E  |    18|
|9     |SRLC32E |    47|
|10    |FDRE    |   552|
|11    |FDSE    |    49|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 1693.605 ; gain = 511.199 ; free physical = 1752 ; free virtual = 4132
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1725.621 ; gain = 556.590 ; free physical = 1821 ; free virtual = 4201
