<!--   *  Copyright (c) 2009, Xilinx, Inc.  All Rights Reserved.           -->
<!--   *  Reproduction or reuse, in any form, without the explicit written -->
<!--   *  consent of Xilinx, Inc., is strictly prohibited.                 -->
<sysgenblock simulinkname="_hwcosim" block_type="ppethernet_cosim">
  <initialization file="xlppethernet_cosim_init.m"/>
  <icon width="106" height="103" wmark_color="white" bg_color="gray" file="ppethernet_cosim_icon.m"/>
  <dll name="Sysgen" entry_point="hwcosim_block_config"/>
  <callbacks StopFcn="xlHwcosimStopCallback(gcbh);%s" merge_defaults="true"/>
  <handlers enablement="xlPPEthernetCosimGuiEnablement" action="xlPPEthernetCosimGuiAction"/>
  <libraries>
    <library name="PPEthernetRuntimeCosim_r4"/>
  </libraries>
  <doc htmlname="Point-to-point Ethernet Co-Simulation"/>
  <blockgui label="Xilinx Point-to-point Ethernet Hardware Co-simulation">
    <tabpane>
      <tab name="basictab" label="Basic">
        <etch label="Clocking">
          <radiogroup name="clkSrc" default="Single Stepped" evaluate="true" label="Clock source" ctype="Int">
            <item value="Single Stepped" label="Single stepped"/>
            <item value="Free Running" label="Free running"/>
          </radiogroup>
        </etch>
        <checkbox name="hasCombinationalPath" default="on" evaluate="true" label="Has combinational path" ctype="Int"/>
        <glayout cols="2">
          <editbox name="bitfileName" default="example.bit" evaluate="false" label="Bitstream file" ctype="String"/>
          <browsebutton name="bitfiledialog" label="..." filter="Configuraton Bitstream (*.bit)"/>
        </glayout>
      </tab>
      <tab name="ethernettab" label="Ethernet">
        <etch label="Host interface">
          <listbox name="ethernetInterface" default="Please select an Ethernet interface" label=" " allow_advanced="false" evaluate="false" dynamic="true" ctype="String">
            <item value="Please select an Ethernet interface"/>
          </listbox>
          <editbox name="ethernetInterfaceInfo" default="" read_only="true" evaluate="false" multi_line="true"/>
          <hlayout>
            <button name="refresh" label="Refresh"/>
          </hlayout>
        </etch>
        <etch label="FPGA interface">
          <editbox name="fpgaEthernetAddr" default="00:0a:35:11:22:33" evaluate="false" label="MAC address" ctype="String"/>
        </etch>
      </tab>
      <tab name="configtab" label="Configuration">
        <etch label="Cable">
          <listbox name="cable" default="Auto Detect" dynamic="true" evaluate="false" label="Type" ctype="String">
            <item value="Auto Detect"/>
            <item value="Xilinx Parallel Cable IV"/>
            <item value="Xilinx Platform USB"/>
            <item value="Xilinx Point-to-point Ethernet"/>
            <item value="Custom"/>
          </listbox>
          <hlayout>
            <listbox name="speed" default="N/A" evaluate="false" dynamic="true" label="Speed" ctype="String">
              <item value="N/A"/>
            </listbox>
            <listbox name="cablePort" default="N/A" evaluate="false" dynamic="true" label="Port" ctype="String">
              <item value="N/A"/>
            </listbox>
            <button name="blink_cable_led" label="Blink Cable LED"/>
            <spacer stretch="1"/>
          </hlayout>
          <editbox name="cableParameters" default="" evaluate="false" label="Plug-in Parameters" ctype="String"/>
        </etch>
        <editbox name="configTimeout" default="3000" evaluate="true" label="Configuration timeout (ms)" ctype="Double"/>
        <listbox name="configProfile" default="Default settings" evaluate="false" label="Configuration profile" ctype="String">
          <item value="Default settings"/>
        </listbox>
      </tab>
      <tab name="sharedmemories" label="Shared Memories">
        <editbox name="treeview" read_only="true" top_label="false" evaluate="false" multi_line="true"/>
      </tab>
      <tab name="software" label="Software">
        <checkbox name="enable_codebug" default="on" evaluate="true" label="Enable Co-Debug with Xilinx SDK (Beta)" ctype="Bool"/>
        <etch label="Xilinx Software Development Kit (SDK)">
          <glayout cols="2">
            <editbox name="sdk_workspace" label="Workspace" multi_line="false" evaluate="false" ctype="String"/>
            <browsebutton name="sdk_workspace_browse" label="..." mode="directoryonly"/>
          </glayout>
          <button name="edit_software" label=" Launch Xilinx SDK "/>
        </etch>
        <etch label="Software Initialization">
          <glayout cols="2">
              <editbox name="elffileName" default="" evaluate="false" label="ELF file" ctype="String"/>
              <browsebutton name="elffiledialog" label="..." filter="Executable (*.elf)"/>
          </glayout>
          <glayout cols="2">
              <editbox name="bmm" label="BMM file" multi_line="false" evaluate="false" ctype="String"/>
              <browsebutton name="bmm_browse" label="..." filter="BMM file (*.bmm)"/>
          </glayout>
        </etch>
      </tab>
    </tabpane>
    <workspacevar name="engineDll" ctype="String"/>
    <workspacevar name="binDir" ctype="String"/>
    <!-- kept for legacy --> 
    <hiddenvar name="xmp" evaluate="false" ctype="String"/>
    <!-- de-serialized AnyTable string containing processor software settings --> 
    <hiddenvar name="savedCableParameters" default="" evaluate="false" ctype="String"/>
    <hiddenvar name="software_settings" evaluate="false" ctype="String"/>
    <hiddenvar name="design_xtable" default="{'clocksGcd' =&gt; 1, 'ports' =&gt; { }}" evaluate="false" ctype="String"/>
    <hiddenvar name="cosim_xtable" default="" evaluate="false" ctype="String"/>
    <hiddenvar name="ethernetInterfaceID" default="" evaluate="false" ctype="String"/>
    <hiddenvar name="timeout" default="3000" evaluate="true" ctype="Double"/>
    <hiddenvar name="useWaitBox" default="1" evaluate="true" ctype="Int"/>
    <hiddenvar name="prgClkFreq" default="10" evaluate="true" ctype="Double"/>
    <hiddenvar name="bscanPos" default="1" evaluate="true" ctype="Int"/>
    <hiddenvar name="Scheme" default="Cosim" evaluate="true"/>
    <hiddenvar name="memxtable" default="" evaluate="false"/>
    <hiddenvar name="hasProc" default="0" evaluate="true" ctype="Bool"/>
    <hiddenvar name="preConfigCallbackString" default="" evaluate="false" ctype="String"/>
    <hiddenvar name="skipConfig" default="0" evaluate="true" ctype="Int"/>
  </blockgui>
</sysgenblock>
