# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_3.srcs/sources_1/new/Count32.vhd" \
"../../../../lab_3.srcs/sim_1/new/tb_counter32.vhd" \

# Do not sort compile order
nosort
