/home/alireze/Documents/GitHub/System-Digital/CA5/b/counter.sv {1 {vlog -work work -sv -stats=none /home/alireze/Documents/GitHub/System-Digital/CA5/b/counter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_8_bit

Top level modules:
	counter_8_bit

} {} {}} /home/alireze/Documents/GitHub/System-Digital/CA5/b/tb_counter.sv {1 {vlog -work work -sv -stats=none /home/alireze/Documents/GitHub/System-Digital/CA5/b/tb_counter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_tb

Top level modules:
	counter_tb

} {} {}} /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_filez_shiftregister/simulation/questa/myshifter.svo {1 {vlog -work work -stats=none /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_filez_shiftregister/simulation/questa/myshifter.svo
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shift_reg_8_bit
-- Compiling module hard_block

Top level modules:
	shift_reg_8_bit

} {} {}} /home/alireze/Documents/GitHub/System-Digital/CA5/b/shift_reg.sv {1 {vlog -work work -sv -stats=none /home/alireze/Documents/GitHub/System-Digital/CA5/b/shift_reg.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pre_shift_reg_8_bit

Top level modules:
	pre_shift_reg_8_bit

} {} {}}
