
---------- Begin Simulation Statistics ----------
final_tick                               5660430859200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221123                       # Simulator instruction rate (inst/s)
host_mem_usage                               17025236                       # Number of bytes of host memory used
host_op_rate                                   223333                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.52                       # Real time elapsed on the host
host_tick_rate                              109027243                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000027                       # Number of instructions simulated
sim_ops                                       1010034                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000493                       # Number of seconds simulated
sim_ticks                                   493082000                       # Number of ticks simulated
system.cpu.Branches                                 8                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   18                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            5                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  27                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        17     68.00%     68.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     24.00%     92.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      8.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            827646                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           643617                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1010009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.232678                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.232678                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    1174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        17437                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           438100                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  2295                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.279657                       # Inst execution rate
system.switch_cpus.iew.exec_refs               523762                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             111115                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          316898                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        589444                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       144568                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2308621                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        412647                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        28924                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1577408                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17025                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             2                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9335                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         8102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1929860                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1517433                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500394                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            965690                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.231003                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1527971                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1802486                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1054160                       # number of integer regfile writes
system.switch_cpus.ipc                       0.811242                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.811242                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            3      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1051092     65.43%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3238      0.20%     65.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1260      0.08%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       433842     27.01%     92.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       116899      7.28%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1606334                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              801910                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.499217                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          454822     56.72%     56.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            269      0.03%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     56.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         331211     41.30%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         15608      1.95%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2408241                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      5369505                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1517433                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3602634                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2306326                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1606334                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1296283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       123423                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1493946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1231506                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.304366                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.463745                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       632967     51.40%     51.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        69647      5.66%     57.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       126958     10.31%     67.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       325034     26.39%     93.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        76831      6.24%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           69      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1231506                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.303123                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        30366                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        36813                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       589444                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       144568                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         4410177                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1232680                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        19212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           56                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        38702                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             56                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       407965                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           407967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       407965                       # number of overall hits
system.cpu.dcache.overall_hits::total          407967                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        35293                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35299                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        35293                       # number of overall misses
system.cpu.dcache.overall_misses::total         35299                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1385634797                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1385634797                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1385634797                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1385634797                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       443258                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       443266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       443258                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       443266                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.079622                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.079634                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.079622                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.079634                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 39260.895843                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39254.222414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 39260.895843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39254.222414                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       163510                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7720                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4337                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             185                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.701176                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    41.729730                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19212                       # number of writebacks
system.cpu.dcache.writebacks::total             19212                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        15831                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15831                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        15831                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15831                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        19462                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19462                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        19462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19462                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    849976398                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    849976398                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    849976398                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    849976398                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.043907                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043906                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.043907                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043906                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 43673.640839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43673.640839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 43673.640839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43673.640839                       # average overall mshr miss latency
system.cpu.dcache.replacements                  19212                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       342286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          342287                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        34550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1376345600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1376345600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       376836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       376842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.091684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.091696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 39836.341534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39830.577340                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        15218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        19332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    848455600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    848455600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.051301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051300                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43888.661287                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43888.661287                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        65679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65680                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          743                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          744                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      9289197                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9289197                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        66422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        66424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12502.283984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12485.479839                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          613                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          613                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1520798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1520798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11698.446154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11698.446154                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.257783                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              407033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19212                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.186394                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5659937777600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.229521                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.028261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.992298                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993194                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3565596                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3565596                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           21                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       604796                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           604817                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           21                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       604796                       # number of overall hits
system.cpu.icache.overall_hits::total          604817                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             32                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            32                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1709599                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1709599                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1709599                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1709599                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       604824                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       604849                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       604824                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       604849                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.160000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.160000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 61057.107143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53424.968750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 61057.107143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53424.968750                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          624                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   124.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1248800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1248800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1248800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1248800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 69377.777778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69377.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 69377.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69377.777778                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           21                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       604796                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          604817                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            32                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1709599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1709599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       604824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       604849                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.160000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 61057.107143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53424.968750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1248800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1248800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 69377.777778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69377.777778                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            21.606434                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5659937777600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.999986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    17.606448                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.034388                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.042200                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.042969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4838814                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4838814                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5659937787200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    493072000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        10793                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10793                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        10793                       # number of overall hits
system.l2.overall_hits::total                   10793                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         8669                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8697                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           18                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         8669                       # number of overall misses
system.l2.overall_misses::total                  8697                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1233200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    760247200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        761480400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1233200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    760247200                       # number of overall miss cycles
system.l2.overall_miss_latency::total       761480400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        19462                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                19490                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        19462                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               19490                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.445432                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.446229                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.445432                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.446229                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 68511.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87697.219979                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87556.674715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 68511.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87697.219979                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87556.674715                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       132                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  54                       # number of writebacks
system.l2.writebacks::total                        54                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  37                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 37                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         8632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8650                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         8632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8859                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1145200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    715897600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    717042800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     12040381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1145200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    715897600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    729083181                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.443531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.443817                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.443531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.454541                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 63622.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82935.310473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82895.121387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 57609.478469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 63622.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82935.310473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82298.586861                       # average overall mshr miss latency
system.l2.replacements                            935                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1106                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1106                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1106                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1106                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        18106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            18106                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        18106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        18106                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          209                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            209                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     12040381                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     12040381                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 57609.478469                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 57609.478469                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   122                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       692800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        692800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.061538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.068702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        86600                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76977.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       653400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       653400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.061538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        81675                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        81675                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1233200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1233200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             22                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 68511.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 56054.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1145200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1145200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 63622.222222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63622.222222                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        10671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         8661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8666                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    759554400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    759554400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        19332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.448014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448156                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87698.233460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87647.634433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           37                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           37                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         8624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    715244200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    715244200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.446100                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.445984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82936.479592                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82936.479592                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     911                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 920                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   196                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3123.102285                       # Cycle average of tags in use
system.l2.tags.total_refs                       22558                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11765                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.917382                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5659942389200                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3112.095850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.006435                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.379895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.381238                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7579                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          628                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3997                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002563                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.925171                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    638597                       # Number of tag accesses
system.l2.tags.data_accesses                   638597                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     17250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000069909684                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24017                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 82                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8803                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         54                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17606                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      108                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17606                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  108                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3504.400000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    865.840990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6713.779472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             3     60.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.400000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.358321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.341641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     40.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1126784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2285.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     485302400                       # Total gap between requests
system.mem_ctrls.avgGap                      54793.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        19584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         2304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1104000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         5568                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 39717531.769563682377                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 4672650.796419256367                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2238978506.617560386658                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 11292239.424679869786                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          306                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           36                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        17264                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          108                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     13253892                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       912524                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    753589280                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   1073871846                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     43313.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     25347.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     43650.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9943257.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        19584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1104896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1128064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         6912                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         6912                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          153                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         8632                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8813                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           54                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            54                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1038367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1557550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     39717532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      4672651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2240795649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2287781748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1038367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      4672651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5711018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     14017952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        14017952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     14017952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1038367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1557550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     39717532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      4672651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2240795649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2301799701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                17592                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  87                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           10                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               471471232                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              66005184                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          767755696                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                26800.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           43642.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               14678                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 70                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.46                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2931                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   386.030706                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   277.765661                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   329.534516                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            2      0.07%      0.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1198     40.87%     40.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          690     23.54%     64.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          216      7.37%     71.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          130      4.44%     76.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           84      2.87%     79.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           75      2.56%     81.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           68      2.32%     84.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          468     15.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2931                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1125888                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               5568                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2283.368689                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               11.292239                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   13.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    12568989.888000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    6203924.496000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   53054120.448000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 40610342.304000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 127851411.072000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 111393765.840000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  351682554.048000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   713.233405                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    249340692                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     16380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    227351308                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    18310900.608000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    9038072.736000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   63379024.128000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  442630.944000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 40610342.304000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 143278884.672000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 98418580.680000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  373478436.072000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   757.436767                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    220370823                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     16380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    256321177                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8804                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           54                       # Transaction distribution
system.membus.trans_dist::CleanEvict              881                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8804                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        18561                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  18561                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1134976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1134976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8813                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            13931872                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           80865718                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          822301                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       540195                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        17018                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       236692                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          236556                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.942541                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          108484                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       112064                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       110868                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         1196                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          143                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1239579                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        17006                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       898167                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.125828                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.567092                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       525731     58.53%     58.53% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        95392     10.62%     69.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        81359      9.06%     78.21% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        29668      3.30%     81.52% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       166017     18.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       898167                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1001175                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1011182                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              321750                       # Number of memory references committed
system.switch_cpus.commit.loads                255328                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             288985                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              811793                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         38829                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       685958     67.84%     67.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult         2406      0.24%     68.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         1068      0.11%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       255328     25.25%     93.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        66422      6.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1011182                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       166017                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            69812                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        639350                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            460227                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         45091                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          17025                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       211049                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            32                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        2508912                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        126849                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        15163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                2824413                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              822301                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       455908                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1199169                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           34076                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           15                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            604825                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            19                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1231506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.309956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.732555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           521169     42.32%     42.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           123242     10.01%     52.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           121832      9.89%     62.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           146998     11.94%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            37474      3.04%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           106266      8.63%     85.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             8146      0.66%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            24309      1.97%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           142070     11.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1231506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.667084                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.291278                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads                8145                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          334110                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           25                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          78143                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           4202                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    493082000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          17025                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           126942                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          594028                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            446416                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles         47090                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        2364595                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         59634                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          3800                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          20288                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents        19429                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      2748974                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             4164255                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          2643591                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1180006                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1568922                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            156576                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2982911                       # The number of ROB reads
system.switch_cpus.rob.writes                 4835787                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1010009                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             19359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1160                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        18106                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             881                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              275                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             131                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            22                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19337                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           44                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        58148                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 58192                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4951040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4953856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1210                       # Total snoops (count)
system.tol2bus.snoopTraffic                      6912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            20700                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002705                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051943                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  20644     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     56      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              20700                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5660430859200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           46216000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             36000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38924000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5667148384400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201314                       # Simulator instruction rate (inst/s)
host_mem_usage                               17025236                       # Number of bytes of host memory used
host_op_rate                                   202863                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.64                       # Real time elapsed on the host
host_tick_rate                              122938964                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000026                       # Number of instructions simulated
sim_ops                                      11084689                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006718                       # Number of seconds simulated
sim_ticks                                  6717525200                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        338083                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           9627213                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7427901                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10074655                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.679381                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.679381                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts       202205                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          5396500                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 16699                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.099752                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6041951                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1322225                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         4000753                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6377966                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1646713                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     25889851                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4719726                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       322707                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18469034                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             11                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         199656                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            43                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       104595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        97610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21518190                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17625551                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.508188                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          10935276                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.049526                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17739617                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         20522479                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        11923786                       # number of integer regfile writes
system.switch_cpus.ipc                       0.595457                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.595457                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12412111     66.05%     66.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        24234      0.13%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          9021      0.05%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4968041     26.44%     92.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1378333      7.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18791740                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8977047                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.477712                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5336666     59.45%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1713      0.02%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               1      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3361659     37.45%     96.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        277008      3.09%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27768787                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     64675374                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     17625551                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41671637                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           25873152                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18791740                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     15798371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1321033                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     15481833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16793813                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.118968                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.420931                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9706504     57.80%     57.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       871479      5.19%     62.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1605332      9.56%     72.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3732809     22.23%     94.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       877275      5.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          414      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16793813                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.118968                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       178583                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       169652                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6377966                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1646713                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        53641676                       # number of misc regfile reads
system.switch_cpus.numCycles                 16793813                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       307970                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       615942                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            355                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      4424000                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4424000                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4424000                       # number of overall hits
system.cpu.dcache.overall_hits::total         4424000                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       492759                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         492759                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       492759                       # number of overall misses
system.cpu.dcache.overall_misses::total        492759                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  23789583965                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23789583965                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  23789583965                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23789583965                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4916759                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4916759                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4916759                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4916759                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.100220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.100220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.100220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.100220                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 48278.334774                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48278.334774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 48278.334774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48278.334774                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2901580                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       230064                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             70600                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3091                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.098867                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.430281                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       307970                       # number of writebacks
system.cpu.dcache.writebacks::total            307970                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       184787                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       184787                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       184787                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       184787                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       307972                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       307972                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       307972                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       307972                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16476295192                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16476295192                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16476295192                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16476295192                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.062637                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062637                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.062637                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062637                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53499.328484                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53499.328484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53499.328484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53499.328484                       # average overall mshr miss latency
system.cpu.dcache.replacements                 307970                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3766315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3766315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       486478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        486478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  23725870800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23725870800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4252793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4252793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.114390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.114390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 48770.696311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48770.696311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       179615                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       179615                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       306863                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       306863                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16466219600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16466219600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 53659.840385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53659.840385                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       657685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         657685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         6281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     63713165                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     63713165                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       663966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       663966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009460                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009460                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 10143.793186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10143.793186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         5172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     10075592                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10075592                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  9085.294860                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9085.294860                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4752372                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            308226                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.418466                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          39642042                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         39642042                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      7412260                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7412260                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7412260                       # number of overall hits
system.cpu.icache.overall_hits::total         7412260                       # number of overall hits
system.cpu.icache.demand_accesses::.switch_cpus.inst      7412260                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7412260                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7412260                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7412260                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7412260                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7412260                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7412260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7412260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   22                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8017099                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                22                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          364413.590909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            4                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst           18                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.035156                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.042969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.042969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59298080                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59298080                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6717525200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       141640                       # number of demand (read+write) hits
system.l2.demand_hits::total                   141640                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       141640                       # number of overall hits
system.l2.overall_hits::total                  141640                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       166332                       # number of demand (read+write) misses
system.l2.demand_misses::total                 166332                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       166332                       # number of overall misses
system.l2.overall_misses::total                166332                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  15210857600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15210857600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15210857600                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15210857600                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data       307972                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               307972                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       307972                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              307972                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.540088                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.540088                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.540088                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.540088                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91448.774740                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91448.774740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91448.774740                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91448.774740                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      3303                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                9388                       # number of writebacks
system.l2.writebacks::total                      9388                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data          284                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 284                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data          284                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                284                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.data       166048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            166048                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         3643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       166048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           169691                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  14381565400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14381565400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    288817214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  14381565400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14670382614                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.539166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.539166                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.539166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.550995                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86610.892031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86610.892031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79280.047763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86610.892031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86453.510286                       # average overall mshr miss latency
system.l2.replacements                         168745                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17434                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17434                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       290536                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           290536                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       290536                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       290536                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         3643                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3643                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    288817214                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    288817214                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79280.047763                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79280.047763                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1076                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           33                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  33                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      2705600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2705600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.029757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.029757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81987.878788                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81987.878788                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           33                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             33                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      2544400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2544400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.029757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.029757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77103.030303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77103.030303                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       140564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            140564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       166299                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          166299                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15208152000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15208152000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       306863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        306863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.541932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.541932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91450.652139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91450.652139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          284                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          284                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       166015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       166015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  14379021000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14379021000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.541007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.541007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86612.781978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86612.781978                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   13355                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               13420                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   28                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  5228                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8052.332010                       # Cycle average of tags in use
system.l2.tags.total_refs                      460501                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    318861                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.444206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8031.667624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.664386                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.980428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982951                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          642                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.999268                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10166333                       # Number of tag accesses
system.l2.tags.data_accesses                 10166333                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     18772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      6543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    331947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000715390938                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1132                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1132                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              458408                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17646                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      169339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9388                       # Number of write requests accepted
system.mem_ctrls.readBursts                    338678                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18776                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    188                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                338678                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18776                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   35382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   42165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   37540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   35676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   28277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   27205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   18224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   7554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     298.885159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    276.090336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.876315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              3      0.27%      0.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           42      3.71%      3.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          151     13.34%     17.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          247     21.82%     39.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          254     22.44%     61.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          206     18.20%     79.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          112      9.89%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           58      5.12%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           35      3.09%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           12      1.06%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            4      0.35%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.27%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.27%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1132                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.577739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.546787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.050518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              833     73.59%     73.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      2.12%     75.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              227     20.05%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      2.12%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      1.86%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.09%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1132                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                21675392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1201664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3226.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6725251600                       # Total gap between requests
system.mem_ctrls.avgGap                      37628.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       418752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     21244608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1201024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 62337242.888199359179                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3162564689.746158123016                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 178789653.070449203253                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         6576                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       332102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        18776                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    344917190                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  15708325306                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 156960759180                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     52450.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     47299.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8359648.44                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       420864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     21254400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      21675264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1201664                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1201664                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         3288                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       166050                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         169338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9388                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9388                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher     62651644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3164022369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3226674014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    178884926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       178884926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    178884926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     62651644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3164022369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3405558940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               338490                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               18766                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        23026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        20538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        19484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        21600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        21589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        21868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        21443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        21809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1100                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             10352393916                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1270014480                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        16053242496                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                30584.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           47426.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              272066                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              13693                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        71481                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   319.805711                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   234.066584                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   287.844996                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          670      0.94%      0.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36144     50.56%     51.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        13872     19.41%     70.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5601      7.84%     78.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3319      4.64%     83.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2328      3.26%     86.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1522      2.13%     88.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1065      1.49%     90.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6960      9.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        71481                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              21663360                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1201024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3224.901933                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              178.789653                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   19.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               18.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    367229431.296000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    181219078.656000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1062928978.272000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  47620984.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 555652620.095995                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 2596987606.752014                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 798750815.855995                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  5610389515.247974                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   835.186970                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1778352383                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    224120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4715052817                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    386035505.855999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    190501564.176001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   1177376564.448000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  47855019.072000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 555652620.095995                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 2659473579.840009                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 746205793.031995                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  5763100646.519990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   857.920212                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1659877028                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    224120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4833528172                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             169304                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9388                       # Transaction distribution
system.membus.trans_dist::CleanEvict           159356                       # Transaction distribution
system.membus.trans_dist::ReadExReq                33                       # Transaction distribution
system.membus.trans_dist::ReadExResp               33                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         169306                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       507420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 507420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     22876800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                22876800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            169339                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  169339    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              169339                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           538775245                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1557556193                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         9859404                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      6364958                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       199554                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      3273554                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         3273519                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.998931                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         1373042                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      1360629                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      1355461                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         5168                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          475                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     15227134                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       199554                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     12597061                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.800446                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.416352                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      8883763     70.52%     70.52% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       937562      7.44%     77.97% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       846386      6.72%     84.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       264462      2.10%     86.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1664888     13.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     12597061                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10008616                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10083272                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3162633                       # Number of memory references committed
system.switch_cpus.commit.loads               2498667                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2999692                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8032067                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        414428                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6894962     68.38%     68.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        17713      0.18%     68.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         7964      0.08%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2498667     24.78%     93.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       663966      6.58%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10083272                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1664888                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           805797                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       9819458                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           5516210                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        452692                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         199656                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      2850824                       # Number of times decode resolved a  branch
system.switch_cpus.decode.decodedInsts       28132516                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       1288068                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       170561                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               32182582                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             9859404                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      6002022                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              16423596                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          399312                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           7412260                       # Number of cache lines fetched
system.switch_cpus.fetch.nisnDist::samples     16793813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.925058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.561486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          8175874     48.68%     48.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          1679885     10.00%     58.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          1750484     10.42%     69.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          1761579     10.49%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           470550      2.80%     82.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           929604      5.54%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           283135      1.69%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           307176      1.83%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1435526      8.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     16793813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.587085                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.916336                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               60078                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         3879269                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         982750                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          67127                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   6717525200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         199656                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1435521                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         9425347                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           5311291                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        421998                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       26459395                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        614980                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         71066                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         108890                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents       221140                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     30290294                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            45798847                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         28864597                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      11626647                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         18663500                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1643246                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 36242579                       # The number of ROB reads
system.switch_cpus.rob.writes                54826295                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999999                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10074655                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            306861                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        26822                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       290536                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          159357                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             5390                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1109                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       306863                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       923912                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                923912                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     78840320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               78840320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          174135                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1201664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           482107                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000736                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027126                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 481752     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    355      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             482107                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6717525200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          739128800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         615940000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
