
*** Running vivado
    with args -log CMOD_A7_35T_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CMOD_A7_35T_wrapper.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source CMOD_A7_35T_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1377.234 ; gain = 159.879
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_code/Vivado/vivado-library-zmod-v1-2019.1-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.cache/ip 
WARNING: [Vivado 12-8448] Reference module source file d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/PONG/PONG.bd referred in sub-design CMOD_A7_35T is not added in project.
Command: link_design -top CMOD_A7_35T_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1815.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/ip/CMOD_A7_35T_clk_wiz_0/CMOD_A7_35T_clk_wiz_0_board.xdc] for cell 'CMOD_A7_35T_i/clk_wiz/inst'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/ip/CMOD_A7_35T_clk_wiz_0/CMOD_A7_35T_clk_wiz_0_board.xdc] for cell 'CMOD_A7_35T_i/clk_wiz/inst'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/ip/CMOD_A7_35T_clk_wiz_0/CMOD_A7_35T_clk_wiz_0.xdc] for cell 'CMOD_A7_35T_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/ip/CMOD_A7_35T_clk_wiz_0/CMOD_A7_35T_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/ip/CMOD_A7_35T_clk_wiz_0/CMOD_A7_35T_clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/ip/CMOD_A7_35T_clk_wiz_0/CMOD_A7_35T_clk_wiz_0.xdc] for cell 'CMOD_A7_35T_i/clk_wiz/inst'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/bd/blockdesign_inst_0/ip/blockdesign_inst_0_clk_wiz_0_0/blockdesign_inst_0_clk_wiz_0_0_board.xdc] for cell 'CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/bd/blockdesign_inst_0/ip/blockdesign_inst_0_clk_wiz_0_0/blockdesign_inst_0_clk_wiz_0_0_board.xdc] for cell 'CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/bd/blockdesign_inst_0/ip/blockdesign_inst_0_clk_wiz_0_0/blockdesign_inst_0_clk_wiz_0_0.xdc] for cell 'CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/bd/blockdesign_inst_0/ip/blockdesign_inst_0_clk_wiz_0_0/blockdesign_inst_0_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/bd/blockdesign_inst_0/ip/blockdesign_inst_0_clk_wiz_0_0/blockdesign_inst_0_clk_wiz_0_0.xdc] for cell 'CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/bd/blockdesign_inst_0/ip/blockdesign_inst_0_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/bd/blockdesign_inst_0/ip/blockdesign_inst_0_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0'
Parsing XDC File [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.srcs/constrs_1/new/constraints_cmodA7.xdc]
Finished Parsing XDC File [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.srcs/constrs_1/new/constraints_cmodA7.xdc]
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/bd/blockdesign_inst_0/ip/blockdesign_inst_0_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/bd/blockdesign_inst_0/ip/blockdesign_inst_0_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/bd/blockdesign_inst_0/ip/blockdesign_inst_0_v_tc_0_0/blockdesign_inst_0_v_tc_0_0_clocks.xdc] for cell 'CMOD_A7_35T_i/blockdesign_0/v_tc_0/U0'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.gen/sources_1/bd/CMOD_A7_35T/bd/blockdesign_inst_0/ip/blockdesign_inst_0_v_tc_0_0/blockdesign_inst_0_v_tc_0_0_clocks.xdc] for cell 'CMOD_A7_35T_i/blockdesign_0/v_tc_0/U0'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2492.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2492.926 ; gain = 1061.168
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.732 . Memory (MB): peak = 2492.926 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19e40e887

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 2492.926 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 42 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 38 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15ebcec17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2826.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 68 cells and removed 151 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15676b3d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.366 . Memory (MB): peak = 2826.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 41 cells and removed 199 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1460d5222

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.463 . Memory (MB): peak = 2826.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 58 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-194] Inserted BUFG CMOD_A7_35T_i/blockdesign_0/controllers/clk_divider_1/inst/clk_o_BUFG_inst to drive 463 load(s) on clock net CMOD_A7_35T_i/blockdesign_0/controllers/clk_divider_1/inst/clk_o_BUFG
INFO: [Opt 31-194] Inserted BUFG CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_BUFG_inst to drive 54 load(s) on clock net CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_BUFG
INFO: [Opt 31-193] Inserted 4 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 144a30dcf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.522 . Memory (MB): peak = 2826.621 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 4 cells of which 4 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e9d5e304

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.789 . Memory (MB): peak = 2826.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e9d5e304

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.803 . Memory (MB): peak = 2826.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              68  |             151  |                                              1  |
|  Constant propagation         |              41  |             199  |                                              0  |
|  Sweep                        |               0  |              58  |                                              0  |
|  BUFG optimization            |               4  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2826.621 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e9d5e304

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.817 . Memory (MB): peak = 2826.621 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e9d5e304

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2826.621 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e9d5e304

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2826.621 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2826.621 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e9d5e304

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2826.621 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file CMOD_A7_35T_wrapper_drc_opted.rpt -pb CMOD_A7_35T_wrapper_drc_opted.pb -rpx CMOD_A7_35T_wrapper_drc_opted.rpx
Command: report_drc -file CMOD_A7_35T_wrapper_drc_opted.rpt -pb CMOD_A7_35T_wrapper_drc_opted.pb -rpx CMOD_A7_35T_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/CMOD_A7_35T_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2846.680 ; gain = 9.059
INFO: [Common 17-1381] The checkpoint 'D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/CMOD_A7_35T_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2848.023 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13edd9c91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2848.023 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2848.023 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad5888ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 2848.023 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a1e65b6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a1e65b6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2851.188 ; gain = 3.164
Phase 1 Placer Initialization | Checksum: 1a1e65b6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 125e3e75c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 110efaa6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 110efaa6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1e70abe16

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 98 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 43 nets or LUTs. Breaked 1 LUT, combined 42 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2851.188 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             42  |                    43  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             42  |                    43  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1a5a13ae0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2851.188 ; gain = 3.164
Phase 2.4 Global Placement Core | Checksum: 12dbb3f42

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2851.188 ; gain = 3.164
Phase 2 Global Placement | Checksum: 12dbb3f42

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b3f0d181

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 215ea0492

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e1b9e73f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17ccf17f3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 11e23249a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14fbeeccf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1086a66eb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1466250c6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19fa0d51a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.188 ; gain = 3.164
Phase 3 Detail Placement | Checksum: 19fa0d51a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2851.188 ; gain = 3.164

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b01491d4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.117 | TNS=-813.696 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e7b8331c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 2871.609 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e7b8331c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 2871.609 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b01491d4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2871.609 ; gain = 23.586

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-17.194. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 223de3f8a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2912.789 ; gain = 64.766

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2912.789 ; gain = 64.766
Phase 4.1 Post Commit Optimization | Checksum: 223de3f8a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2912.789 ; gain = 64.766

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 223de3f8a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2912.789 ; gain = 64.766

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 223de3f8a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2912.789 ; gain = 64.766
Phase 4.3 Placer Reporting | Checksum: 223de3f8a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2912.789 ; gain = 64.766

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2912.789 ; gain = 0.000

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2912.789 ; gain = 64.766
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 211a4dcd3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2912.789 ; gain = 64.766
Ending Placer Task | Checksum: 1a79611c9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2912.789 ; gain = 64.766
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 2912.789 ; gain = 66.109
INFO: [runtcl-4] Executing : report_io -file CMOD_A7_35T_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2912.789 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CMOD_A7_35T_wrapper_utilization_placed.rpt -pb CMOD_A7_35T_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CMOD_A7_35T_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2912.789 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.589 . Memory (MB): peak = 2937.918 ; gain = 25.129
INFO: [Common 17-1381] The checkpoint 'D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/CMOD_A7_35T_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 2937.918 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.69s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2937.918 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.194 | TNS=-789.774 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cba26dfe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.408 . Memory (MB): peak = 2937.918 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.194 | TNS=-789.774 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1cba26dfe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.424 . Memory (MB): peak = 2937.918 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.194 | TNS=-789.774 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.030 | TNS=-786.002 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 29 pins.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_68_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.019 | TNS=-784.323 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm[22]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__68_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_1__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__59_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_3__43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__51_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_8__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.957 | TNS=-779.056 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_16_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_117_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.949 | TNS=-778.872 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_323_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.847 | TNS=-776.526 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_117_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.814 | TNS=-775.767 |
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_5_n_0.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_5
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.813 | TNS=-775.744 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_384_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.813 | TNS=-775.744 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_253_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.807 | TNS=-775.606 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_339_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[8]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.803 | TNS=-775.514 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_382_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_24_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_100_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_100_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_96_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.790 | TNS=-774.479 |
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_4__33_n_0.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_4__33
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_4__33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.758 | TNS=-773.697 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_144_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_144_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_214_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.756 | TNS=-773.559 |
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_4__32_n_0.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_4__32
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_4__32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.752 | TNS=-773.444 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_252_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_208_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_208_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_294_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.751 | TNS=-772.777 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__52_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0__51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_2__42_n_0.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_2__42
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_2__42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.733 | TNS=-772.363 |
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_3__37_n_0.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_3__37
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm0_i_3__37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.723 | TNS=-771.259 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_169_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.698 | TNS=-770.684 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_117_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_254_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_328_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_390_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_479_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-770.661 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_419_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_g.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_g_INST_0
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_g. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-770.446 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e_INST_0
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-770.298 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_b. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-769.600 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_f.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_f_INST_0
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_f. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-769.584 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_d.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_d_INST_0
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_d. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-769.460 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_a.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_a_INST_0
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_a. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-769.447 |
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_f.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_f_INST_0
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_f. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-769.330 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_a.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_a_INST_0
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_a. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-769.313 |
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_a. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-768.644 |
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-767.976 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_d.  Re-placed instance CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_d_INST_0
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_d. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-767.969 |
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_a. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-767.312 |
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_d. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-766.656 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_e. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-766.042 |
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_g. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-765.430 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_c. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-764.829 |
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_d. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-764.263 |
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_f. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-763.701 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_f. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-763.159 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_b. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-762.626 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_c. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-762.137 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_n_0. Critical path length was reduced through logic transformation on cell CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_comp.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_g. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-761.771 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-761.767 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__29_carry_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-761.700 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_382_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_24_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_117_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_254_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_419_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-761.700 |
Phase 3 Critical Path Optimization | Checksum: 1cba26dfe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3022.184 ; gain = 84.266

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.697 | TNS=-761.700 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_16_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_382_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_24_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_117_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_254_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_328_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_390_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_419_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.691 | TNS=-761.562 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_479_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]_repN_2. Replicated 1 times.
INFO: [Physopt 32-735] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.688 | TNS=-761.493 |
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_382_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_24_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_117_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_254_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_479_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.688 | TNS=-761.493 |
Phase 4 Critical Path Optimization | Checksum: 1cba26dfe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3022.211 ; gain = 84.293
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3022.211 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-16.688 | TNS=-761.493 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.506  |         28.282  |            6  |              0  |                    45  |           0  |           2  |  00:00:07  |
|  Total          |          0.506  |         28.282  |            6  |              0  |                    45  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3022.211 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 10dc8a9c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3022.211 ; gain = 84.293
INFO: [Common 17-83] Releasing license: Implementation
453 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3022.211 ; gain = 84.293
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.579 . Memory (MB): peak = 3038.660 ; gain = 16.449
INFO: [Common 17-1381] The checkpoint 'D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/CMOD_A7_35T_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 584a2321 ConstDB: 0 ShapeSum: 2801993b RouteDB: 0
Post Restoration Checksum: NetGraph: a8992889 | NumContArr: a7885fdf | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1692bde15

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3046.020 ; gain = 7.184

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1692bde15

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3046.020 ; gain = 7.184

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1692bde15

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3046.020 ; gain = 7.184
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a08dadbc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3052.008 ; gain = 13.172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.326| TNS=-742.682| WHS=-2.193 | THS=-183.676|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000239177 %
  Global Horizontal Routing Utilization  = 0.000520562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7828
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7828
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25c7aa95d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3055.223 ; gain = 16.387

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25c7aa95d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3055.223 ; gain = 16.387
Phase 3 Initial Routing | Checksum: 16b919dc7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3081.086 ; gain = 42.250
INFO: [Route 35-580] Design has 14 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+================================+================================+===================================================================================================+
| Launch Setup Clock             | Launch Hold Clock              | Pin                                                                                               |
+================================+================================+===================================================================================================+
| clk_out1_CMOD_A7_35T_clk_wiz_0 | clk_out1_CMOD_A7_35T_clk_wiz_0 | CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D |
| clk_out1_CMOD_A7_35T_clk_wiz_0 | clk_out1_CMOD_A7_35T_clk_wiz_0 | CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D |
| clk_out1_CMOD_A7_35T_clk_wiz_0 | clk_out1_CMOD_A7_35T_clk_wiz_0 | CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/D |
| clk_out1_CMOD_A7_35T_clk_wiz_0 | clk_out1_CMOD_A7_35T_clk_wiz_0 | CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D |
| clk_out1_CMOD_A7_35T_clk_wiz_0 | clk_out1_CMOD_A7_35T_clk_wiz_0 | CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D |
+--------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2931
 Number of Nodes with overlaps = 1285
 Number of Nodes with overlaps = 662
 Number of Nodes with overlaps = 267
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.916| TNS=-922.532| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b65cf231

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 3081.086 ; gain = 42.250

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1052
 Number of Nodes with overlaps = 588
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.618| TNS=-906.038| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b7595b5c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 3081.086 ; gain = 42.250

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1471
 Number of Nodes with overlaps = 773
 Number of Nodes with overlaps = 432
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.095| TNS=-926.048| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ced60531

Time (s): cpu = 00:01:26 ; elapsed = 00:00:58 . Memory (MB): peak = 3081.086 ; gain = 42.250
Phase 4 Rip-up And Reroute | Checksum: 1ced60531

Time (s): cpu = 00:01:26 ; elapsed = 00:00:58 . Memory (MB): peak = 3081.086 ; gain = 42.250

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1743d24a6

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 3081.086 ; gain = 42.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.525| TNS=-901.930| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1be94db3e

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 3081.086 ; gain = 42.250

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1be94db3e

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 3081.086 ; gain = 42.250
Phase 5 Delay and Skew Optimization | Checksum: 1be94db3e

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 3081.086 ; gain = 42.250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d2dba2d8

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 3081.086 ; gain = 42.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.452| TNS=-897.400| WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24b179038

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 3081.086 ; gain = 42.250
Phase 6 Post Hold Fix | Checksum: 24b179038

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 3081.086 ; gain = 42.250

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.46608 %
  Global Horizontal Routing Utilization  = 4.06338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X31Y11 -> INT_R_X31Y11

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 19d2139e6

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 3081.086 ; gain = 42.250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19d2139e6

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 3081.086 ; gain = 42.250

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14fa63190

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 3081.086 ; gain = 42.250

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-18.452| TNS=-897.400| WHS=0.025  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14fa63190

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 3081.086 ; gain = 42.250
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 4fbf22f1

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 3081.086 ; gain = 42.250

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 3081.086 ; gain = 42.250

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
473 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 3081.086 ; gain = 42.426
INFO: [runtcl-4] Executing : report_drc -file CMOD_A7_35T_wrapper_drc_routed.rpt -pb CMOD_A7_35T_wrapper_drc_routed.pb -rpx CMOD_A7_35T_wrapper_drc_routed.rpx
Command: report_drc -file CMOD_A7_35T_wrapper_drc_routed.rpt -pb CMOD_A7_35T_wrapper_drc_routed.pb -rpx CMOD_A7_35T_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/CMOD_A7_35T_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CMOD_A7_35T_wrapper_methodology_drc_routed.rpt -pb CMOD_A7_35T_wrapper_methodology_drc_routed.pb -rpx CMOD_A7_35T_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file CMOD_A7_35T_wrapper_methodology_drc_routed.rpt -pb CMOD_A7_35T_wrapper_methodology_drc_routed.pb -rpx CMOD_A7_35T_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/CMOD_A7_35T_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CMOD_A7_35T_wrapper_power_routed.rpt -pb CMOD_A7_35T_wrapper_power_summary_routed.pb -rpx CMOD_A7_35T_wrapper_power_routed.rpx
Command: report_power -file CMOD_A7_35T_wrapper_power_routed.rpt -pb CMOD_A7_35T_wrapper_power_summary_routed.pb -rpx CMOD_A7_35T_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
483 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CMOD_A7_35T_wrapper_route_status.rpt -pb CMOD_A7_35T_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file CMOD_A7_35T_wrapper_timing_summary_routed.rpt -pb CMOD_A7_35T_wrapper_timing_summary_routed.pb -rpx CMOD_A7_35T_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file CMOD_A7_35T_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CMOD_A7_35T_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CMOD_A7_35T_wrapper_bus_skew_routed.rpt -pb CMOD_A7_35T_wrapper_bus_skew_routed.pb -rpx CMOD_A7_35T_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.667 . Memory (MB): peak = 3173.047 ; gain = 23.352
INFO: [Common 17-1381] The checkpoint 'D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong_Artix7/fontys-pong_Artix7.runs/impl_1/CMOD_A7_35T_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force CMOD_A7_35T_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0 input CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0 input CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0 output CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0 output CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0 multiplier stage CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0 multiplier stage CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10233792 bits.
Writing bitstream ./CMOD_A7_35T_wrapper.bit...
Writing bitstream ./CMOD_A7_35T_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3690.422 ; gain = 517.375
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 16:12:49 2025...
