Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Nov 12 21:52:30 2025
| Host         : physlin21 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_b_timing_summary_routed.rpt -pb lab5_b_timing_summary_routed.pb -rpx lab5_b_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_b
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.357ns  (logic 5.162ns (55.163%)  route 4.196ns (44.837%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           1.586     3.071    SW_IBUF[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.195 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.610     5.805    LED16_B_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.357 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.357    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.286ns  (logic 5.360ns (57.715%)  route 3.927ns (42.285%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           1.586     3.071    SW_IBUF[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.152     3.223 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.341     5.564    LED16_R_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.722     9.286 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.286    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.044ns  (logic 5.357ns (59.229%)  route 3.687ns (40.771%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           1.586     3.071    SW_IBUF[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.152     3.223 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.102     5.324    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.719     9.044 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     9.044    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.658ns  (logic 5.144ns (59.416%)  route 3.514ns (40.584%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           1.578     3.064    SW_IBUF[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.188 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.935     5.123    LED16_G_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.658 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.658    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.641ns  (logic 5.130ns (59.369%)  route 3.511ns (40.631%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           1.578     3.064    SW_IBUF[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.188 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.932     5.120    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521     8.641 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000     8.641    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 5.177ns (61.275%)  route 3.272ns (38.725%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           1.586     3.071    SW_IBUF[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.195 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.686     4.881    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567     8.448 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000     8.448    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.560ns (65.319%)  route 0.828ns (34.681%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.477     0.724    SW_IBUF[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.045     0.769 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.352     1.121    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.268     2.389 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000     2.389    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.514ns (62.128%)  route 0.923ns (37.872%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.466     0.713    SW_IBUF[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.045     0.758 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.457     1.216    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     2.437 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000     2.437    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.529ns (62.552%)  route 0.915ns (37.448%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.466     0.713    SW_IBUF[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.045     0.758 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.449     1.208    LED16_G_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.444 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.444    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.570ns (61.133%)  route 0.998ns (38.867%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.477     0.724    SW_IBUF[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.042     0.766 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.522     1.288    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.280     2.568 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     2.568    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.573ns (58.547%)  route 1.114ns (41.453%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.477     0.724    SW_IBUF[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.042     0.766 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.637     1.403    LED16_R_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.283     2.686 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.686    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.546ns (56.000%)  route 1.214ns (44.000%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.477     0.724    SW_IBUF[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.045     0.769 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.738     1.507    LED16_B_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.760 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.760    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





