{
  "module_name": "msm8939.c",
  "hash_id": "8b1c2137723c9aaa6ba248e6c292ebeb4136e3fc72c5000dd9b86cb84f42bda4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/msm8939.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/interconnect-provider.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/interconnect/qcom,msm8939.h>\n\n#include \"icc-rpm.h\"\n\nenum {\n\tMSM8939_BIMC_SNOC_MAS = 1,\n\tMSM8939_BIMC_SNOC_SLV,\n\tMSM8939_MASTER_AMPSS_M0,\n\tMSM8939_MASTER_LPASS,\n\tMSM8939_MASTER_BLSP_1,\n\tMSM8939_MASTER_DEHR,\n\tMSM8939_MASTER_GRAPHICS_3D,\n\tMSM8939_MASTER_JPEG,\n\tMSM8939_MASTER_MDP_PORT0,\n\tMSM8939_MASTER_MDP_PORT1,\n\tMSM8939_MASTER_CPP,\n\tMSM8939_MASTER_CRYPTO_CORE0,\n\tMSM8939_MASTER_SDCC_1,\n\tMSM8939_MASTER_SDCC_2,\n\tMSM8939_MASTER_QDSS_BAM,\n\tMSM8939_MASTER_QDSS_ETR,\n\tMSM8939_MASTER_SNOC_CFG,\n\tMSM8939_MASTER_SPDM,\n\tMSM8939_MASTER_TCU0,\n\tMSM8939_MASTER_USB_HS1,\n\tMSM8939_MASTER_USB_HS2,\n\tMSM8939_MASTER_VFE,\n\tMSM8939_MASTER_VIDEO_P0,\n\tMSM8939_SNOC_MM_INT_0,\n\tMSM8939_SNOC_MM_INT_1,\n\tMSM8939_SNOC_MM_INT_2,\n\tMSM8939_PNOC_INT_0,\n\tMSM8939_PNOC_INT_1,\n\tMSM8939_PNOC_MAS_0,\n\tMSM8939_PNOC_MAS_1,\n\tMSM8939_PNOC_SLV_0,\n\tMSM8939_PNOC_SLV_1,\n\tMSM8939_PNOC_SLV_2,\n\tMSM8939_PNOC_SLV_3,\n\tMSM8939_PNOC_SLV_4,\n\tMSM8939_PNOC_SLV_8,\n\tMSM8939_PNOC_SLV_9,\n\tMSM8939_PNOC_SNOC_MAS,\n\tMSM8939_PNOC_SNOC_SLV,\n\tMSM8939_SNOC_QDSS_INT,\n\tMSM8939_SLAVE_AMPSS_L2,\n\tMSM8939_SLAVE_APSS,\n\tMSM8939_SLAVE_LPASS,\n\tMSM8939_SLAVE_BIMC_CFG,\n\tMSM8939_SLAVE_BLSP_1,\n\tMSM8939_SLAVE_BOOT_ROM,\n\tMSM8939_SLAVE_CAMERA_CFG,\n\tMSM8939_SLAVE_CATS_128,\n\tMSM8939_SLAVE_OCMEM_64,\n\tMSM8939_SLAVE_CLK_CTL,\n\tMSM8939_SLAVE_CRYPTO_0_CFG,\n\tMSM8939_SLAVE_DEHR_CFG,\n\tMSM8939_SLAVE_DISPLAY_CFG,\n\tMSM8939_SLAVE_EBI_CH0,\n\tMSM8939_SLAVE_GRAPHICS_3D_CFG,\n\tMSM8939_SLAVE_IMEM_CFG,\n\tMSM8939_SLAVE_IMEM,\n\tMSM8939_SLAVE_MPM,\n\tMSM8939_SLAVE_MSG_RAM,\n\tMSM8939_SLAVE_MSS,\n\tMSM8939_SLAVE_PDM,\n\tMSM8939_SLAVE_PMIC_ARB,\n\tMSM8939_SLAVE_PNOC_CFG,\n\tMSM8939_SLAVE_PRNG,\n\tMSM8939_SLAVE_QDSS_CFG,\n\tMSM8939_SLAVE_QDSS_STM,\n\tMSM8939_SLAVE_RBCPR_CFG,\n\tMSM8939_SLAVE_SDCC_1,\n\tMSM8939_SLAVE_SDCC_2,\n\tMSM8939_SLAVE_SECURITY,\n\tMSM8939_SLAVE_SNOC_CFG,\n\tMSM8939_SLAVE_SPDM,\n\tMSM8939_SLAVE_SRVC_SNOC,\n\tMSM8939_SLAVE_TCSR,\n\tMSM8939_SLAVE_TLMM,\n\tMSM8939_SLAVE_USB_HS1,\n\tMSM8939_SLAVE_USB_HS2,\n\tMSM8939_SLAVE_VENUS_CFG,\n\tMSM8939_SNOC_BIMC_0_MAS,\n\tMSM8939_SNOC_BIMC_0_SLV,\n\tMSM8939_SNOC_BIMC_1_MAS,\n\tMSM8939_SNOC_BIMC_1_SLV,\n\tMSM8939_SNOC_BIMC_2_MAS,\n\tMSM8939_SNOC_BIMC_2_SLV,\n\tMSM8939_SNOC_INT_0,\n\tMSM8939_SNOC_INT_1,\n\tMSM8939_SNOC_INT_BIMC,\n\tMSM8939_SNOC_PNOC_MAS,\n\tMSM8939_SNOC_PNOC_SLV,\n};\n\nstatic const u16 bimc_snoc_mas_links[] = {\n\tMSM8939_BIMC_SNOC_SLV\n};\n\nstatic struct qcom_icc_node bimc_snoc_mas = {\n\t.name = \"bimc_snoc_mas\",\n\t.id = MSM8939_BIMC_SNOC_MAS,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(bimc_snoc_mas_links),\n\t.links = bimc_snoc_mas_links,\n};\n\nstatic const u16 bimc_snoc_slv_links[] = {\n\tMSM8939_SNOC_INT_0,\n\tMSM8939_SNOC_INT_1\n};\n\nstatic struct qcom_icc_node bimc_snoc_slv = {\n\t.name = \"bimc_snoc_slv\",\n\t.id = MSM8939_BIMC_SNOC_SLV,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 2,\n\t.num_links = ARRAY_SIZE(bimc_snoc_slv_links),\n\t.links = bimc_snoc_slv_links,\n};\n\nstatic const u16 mas_apss_links[] = {\n\tMSM8939_SLAVE_EBI_CH0,\n\tMSM8939_BIMC_SNOC_MAS,\n\tMSM8939_SLAVE_AMPSS_L2\n};\n\nstatic struct qcom_icc_node mas_apss = {\n\t.name = \"mas_apss\",\n\t.id = MSM8939_MASTER_AMPSS_M0,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 0,\n\t.num_links = ARRAY_SIZE(mas_apss_links),\n\t.links = mas_apss_links,\n};\n\nstatic const u16 mas_audio_links[] = {\n\tMSM8939_PNOC_MAS_0\n};\n\nstatic struct qcom_icc_node mas_audio = {\n\t.name = \"mas_audio\",\n\t.id = MSM8939_MASTER_LPASS,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_audio_links),\n\t.links = mas_audio_links,\n};\n\nstatic const u16 mas_blsp_1_links[] = {\n\tMSM8939_PNOC_MAS_1\n};\n\nstatic struct qcom_icc_node mas_blsp_1 = {\n\t.name = \"mas_blsp_1\",\n\t.id = MSM8939_MASTER_BLSP_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_blsp_1_links),\n\t.links = mas_blsp_1_links,\n};\n\nstatic const u16 mas_dehr_links[] = {\n\tMSM8939_PNOC_MAS_0\n};\n\nstatic struct qcom_icc_node mas_dehr = {\n\t.name = \"mas_dehr\",\n\t.id = MSM8939_MASTER_DEHR,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_dehr_links),\n\t.links = mas_dehr_links,\n};\n\nstatic const u16 mas_gfx_links[] = {\n\tMSM8939_SLAVE_EBI_CH0,\n\tMSM8939_BIMC_SNOC_MAS,\n\tMSM8939_SLAVE_AMPSS_L2\n};\n\nstatic struct qcom_icc_node mas_gfx = {\n\t.name = \"mas_gfx\",\n\t.id = MSM8939_MASTER_GRAPHICS_3D,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 2,\n\t.num_links = ARRAY_SIZE(mas_gfx_links),\n\t.links = mas_gfx_links,\n};\n\nstatic const u16 mas_jpeg_links[] = {\n\tMSM8939_SNOC_MM_INT_0,\n\tMSM8939_SNOC_MM_INT_2\n};\n\nstatic struct qcom_icc_node mas_jpeg = {\n\t.name = \"mas_jpeg\",\n\t.id = MSM8939_MASTER_JPEG,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 6,\n\t.num_links = ARRAY_SIZE(mas_jpeg_links),\n\t.links = mas_jpeg_links,\n};\n\nstatic const u16 mas_mdp0_links[] = {\n\tMSM8939_SNOC_MM_INT_1,\n\tMSM8939_SNOC_MM_INT_2\n};\n\nstatic struct qcom_icc_node mas_mdp0 = {\n\t.name = \"mas_mdp0\",\n\t.id = MSM8939_MASTER_MDP_PORT0,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 7,\n\t.num_links = ARRAY_SIZE(mas_mdp0_links),\n\t.links = mas_mdp0_links,\n};\n\nstatic const u16 mas_mdp1_links[] = {\n\tMSM8939_SNOC_MM_INT_0,\n\tMSM8939_SNOC_MM_INT_2\n};\n\nstatic struct qcom_icc_node mas_mdp1 = {\n\t.name = \"mas_mdp1\",\n\t.id = MSM8939_MASTER_MDP_PORT1,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 13,\n\t.num_links = ARRAY_SIZE(mas_mdp1_links),\n\t.links = mas_mdp1_links,\n};\n\nstatic const u16 mas_cpp_links[] = {\n\tMSM8939_SNOC_MM_INT_0,\n\tMSM8939_SNOC_MM_INT_2\n};\n\nstatic struct qcom_icc_node mas_cpp = {\n\t.name = \"mas_cpp\",\n\t.id = MSM8939_MASTER_CPP,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 12,\n\t.num_links = ARRAY_SIZE(mas_cpp_links),\n\t.links = mas_cpp_links,\n};\n\nstatic const u16 mas_pcnoc_crypto_0_links[] = {\n\tMSM8939_PNOC_INT_1\n};\n\nstatic struct qcom_icc_node mas_pcnoc_crypto_0 = {\n\t.name = \"mas_pcnoc_crypto_0\",\n\t.id = MSM8939_MASTER_CRYPTO_CORE0,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pcnoc_crypto_0_links),\n\t.links = mas_pcnoc_crypto_0_links,\n};\n\nstatic const u16 mas_pcnoc_sdcc_1_links[] = {\n\tMSM8939_PNOC_INT_1\n};\n\nstatic struct qcom_icc_node mas_pcnoc_sdcc_1 = {\n\t.name = \"mas_pcnoc_sdcc_1\",\n\t.id = MSM8939_MASTER_SDCC_1,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pcnoc_sdcc_1_links),\n\t.links = mas_pcnoc_sdcc_1_links,\n};\n\nstatic const u16 mas_pcnoc_sdcc_2_links[] = {\n\tMSM8939_PNOC_INT_1\n};\n\nstatic struct qcom_icc_node mas_pcnoc_sdcc_2 = {\n\t.name = \"mas_pcnoc_sdcc_2\",\n\t.id = MSM8939_MASTER_SDCC_2,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pcnoc_sdcc_2_links),\n\t.links = mas_pcnoc_sdcc_2_links,\n};\n\nstatic const u16 mas_qdss_bam_links[] = {\n\tMSM8939_SNOC_QDSS_INT\n};\n\nstatic struct qcom_icc_node mas_qdss_bam = {\n\t.name = \"mas_qdss_bam\",\n\t.id = MSM8939_MASTER_QDSS_BAM,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 11,\n\t.num_links = ARRAY_SIZE(mas_qdss_bam_links),\n\t.links = mas_qdss_bam_links,\n};\n\nstatic const u16 mas_qdss_etr_links[] = {\n\tMSM8939_SNOC_QDSS_INT\n};\n\nstatic struct qcom_icc_node mas_qdss_etr = {\n\t.name = \"mas_qdss_etr\",\n\t.id = MSM8939_MASTER_QDSS_ETR,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 10,\n\t.num_links = ARRAY_SIZE(mas_qdss_etr_links),\n\t.links = mas_qdss_etr_links,\n};\n\nstatic const u16 mas_snoc_cfg_links[] = {\n\tMSM8939_SLAVE_SRVC_SNOC\n};\n\nstatic struct qcom_icc_node mas_snoc_cfg = {\n\t.name = \"mas_snoc_cfg\",\n\t.id = MSM8939_MASTER_SNOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_cfg_links),\n\t.links = mas_snoc_cfg_links,\n};\n\nstatic const u16 mas_spdm_links[] = {\n\tMSM8939_PNOC_MAS_0\n};\n\nstatic struct qcom_icc_node mas_spdm = {\n\t.name = \"mas_spdm\",\n\t.id = MSM8939_MASTER_SPDM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_spdm_links),\n\t.links = mas_spdm_links,\n};\n\nstatic const u16 mas_tcu0_links[] = {\n\tMSM8939_SLAVE_EBI_CH0,\n\tMSM8939_BIMC_SNOC_MAS,\n\tMSM8939_SLAVE_AMPSS_L2\n};\n\nstatic struct qcom_icc_node mas_tcu0 = {\n\t.name = \"mas_tcu0\",\n\t.id = MSM8939_MASTER_TCU0,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 2,\n\t.qos.prio_level = 2,\n\t.qos.qos_port = 6,\n\t.num_links = ARRAY_SIZE(mas_tcu0_links),\n\t.links = mas_tcu0_links,\n};\n\nstatic const u16 mas_usb_hs1_links[] = {\n\tMSM8939_PNOC_MAS_1\n};\n\nstatic struct qcom_icc_node mas_usb_hs1 = {\n\t.name = \"mas_usb_hs1\",\n\t.id = MSM8939_MASTER_USB_HS1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_usb_hs1_links),\n\t.links = mas_usb_hs1_links,\n};\n\nstatic const u16 mas_usb_hs2_links[] = {\n\tMSM8939_PNOC_MAS_1\n};\n\nstatic struct qcom_icc_node mas_usb_hs2 = {\n\t.name = \"mas_usb_hs2\",\n\t.id = MSM8939_MASTER_USB_HS2,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_usb_hs2_links),\n\t.links = mas_usb_hs2_links,\n};\n\nstatic const u16 mas_vfe_links[] = {\n\tMSM8939_SNOC_MM_INT_1,\n\tMSM8939_SNOC_MM_INT_2\n};\n\nstatic struct qcom_icc_node mas_vfe = {\n\t.name = \"mas_vfe\",\n\t.id = MSM8939_MASTER_VFE,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 9,\n\t.num_links = ARRAY_SIZE(mas_vfe_links),\n\t.links = mas_vfe_links,\n};\n\nstatic const u16 mas_video_links[] = {\n\tMSM8939_SNOC_MM_INT_0,\n\tMSM8939_SNOC_MM_INT_2\n};\n\nstatic struct qcom_icc_node mas_video = {\n\t.name = \"mas_video\",\n\t.id = MSM8939_MASTER_VIDEO_P0,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 8,\n\t.num_links = ARRAY_SIZE(mas_video_links),\n\t.links = mas_video_links,\n};\n\nstatic const u16 mm_int_0_links[] = {\n\tMSM8939_SNOC_BIMC_2_MAS\n};\n\nstatic struct qcom_icc_node mm_int_0 = {\n\t.name = \"mm_int_0\",\n\t.id = MSM8939_SNOC_MM_INT_0,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mm_int_0_links),\n\t.links = mm_int_0_links,\n};\n\nstatic const u16 mm_int_1_links[] = {\n\tMSM8939_SNOC_BIMC_1_MAS\n};\n\nstatic struct qcom_icc_node mm_int_1 = {\n\t.name = \"mm_int_1\",\n\t.id = MSM8939_SNOC_MM_INT_1,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mm_int_1_links),\n\t.links = mm_int_1_links,\n};\n\nstatic const u16 mm_int_2_links[] = {\n\tMSM8939_SNOC_INT_0\n};\n\nstatic struct qcom_icc_node mm_int_2 = {\n\t.name = \"mm_int_2\",\n\t.id = MSM8939_SNOC_MM_INT_2,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mm_int_2_links),\n\t.links = mm_int_2_links,\n};\n\nstatic const u16 pcnoc_int_0_links[] = {\n\tMSM8939_PNOC_SNOC_MAS,\n\tMSM8939_PNOC_SLV_0,\n\tMSM8939_PNOC_SLV_1,\n\tMSM8939_PNOC_SLV_2,\n\tMSM8939_PNOC_SLV_3,\n\tMSM8939_PNOC_SLV_4,\n\tMSM8939_PNOC_SLV_8,\n\tMSM8939_PNOC_SLV_9\n};\n\nstatic struct qcom_icc_node pcnoc_int_0 = {\n\t.name = \"pcnoc_int_0\",\n\t.id = MSM8939_PNOC_INT_0,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_int_0_links),\n\t.links = pcnoc_int_0_links,\n};\n\nstatic const u16 pcnoc_int_1_links[] = {\n\tMSM8939_PNOC_SNOC_MAS\n};\n\nstatic struct qcom_icc_node pcnoc_int_1 = {\n\t.name = \"pcnoc_int_1\",\n\t.id = MSM8939_PNOC_INT_1,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_int_1_links),\n\t.links = pcnoc_int_1_links,\n};\n\nstatic const u16 pcnoc_m_0_links[] = {\n\tMSM8939_PNOC_INT_0\n};\n\nstatic struct qcom_icc_node pcnoc_m_0 = {\n\t.name = \"pcnoc_m_0\",\n\t.id = MSM8939_PNOC_MAS_0,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_m_0_links),\n\t.links = pcnoc_m_0_links,\n};\n\nstatic const u16 pcnoc_m_1_links[] = {\n\tMSM8939_PNOC_SNOC_MAS\n};\n\nstatic struct qcom_icc_node pcnoc_m_1 = {\n\t.name = \"pcnoc_m_1\",\n\t.id = MSM8939_PNOC_MAS_1,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_m_1_links),\n\t.links = pcnoc_m_1_links,\n};\n\nstatic const u16 pcnoc_s_0_links[] = {\n\tMSM8939_SLAVE_CLK_CTL,\n\tMSM8939_SLAVE_TLMM,\n\tMSM8939_SLAVE_TCSR,\n\tMSM8939_SLAVE_SECURITY,\n\tMSM8939_SLAVE_MSS\n};\n\nstatic struct qcom_icc_node pcnoc_s_0 = {\n\t.name = \"pcnoc_s_0\",\n\t.id = MSM8939_PNOC_SLV_0,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_s_0_links),\n\t.links = pcnoc_s_0_links,\n};\n\nstatic const u16 pcnoc_s_1_links[] = {\n\tMSM8939_SLAVE_IMEM_CFG,\n\tMSM8939_SLAVE_CRYPTO_0_CFG,\n\tMSM8939_SLAVE_MSG_RAM,\n\tMSM8939_SLAVE_PDM,\n\tMSM8939_SLAVE_PRNG\n};\n\nstatic struct qcom_icc_node pcnoc_s_1 = {\n\t.name = \"pcnoc_s_1\",\n\t.id = MSM8939_PNOC_SLV_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_s_1_links),\n\t.links = pcnoc_s_1_links,\n};\n\nstatic const u16 pcnoc_s_2_links[] = {\n\tMSM8939_SLAVE_SPDM,\n\tMSM8939_SLAVE_BOOT_ROM,\n\tMSM8939_SLAVE_BIMC_CFG,\n\tMSM8939_SLAVE_PNOC_CFG,\n\tMSM8939_SLAVE_PMIC_ARB\n};\n\nstatic struct qcom_icc_node pcnoc_s_2 = {\n\t.name = \"pcnoc_s_2\",\n\t.id = MSM8939_PNOC_SLV_2,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_s_2_links),\n\t.links = pcnoc_s_2_links,\n};\n\nstatic const u16 pcnoc_s_3_links[] = {\n\tMSM8939_SLAVE_MPM,\n\tMSM8939_SLAVE_SNOC_CFG,\n\tMSM8939_SLAVE_RBCPR_CFG,\n\tMSM8939_SLAVE_QDSS_CFG,\n\tMSM8939_SLAVE_DEHR_CFG\n};\n\nstatic struct qcom_icc_node pcnoc_s_3 = {\n\t.name = \"pcnoc_s_3\",\n\t.id = MSM8939_PNOC_SLV_3,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_s_3_links),\n\t.links = pcnoc_s_3_links,\n};\n\nstatic const u16 pcnoc_s_4_links[] = {\n\tMSM8939_SLAVE_VENUS_CFG,\n\tMSM8939_SLAVE_CAMERA_CFG,\n\tMSM8939_SLAVE_DISPLAY_CFG\n};\n\nstatic struct qcom_icc_node pcnoc_s_4 = {\n\t.name = \"pcnoc_s_4\",\n\t.id = MSM8939_PNOC_SLV_4,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_s_4_links),\n\t.links = pcnoc_s_4_links,\n};\n\nstatic const u16 pcnoc_s_8_links[] = {\n\tMSM8939_SLAVE_USB_HS1,\n\tMSM8939_SLAVE_SDCC_1,\n\tMSM8939_SLAVE_BLSP_1\n};\n\nstatic struct qcom_icc_node pcnoc_s_8 = {\n\t.name = \"pcnoc_s_8\",\n\t.id = MSM8939_PNOC_SLV_8,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_s_8_links),\n\t.links = pcnoc_s_8_links,\n};\n\nstatic const u16 pcnoc_s_9_links[] = {\n\tMSM8939_SLAVE_SDCC_2,\n\tMSM8939_SLAVE_LPASS,\n\tMSM8939_SLAVE_USB_HS2\n};\n\nstatic struct qcom_icc_node pcnoc_s_9 = {\n\t.name = \"pcnoc_s_9\",\n\t.id = MSM8939_PNOC_SLV_9,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_s_9_links),\n\t.links = pcnoc_s_9_links,\n};\n\nstatic const u16 pcnoc_snoc_mas_links[] = {\n\tMSM8939_PNOC_SNOC_SLV\n};\n\nstatic struct qcom_icc_node pcnoc_snoc_mas = {\n\t.name = \"pcnoc_snoc_mas\",\n\t.id = MSM8939_PNOC_SNOC_MAS,\n\t.buswidth = 8,\n\t.mas_rpm_id = 29,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_snoc_mas_links),\n\t.links = pcnoc_snoc_mas_links,\n};\n\nstatic const u16 pcnoc_snoc_slv_links[] = {\n\tMSM8939_SNOC_INT_0,\n\tMSM8939_SNOC_INT_BIMC,\n\tMSM8939_SNOC_INT_1\n};\n\nstatic struct qcom_icc_node pcnoc_snoc_slv = {\n\t.name = \"pcnoc_snoc_slv\",\n\t.id = MSM8939_PNOC_SNOC_SLV,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 45,\n\t.num_links = ARRAY_SIZE(pcnoc_snoc_slv_links),\n\t.links = pcnoc_snoc_slv_links,\n};\n\nstatic const u16 qdss_int_links[] = {\n\tMSM8939_SNOC_INT_0,\n\tMSM8939_SNOC_INT_BIMC\n};\n\nstatic struct qcom_icc_node qdss_int = {\n\t.name = \"qdss_int\",\n\t.id = MSM8939_SNOC_QDSS_INT,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(qdss_int_links),\n\t.links = qdss_int_links,\n};\n\nstatic struct qcom_icc_node slv_apps_l2 = {\n\t.name = \"slv_apps_l2\",\n\t.id = MSM8939_SLAVE_AMPSS_L2,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_apss = {\n\t.name = \"slv_apss\",\n\t.id = MSM8939_SLAVE_APSS,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_audio = {\n\t.name = \"slv_audio\",\n\t.id = MSM8939_SLAVE_LPASS,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_bimc_cfg = {\n\t.name = \"slv_bimc_cfg\",\n\t.id = MSM8939_SLAVE_BIMC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_blsp_1 = {\n\t.name = \"slv_blsp_1\",\n\t.id = MSM8939_SLAVE_BLSP_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_boot_rom = {\n\t.name = \"slv_boot_rom\",\n\t.id = MSM8939_SLAVE_BOOT_ROM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_camera_cfg = {\n\t.name = \"slv_camera_cfg\",\n\t.id = MSM8939_SLAVE_CAMERA_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_cats_0 = {\n\t.name = \"slv_cats_0\",\n\t.id = MSM8939_SLAVE_CATS_128,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_cats_1 = {\n\t.name = \"slv_cats_1\",\n\t.id = MSM8939_SLAVE_OCMEM_64,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_clk_ctl = {\n\t.name = \"slv_clk_ctl\",\n\t.id = MSM8939_SLAVE_CLK_CTL,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_crypto_0_cfg = {\n\t.name = \"slv_crypto_0_cfg\",\n\t.id = MSM8939_SLAVE_CRYPTO_0_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_dehr_cfg = {\n\t.name = \"slv_dehr_cfg\",\n\t.id = MSM8939_SLAVE_DEHR_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_display_cfg = {\n\t.name = \"slv_display_cfg\",\n\t.id = MSM8939_SLAVE_DISPLAY_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_ebi_ch0 = {\n\t.name = \"slv_ebi_ch0\",\n\t.id = MSM8939_SLAVE_EBI_CH0,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 0,\n};\n\nstatic struct qcom_icc_node slv_gfx_cfg = {\n\t.name = \"slv_gfx_cfg\",\n\t.id = MSM8939_SLAVE_GRAPHICS_3D_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_imem_cfg = {\n\t.name = \"slv_imem_cfg\",\n\t.id = MSM8939_SLAVE_IMEM_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_imem = {\n\t.name = \"slv_imem\",\n\t.id = MSM8939_SLAVE_IMEM,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 26,\n};\n\nstatic struct qcom_icc_node slv_mpm = {\n\t.name = \"slv_mpm\",\n\t.id = MSM8939_SLAVE_MPM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_msg_ram = {\n\t.name = \"slv_msg_ram\",\n\t.id = MSM8939_SLAVE_MSG_RAM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_mss = {\n\t.name = \"slv_mss\",\n\t.id = MSM8939_SLAVE_MSS,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_pdm = {\n\t.name = \"slv_pdm\",\n\t.id = MSM8939_SLAVE_PDM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_pmic_arb = {\n\t.name = \"slv_pmic_arb\",\n\t.id = MSM8939_SLAVE_PMIC_ARB,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_pcnoc_cfg = {\n\t.name = \"slv_pcnoc_cfg\",\n\t.id = MSM8939_SLAVE_PNOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_prng = {\n\t.name = \"slv_prng\",\n\t.id = MSM8939_SLAVE_PRNG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_qdss_cfg = {\n\t.name = \"slv_qdss_cfg\",\n\t.id = MSM8939_SLAVE_QDSS_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_qdss_stm = {\n\t.name = \"slv_qdss_stm\",\n\t.id = MSM8939_SLAVE_QDSS_STM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 30,\n};\n\nstatic struct qcom_icc_node slv_rbcpr_cfg = {\n\t.name = \"slv_rbcpr_cfg\",\n\t.id = MSM8939_SLAVE_RBCPR_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_sdcc_1 = {\n\t.name = \"slv_sdcc_1\",\n\t.id = MSM8939_SLAVE_SDCC_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_sdcc_2 = {\n\t.name = \"slv_sdcc_2\",\n\t.id = MSM8939_SLAVE_SDCC_2,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_security = {\n\t.name = \"slv_security\",\n\t.id = MSM8939_SLAVE_SECURITY,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_snoc_cfg = {\n\t.name = \"slv_snoc_cfg\",\n\t.id = MSM8939_SLAVE_SNOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_spdm = {\n\t.name = \"slv_spdm\",\n\t.id = MSM8939_SLAVE_SPDM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_srvc_snoc = {\n\t.name = \"slv_srvc_snoc\",\n\t.id = MSM8939_SLAVE_SRVC_SNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_tcsr = {\n\t.name = \"slv_tcsr\",\n\t.id = MSM8939_SLAVE_TCSR,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_tlmm = {\n\t.name = \"slv_tlmm\",\n\t.id = MSM8939_SLAVE_TLMM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_usb_hs1 = {\n\t.name = \"slv_usb_hs1\",\n\t.id = MSM8939_SLAVE_USB_HS1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_usb_hs2 = {\n\t.name = \"slv_usb_hs2\",\n\t.id = MSM8939_SLAVE_USB_HS2,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_venus_cfg = {\n\t.name = \"slv_venus_cfg\",\n\t.id = MSM8939_SLAVE_VENUS_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic const u16 snoc_bimc_0_mas_links[] = {\n\tMSM8939_SNOC_BIMC_0_SLV\n};\n\nstatic struct qcom_icc_node snoc_bimc_0_mas = {\n\t.name = \"snoc_bimc_0_mas\",\n\t.id = MSM8939_SNOC_BIMC_0_MAS,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(snoc_bimc_0_mas_links),\n\t.links = snoc_bimc_0_mas_links,\n};\n\nstatic const u16 snoc_bimc_0_slv_links[] = {\n\tMSM8939_SLAVE_EBI_CH0\n};\n\nstatic struct qcom_icc_node snoc_bimc_0_slv = {\n\t.name = \"snoc_bimc_0_slv\",\n\t.id = MSM8939_SNOC_BIMC_0_SLV,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(snoc_bimc_0_slv_links),\n\t.links = snoc_bimc_0_slv_links,\n};\n\nstatic const u16 snoc_bimc_1_mas_links[] = {\n\tMSM8939_SNOC_BIMC_1_SLV\n};\n\nstatic struct qcom_icc_node snoc_bimc_1_mas = {\n\t.name = \"snoc_bimc_1_mas\",\n\t.id = MSM8939_SNOC_BIMC_1_MAS,\n\t.buswidth = 16,\n\t.mas_rpm_id = 76,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(snoc_bimc_1_mas_links),\n\t.links = snoc_bimc_1_mas_links,\n};\n\nstatic const u16 snoc_bimc_1_slv_links[] = {\n\tMSM8939_SLAVE_EBI_CH0\n};\n\nstatic struct qcom_icc_node snoc_bimc_1_slv = {\n\t.name = \"snoc_bimc_1_slv\",\n\t.id = MSM8939_SNOC_BIMC_1_SLV,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 104,\n\t.num_links = ARRAY_SIZE(snoc_bimc_1_slv_links),\n\t.links = snoc_bimc_1_slv_links,\n};\n\nstatic const u16 snoc_bimc_2_mas_links[] = {\n\tMSM8939_SNOC_BIMC_2_SLV\n};\n\nstatic struct qcom_icc_node snoc_bimc_2_mas = {\n\t.name = \"snoc_bimc_2_mas\",\n\t.id = MSM8939_SNOC_BIMC_2_MAS,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(snoc_bimc_2_mas_links),\n\t.links = snoc_bimc_2_mas_links,\n};\n\nstatic const u16 snoc_bimc_2_slv_links[] = {\n\tMSM8939_SLAVE_EBI_CH0\n};\n\nstatic struct qcom_icc_node snoc_bimc_2_slv = {\n\t.name = \"snoc_bimc_2_slv\",\n\t.id = MSM8939_SNOC_BIMC_2_SLV,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(snoc_bimc_2_slv_links),\n\t.links = snoc_bimc_2_slv_links,\n};\n\nstatic const u16 snoc_int_0_links[] = {\n\tMSM8939_SLAVE_QDSS_STM,\n\tMSM8939_SLAVE_IMEM,\n\tMSM8939_SNOC_PNOC_MAS\n};\n\nstatic struct qcom_icc_node snoc_int_0 = {\n\t.name = \"snoc_int_0\",\n\t.id = MSM8939_SNOC_INT_0,\n\t.buswidth = 8,\n\t.mas_rpm_id = 99,\n\t.slv_rpm_id = 130,\n\t.num_links = ARRAY_SIZE(snoc_int_0_links),\n\t.links = snoc_int_0_links,\n};\n\nstatic const u16 snoc_int_1_links[] = {\n\tMSM8939_SLAVE_APSS,\n\tMSM8939_SLAVE_CATS_128,\n\tMSM8939_SLAVE_OCMEM_64\n};\n\nstatic struct qcom_icc_node snoc_int_1 = {\n\t.name = \"snoc_int_1\",\n\t.id = MSM8939_SNOC_INT_1,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(snoc_int_1_links),\n\t.links = snoc_int_1_links,\n};\n\nstatic const u16 snoc_int_bimc_links[] = {\n\tMSM8939_SNOC_BIMC_1_MAS\n};\n\nstatic struct qcom_icc_node snoc_int_bimc = {\n\t.name = \"snoc_int_bimc\",\n\t.id = MSM8939_SNOC_INT_BIMC,\n\t.buswidth = 8,\n\t.mas_rpm_id = 101,\n\t.slv_rpm_id = 132,\n\t.num_links = ARRAY_SIZE(snoc_int_bimc_links),\n\t.links = snoc_int_bimc_links,\n};\n\nstatic const u16 snoc_pcnoc_mas_links[] = {\n\tMSM8939_SNOC_PNOC_SLV\n};\n\nstatic struct qcom_icc_node snoc_pcnoc_mas = {\n\t.name = \"snoc_pcnoc_mas\",\n\t.id = MSM8939_SNOC_PNOC_MAS,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(snoc_pcnoc_mas_links),\n\t.links = snoc_pcnoc_mas_links,\n};\n\nstatic const u16 snoc_pcnoc_slv_links[] = {\n\tMSM8939_PNOC_INT_0\n};\n\nstatic struct qcom_icc_node snoc_pcnoc_slv = {\n\t.name = \"snoc_pcnoc_slv\",\n\t.id = MSM8939_SNOC_PNOC_SLV,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(snoc_pcnoc_slv_links),\n\t.links = snoc_pcnoc_slv_links,\n};\n\nstatic struct qcom_icc_node * const msm8939_snoc_nodes[] = {\n\t[BIMC_SNOC_SLV] = &bimc_snoc_slv,\n\t[MASTER_QDSS_BAM] = &mas_qdss_bam,\n\t[MASTER_QDSS_ETR] = &mas_qdss_etr,\n\t[MASTER_SNOC_CFG] = &mas_snoc_cfg,\n\t[PCNOC_SNOC_SLV] = &pcnoc_snoc_slv,\n\t[SLAVE_APSS] = &slv_apss,\n\t[SLAVE_CATS_128] = &slv_cats_0,\n\t[SLAVE_OCMEM_64] = &slv_cats_1,\n\t[SLAVE_IMEM] = &slv_imem,\n\t[SLAVE_QDSS_STM] = &slv_qdss_stm,\n\t[SLAVE_SRVC_SNOC] = &slv_srvc_snoc,\n\t[SNOC_BIMC_0_MAS] = &snoc_bimc_0_mas,\n\t[SNOC_BIMC_1_MAS] = &snoc_bimc_1_mas,\n\t[SNOC_BIMC_2_MAS] = &snoc_bimc_2_mas,\n\t[SNOC_INT_0] = &snoc_int_0,\n\t[SNOC_INT_1] = &snoc_int_1,\n\t[SNOC_INT_BIMC] = &snoc_int_bimc,\n\t[SNOC_PCNOC_MAS] = &snoc_pcnoc_mas,\n\t[SNOC_QDSS_INT] = &qdss_int,\n};\n\nstatic const struct regmap_config msm8939_snoc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x14080,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_icc_desc msm8939_snoc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = msm8939_snoc_nodes,\n\t.num_nodes = ARRAY_SIZE(msm8939_snoc_nodes),\n\t.bus_clk_desc = &bus_1_clk,\n\t.regmap_cfg = &msm8939_snoc_regmap_config,\n\t.qos_offset = 0x7000,\n};\n\nstatic struct qcom_icc_node * const msm8939_snoc_mm_nodes[] = {\n\t[MASTER_VIDEO_P0] = &mas_video,\n\t[MASTER_JPEG] = &mas_jpeg,\n\t[MASTER_VFE] = &mas_vfe,\n\t[MASTER_MDP_PORT0] = &mas_mdp0,\n\t[MASTER_MDP_PORT1] = &mas_mdp1,\n\t[MASTER_CPP] = &mas_cpp,\n\t[SNOC_MM_INT_0] = &mm_int_0,\n\t[SNOC_MM_INT_1] = &mm_int_1,\n\t[SNOC_MM_INT_2] = &mm_int_2,\n};\n\nstatic const struct qcom_icc_desc msm8939_snoc_mm = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = msm8939_snoc_mm_nodes,\n\t.num_nodes = ARRAY_SIZE(msm8939_snoc_mm_nodes),\n\t.bus_clk_desc = &bus_2_clk,\n\t.regmap_cfg = &msm8939_snoc_regmap_config,\n\t.qos_offset = 0x7000,\n};\n\nstatic struct qcom_icc_node * const msm8939_bimc_nodes[] = {\n\t[BIMC_SNOC_MAS] = &bimc_snoc_mas,\n\t[MASTER_AMPSS_M0] = &mas_apss,\n\t[MASTER_GRAPHICS_3D] = &mas_gfx,\n\t[MASTER_TCU0] = &mas_tcu0,\n\t[SLAVE_AMPSS_L2] = &slv_apps_l2,\n\t[SLAVE_EBI_CH0] = &slv_ebi_ch0,\n\t[SNOC_BIMC_0_SLV] = &snoc_bimc_0_slv,\n\t[SNOC_BIMC_1_SLV] = &snoc_bimc_1_slv,\n\t[SNOC_BIMC_2_SLV] = &snoc_bimc_2_slv,\n};\n\nstatic const struct regmap_config msm8939_bimc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x62000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_icc_desc msm8939_bimc = {\n\t.type = QCOM_ICC_BIMC,\n\t.nodes = msm8939_bimc_nodes,\n\t.num_nodes = ARRAY_SIZE(msm8939_bimc_nodes),\n\t.bus_clk_desc = &bimc_clk,\n\t.regmap_cfg = &msm8939_bimc_regmap_config,\n\t.qos_offset = 0x8000,\n};\n\nstatic struct qcom_icc_node * const msm8939_pcnoc_nodes[] = {\n\t[MASTER_BLSP_1] = &mas_blsp_1,\n\t[MASTER_DEHR] = &mas_dehr,\n\t[MASTER_LPASS] = &mas_audio,\n\t[MASTER_CRYPTO_CORE0] = &mas_pcnoc_crypto_0,\n\t[MASTER_SDCC_1] = &mas_pcnoc_sdcc_1,\n\t[MASTER_SDCC_2] = &mas_pcnoc_sdcc_2,\n\t[MASTER_SPDM] = &mas_spdm,\n\t[MASTER_USB_HS1] = &mas_usb_hs1,\n\t[MASTER_USB_HS2] = &mas_usb_hs2,\n\t[PCNOC_INT_0] = &pcnoc_int_0,\n\t[PCNOC_INT_1] = &pcnoc_int_1,\n\t[PCNOC_MAS_0] = &pcnoc_m_0,\n\t[PCNOC_MAS_1] = &pcnoc_m_1,\n\t[PCNOC_SLV_0] = &pcnoc_s_0,\n\t[PCNOC_SLV_1] = &pcnoc_s_1,\n\t[PCNOC_SLV_2] = &pcnoc_s_2,\n\t[PCNOC_SLV_3] = &pcnoc_s_3,\n\t[PCNOC_SLV_4] = &pcnoc_s_4,\n\t[PCNOC_SLV_8] = &pcnoc_s_8,\n\t[PCNOC_SLV_9] = &pcnoc_s_9,\n\t[PCNOC_SNOC_MAS] = &pcnoc_snoc_mas,\n\t[SLAVE_BIMC_CFG] = &slv_bimc_cfg,\n\t[SLAVE_BLSP_1] = &slv_blsp_1,\n\t[SLAVE_BOOT_ROM] = &slv_boot_rom,\n\t[SLAVE_CAMERA_CFG] = &slv_camera_cfg,\n\t[SLAVE_CLK_CTL] = &slv_clk_ctl,\n\t[SLAVE_CRYPTO_0_CFG] = &slv_crypto_0_cfg,\n\t[SLAVE_DEHR_CFG] = &slv_dehr_cfg,\n\t[SLAVE_DISPLAY_CFG] = &slv_display_cfg,\n\t[SLAVE_GRAPHICS_3D_CFG] = &slv_gfx_cfg,\n\t[SLAVE_IMEM_CFG] = &slv_imem_cfg,\n\t[SLAVE_LPASS] = &slv_audio,\n\t[SLAVE_MPM] = &slv_mpm,\n\t[SLAVE_MSG_RAM] = &slv_msg_ram,\n\t[SLAVE_MSS] = &slv_mss,\n\t[SLAVE_PDM] = &slv_pdm,\n\t[SLAVE_PMIC_ARB] = &slv_pmic_arb,\n\t[SLAVE_PCNOC_CFG] = &slv_pcnoc_cfg,\n\t[SLAVE_PRNG] = &slv_prng,\n\t[SLAVE_QDSS_CFG] = &slv_qdss_cfg,\n\t[SLAVE_RBCPR_CFG] = &slv_rbcpr_cfg,\n\t[SLAVE_SDCC_1] = &slv_sdcc_1,\n\t[SLAVE_SDCC_2] = &slv_sdcc_2,\n\t[SLAVE_SECURITY] = &slv_security,\n\t[SLAVE_SNOC_CFG] = &slv_snoc_cfg,\n\t[SLAVE_SPDM] = &slv_spdm,\n\t[SLAVE_TCSR] = &slv_tcsr,\n\t[SLAVE_TLMM] = &slv_tlmm,\n\t[SLAVE_USB_HS1] = &slv_usb_hs1,\n\t[SLAVE_USB_HS2] = &slv_usb_hs2,\n\t[SLAVE_VENUS_CFG] = &slv_venus_cfg,\n\t[SNOC_PCNOC_SLV] = &snoc_pcnoc_slv,\n};\n\nstatic const struct regmap_config msm8939_pcnoc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x11000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_icc_desc msm8939_pcnoc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = msm8939_pcnoc_nodes,\n\t.num_nodes = ARRAY_SIZE(msm8939_pcnoc_nodes),\n\t.bus_clk_desc = &bus_0_clk,\n\t.regmap_cfg = &msm8939_pcnoc_regmap_config,\n\t.qos_offset = 0x7000,\n};\n\nstatic const struct of_device_id msm8939_noc_of_match[] = {\n\t{ .compatible = \"qcom,msm8939-bimc\", .data = &msm8939_bimc },\n\t{ .compatible = \"qcom,msm8939-pcnoc\", .data = &msm8939_pcnoc },\n\t{ .compatible = \"qcom,msm8939-snoc\", .data = &msm8939_snoc },\n\t{ .compatible = \"qcom,msm8939-snoc-mm\", .data = &msm8939_snoc_mm },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, msm8939_noc_of_match);\n\nstatic struct platform_driver msm8939_noc_driver = {\n\t.probe = qnoc_probe,\n\t.remove = qnoc_remove,\n\t.driver = {\n\t\t.name = \"qnoc-msm8939\",\n\t\t.of_match_table = msm8939_noc_of_match,\n\t\t.sync_state = icc_sync_state,\n\t},\n};\nmodule_platform_driver(msm8939_noc_driver);\nMODULE_AUTHOR(\"Jun Nie <jun.nie@linaro.org>\");\nMODULE_DESCRIPTION(\"Qualcomm MSM8939 NoC driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}