<html><body><samp><pre>
<!@TC:1503760463>
<a name=compilerReport25></a>Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015</a>
@N: : <!@TM:1503760463> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport26></a>Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015</a>
@N: : <!@TM:1503760463> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1503760463> | Setting time resolution to ns
@N: : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd:5:7:5:18:@N::@XP_MSG">Top.vhd(5)</a><!@TM:1503760463> | Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd:5:7:5:18:@N:CD630:@XP_MSG">Top.vhd(5)</a><!@TM:1503760463> | Synthesizing work.functiongen.behave.
<font color=#A52A2A>@W:<a href="@W:CD285:@XP_HELP">CD285</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd:106:29:106:42:@W:CD285:@XP_MSG">Top.vhd(106)</a><!@TM:1503760463> | Port map width mismatch (12 => 16) on port i_data_tx of component SPI_Master </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd:28:8:28:13:@W:CD638:@XP_MSG">Top.vhd(28)</a><!@TM:1503760463> | Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd:29:8:29:21:@W:CD638:@XP_MSG">Top.vhd(29)</a><!@TM:1503760463> | Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd:6:7:6:17:@N:CD630:@XP_MSG">SPI_Master.vhd(6)</a><!@TM:1503760463> | Synthesizing work.spi_master.behave.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd:39:30:39:32:@N:CD233:@XP_MSG">SPI_Master.vhd(39)</a><!@TM:1503760463> | Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd:7:7:7:15:@N:CD630:@XP_MSG">DDS_sine.vhd(7)</a><!@TM:1503760463> | Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:4:7:4:22:@N:CD630:@XP_MSG">FunctionGen_pll.vhd(4)</a><!@TM:1503760463> | Synthesizing work.functiongen_pll.behavior.
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:14:10:14:23:@W:CD280:@XP_MSG">FunctionGen_pll.vhd(14)</a><!@TM:1503760463> | Unbound component SB_PLL40_CORE mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:14:10:14:23:@N:CD630:@XP_MSG">FunctionGen_pll.vhd(14)</a><!@TM:1503760463> | Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.functiongen_pll.behavior
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:55:0:55:20:@W:CL167:@XP_MSG">FunctionGen_pll.vhd(55)</a><!@TM:1503760463> | Input extfeedback of instance FunctionGen_pll_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:55:0:55:20:@W:CL245:@XP_MSG">FunctionGen_pll.vhd(55)</a><!@TM:1503760463> | Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:55:0:55:20:@W:CL245:@XP_MSG">FunctionGen_pll.vhd(55)</a><!@TM:1503760463> | Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:55:0:55:20:@W:CL245:@XP_MSG">FunctionGen_pll.vhd(55)</a><!@TM:1503760463> | Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:55:0:55:20:@W:CL245:@XP_MSG">FunctionGen_pll.vhd(55)</a><!@TM:1503760463> | Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:55:0:55:20:@W:CL245:@XP_MSG">FunctionGen_pll.vhd(55)</a><!@TM:1503760463> | Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:55:0:55:20:@W:CL245:@XP_MSG">FunctionGen_pll.vhd(55)</a><!@TM:1503760463> | Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:55:0:55:20:@W:CL245:@XP_MSG">FunctionGen_pll.vhd(55)</a><!@TM:1503760463> | Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:55:0:55:20:@W:CL245:@XP_MSG">FunctionGen_pll.vhd(55)</a><!@TM:1503760463> | Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:55:0:55:20:@W:CL167:@XP_MSG">FunctionGen_pll.vhd(55)</a><!@TM:1503760463> | Input latchinputvalue of instance FunctionGen_pll_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:55:0:55:20:@W:CL167:@XP_MSG">FunctionGen_pll.vhd(55)</a><!@TM:1503760463> | Input sdi of instance FunctionGen_pll_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd:55:0:55:20:@W:CL167:@XP_MSG">FunctionGen_pll.vhd(55)</a><!@TM:1503760463> | Input sclk of instance FunctionGen_pll_inst is floating</font>
Post processing for work.functiongen.behave
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd:55:8:55:10:@N:CL201:@XP_MSG">SPI_Master.vhd(55)</a><!@TM:1503760463> | Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 26 18:14:23 2017

###########################################################]
<a name=compilerReport27></a>Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015</a>
@N: : <!@TM:1503760463> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 26 18:14:23 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 26 18:14:23 2017

###########################################################]

</pre></samp></body></html>
