Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug 31 18:31:43 2018
| Host         : DESKTOP-6F3MM83 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: my_gremlins/vsync_out_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: my_timing/vsync_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 264 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.718        0.000                      0                  546        0.055        0.000                      0                  546        3.000        0.000                       0                   416  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0        9.718        0.000                      0                  546        0.055        0.000                      0                  546       11.520        0.000                       0                   412  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.718ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.049ns  (logic 3.799ns (25.244%)  route 11.250ns (74.756%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.552    -0.960    my_gremlins/clk_out2
    SLICE_X34Y30         FDRE                                         r  my_gremlins/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  my_gremlins/hcount_out_reg[2]/Q
                         net (fo=29, routed)          1.214     0.773    my_gremlins/hblnk_out_reg_0[13]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.897 r  my_gremlins/g48_b0__0_i_29/O
                         net (fo=1, routed)           0.000     0.897    my_gremlins/g48_b0__0_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.295 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.295    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.608 f  my_gremlins/g48_b0__0_i_13/O[3]
                         net (fo=1, routed)           0.805     2.412    my_gremlins/g48_b0__0_i_13_n_4
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.306     2.718 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.732     3.451    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.575 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.474     4.048    MyCar2/p_4_in
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.172 r  MyCar2/g48_b0__0_i_4/O
                         net (fo=783, routed)         3.191     7.364    my_gremlins/hcount_out_reg[3]_11[0]
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  my_gremlins/g46_b0__4/O
                         net (fo=1, routed)           0.000     7.488    MyCar2/mycar/hcount_out_reg[3]_77
    SLICE_X54Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     7.697 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172/O
                         net (fo=1, routed)           0.766     8.463    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.297     8.760 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61/O
                         net (fo=1, routed)           0.000     8.760    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61_n_0
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214     8.974 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_26/O
                         net (fo=1, routed)           1.329    10.303    MyCar2/mycar/rgb15[0]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.297    10.600 f  MyCar2/mycar//rgb_out[8]_i_11/O
                         net (fo=1, routed)           0.000    10.600    MyCar2/mycar//rgb_out[8]_i_11_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.817    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X45Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.521    12.432    my_gremlins/p_0_in[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.316    12.748 r  my_gremlins/rgb_out[11]_i_8/O
                         net (fo=9, routed)           0.832    13.581    my_gremlins/rgb_out[11]_i_8_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.124    13.705 r  my_gremlins/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.385    14.089    my_collisions/rgb_out_reg[11]_0[0]
    SLICE_X40Y39         FDSE                                         r  my_collisions/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.445    23.450    my_collisions/clk_out2
    SLICE_X40Y39         FDSE                                         r  my_collisions/rgb_out_reg[3]/C
                         clock pessimism              0.492    23.941    
                         clock uncertainty           -0.087    23.854    
    SLICE_X40Y39         FDSE (Setup_fdse_C_D)       -0.047    23.807    my_collisions/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.807    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  9.718    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.872ns  (logic 3.799ns (25.545%)  route 11.073ns (74.455%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.552    -0.960    my_gremlins/clk_out2
    SLICE_X34Y30         FDRE                                         r  my_gremlins/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  my_gremlins/hcount_out_reg[2]/Q
                         net (fo=29, routed)          1.214     0.773    my_gremlins/hblnk_out_reg_0[13]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.897 r  my_gremlins/g48_b0__0_i_29/O
                         net (fo=1, routed)           0.000     0.897    my_gremlins/g48_b0__0_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.295 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.295    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.608 f  my_gremlins/g48_b0__0_i_13/O[3]
                         net (fo=1, routed)           0.805     2.412    my_gremlins/g48_b0__0_i_13_n_4
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.306     2.718 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.732     3.451    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.575 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.474     4.048    MyCar2/p_4_in
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.172 r  MyCar2/g48_b0__0_i_4/O
                         net (fo=783, routed)         3.191     7.364    my_gremlins/hcount_out_reg[3]_11[0]
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  my_gremlins/g46_b0__4/O
                         net (fo=1, routed)           0.000     7.488    MyCar2/mycar/hcount_out_reg[3]_77
    SLICE_X54Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     7.697 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172/O
                         net (fo=1, routed)           0.766     8.463    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.297     8.760 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61/O
                         net (fo=1, routed)           0.000     8.760    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61_n_0
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214     8.974 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_26/O
                         net (fo=1, routed)           1.329    10.303    MyCar2/mycar/rgb15[0]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.297    10.600 f  MyCar2/mycar//rgb_out[8]_i_11/O
                         net (fo=1, routed)           0.000    10.600    MyCar2/mycar//rgb_out[8]_i_11_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.817    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X45Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.521    12.432    my_gremlins/p_0_in[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.316    12.748 r  my_gremlins/rgb_out[11]_i_8/O
                         net (fo=9, routed)           1.040    13.789    my_gremlins/rgb_out[11]_i_8_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.913 r  my_gremlins/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    13.913    my_collisions/rgb_out_reg[11]_0[5]
    SLICE_X42Y39         FDSE                                         r  my_collisions/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.445    23.450    my_collisions/clk_out2
    SLICE_X42Y39         FDSE                                         r  my_collisions/rgb_out_reg[8]/C
                         clock pessimism              0.492    23.941    
                         clock uncertainty           -0.087    23.854    
    SLICE_X42Y39         FDSE (Setup_fdse_C_D)        0.081    23.935    my_collisions/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         23.935    
                         arrival time                         -13.913    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.166ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.725ns  (logic 3.799ns (25.800%)  route 10.926ns (74.200%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.552    -0.960    my_gremlins/clk_out2
    SLICE_X34Y30         FDRE                                         r  my_gremlins/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  my_gremlins/hcount_out_reg[2]/Q
                         net (fo=29, routed)          1.214     0.773    my_gremlins/hblnk_out_reg_0[13]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.897 r  my_gremlins/g48_b0__0_i_29/O
                         net (fo=1, routed)           0.000     0.897    my_gremlins/g48_b0__0_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.295 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.295    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.608 f  my_gremlins/g48_b0__0_i_13/O[3]
                         net (fo=1, routed)           0.805     2.412    my_gremlins/g48_b0__0_i_13_n_4
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.306     2.718 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.732     3.451    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.575 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.474     4.048    MyCar2/p_4_in
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.172 r  MyCar2/g48_b0__0_i_4/O
                         net (fo=783, routed)         3.191     7.364    my_gremlins/hcount_out_reg[3]_11[0]
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  my_gremlins/g46_b0__4/O
                         net (fo=1, routed)           0.000     7.488    MyCar2/mycar/hcount_out_reg[3]_77
    SLICE_X54Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     7.697 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172/O
                         net (fo=1, routed)           0.766     8.463    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.297     8.760 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61/O
                         net (fo=1, routed)           0.000     8.760    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61_n_0
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214     8.974 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_26/O
                         net (fo=1, routed)           1.329    10.303    MyCar2/mycar/rgb15[0]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.297    10.600 f  MyCar2/mycar//rgb_out[8]_i_11/O
                         net (fo=1, routed)           0.000    10.600    MyCar2/mycar//rgb_out[8]_i_11_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.817    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X45Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.521    12.432    my_gremlins/p_0_in[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.316    12.748 r  my_gremlins/rgb_out[11]_i_8/O
                         net (fo=9, routed)           0.893    13.641    my_gremlins/rgb_out[11]_i_8_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.765 r  my_gremlins/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000    13.765    my_collisions/rgb_out_reg[11]_0[4]
    SLICE_X42Y39         FDSE                                         r  my_collisions/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.445    23.450    my_collisions/clk_out2
    SLICE_X42Y39         FDSE                                         r  my_collisions/rgb_out_reg[7]/C
                         clock pessimism              0.492    23.941    
                         clock uncertainty           -0.087    23.854    
    SLICE_X42Y39         FDSE (Setup_fdse_C_D)        0.077    23.931    my_collisions/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.931    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                 10.166    

Slack (MET) :             10.184ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.661ns  (logic 3.799ns (25.912%)  route 10.862ns (74.088%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.552    -0.960    my_gremlins/clk_out2
    SLICE_X34Y30         FDRE                                         r  my_gremlins/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  my_gremlins/hcount_out_reg[2]/Q
                         net (fo=29, routed)          1.214     0.773    my_gremlins/hblnk_out_reg_0[13]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.897 r  my_gremlins/g48_b0__0_i_29/O
                         net (fo=1, routed)           0.000     0.897    my_gremlins/g48_b0__0_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.295 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.295    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.608 f  my_gremlins/g48_b0__0_i_13/O[3]
                         net (fo=1, routed)           0.805     2.412    my_gremlins/g48_b0__0_i_13_n_4
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.306     2.718 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.732     3.451    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.575 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.474     4.048    MyCar2/p_4_in
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.172 r  MyCar2/g48_b0__0_i_4/O
                         net (fo=783, routed)         3.191     7.364    my_gremlins/hcount_out_reg[3]_11[0]
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  my_gremlins/g46_b0__4/O
                         net (fo=1, routed)           0.000     7.488    MyCar2/mycar/hcount_out_reg[3]_77
    SLICE_X54Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     7.697 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172/O
                         net (fo=1, routed)           0.766     8.463    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.297     8.760 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61/O
                         net (fo=1, routed)           0.000     8.760    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61_n_0
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214     8.974 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_26/O
                         net (fo=1, routed)           1.329    10.303    MyCar2/mycar/rgb15[0]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.297    10.600 f  MyCar2/mycar//rgb_out[8]_i_11/O
                         net (fo=1, routed)           0.000    10.600    MyCar2/mycar//rgb_out[8]_i_11_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.817    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X45Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.521    12.432    my_gremlins/p_0_in[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.316    12.748 r  my_gremlins/rgb_out[11]_i_8/O
                         net (fo=9, routed)           0.829    13.578    my_gremlins/rgb_out[11]_i_8_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.702 r  my_gremlins/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    13.702    my_collisions/rgb_out_reg[11]_0[3]
    SLICE_X41Y39         FDSE                                         r  my_collisions/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.445    23.450    my_collisions/clk_out2
    SLICE_X41Y39         FDSE                                         r  my_collisions/rgb_out_reg[6]/C
                         clock pessimism              0.492    23.941    
                         clock uncertainty           -0.087    23.854    
    SLICE_X41Y39         FDSE (Setup_fdse_C_D)        0.031    23.885    my_collisions/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.885    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                 10.184    

Slack (MET) :             10.409ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.484ns  (logic 3.799ns (26.229%)  route 10.685ns (73.771%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.552    -0.960    my_gremlins/clk_out2
    SLICE_X34Y30         FDRE                                         r  my_gremlins/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  my_gremlins/hcount_out_reg[2]/Q
                         net (fo=29, routed)          1.214     0.773    my_gremlins/hblnk_out_reg_0[13]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.897 r  my_gremlins/g48_b0__0_i_29/O
                         net (fo=1, routed)           0.000     0.897    my_gremlins/g48_b0__0_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.295 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.295    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.608 f  my_gremlins/g48_b0__0_i_13/O[3]
                         net (fo=1, routed)           0.805     2.412    my_gremlins/g48_b0__0_i_13_n_4
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.306     2.718 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.732     3.451    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.575 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.474     4.048    MyCar2/p_4_in
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.172 r  MyCar2/g48_b0__0_i_4/O
                         net (fo=783, routed)         3.191     7.364    my_gremlins/hcount_out_reg[3]_11[0]
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  my_gremlins/g46_b0__4/O
                         net (fo=1, routed)           0.000     7.488    MyCar2/mycar/hcount_out_reg[3]_77
    SLICE_X54Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     7.697 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172/O
                         net (fo=1, routed)           0.766     8.463    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.297     8.760 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61/O
                         net (fo=1, routed)           0.000     8.760    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61_n_0
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214     8.974 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_26/O
                         net (fo=1, routed)           1.329    10.303    MyCar2/mycar/rgb15[0]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.297    10.600 f  MyCar2/mycar//rgb_out[8]_i_11/O
                         net (fo=1, routed)           0.000    10.600    MyCar2/mycar//rgb_out[8]_i_11_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.817    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X45Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.521    12.432    my_gremlins/p_0_in[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.316    12.748 r  my_gremlins/rgb_out[11]_i_8/O
                         net (fo=9, routed)           0.652    13.401    my_gremlins/rgb_out[11]_i_8_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.525 r  my_gremlins/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000    13.525    my_collisions/rgb_out_reg[11]_0[6]
    SLICE_X42Y39         FDSE                                         r  my_collisions/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.445    23.450    my_collisions/clk_out2
    SLICE_X42Y39         FDSE                                         r  my_collisions/rgb_out_reg[9]/C
                         clock pessimism              0.492    23.941    
                         clock uncertainty           -0.087    23.854    
    SLICE_X42Y39         FDSE (Setup_fdse_C_D)        0.079    23.933    my_collisions/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.933    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                 10.409    

Slack (MET) :             10.450ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.393ns  (logic 3.799ns (26.396%)  route 10.594ns (73.604%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.552    -0.960    my_gremlins/clk_out2
    SLICE_X34Y30         FDRE                                         r  my_gremlins/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  my_gremlins/hcount_out_reg[2]/Q
                         net (fo=29, routed)          1.214     0.773    my_gremlins/hblnk_out_reg_0[13]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.897 r  my_gremlins/g48_b0__0_i_29/O
                         net (fo=1, routed)           0.000     0.897    my_gremlins/g48_b0__0_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.295 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.295    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.608 f  my_gremlins/g48_b0__0_i_13/O[3]
                         net (fo=1, routed)           0.805     2.412    my_gremlins/g48_b0__0_i_13_n_4
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.306     2.718 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.732     3.451    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.575 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.474     4.048    MyCar2/p_4_in
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.172 r  MyCar2/g48_b0__0_i_4/O
                         net (fo=783, routed)         3.191     7.364    my_gremlins/hcount_out_reg[3]_11[0]
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  my_gremlins/g46_b0__4/O
                         net (fo=1, routed)           0.000     7.488    MyCar2/mycar/hcount_out_reg[3]_77
    SLICE_X54Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     7.697 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172/O
                         net (fo=1, routed)           0.766     8.463    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.297     8.760 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61/O
                         net (fo=1, routed)           0.000     8.760    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61_n_0
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214     8.974 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_26/O
                         net (fo=1, routed)           1.329    10.303    MyCar2/mycar/rgb15[0]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.297    10.600 f  MyCar2/mycar//rgb_out[8]_i_11/O
                         net (fo=1, routed)           0.000    10.600    MyCar2/mycar//rgb_out[8]_i_11_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.817    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X45Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.521    12.432    my_gremlins/p_0_in[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.316    12.748 r  my_gremlins/rgb_out[11]_i_8/O
                         net (fo=9, routed)           0.561    13.309    my_gremlins/rgb_out[11]_i_8_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.433 r  my_gremlins/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    13.433    my_collisions/rgb_out_reg[11]_0[7]
    SLICE_X40Y39         FDSE                                         r  my_collisions/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.445    23.450    my_collisions/clk_out2
    SLICE_X40Y39         FDSE                                         r  my_collisions/rgb_out_reg[10]/C
                         clock pessimism              0.492    23.941    
                         clock uncertainty           -0.087    23.854    
    SLICE_X40Y39         FDSE (Setup_fdse_C_D)        0.029    23.883    my_collisions/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.883    
                         arrival time                         -13.433    
  -------------------------------------------------------------------
                         slack                                 10.450    

Slack (MET) :             10.455ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.389ns  (logic 3.799ns (26.401%)  route 10.590ns (73.599%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.552    -0.960    my_gremlins/clk_out2
    SLICE_X34Y30         FDRE                                         r  my_gremlins/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  my_gremlins/hcount_out_reg[2]/Q
                         net (fo=29, routed)          1.214     0.773    my_gremlins/hblnk_out_reg_0[13]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.897 r  my_gremlins/g48_b0__0_i_29/O
                         net (fo=1, routed)           0.000     0.897    my_gremlins/g48_b0__0_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.295 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.295    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.608 f  my_gremlins/g48_b0__0_i_13/O[3]
                         net (fo=1, routed)           0.805     2.412    my_gremlins/g48_b0__0_i_13_n_4
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.306     2.718 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.732     3.451    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.575 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.474     4.048    MyCar2/p_4_in
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.172 r  MyCar2/g48_b0__0_i_4/O
                         net (fo=783, routed)         3.191     7.364    my_gremlins/hcount_out_reg[3]_11[0]
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  my_gremlins/g46_b0__4/O
                         net (fo=1, routed)           0.000     7.488    MyCar2/mycar/hcount_out_reg[3]_77
    SLICE_X54Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     7.697 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172/O
                         net (fo=1, routed)           0.766     8.463    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.297     8.760 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61/O
                         net (fo=1, routed)           0.000     8.760    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61_n_0
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214     8.974 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_26/O
                         net (fo=1, routed)           1.329    10.303    MyCar2/mycar/rgb15[0]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.297    10.600 f  MyCar2/mycar//rgb_out[8]_i_11/O
                         net (fo=1, routed)           0.000    10.600    MyCar2/mycar//rgb_out[8]_i_11_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.817    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X45Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.521    12.432    my_gremlins/p_0_in[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.316    12.748 r  my_gremlins/rgb_out[11]_i_8/O
                         net (fo=9, routed)           0.558    13.306    my_gremlins/rgb_out[11]_i_8_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.430 r  my_gremlins/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000    13.430    my_collisions/rgb_out_reg[11]_0[1]
    SLICE_X40Y39         FDSE                                         r  my_collisions/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.445    23.450    my_collisions/clk_out2
    SLICE_X40Y39         FDSE                                         r  my_collisions/rgb_out_reg[4]/C
                         clock pessimism              0.492    23.941    
                         clock uncertainty           -0.087    23.854    
    SLICE_X40Y39         FDSE (Setup_fdse_C_D)        0.031    23.885    my_collisions/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         23.885    
                         arrival time                         -13.430    
  -------------------------------------------------------------------
                         slack                                 10.455    

Slack (MET) :             10.458ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.385ns  (logic 3.799ns (26.409%)  route 10.586ns (73.591%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.552    -0.960    my_gremlins/clk_out2
    SLICE_X34Y30         FDRE                                         r  my_gremlins/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  my_gremlins/hcount_out_reg[2]/Q
                         net (fo=29, routed)          1.214     0.773    my_gremlins/hblnk_out_reg_0[13]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.897 r  my_gremlins/g48_b0__0_i_29/O
                         net (fo=1, routed)           0.000     0.897    my_gremlins/g48_b0__0_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.295 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.295    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.608 f  my_gremlins/g48_b0__0_i_13/O[3]
                         net (fo=1, routed)           0.805     2.412    my_gremlins/g48_b0__0_i_13_n_4
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.306     2.718 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.732     3.451    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.575 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.474     4.048    MyCar2/p_4_in
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.172 r  MyCar2/g48_b0__0_i_4/O
                         net (fo=783, routed)         3.191     7.364    my_gremlins/hcount_out_reg[3]_11[0]
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  my_gremlins/g46_b0__4/O
                         net (fo=1, routed)           0.000     7.488    MyCar2/mycar/hcount_out_reg[3]_77
    SLICE_X54Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     7.697 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172/O
                         net (fo=1, routed)           0.766     8.463    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.297     8.760 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61/O
                         net (fo=1, routed)           0.000     8.760    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61_n_0
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214     8.974 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_26/O
                         net (fo=1, routed)           1.329    10.303    MyCar2/mycar/rgb15[0]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.297    10.600 f  MyCar2/mycar//rgb_out[8]_i_11/O
                         net (fo=1, routed)           0.000    10.600    MyCar2/mycar//rgb_out[8]_i_11_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.817    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X45Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.521    12.432    my_gremlins/p_0_in[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.316    12.748 r  my_gremlins/rgb_out[11]_i_8/O
                         net (fo=9, routed)           0.553    13.302    my_gremlins/rgb_out[11]_i_8_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.426 r  my_gremlins/rgb_out[11]_i_2/O
                         net (fo=1, routed)           0.000    13.426    my_collisions/rgb_out_reg[11]_0[8]
    SLICE_X41Y39         FDSE                                         r  my_collisions/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.445    23.450    my_collisions/clk_out2
    SLICE_X41Y39         FDSE                                         r  my_collisions/rgb_out_reg[11]/C
                         clock pessimism              0.492    23.941    
                         clock uncertainty           -0.087    23.854    
    SLICE_X41Y39         FDSE (Setup_fdse_C_D)        0.029    23.883    my_collisions/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.883    
                         arrival time                         -13.426    
  -------------------------------------------------------------------
                         slack                                 10.458    

Slack (MET) :             10.463ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.382ns  (logic 3.799ns (26.415%)  route 10.583ns (73.585%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.552    -0.960    my_gremlins/clk_out2
    SLICE_X34Y30         FDRE                                         r  my_gremlins/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  my_gremlins/hcount_out_reg[2]/Q
                         net (fo=29, routed)          1.214     0.773    my_gremlins/hblnk_out_reg_0[13]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.897 r  my_gremlins/g48_b0__0_i_29/O
                         net (fo=1, routed)           0.000     0.897    my_gremlins/g48_b0__0_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.295 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.295    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.608 f  my_gremlins/g48_b0__0_i_13/O[3]
                         net (fo=1, routed)           0.805     2.412    my_gremlins/g48_b0__0_i_13_n_4
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.306     2.718 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.732     3.451    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.575 r  my_gremlins/g48_b0__0_i_7/O
                         net (fo=4, routed)           0.474     4.048    MyCar2/p_4_in
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.172 r  MyCar2/g48_b0__0_i_4/O
                         net (fo=783, routed)         3.191     7.364    my_gremlins/hcount_out_reg[3]_11[0]
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  my_gremlins/g46_b0__4/O
                         net (fo=1, routed)           0.000     7.488    MyCar2/mycar/hcount_out_reg[3]_77
    SLICE_X54Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     7.697 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172/O
                         net (fo=1, routed)           0.766     8.463    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_172_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.297     8.760 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61/O
                         net (fo=1, routed)           0.000     8.760    MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out[8]_i_61_n_0
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214     8.974 f  MyCar2/mycar/p_0_out_inferred__1/i_/rgb_out_reg[8]_i_26/O
                         net (fo=1, routed)           1.329    10.303    MyCar2/mycar/rgb15[0]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.297    10.600 f  MyCar2/mycar//rgb_out[8]_i_11/O
                         net (fo=1, routed)           0.000    10.600    MyCar2/mycar//rgb_out[8]_i_11_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.817    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X45Y8          MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.521    12.432    my_gremlins/p_0_in[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.316    12.748 r  my_gremlins/rgb_out[11]_i_8/O
                         net (fo=9, routed)           0.550    13.299    my_gremlins/rgb_out[11]_i_8_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.423 r  my_gremlins/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    13.423    my_collisions/rgb_out_reg[11]_0[2]
    SLICE_X41Y39         FDSE                                         r  my_collisions/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.445    23.450    my_collisions/clk_out2
    SLICE_X41Y39         FDSE                                         r  my_collisions/rgb_out_reg[5]/C
                         clock pessimism              0.492    23.941    
                         clock uncertainty           -0.087    23.854    
    SLICE_X41Y39         FDSE (Setup_fdse_C_D)        0.031    23.885    my_collisions/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         23.885    
                         arrival time                         -13.423    
  -------------------------------------------------------------------
                         slack                                 10.463    

Slack (MET) :             13.121ns  (required time - arrival time)
  Source:                 Game_bg/Timer_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.679ns  (logic 1.970ns (16.868%)  route 9.709ns (83.132%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 23.520 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.569    -0.943    Game_bg/clk_out2
    SLICE_X51Y39         FDPE                                         r  Game_bg/Timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDPE (Prop_fdpe_C_Q)         0.419    -0.524 r  Game_bg/Timer_reg[3]/Q
                         net (fo=12, routed)          1.552     1.028    Game_bg/TimerDisp/MyChar/Q[3]
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.296     1.324 r  Game_bg/TimerDisp/MyChar/r[3]_i_135/O
                         net (fo=2, routed)           0.801     2.125    Game_bg/TimerDisp/MyChar/r[3]_i_135_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124     2.249 r  Game_bg/TimerDisp/MyChar/r[3]_i_163/O
                         net (fo=3, routed)           0.688     2.937    Game_bg/TimerDisp/MyChar/r[3]_i_163_n_0
    SLICE_X51Y38         LUT4 (Prop_lut4_I0_O)        0.124     3.061 r  Game_bg/TimerDisp/MyChar/r[3]_i_144/O
                         net (fo=19, routed)          1.408     4.469    Game_bg/TimerDisp/MyChar/sel0__0[4]
    SLICE_X57Y41         LUT6 (Prop_lut6_I1_O)        0.124     4.593 r  Game_bg/TimerDisp/MyChar/r[3]_i_142/O
                         net (fo=1, routed)           0.875     5.468    Game_bg/TimerDisp/MyChar/r[3]_i_142_n_0
    SLICE_X56Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.592 r  Game_bg/TimerDisp/MyChar/r[3]_i_71/O
                         net (fo=1, routed)           0.000     5.592    my_collisions/vcount_out_reg[3]_7
    SLICE_X56Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     5.806 r  my_collisions/r_reg[3]_i_38/O
                         net (fo=1, routed)           0.594     6.400    my_collisions/r_reg[3]_i_38_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.297     6.697 r  my_collisions/r[3]_i_18/O
                         net (fo=1, routed)           0.593     7.290    my_collisions/r[3]_i_18_n_0
    SLICE_X53Y38         LUT5 (Prop_lut5_I3_O)        0.124     7.414 r  my_collisions/r[3]_i_5/O
                         net (fo=9, routed)           1.378     8.792    my_collisions/r[3]_i_5_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.916 r  my_collisions/b[3]_i_1/O
                         net (fo=4, routed)           1.820    10.736    my_collisions_n_256
    SLICE_X0Y37          FDRE                                         r  b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         1.515    23.520    pclk
    SLICE_X0Y37          FDRE                                         r  b_reg[3]/C
                         clock pessimism              0.492    24.011    
                         clock uncertainty           -0.087    23.924    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.067    23.857    b_reg[3]
  -------------------------------------------------------------------
                         required time                         23.857    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                 13.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 my_timing/vblnk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/vblnk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.020%)  route 0.240ns (62.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.555    -0.626    my_timing/clk_out2
    SLICE_X35Y31         FDCE                                         r  my_timing/vblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  my_timing/vblnk_out_reg/Q
                         net (fo=2, routed)           0.240    -0.245    my_gremlins/vga_bus[-2][23]
    SLICE_X36Y28         FDRE                                         r  my_gremlins/vblnk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.820    -0.870    my_gremlins/clk_out2
    SLICE_X36Y28         FDRE                                         r  my_gremlins/vblnk_out_reg/C
                         clock pessimism              0.503    -0.366    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.066    -0.300    my_gremlins/vblnk_out_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 my_timing/hblnk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/hblnk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.071%)  route 0.261ns (64.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.556    -0.625    my_timing/clk_out2
    SLICE_X29Y31         FDCE                                         r  my_timing/hblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  my_timing/hblnk_out_reg/Q
                         net (fo=2, routed)           0.261    -0.223    my_gremlins/vga_bus[-2][24]
    SLICE_X36Y28         FDRE                                         r  my_gremlins/hblnk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.820    -0.870    my_gremlins/clk_out2
    SLICE_X36Y28         FDRE                                         r  my_gremlins/hblnk_out_reg/C
                         clock pessimism              0.503    -0.366    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.070    -0.296    my_gremlins/hblnk_out_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/vcount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.480%)  route 0.268ns (65.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.557    -0.624    my_timing/clk_out2
    SLICE_X33Y32         FDCE                                         r  my_timing/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  my_timing/vcount_out_reg[6]/Q
                         net (fo=13, routed)          0.268    -0.215    my_gremlins/vga_bus[-2][6]
    SLICE_X39Y32         FDRE                                         r  my_gremlins/vcount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.824    -0.866    my_gremlins/clk_out2
    SLICE_X39Y32         FDRE                                         r  my_gremlins/vcount_out_reg[6]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.066    -0.296    my_gremlins/vcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_timing/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/hcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.744%)  route 0.290ns (67.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.555    -0.626    my_timing/clk_out2
    SLICE_X33Y30         FDCE                                         r  my_timing/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  my_timing/hcount_out_reg[7]/Q
                         net (fo=15, routed)          0.290    -0.196    my_gremlins/vga_bus[-2][18]
    SLICE_X36Y32         FDRE                                         r  my_gremlins/hcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.824    -0.866    my_gremlins/clk_out2
    SLICE_X36Y32         FDRE                                         r  my_gremlins/hcount_out_reg[7]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.046    -0.316    my_gremlins/hcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y35         FDCE                                         r  myClk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.898 r  myClk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.842    myClk/inst/seq_reg2[0]
    SLICE_X35Y35         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y35         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.267    -1.039    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.075    -0.964    myClk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/vcount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.148%)  route 0.297ns (69.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.556    -0.625    my_timing/clk_out2
    SLICE_X33Y31         FDCE                                         r  my_timing/vcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  my_timing/vcount_out_reg[8]/Q
                         net (fo=12, routed)          0.297    -0.201    my_gremlins/vga_bus[-2][8]
    SLICE_X37Y32         FDRE                                         r  my_gremlins/vcount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.824    -0.866    my_gremlins/clk_out2
    SLICE_X37Y32         FDRE                                         r  my_gremlins/vcount_out_reg[8]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.018    -0.344    my_gremlins/vcount_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 my_timing/hsync_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/hsync_out_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.556    -0.625    my_timing/clk_out2
    SLICE_X30Y31         FDCE                                         r  my_timing/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  my_timing/hsync_out_reg/Q
                         net (fo=2, routed)           0.121    -0.340    my_collisions/vga_bus[-2][0]
    SLICE_X30Y30         SRL16E                                       r  my_collisions/hsync_out_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.822    -0.868    my_collisions/clk_out2
    SLICE_X30Y30         SRL16E                                       r  my_collisions/hsync_out_reg_srl2/CLK
                         clock pessimism              0.255    -0.612    
    SLICE_X30Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.495    my_collisions/hsync_out_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_timing/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/hcount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.844%)  route 0.348ns (71.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.556    -0.625    my_timing/clk_out2
    SLICE_X28Y31         FDCE                                         r  my_timing/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  my_timing/hcount_out_reg[10]/Q
                         net (fo=7, routed)           0.348    -0.137    my_gremlins/vga_bus[-2][21]
    SLICE_X38Y30         FDRE                                         r  my_gremlins/hcount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.822    -0.868    my_gremlins/clk_out2
    SLICE_X38Y30         FDRE                                         r  my_gremlins/hcount_out_reg[10]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.059    -0.305    my_gremlins/hcount_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_collisions/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.062%)  route 0.114ns (37.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.561    -0.620    my_collisions/clk_out2
    SLICE_X41Y39         FDSE                                         r  my_collisions/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  my_collisions/rgb_out_reg[5]/Q
                         net (fo=1, routed)           0.114    -0.366    my_collisions/vga_bus[2][27]
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.321 r  my_collisions/g[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    my_collisions_n_258
    SLICE_X39Y39         FDRE                                         r  g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.830    -0.860    pclk
    SLICE_X39Y39         FDRE                                         r  g_reg[1]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091    -0.494    g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 my_collisions/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.561    -0.620    my_collisions/clk_out2
    SLICE_X41Y39         FDSE                                         r  my_collisions/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  my_collisions/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.105    -0.374    my_collisions/vga_bus[2][28]
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.045    -0.329 r  my_collisions/g[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    my_collisions_n_259
    SLICE_X41Y38         FDRE                                         r  g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=401, routed)         0.831    -0.859    pclk
    SLICE_X41Y38         FDRE                                         r  g_reg[2]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.091    -0.513    g_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    myClk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      myClk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X46Y20     MyCar2/ypos_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X46Y22     MyCar2/ypos_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X47Y21     MyCar2/ypos_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X47Y20     MyCar2/ypos_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X47Y20     MyCar2/ypos_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X45Y22     MyCar2/ypos_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y30     my_collisions/hsync_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y30     my_collisions/hsync_out_reg_srl2/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X53Y25     my_collisions/my_headstones/addr4_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X52Y25     my_collisions/my_headstones/addr4_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X54Y24     my_collisions/my_headstones/addr4_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X54Y24     my_collisions/my_headstones/addr4_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X53Y25     my_collisions/my_headstones/addr4_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X54Y24     my_collisions/my_headstones/addr4_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X54Y24     my_collisions/my_headstones/addr4_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X54Y25     my_collisions/my_headstones/addr4_reg[16]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y30     my_collisions/hsync_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y30     my_collisions/hsync_out_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X46Y22     MyCar2/ypos_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X45Y22     MyCar2/ypos_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X53Y30     my_collisions/my_headstones/addr4_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X54Y31     my_collisions/my_headstones/addr4_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X54Y31     my_collisions/my_headstones/addr4_reg[21]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X45Y22     MyCar2/ypos_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X45Y22     MyCar2/ypos_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X46Y22     MyCar2/ypos_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    myClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT



