// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "07/31/2017 14:43:51"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tictachex (
	SW,
	KEY,
	CLOCK_50,
	LEDR,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	[9:0] SW;
input 	[3:0] KEY;
input 	CLOCK_50;
output 	[9:0] LEDR;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \KEY[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[3]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \c1|Add0~0_combout ;
wire \SW[9]~input_o ;
wire \c1|column_reg[1]~DUPLICATE_q ;
wire \c1|column_reg[3]~1_combout ;
wire \c1|column_reg~0_combout ;
wire \c1|column_reg[2]~DUPLICATE_q ;
wire \c1|column_reg~2_combout ;
wire \c1|column_reg[0]~DUPLICATE_q ;
wire \r1|row_col[0]~1_combout ;
wire \KEY[1]~input_o ;
wire \KEY[1]~inputCLKENA0_outclk ;
wire \c1|row_reg[1]~DUPLICATE_q ;
wire \c1|row_reg[0]~DUPLICATE_q ;
wire \c1|row_reg[3]~0_combout ;
wire \c1|row_reg[3]~DUPLICATE_q ;
wire \c1|row_reg~2_combout ;
wire \c1|row_reg[2]~DUPLICATE_q ;
wire \c1|row_reg~1_combout ;
wire \c1|Add1~0_combout ;
wire \r1|row_col[2]~0_combout ;
wire \r1|shifter_val[0]~8_combout ;
wire \d1|Add0~1_sumout ;
wire \d1|Add0~2 ;
wire \d1|Add0~49_sumout ;
wire \d1|Add0~50 ;
wire \d1|Add0~53_sumout ;
wire \d1|Add0~54 ;
wire \d1|Add0~57_sumout ;
wire \d1|Add0~58 ;
wire \d1|Add0~61_sumout ;
wire \d1|Add0~62 ;
wire \d1|Add0~65_sumout ;
wire \d1|Add0~66 ;
wire \d1|Add0~69_sumout ;
wire \d1|Add0~70 ;
wire \d1|Add0~73_sumout ;
wire \d1|Add0~74 ;
wire \d1|Add0~77_sumout ;
wire \d1|Add0~78 ;
wire \d1|Add0~81_sumout ;
wire \d1|Add0~82 ;
wire \d1|Add0~85_sumout ;
wire \d1|Add0~86 ;
wire \d1|Add0~89_sumout ;
wire \d1|counter[11]~DUPLICATE_q ;
wire \d1|Add0~90 ;
wire \d1|Add0~93_sumout ;
wire \d1|counter[12]~DUPLICATE_q ;
wire \d1|Add0~94 ;
wire \d1|Add0~97_sumout ;
wire \d1|Add0~98 ;
wire \d1|Add0~101_sumout ;
wire \d1|Add0~102 ;
wire \d1|Add0~105_sumout ;
wire \d1|Add0~106 ;
wire \d1|Add0~41_sumout ;
wire \d1|Add0~42 ;
wire \d1|Add0~45_sumout ;
wire \d1|Add0~46 ;
wire \d1|Add0~37_sumout ;
wire \d1|Add0~38 ;
wire \d1|Add0~33_sumout ;
wire \d1|Add0~34 ;
wire \d1|Add0~29_sumout ;
wire \d1|Add0~30 ;
wire \d1|Add0~25_sumout ;
wire \d1|Add0~26 ;
wire \d1|Add0~21_sumout ;
wire \d1|Add0~22 ;
wire \d1|Add0~17_sumout ;
wire \d1|Add0~18 ;
wire \d1|Add0~13_sumout ;
wire \d1|Add0~14 ;
wire \d1|Add0~9_sumout ;
wire \d1|Add0~10 ;
wire \d1|Add0~5_sumout ;
wire \d1|Equal0~0_combout ;
wire \d1|Equal0~2_combout ;
wire \d1|Equal0~1_combout ;
wire \d1|Add0~6 ;
wire \d1|Add0~109_sumout ;
wire \d1|Equal0~4_combout ;
wire \d1|Equal0~3_combout ;
wire \d1|Equal0~5_combout ;
wire \d1|enable~q ;
wire \c1|correct~0_combout ;
wire \r1|Mux0~0_combout ;
wire \c1|player_select~0_combout ;
wire \c1|player_select~q ;
wire \c1|p2_board[5]~0_combout ;
wire \c1|curr_board~11_combout ;
wire \c1|curr_board[7]~10_combout ;
wire \c1|curr_board~8_combout ;
wire \c1|p1_board[1]~0_combout ;
wire \r1|Mux1~0_combout ;
wire \c1|curr_board~9_combout ;
wire \c1|curr_board~4_combout ;
wire \c1|correct~2_combout ;
wire \r1|Mux3~0_combout ;
wire \c1|curr_board~12_combout ;
wire \c1|curr_board~7_combout ;
wire \r1|Mux2~0_combout ;
wire \c1|curr_board~13_combout ;
wire \c1|curr_board~3_combout ;
wire \c1|correct~3_combout ;
wire \r1|Mux7~0_combout ;
wire \c1|curr_board~17_combout ;
wire \c1|curr_board~1_combout ;
wire \r1|Mux8~0_combout ;
wire \c1|curr_board~16_combout ;
wire \c1|curr_board~5_combout ;
wire \c1|correct~4_combout ;
wire \r1|Mux4~0_combout ;
wire \c1|curr_board~15_combout ;
wire \c1|curr_board~0_combout ;
wire \r1|Mux5~0_combout ;
wire \c1|curr_board~14_combout ;
wire \c1|curr_board~6_combout ;
wire \c1|correct~5_combout ;
wire \r1|Mux6~0_combout ;
wire \c1|curr_board~18_combout ;
wire \c1|curr_board~2_combout ;
wire \c1|correct~1_combout ;
wire \c1|correct~6_combout ;
wire \c1|correct~q ;
wire \c1|current_state~12_combout ;
wire \c1|current_state.INCORRECT_MOVE~q ;
wire \c1|current_state~14_combout ;
wire \c1|current_state~15_combout ;
wire \c1|current_state.LOAD_MOVE~q ;
wire \c1|current_state~18_combout ;
wire \c1|current_state.LOAD_MOVE_WAIT~q ;
wire \c1|next_state.ASSESS_MOVE~0_combout ;
wire \c1|current_state~17_combout ;
wire \c1|current_state.ASSESS_MOVE~q ;
wire \c1|current_state~16_combout ;
wire \c1|current_state.CORRECT_MOVE~q ;
wire \c1|win~4_combout ;
wire \c1|win~1_combout ;
wire \c1|win~2_combout ;
wire \c1|win~3_combout ;
wire \c1|win~5_combout ;
wire \c1|full~9_combout ;
wire \c1|full~6_combout ;
wire \c1|full~8_combout ;
wire \c1|full~10_combout ;
wire \c1|full~7_combout ;
wire \c1|full~11_combout ;
wire \c1|full~0_combout ;
wire \c1|full~1_combout ;
wire \c1|full~4_combout ;
wire \c1|full~2_combout ;
wire \c1|full~3_combout ;
wire \c1|full~5_combout ;
wire \c1|finish~0_combout ;
wire \c1|win~0_combout ;
wire \c1|finish~q ;
wire \c1|next_state.FLIP_PLAYER~0_combout ;
wire \c1|current_state.FLIP_PLAYER~q ;
wire \c1|flip~0_combout ;
wire \c1|flip~q ;
wire \s9|curr_state~1_combout ;
wire \s9|curr_state~0_combout ;
wire \s9|q~0_combout ;
wire \s9|q~q ;
wire \r1|shifter_val[1]~7_combout ;
wire \s8|curr_state~1_combout ;
wire \s8|curr_state~0_combout ;
wire \s8|q~0_combout ;
wire \s8|q~q ;
wire \SW[0]~input_o ;
wire \r1|shifter_val[2]~6_combout ;
wire \s7|curr_state~1_combout ;
wire \s7|curr_state~0_combout ;
wire \s7|q~0_combout ;
wire \s7|q~q ;
wire \r1|shifter_val[3]~5_combout ;
wire \s6|curr_state~1_combout ;
wire \s6|curr_state~0_combout ;
wire \s6|q~0_combout ;
wire \s6|q~q ;
wire \r1|shifter_val[4]~4_combout ;
wire \s5|curr_state~1_combout ;
wire \s5|curr_state~0_combout ;
wire \s5|q~0_combout ;
wire \s5|q~q ;
wire \r1|shifter_val[5]~3_combout ;
wire \s4|curr_state~1_combout ;
wire \s4|curr_state~0_combout ;
wire \s4|q~0_combout ;
wire \s4|q~q ;
wire \r1|shifter_val[6]~2_combout ;
wire \s3|curr_state~1_combout ;
wire \s3|curr_state~0_combout ;
wire \s3|q~0_combout ;
wire \s3|q~q ;
wire \r1|shifter_val[7]~1_combout ;
wire \s2|curr_state~1_combout ;
wire \s2|curr_state~0_combout ;
wire \s2|q~0_combout ;
wire \s2|q~q ;
wire \r1|shifter_val[8]~0_combout ;
wire \s1|curr_state~1_combout ;
wire \s1|curr_state~0_combout ;
wire \s1|q~0_combout ;
wire \s1|q~q ;
wire \c1|current_state~13_combout ;
wire \c1|current_state.END_GAME~q ;
wire \c1|WideOr3~0_combout ;
wire \c1|message_status[18]~1_combout ;
wire \c1|win~6_combout ;
wire \c1|win~q ;
wire \c1|full~12_combout ;
wire \c1|full~q ;
wire \c1|message_status[18]~0_combout ;
wire \c1|Selector16~0_combout ;
wire \c1|Selector19~0_combout ;
wire \c1|Selector18~0_combout ;
wire \h2|HEX[0]~0_combout ;
wire \h2|HEX[1]~1_combout ;
wire \h2|HEX[2]~2_combout ;
wire \h2|HEX[3]~3_combout ;
wire \h2|HEX[4]~4_combout ;
wire \h2|HEX[5]~5_combout ;
wire \h2|HEX[6]~6_combout ;
wire \c1|Selector18~1_combout ;
wire \h4|HEX~0_combout ;
wire \h4|HEX[2]~1_combout ;
wire \h4|HEX~2_combout ;
wire \c1|Selector29~0_combout ;
wire \c1|Selector28~0_combout ;
wire \c1|Selector31~0_combout ;
wire \c1|Selector30~0_combout ;
wire \h5|HEX[0]~0_combout ;
wire \h5|HEX[1]~1_combout ;
wire \h5|HEX[2]~2_combout ;
wire \h5|HEX[3]~3_combout ;
wire \h5|HEX[4]~4_combout ;
wire \h5|HEX[5]~5_combout ;
wire \h5|HEX[6]~6_combout ;
wire \c1|Selector34~0_combout ;
wire \c1|Selector33~0_combout ;
wire \c1|column_reg[3]~DUPLICATE_q ;
wire \c1|Selector32~0_combout ;
wire \c1|Selector35~0_combout ;
wire \h6|HEX[0]~0_combout ;
wire \h6|HEX[1]~1_combout ;
wire \h6|HEX[2]~2_combout ;
wire \h6|HEX[3]~3_combout ;
wire \h6|HEX[4]~4_combout ;
wire \h6|HEX[5]~5_combout ;
wire \h6|HEX[6]~6_combout ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|xCounter[8]~DUPLICATE_q ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|xCounter[2]~DUPLICATE_q ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|yCounter[4]~DUPLICATE_q ;
wire \VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ;
wire \v1|Add1~13_sumout ;
wire \v1|Equal1~0_combout ;
wire \v1|x_square~0_combout ;
wire \v1|Add1~14 ;
wire \v1|Add1~17_sumout ;
wire \v1|x_square~1_combout ;
wire \v1|Add1~18 ;
wire \v1|Add1~21_sumout ;
wire \v1|x_square~2_combout ;
wire \v1|Add1~22 ;
wire \v1|Add1~25_sumout ;
wire \v1|x_square~3_combout ;
wire \v1|Add1~26 ;
wire \v1|Add1~29_sumout ;
wire \v1|x_square~4_combout ;
wire \v1|Add1~30 ;
wire \v1|Add1~9_sumout ;
wire \v1|Add1~10 ;
wire \v1|Add1~5_sumout ;
wire \v1|Add1~6 ;
wire \v1|Add1~1_sumout ;
wire \r1|x_coord[6]~feeder_combout ;
wire \r1|x_coord[6]~0_combout ;
wire \r1|Mux8~1_combout ;
wire \r1|x_coord[4]~2_combout ;
wire \r1|Mux7~1_combout ;
wire \r1|x_coord[3]~1_combout ;
wire \v1|Add2~14 ;
wire \v1|Add2~18 ;
wire \v1|Add2~22 ;
wire \v1|Add2~26 ;
wire \v1|Add2~30 ;
wire \v1|Add2~10 ;
wire \v1|Add2~6 ;
wire \v1|Add2~1_sumout ;
wire \v1|Add0~13_sumout ;
wire \v1|Equal0~0_combout ;
wire \v1|Equal0~1_combout ;
wire \v1|Add0~14 ;
wire \v1|Add0~17_sumout ;
wire \v1|Add0~18 ;
wire \v1|Add0~21_sumout ;
wire \v1|Add0~22 ;
wire \v1|Add0~25_sumout ;
wire \v1|Add0~26 ;
wire \v1|Add0~29_sumout ;
wire \v1|Add0~30 ;
wire \v1|Add0~9_sumout ;
wire \v1|Add0~10 ;
wire \v1|Add0~5_sumout ;
wire \v1|Add0~6 ;
wire \v1|Add0~1_sumout ;
wire \v1|Add2~9_sumout ;
wire \v1|Add2~5_sumout ;
wire \VGA|writeEn~0_combout ;
wire \v1|Add4~21_sumout ;
wire \v1|y_square~4_combout ;
wire \v1|Equal1~1_combout ;
wire \v1|enable~q ;
wire \v1|y_square[6]~0_combout ;
wire \v1|Add4~22 ;
wire \v1|Add4~17_sumout ;
wire \v1|y_square~3_combout ;
wire \v1|Add4~18 ;
wire \v1|Add4~25_sumout ;
wire \v1|y_square~5_combout ;
wire \v1|Add4~26 ;
wire \v1|Add4~9_sumout ;
wire \v1|y_square~2_combout ;
wire \v1|Equal3~0_combout ;
wire \v1|Add4~10 ;
wire \v1|Add4~5_sumout ;
wire \v1|y_square~1_combout ;
wire \v1|Add4~6 ;
wire \v1|Add4~13_sumout ;
wire \v1|Add4~14 ;
wire \v1|Add4~1_sumout ;
wire \r1|Mux8~2_combout ;
wire \r1|Mux5~1_combout ;
wire \r1|y_coord[2]~0_combout ;
wire \v1|Add5~18 ;
wire \v1|Add5~10 ;
wire \v1|Add5~6 ;
wire \v1|Add5~14 ;
wire \v1|Add5~1_sumout ;
wire \v1|Add3~17_sumout ;
wire \v1|y_grid[6]~1_combout ;
wire \v1|Add3~18 ;
wire \v1|Add3~21_sumout ;
wire \v1|Add3~22 ;
wire \v1|Add3~25_sumout ;
wire \v1|Add3~26 ;
wire \v1|Add3~9_sumout ;
wire \v1|y_grid~3_combout ;
wire \v1|Equal2~0_combout ;
wire \v1|Add3~10 ;
wire \v1|Add3~5_sumout ;
wire \v1|y_grid~2_combout ;
wire \v1|Add3~6 ;
wire \v1|Add3~13_sumout ;
wire \v1|y_grid~4_combout ;
wire \v1|Add3~14 ;
wire \v1|Add3~1_sumout ;
wire \v1|y_grid~0_combout ;
wire \v1|Add5~5_sumout ;
wire \v1|Add5~13_sumout ;
wire \v1|Add5~9_sumout ;
wire \VGA|LessThan3~0_combout ;
wire \v1|Add5~17_sumout ;
wire \v1|y_out[0]~feeder_combout ;
wire \v1|y_out[1]~feeder_combout ;
wire \VGA|user_input_translator|Add1~1_combout ;
wire \VGA|user_input_translator|Add1~0_combout ;
wire \VGA|user_input_translator|Add0~10 ;
wire \VGA|user_input_translator|Add0~14 ;
wire \VGA|user_input_translator|Add0~18 ;
wire \VGA|user_input_translator|Add0~22 ;
wire \VGA|user_input_translator|Add0~26 ;
wire \VGA|user_input_translator|Add0~30 ;
wire \VGA|user_input_translator|Add0~34 ;
wire \VGA|user_input_translator|Add0~38 ;
wire \VGA|user_input_translator|Add0~6 ;
wire \VGA|user_input_translator|Add0~1_sumout ;
wire \VGA|user_input_translator|Add0~5_sumout ;
wire \c1|Selector36~0_combout ;
wire \c1|draw~q ;
wire \v1|colour_out~0_combout ;
wire \v1|writeEn~feeder_combout ;
wire \v1|writeEn~q ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \v1|Add2~17_sumout ;
wire \v1|Add2~29_sumout ;
wire \v1|Add2~25_sumout ;
wire \v1|always0~1_combout ;
wire \v1|colour_out~1_combout ;
wire \v1|Add2~21_sumout ;
wire \v1|always0~2_combout ;
wire \v1|always0~0_combout ;
wire \v1|colour_out~2_combout ;
wire \c1|player_colour[2]~1_combout ;
wire \c1|player_colour[2]~0_combout ;
wire \v1|colour_out~3_combout ;
wire \VGA|writeEn~1_combout ;
wire \v1|LessThan6~0_combout ;
wire \v1|colour_out~4_combout ;
wire \v1|colour_out~5_combout ;
wire \v1|colour_out[2]~_wirecell_combout ;
wire \v1|Add2~13_sumout ;
wire \VGA|user_input_translator|Add0~9_sumout ;
wire \VGA|user_input_translator|Add0~13_sumout ;
wire \VGA|user_input_translator|Add0~17_sumout ;
wire \VGA|user_input_translator|Add0~21_sumout ;
wire \VGA|user_input_translator|Add0~25_sumout ;
wire \VGA|user_input_translator|Add0~29_sumout ;
wire \VGA|user_input_translator|Add0~33_sumout ;
wire \VGA|user_input_translator|Add0~37_sumout ;
wire \VGA|controller|xCounter[5]~DUPLICATE_q ;
wire \VGA|controller|xCounter[6]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \v1|colour_out~6_combout ;
wire \v1|colour_out[1]~_wirecell_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \c1|player_colour[0]~feeder_combout ;
wire \v1|colour_out~7_combout ;
wire \v1|colour_out[0]~_wirecell_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [1:0] \s3|curr_state ;
wire [2:0] \c1|player_colour ;
wire [1:0] \s5|curr_state ;
wire [9:0] \VGA|controller|xCounter ;
wire [1:0] \s7|curr_state ;
wire [1:0] \s9|curr_state ;
wire [1:0] \s1|curr_state ;
wire [7:0] \v1|x_out ;
wire [1:0] \s2|curr_state ;
wire [1:0] \s4|curr_state ;
wire [8:0] \c1|curr_board ;
wire [1:0] \s6|curr_state ;
wire [1:0] \s8|curr_state ;
wire [8:0] \r1|board_move ;
wire [6:0] \v1|y_out ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;
wire [27:0] \d1|counter ;
wire [8:0] \c1|p1_board ;
wire [8:0] \c1|p2_board ;
wire [9:0] \VGA|controller|yCounter ;
wire [7:0] \v1|x_grid ;
wire [23:0] \c1|message_status ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [8:0] \r1|shifter_val ;
wire [3:0] \c1|row_reg ;
wire [3:0] \c1|column_reg ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [2:0] \v1|colour_out ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [6:0] \v1|y_square ;
wire [3:0] \r1|row_col ;
wire [6:0] \v1|y_grid ;
wire [7:0] \v1|x_square ;
wire [7:0] \r1|x_coord ;
wire [6:0] \r1|y_coord ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\s9|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\s8|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\s7|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\s6|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\s5|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\s4|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\s3|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\s2|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\s1|q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\c1|message_status [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\c1|message_status [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\c1|message_status [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\c1|message_status [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(\c1|message_status [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\h2|HEX[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\h2|HEX[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\h2|HEX[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\h2|HEX[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\h2|HEX[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\h2|HEX[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(\h2|HEX[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\c1|message_status [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\c1|message_status [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\c1|message_status [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\c1|message_status [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\c1|message_status [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\h4|HEX~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\c1|message_status [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\h4|HEX[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\h4|HEX[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\h4|HEX~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\c1|message_status [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(\h4|HEX~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\h5|HEX[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\h5|HEX[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\h5|HEX[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\h5|HEX[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\h5|HEX[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\h5|HEX[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\h5|HEX[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\h6|HEX[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\h6|HEX[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\h6|HEX[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\h6|HEX[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\h6|HEX[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\h6|HEX[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(\h6|HEX[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N21
cyclonev_lcell_comb \c1|Add0~0 (
// Equation(s):
// \c1|Add0~0_combout  = ( \c1|column_reg[0]~DUPLICATE_q  & ( \c1|column_reg[1]~DUPLICATE_q  ) ) # ( !\c1|column_reg[0]~DUPLICATE_q  & ( !\c1|column_reg[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c1|column_reg[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\c1|column_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Add0~0 .extended_lut = "off";
defparam \c1|Add0~0 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \c1|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y8_N2
dffeas \c1|column_reg[1]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|Add0~0_combout ),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|column_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|column_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \c1|column_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N45
cyclonev_lcell_comb \c1|column_reg[3]~1 (
// Equation(s):
// \c1|column_reg[3]~1_combout  = ( \c1|column_reg[1]~DUPLICATE_q  & ( !\c1|column_reg [3] $ (((!\c1|column_reg[2]~DUPLICATE_q ) # (\c1|column_reg[0]~DUPLICATE_q ))) ) ) # ( !\c1|column_reg[1]~DUPLICATE_q  & ( \c1|column_reg [3] ) )

	.dataa(!\c1|column_reg[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\c1|column_reg[0]~DUPLICATE_q ),
	.datad(!\c1|column_reg [3]),
	.datae(gnd),
	.dataf(!\c1|column_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|column_reg[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|column_reg[3]~1 .extended_lut = "off";
defparam \c1|column_reg[3]~1 .lut_mask = 64'h00FF00FF50AF50AF;
defparam \c1|column_reg[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N47
dffeas \c1|column_reg[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\c1|column_reg[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|column_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|column_reg[3] .is_wysiwyg = "true";
defparam \c1|column_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N4
dffeas \c1|column_reg[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\c1|column_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|column_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|column_reg[2] .is_wysiwyg = "true";
defparam \c1|column_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N3
cyclonev_lcell_comb \c1|column_reg~0 (
// Equation(s):
// \c1|column_reg~0_combout  = ( \c1|column_reg [2] & ( \c1|column_reg[0]~DUPLICATE_q  ) ) # ( \c1|column_reg [2] & ( !\c1|column_reg[0]~DUPLICATE_q  & ( !\c1|column_reg[1]~DUPLICATE_q  ) ) ) # ( !\c1|column_reg [2] & ( !\c1|column_reg[0]~DUPLICATE_q  & ( 
// (\c1|column_reg [3] & \c1|column_reg[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c1|column_reg [3]),
	.datad(!\c1|column_reg[1]~DUPLICATE_q ),
	.datae(!\c1|column_reg [2]),
	.dataf(!\c1|column_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|column_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|column_reg~0 .extended_lut = "off";
defparam \c1|column_reg~0 .lut_mask = 64'h000FFF000000FFFF;
defparam \c1|column_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N5
dffeas \c1|column_reg[2]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\c1|column_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|column_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|column_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c1|column_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N43
dffeas \c1|column_reg[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\c1|column_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|column_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|column_reg[0] .is_wysiwyg = "true";
defparam \c1|column_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N42
cyclonev_lcell_comb \c1|column_reg~2 (
// Equation(s):
// \c1|column_reg~2_combout  = ( \c1|column_reg [3] & ( !\c1|column_reg [0] ) ) # ( !\c1|column_reg [3] & ( (!\c1|column_reg [0] & ((!\c1|column_reg[1]~DUPLICATE_q ) # (\c1|column_reg[2]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\c1|column_reg[1]~DUPLICATE_q ),
	.datac(!\c1|column_reg[2]~DUPLICATE_q ),
	.datad(!\c1|column_reg [0]),
	.datae(gnd),
	.dataf(!\c1|column_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|column_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|column_reg~2 .extended_lut = "off";
defparam \c1|column_reg~2 .lut_mask = 64'hCF00CF00FF00FF00;
defparam \c1|column_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N44
dffeas \c1|column_reg[0]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\c1|column_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|column_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|column_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \c1|column_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N30
cyclonev_lcell_comb \r1|row_col[0]~1 (
// Equation(s):
// \r1|row_col[0]~1_combout  = ( !\c1|column_reg[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|column_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|row_col[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|row_col[0]~1 .extended_lut = "off";
defparam \r1|row_col[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \r1|row_col[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N32
dffeas \r1|row_col[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|row_col[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|row_col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|row_col[0] .is_wysiwyg = "true";
defparam \r1|row_col[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N23
dffeas \r1|row_col[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|column_reg[1]~DUPLICATE_q ),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|row_col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|row_col[1] .is_wysiwyg = "true";
defparam \r1|row_col[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \KEY[1]~inputCLKENA0 (
	.inclk(\KEY[1]~input_o ),
	.ena(vcc),
	.outclk(\KEY[1]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[1]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[1]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[1]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[1]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[1]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X85_Y8_N7
dffeas \c1|row_reg[1]~DUPLICATE (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|Add1~0_combout ),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|row_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|row_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \c1|row_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y8_N19
dffeas \c1|row_reg[0]~DUPLICATE (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(\c1|row_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|row_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|row_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \c1|row_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y8_N41
dffeas \c1|row_reg[2] (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(\c1|row_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|row_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|row_reg[2] .is_wysiwyg = "true";
defparam \c1|row_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y8_N53
dffeas \c1|row_reg[3] (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(\c1|row_reg[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|row_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|row_reg[3] .is_wysiwyg = "true";
defparam \c1|row_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N51
cyclonev_lcell_comb \c1|row_reg[3]~0 (
// Equation(s):
// \c1|row_reg[3]~0_combout  = ( \c1|row_reg[1]~DUPLICATE_q  & ( !\c1|row_reg [3] $ (((!\c1|row_reg[2]~DUPLICATE_q ) # (\c1|row_reg[0]~DUPLICATE_q ))) ) ) # ( !\c1|row_reg[1]~DUPLICATE_q  & ( \c1|row_reg [3] ) )

	.dataa(gnd),
	.datab(!\c1|row_reg[2]~DUPLICATE_q ),
	.datac(!\c1|row_reg[0]~DUPLICATE_q ),
	.datad(!\c1|row_reg [3]),
	.datae(gnd),
	.dataf(!\c1|row_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|row_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|row_reg[3]~0 .extended_lut = "off";
defparam \c1|row_reg[3]~0 .lut_mask = 64'h00FF00FF30CF30CF;
defparam \c1|row_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N52
dffeas \c1|row_reg[3]~DUPLICATE (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(\c1|row_reg[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|row_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|row_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \c1|row_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N39
cyclonev_lcell_comb \c1|row_reg~2 (
// Equation(s):
// \c1|row_reg~2_combout  = ( \c1|row_reg[3]~DUPLICATE_q  & ( !\c1|row_reg [2] $ (((!\c1|row_reg[1]~DUPLICATE_q ) # (\c1|row_reg[0]~DUPLICATE_q ))) ) ) # ( !\c1|row_reg[3]~DUPLICATE_q  & ( (\c1|row_reg [2] & ((!\c1|row_reg[1]~DUPLICATE_q ) # 
// (\c1|row_reg[0]~DUPLICATE_q ))) ) )

	.dataa(!\c1|row_reg[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\c1|row_reg[0]~DUPLICATE_q ),
	.datad(!\c1|row_reg [2]),
	.datae(gnd),
	.dataf(!\c1|row_reg[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|row_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|row_reg~2 .extended_lut = "off";
defparam \c1|row_reg~2 .lut_mask = 64'h00AF00AF50AF50AF;
defparam \c1|row_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N40
dffeas \c1|row_reg[2]~DUPLICATE (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(\c1|row_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|row_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|row_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c1|row_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N18
cyclonev_lcell_comb \c1|row_reg~1 (
// Equation(s):
// \c1|row_reg~1_combout  = ( \c1|row_reg[3]~DUPLICATE_q  & ( !\c1|row_reg [0] ) ) # ( !\c1|row_reg[3]~DUPLICATE_q  & ( (!\c1|row_reg [0] & ((!\c1|row_reg[1]~DUPLICATE_q ) # (\c1|row_reg[2]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\c1|row_reg[2]~DUPLICATE_q ),
	.datac(!\c1|row_reg[1]~DUPLICATE_q ),
	.datad(!\c1|row_reg [0]),
	.datae(gnd),
	.dataf(!\c1|row_reg[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|row_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|row_reg~1 .extended_lut = "off";
defparam \c1|row_reg~1 .lut_mask = 64'hF300F300FF00FF00;
defparam \c1|row_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N20
dffeas \c1|row_reg[0] (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(\c1|row_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|row_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|row_reg[0] .is_wysiwyg = "true";
defparam \c1|row_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N12
cyclonev_lcell_comb \c1|Add1~0 (
// Equation(s):
// \c1|Add1~0_combout  = ( \c1|row_reg [1] & ( \c1|row_reg [0] ) ) # ( !\c1|row_reg [1] & ( !\c1|row_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c1|row_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|row_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Add1~0 .extended_lut = "off";
defparam \c1|Add1~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \c1|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N8
dffeas \c1|row_reg[1] (
	.clk(!\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|Add1~0_combout ),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|row_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|row_reg[1] .is_wysiwyg = "true";
defparam \c1|row_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N44
dffeas \r1|row_col[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|row_reg [1]),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|row_col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|row_col[3] .is_wysiwyg = "true";
defparam \r1|row_col[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N12
cyclonev_lcell_comb \r1|row_col[2]~0 (
// Equation(s):
// \r1|row_col[2]~0_combout  = ( !\c1|row_reg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|row_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|row_col[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|row_col[2]~0 .extended_lut = "off";
defparam \r1|row_col[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \r1|row_col[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N14
dffeas \r1|row_col[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|row_col[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|row_col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|row_col[2] .is_wysiwyg = "true";
defparam \r1|row_col[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N54
cyclonev_lcell_comb \r1|shifter_val[0]~8 (
// Equation(s):
// \r1|shifter_val[0]~8_combout  = ( \r1|shifter_val [0] & ( \r1|row_col [2] & ( ((\r1|row_col [1]) # (\r1|row_col [0])) # (\KEY[3]~input_o ) ) ) ) # ( !\r1|shifter_val [0] & ( \r1|row_col [2] & ( (!\KEY[3]~input_o  & (\r1|row_col [0] & (\r1|row_col [1] & 
// \r1|row_col [3]))) ) ) ) # ( \r1|shifter_val [0] & ( !\r1|row_col [2] & ( ((\r1|row_col [3] & ((\r1|row_col [1]) # (\r1|row_col [0])))) # (\KEY[3]~input_o ) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\r1|row_col [0]),
	.datac(!\r1|row_col [1]),
	.datad(!\r1|row_col [3]),
	.datae(!\r1|shifter_val [0]),
	.dataf(!\r1|row_col [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|shifter_val[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|shifter_val[0]~8 .extended_lut = "off";
defparam \r1|shifter_val[0]~8 .lut_mask = 64'h0000557F00027F7F;
defparam \r1|shifter_val[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N56
dffeas \r1|shifter_val[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|shifter_val[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|shifter_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|shifter_val[0] .is_wysiwyg = "true";
defparam \r1|shifter_val[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N30
cyclonev_lcell_comb \d1|Add0~1 (
// Equation(s):
// \d1|Add0~1_sumout  = SUM(( \d1|counter [0] ) + ( VCC ) + ( !VCC ))
// \d1|Add0~2  = CARRY(( \d1|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\d1|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~1_sumout ),
	.cout(\d1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~1 .extended_lut = "off";
defparam \d1|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \d1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N32
dffeas \d1|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[0] .is_wysiwyg = "true";
defparam \d1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N33
cyclonev_lcell_comb \d1|Add0~49 (
// Equation(s):
// \d1|Add0~49_sumout  = SUM(( \d1|counter [1] ) + ( GND ) + ( \d1|Add0~2  ))
// \d1|Add0~50  = CARRY(( \d1|counter [1] ) + ( GND ) + ( \d1|Add0~2  ))

	.dataa(!\d1|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~49_sumout ),
	.cout(\d1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~49 .extended_lut = "off";
defparam \d1|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N35
dffeas \d1|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[1] .is_wysiwyg = "true";
defparam \d1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N36
cyclonev_lcell_comb \d1|Add0~53 (
// Equation(s):
// \d1|Add0~53_sumout  = SUM(( \d1|counter [2] ) + ( GND ) + ( \d1|Add0~50  ))
// \d1|Add0~54  = CARRY(( \d1|counter [2] ) + ( GND ) + ( \d1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~53_sumout ),
	.cout(\d1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~53 .extended_lut = "off";
defparam \d1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N38
dffeas \d1|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[2] .is_wysiwyg = "true";
defparam \d1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N39
cyclonev_lcell_comb \d1|Add0~57 (
// Equation(s):
// \d1|Add0~57_sumout  = SUM(( \d1|counter [3] ) + ( GND ) + ( \d1|Add0~54  ))
// \d1|Add0~58  = CARRY(( \d1|counter [3] ) + ( GND ) + ( \d1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~57_sumout ),
	.cout(\d1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~57 .extended_lut = "off";
defparam \d1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N41
dffeas \d1|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[3] .is_wysiwyg = "true";
defparam \d1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N42
cyclonev_lcell_comb \d1|Add0~61 (
// Equation(s):
// \d1|Add0~61_sumout  = SUM(( \d1|counter [4] ) + ( GND ) + ( \d1|Add0~58  ))
// \d1|Add0~62  = CARRY(( \d1|counter [4] ) + ( GND ) + ( \d1|Add0~58  ))

	.dataa(gnd),
	.datab(!\d1|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~61_sumout ),
	.cout(\d1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~61 .extended_lut = "off";
defparam \d1|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N44
dffeas \d1|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[4] .is_wysiwyg = "true";
defparam \d1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N45
cyclonev_lcell_comb \d1|Add0~65 (
// Equation(s):
// \d1|Add0~65_sumout  = SUM(( \d1|counter [5] ) + ( GND ) + ( \d1|Add0~62  ))
// \d1|Add0~66  = CARRY(( \d1|counter [5] ) + ( GND ) + ( \d1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~65_sumout ),
	.cout(\d1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~65 .extended_lut = "off";
defparam \d1|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N47
dffeas \d1|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[5] .is_wysiwyg = "true";
defparam \d1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N48
cyclonev_lcell_comb \d1|Add0~69 (
// Equation(s):
// \d1|Add0~69_sumout  = SUM(( \d1|counter [6] ) + ( GND ) + ( \d1|Add0~66  ))
// \d1|Add0~70  = CARRY(( \d1|counter [6] ) + ( GND ) + ( \d1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~69_sumout ),
	.cout(\d1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~69 .extended_lut = "off";
defparam \d1|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N50
dffeas \d1|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[6] .is_wysiwyg = "true";
defparam \d1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N51
cyclonev_lcell_comb \d1|Add0~73 (
// Equation(s):
// \d1|Add0~73_sumout  = SUM(( \d1|counter [7] ) + ( GND ) + ( \d1|Add0~70  ))
// \d1|Add0~74  = CARRY(( \d1|counter [7] ) + ( GND ) + ( \d1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~73_sumout ),
	.cout(\d1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~73 .extended_lut = "off";
defparam \d1|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N52
dffeas \d1|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[7] .is_wysiwyg = "true";
defparam \d1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N54
cyclonev_lcell_comb \d1|Add0~77 (
// Equation(s):
// \d1|Add0~77_sumout  = SUM(( \d1|counter [8] ) + ( GND ) + ( \d1|Add0~74  ))
// \d1|Add0~78  = CARRY(( \d1|counter [8] ) + ( GND ) + ( \d1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~77_sumout ),
	.cout(\d1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~77 .extended_lut = "off";
defparam \d1|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N56
dffeas \d1|counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[8] .is_wysiwyg = "true";
defparam \d1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N57
cyclonev_lcell_comb \d1|Add0~81 (
// Equation(s):
// \d1|Add0~81_sumout  = SUM(( \d1|counter [9] ) + ( GND ) + ( \d1|Add0~78  ))
// \d1|Add0~82  = CARRY(( \d1|counter [9] ) + ( GND ) + ( \d1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~81_sumout ),
	.cout(\d1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~81 .extended_lut = "off";
defparam \d1|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N59
dffeas \d1|counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[9] .is_wysiwyg = "true";
defparam \d1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N0
cyclonev_lcell_comb \d1|Add0~85 (
// Equation(s):
// \d1|Add0~85_sumout  = SUM(( \d1|counter [10] ) + ( GND ) + ( \d1|Add0~82  ))
// \d1|Add0~86  = CARRY(( \d1|counter [10] ) + ( GND ) + ( \d1|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~85_sumout ),
	.cout(\d1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~85 .extended_lut = "off";
defparam \d1|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N2
dffeas \d1|counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[10] .is_wysiwyg = "true";
defparam \d1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N3
cyclonev_lcell_comb \d1|Add0~89 (
// Equation(s):
// \d1|Add0~89_sumout  = SUM(( \d1|counter[11]~DUPLICATE_q  ) + ( GND ) + ( \d1|Add0~86  ))
// \d1|Add0~90  = CARRY(( \d1|counter[11]~DUPLICATE_q  ) + ( GND ) + ( \d1|Add0~86  ))

	.dataa(!\d1|counter[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~89_sumout ),
	.cout(\d1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~89 .extended_lut = "off";
defparam \d1|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N5
dffeas \d1|counter[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N6
cyclonev_lcell_comb \d1|Add0~93 (
// Equation(s):
// \d1|Add0~93_sumout  = SUM(( \d1|counter[12]~DUPLICATE_q  ) + ( GND ) + ( \d1|Add0~90  ))
// \d1|Add0~94  = CARRY(( \d1|counter[12]~DUPLICATE_q  ) + ( GND ) + ( \d1|Add0~90  ))

	.dataa(gnd),
	.datab(!\d1|counter[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~93_sumout ),
	.cout(\d1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~93 .extended_lut = "off";
defparam \d1|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N8
dffeas \d1|counter[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N9
cyclonev_lcell_comb \d1|Add0~97 (
// Equation(s):
// \d1|Add0~97_sumout  = SUM(( \d1|counter [13] ) + ( GND ) + ( \d1|Add0~94  ))
// \d1|Add0~98  = CARRY(( \d1|counter [13] ) + ( GND ) + ( \d1|Add0~94  ))

	.dataa(!\d1|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~97_sumout ),
	.cout(\d1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~97 .extended_lut = "off";
defparam \d1|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N10
dffeas \d1|counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[13] .is_wysiwyg = "true";
defparam \d1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N12
cyclonev_lcell_comb \d1|Add0~101 (
// Equation(s):
// \d1|Add0~101_sumout  = SUM(( \d1|counter [14] ) + ( GND ) + ( \d1|Add0~98  ))
// \d1|Add0~102  = CARRY(( \d1|counter [14] ) + ( GND ) + ( \d1|Add0~98  ))

	.dataa(gnd),
	.datab(!\d1|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~101_sumout ),
	.cout(\d1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~101 .extended_lut = "off";
defparam \d1|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N13
dffeas \d1|counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[14] .is_wysiwyg = "true";
defparam \d1|counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N15
cyclonev_lcell_comb \d1|Add0~105 (
// Equation(s):
// \d1|Add0~105_sumout  = SUM(( \d1|counter [15] ) + ( GND ) + ( \d1|Add0~102  ))
// \d1|Add0~106  = CARRY(( \d1|counter [15] ) + ( GND ) + ( \d1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~105_sumout ),
	.cout(\d1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~105 .extended_lut = "off";
defparam \d1|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N16
dffeas \d1|counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[15] .is_wysiwyg = "true";
defparam \d1|counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N18
cyclonev_lcell_comb \d1|Add0~41 (
// Equation(s):
// \d1|Add0~41_sumout  = SUM(( \d1|counter [16] ) + ( GND ) + ( \d1|Add0~106  ))
// \d1|Add0~42  = CARRY(( \d1|counter [16] ) + ( GND ) + ( \d1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~41_sumout ),
	.cout(\d1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~41 .extended_lut = "off";
defparam \d1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N20
dffeas \d1|counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[16] .is_wysiwyg = "true";
defparam \d1|counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N21
cyclonev_lcell_comb \d1|Add0~45 (
// Equation(s):
// \d1|Add0~45_sumout  = SUM(( \d1|counter [17] ) + ( GND ) + ( \d1|Add0~42  ))
// \d1|Add0~46  = CARRY(( \d1|counter [17] ) + ( GND ) + ( \d1|Add0~42  ))

	.dataa(!\d1|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~45_sumout ),
	.cout(\d1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~45 .extended_lut = "off";
defparam \d1|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N23
dffeas \d1|counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[17] .is_wysiwyg = "true";
defparam \d1|counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N24
cyclonev_lcell_comb \d1|Add0~37 (
// Equation(s):
// \d1|Add0~37_sumout  = SUM(( \d1|counter [18] ) + ( GND ) + ( \d1|Add0~46  ))
// \d1|Add0~38  = CARRY(( \d1|counter [18] ) + ( GND ) + ( \d1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~37_sumout ),
	.cout(\d1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~37 .extended_lut = "off";
defparam \d1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N26
dffeas \d1|counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[18] .is_wysiwyg = "true";
defparam \d1|counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N27
cyclonev_lcell_comb \d1|Add0~33 (
// Equation(s):
// \d1|Add0~33_sumout  = SUM(( \d1|counter [19] ) + ( GND ) + ( \d1|Add0~38  ))
// \d1|Add0~34  = CARRY(( \d1|counter [19] ) + ( GND ) + ( \d1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~33_sumout ),
	.cout(\d1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~33 .extended_lut = "off";
defparam \d1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N28
dffeas \d1|counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[19] .is_wysiwyg = "true";
defparam \d1|counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N30
cyclonev_lcell_comb \d1|Add0~29 (
// Equation(s):
// \d1|Add0~29_sumout  = SUM(( \d1|counter [20] ) + ( GND ) + ( \d1|Add0~34  ))
// \d1|Add0~30  = CARRY(( \d1|counter [20] ) + ( GND ) + ( \d1|Add0~34  ))

	.dataa(gnd),
	.datab(!\d1|counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~29_sumout ),
	.cout(\d1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~29 .extended_lut = "off";
defparam \d1|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N32
dffeas \d1|counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[20] .is_wysiwyg = "true";
defparam \d1|counter[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N33
cyclonev_lcell_comb \d1|Add0~25 (
// Equation(s):
// \d1|Add0~25_sumout  = SUM(( \d1|counter [21] ) + ( GND ) + ( \d1|Add0~30  ))
// \d1|Add0~26  = CARRY(( \d1|counter [21] ) + ( GND ) + ( \d1|Add0~30  ))

	.dataa(!\d1|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~25_sumout ),
	.cout(\d1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~25 .extended_lut = "off";
defparam \d1|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N35
dffeas \d1|counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[21] .is_wysiwyg = "true";
defparam \d1|counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N36
cyclonev_lcell_comb \d1|Add0~21 (
// Equation(s):
// \d1|Add0~21_sumout  = SUM(( \d1|counter [22] ) + ( GND ) + ( \d1|Add0~26  ))
// \d1|Add0~22  = CARRY(( \d1|counter [22] ) + ( GND ) + ( \d1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~21_sumout ),
	.cout(\d1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~21 .extended_lut = "off";
defparam \d1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N38
dffeas \d1|counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[22] .is_wysiwyg = "true";
defparam \d1|counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N39
cyclonev_lcell_comb \d1|Add0~17 (
// Equation(s):
// \d1|Add0~17_sumout  = SUM(( \d1|counter [23] ) + ( GND ) + ( \d1|Add0~22  ))
// \d1|Add0~18  = CARRY(( \d1|counter [23] ) + ( GND ) + ( \d1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~17_sumout ),
	.cout(\d1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~17 .extended_lut = "off";
defparam \d1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N41
dffeas \d1|counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[23] .is_wysiwyg = "true";
defparam \d1|counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N42
cyclonev_lcell_comb \d1|Add0~13 (
// Equation(s):
// \d1|Add0~13_sumout  = SUM(( \d1|counter [24] ) + ( GND ) + ( \d1|Add0~18  ))
// \d1|Add0~14  = CARRY(( \d1|counter [24] ) + ( GND ) + ( \d1|Add0~18  ))

	.dataa(gnd),
	.datab(!\d1|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~13_sumout ),
	.cout(\d1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~13 .extended_lut = "off";
defparam \d1|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N44
dffeas \d1|counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[24] .is_wysiwyg = "true";
defparam \d1|counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N45
cyclonev_lcell_comb \d1|Add0~9 (
// Equation(s):
// \d1|Add0~9_sumout  = SUM(( \d1|counter [25] ) + ( GND ) + ( \d1|Add0~14  ))
// \d1|Add0~10  = CARRY(( \d1|counter [25] ) + ( GND ) + ( \d1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~9_sumout ),
	.cout(\d1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~9 .extended_lut = "off";
defparam \d1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N47
dffeas \d1|counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[25] .is_wysiwyg = "true";
defparam \d1|counter[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N48
cyclonev_lcell_comb \d1|Add0~5 (
// Equation(s):
// \d1|Add0~5_sumout  = SUM(( \d1|counter [26] ) + ( GND ) + ( \d1|Add0~10  ))
// \d1|Add0~6  = CARRY(( \d1|counter [26] ) + ( GND ) + ( \d1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~5_sumout ),
	.cout(\d1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~5 .extended_lut = "off";
defparam \d1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N50
dffeas \d1|counter[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[26] .is_wysiwyg = "true";
defparam \d1|counter[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N54
cyclonev_lcell_comb \d1|Equal0~0 (
// Equation(s):
// \d1|Equal0~0_combout  = ( \d1|counter [25] & ( !\d1|counter [26] & ( (\d1|counter [21] & (!\d1|counter [24] & (\d1|counter [22] & \d1|counter [23]))) ) ) )

	.dataa(!\d1|counter [21]),
	.datab(!\d1|counter [24]),
	.datac(!\d1|counter [22]),
	.datad(!\d1|counter [23]),
	.datae(!\d1|counter [25]),
	.dataf(!\d1|counter [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Equal0~0 .extended_lut = "off";
defparam \d1|Equal0~0 .lut_mask = 64'h0000000400000000;
defparam \d1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N6
cyclonev_lcell_comb \d1|Equal0~2 (
// Equation(s):
// \d1|Equal0~2_combout  = ( \d1|counter [2] & ( \d1|counter [3] & ( (\d1|counter [6] & (\d1|counter [4] & (\d1|counter [1] & \d1|counter [5]))) ) ) )

	.dataa(!\d1|counter [6]),
	.datab(!\d1|counter [4]),
	.datac(!\d1|counter [1]),
	.datad(!\d1|counter [5]),
	.datae(!\d1|counter [2]),
	.dataf(!\d1|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Equal0~2 .extended_lut = "off";
defparam \d1|Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \d1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N51
cyclonev_lcell_comb \d1|Equal0~1 (
// Equation(s):
// \d1|Equal0~1_combout  = ( \d1|counter [17] & ( \d1|counter [19] & ( (\d1|counter [20] & (!\d1|counter [16] & !\d1|counter [18])) ) ) )

	.dataa(!\d1|counter [20]),
	.datab(!\d1|counter [16]),
	.datac(!\d1|counter [18]),
	.datad(gnd),
	.datae(!\d1|counter [17]),
	.dataf(!\d1|counter [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Equal0~1 .extended_lut = "off";
defparam \d1|Equal0~1 .lut_mask = 64'h0000000000004040;
defparam \d1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N51
cyclonev_lcell_comb \d1|Add0~109 (
// Equation(s):
// \d1|Add0~109_sumout  = SUM(( \d1|counter [27] ) + ( GND ) + ( \d1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|counter [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~109 .extended_lut = "off";
defparam \d1|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N52
dffeas \d1|counter[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[27] .is_wysiwyg = "true";
defparam \d1|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N3
cyclonev_lcell_comb \d1|Equal0~4 (
// Equation(s):
// \d1|Equal0~4_combout  = ( \d1|counter [14] & ( \d1|counter [13] & ( (!\d1|counter [27] & \d1|counter [15]) ) ) )

	.dataa(!\d1|counter [27]),
	.datab(gnd),
	.datac(!\d1|counter [15]),
	.datad(gnd),
	.datae(!\d1|counter [14]),
	.dataf(!\d1|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Equal0~4 .extended_lut = "off";
defparam \d1|Equal0~4 .lut_mask = 64'h0000000000000A0A;
defparam \d1|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N4
dffeas \d1|counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[11] .is_wysiwyg = "true";
defparam \d1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N7
dffeas \d1|counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[12] .is_wysiwyg = "true";
defparam \d1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N24
cyclonev_lcell_comb \d1|Equal0~3 (
// Equation(s):
// \d1|Equal0~3_combout  = ( !\d1|counter [9] & ( \d1|counter [12] & ( (!\d1|counter [11] & (!\d1|counter [7] & (!\d1|counter [8] & !\d1|counter [10]))) ) ) )

	.dataa(!\d1|counter [11]),
	.datab(!\d1|counter [7]),
	.datac(!\d1|counter [8]),
	.datad(!\d1|counter [10]),
	.datae(!\d1|counter [9]),
	.dataf(!\d1|counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Equal0~3 .extended_lut = "off";
defparam \d1|Equal0~3 .lut_mask = 64'h0000000080000000;
defparam \d1|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N21
cyclonev_lcell_comb \d1|Equal0~5 (
// Equation(s):
// \d1|Equal0~5_combout  = ( \d1|Equal0~4_combout  & ( \d1|Equal0~3_combout  & ( (\d1|Equal0~0_combout  & (\d1|counter [0] & (\d1|Equal0~2_combout  & \d1|Equal0~1_combout ))) ) ) )

	.dataa(!\d1|Equal0~0_combout ),
	.datab(!\d1|counter [0]),
	.datac(!\d1|Equal0~2_combout ),
	.datad(!\d1|Equal0~1_combout ),
	.datae(!\d1|Equal0~4_combout ),
	.dataf(!\d1|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Equal0~5 .extended_lut = "off";
defparam \d1|Equal0~5 .lut_mask = 64'h0000000000000001;
defparam \d1|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N1
dffeas \d1|enable (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Equal0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|enable .is_wysiwyg = "true";
defparam \d1|enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N21
cyclonev_lcell_comb \c1|correct~0 (
// Equation(s):
// \c1|correct~0_combout  = ( !\c1|current_state.ASSESS_MOVE~q  & ( \c1|correct~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c1|correct~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|current_state.ASSESS_MOVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|correct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|correct~0 .extended_lut = "off";
defparam \c1|correct~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \c1|correct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N21
cyclonev_lcell_comb \r1|Mux0~0 (
// Equation(s):
// \r1|Mux0~0_combout  = ( \r1|row_col [2] & ( (!\r1|row_col [1] & (!\r1|row_col [3] & \r1|row_col [0])) ) )

	.dataa(!\r1|row_col [1]),
	.datab(!\r1|row_col [3]),
	.datac(!\r1|row_col [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|row_col [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux0~0 .extended_lut = "off";
defparam \r1|Mux0~0 .lut_mask = 64'h0000000008080808;
defparam \r1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N23
dffeas \r1|board_move[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|board_move [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|board_move[8] .is_wysiwyg = "true";
defparam \r1|board_move[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N39
cyclonev_lcell_comb \c1|player_select~0 (
// Equation(s):
// \c1|player_select~0_combout  = !\c1|current_state.FLIP_PLAYER~q  $ (!\c1|player_select~q )

	.dataa(!\c1|current_state.FLIP_PLAYER~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c1|player_select~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|player_select~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|player_select~0 .extended_lut = "off";
defparam \c1|player_select~0 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \c1|player_select~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N41
dffeas \c1|player_select (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|player_select~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|player_select~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|player_select .is_wysiwyg = "true";
defparam \c1|player_select .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N9
cyclonev_lcell_comb \c1|p2_board[5]~0 (
// Equation(s):
// \c1|p2_board[5]~0_combout  = ( \c1|player_select~q  & ( (\SW[9]~input_o ) # (\c1|current_state.CORRECT_MOVE~q ) ) ) # ( !\c1|player_select~q  & ( \SW[9]~input_o  ) )

	.dataa(!\c1|current_state.CORRECT_MOVE~q ),
	.datab(!\SW[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|player_select~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|p2_board[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|p2_board[5]~0 .extended_lut = "off";
defparam \c1|p2_board[5]~0 .lut_mask = 64'h3333333377777777;
defparam \c1|p2_board[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N53
dffeas \c1|p2_board[8] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|curr_board~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|p2_board[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p2_board [8]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p2_board[8] .is_wysiwyg = "true";
defparam \c1|p2_board[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N0
cyclonev_lcell_comb \c1|curr_board~11 (
// Equation(s):
// \c1|curr_board~11_combout  = ( \c1|curr_board [8] & ( \c1|p1_board [8] & ( ((!\c1|player_select~q ) # (\c1|current_state.CORRECT_MOVE~q )) # (\c1|p2_board [8]) ) ) ) # ( !\c1|curr_board [8] & ( \c1|p1_board [8] & ( (!\c1|current_state.CORRECT_MOVE~q  & 
// (((!\c1|player_select~q ) # (\c1|p2_board [8])))) # (\c1|current_state.CORRECT_MOVE~q  & (\r1|board_move [8])) ) ) ) # ( \c1|curr_board [8] & ( !\c1|p1_board [8] & ( ((\c1|p2_board [8] & \c1|player_select~q )) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # 
// ( !\c1|curr_board [8] & ( !\c1|p1_board [8] & ( (!\c1|current_state.CORRECT_MOVE~q  & (((\c1|p2_board [8] & \c1|player_select~q )))) # (\c1|current_state.CORRECT_MOVE~q  & (\r1|board_move [8])) ) ) )

	.dataa(!\r1|board_move [8]),
	.datab(!\c1|p2_board [8]),
	.datac(!\c1|current_state.CORRECT_MOVE~q ),
	.datad(!\c1|player_select~q ),
	.datae(!\c1|curr_board [8]),
	.dataf(!\c1|p1_board [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~11 .extended_lut = "off";
defparam \c1|curr_board~11 .lut_mask = 64'h05350F3FF535FF3F;
defparam \c1|curr_board~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N6
cyclonev_lcell_comb \c1|curr_board[7]~10 (
// Equation(s):
// \c1|curr_board[7]~10_combout  = ( \c1|current_state.LOAD_MOVE~q  & ( ((\c1|current_state.CORRECT_MOVE~q  & !\c1|current_state.LOAD_MOVE_WAIT~q )) # (\SW[9]~input_o ) ) ) # ( !\c1|current_state.LOAD_MOVE~q  & ( (!\c1|current_state.LOAD_MOVE_WAIT~q ) # 
// (\SW[9]~input_o ) ) )

	.dataa(!\c1|current_state.CORRECT_MOVE~q ),
	.datab(!\SW[9]~input_o ),
	.datac(!\c1|current_state.LOAD_MOVE_WAIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|current_state.LOAD_MOVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board[7]~10 .extended_lut = "off";
defparam \c1|curr_board[7]~10 .lut_mask = 64'hF3F3F3F373737373;
defparam \c1|curr_board[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N2
dffeas \c1|curr_board[8] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|curr_board[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|curr_board [8]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|curr_board[8] .is_wysiwyg = "true";
defparam \c1|curr_board[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N42
cyclonev_lcell_comb \c1|curr_board~8 (
// Equation(s):
// \c1|curr_board~8_combout  = ( \c1|curr_board [8] ) # ( !\c1|curr_board [8] & ( \r1|board_move [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r1|board_move [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|curr_board [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~8 .extended_lut = "off";
defparam \c1|curr_board~8 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \c1|curr_board~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N57
cyclonev_lcell_comb \c1|p1_board[1]~0 (
// Equation(s):
// \c1|p1_board[1]~0_combout  = ( \SW[9]~input_o  ) # ( !\SW[9]~input_o  & ( (!\c1|player_select~q  & \c1|current_state.CORRECT_MOVE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c1|player_select~q ),
	.datad(!\c1|current_state.CORRECT_MOVE~q ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|p1_board[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|p1_board[1]~0 .extended_lut = "off";
defparam \c1|p1_board[1]~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \c1|p1_board[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N35
dffeas \c1|p1_board[8] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|curr_board~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|p1_board[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p1_board [8]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p1_board[8] .is_wysiwyg = "true";
defparam \c1|p1_board[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N20
dffeas \c1|p1_board[7] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|curr_board~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|p1_board[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p1_board [7]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p1_board[7] .is_wysiwyg = "true";
defparam \c1|p1_board[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N18
cyclonev_lcell_comb \r1|Mux1~0 (
// Equation(s):
// \r1|Mux1~0_combout  = ( \r1|row_col [2] & ( (\r1|row_col [1] & (!\r1|row_col [3] & !\r1|row_col [0])) ) )

	.dataa(!\r1|row_col [1]),
	.datab(!\r1|row_col [3]),
	.datac(gnd),
	.datad(!\r1|row_col [0]),
	.datae(gnd),
	.dataf(!\r1|row_col [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux1~0 .extended_lut = "off";
defparam \r1|Mux1~0 .lut_mask = 64'h0000000044004400;
defparam \r1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N20
dffeas \r1|board_move[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|board_move [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|board_move[7] .is_wysiwyg = "true";
defparam \r1|board_move[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N48
cyclonev_lcell_comb \c1|curr_board~9 (
// Equation(s):
// \c1|curr_board~9_combout  = ( \c1|curr_board [7] & ( \r1|board_move [7] & ( ((!\c1|player_select~q  & (\c1|p1_board [7])) # (\c1|player_select~q  & ((\c1|p2_board [7])))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [7] & ( 
// \r1|board_move [7] & ( ((!\c1|player_select~q  & (\c1|p1_board [7])) # (\c1|player_select~q  & ((\c1|p2_board [7])))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( \c1|curr_board [7] & ( !\r1|board_move [7] & ( ((!\c1|player_select~q  & (\c1|p1_board 
// [7])) # (\c1|player_select~q  & ((\c1|p2_board [7])))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [7] & ( !\r1|board_move [7] & ( (!\c1|current_state.CORRECT_MOVE~q  & ((!\c1|player_select~q  & (\c1|p1_board [7])) # 
// (\c1|player_select~q  & ((\c1|p2_board [7]))))) ) ) )

	.dataa(!\c1|p1_board [7]),
	.datab(!\c1|p2_board [7]),
	.datac(!\c1|current_state.CORRECT_MOVE~q ),
	.datad(!\c1|player_select~q ),
	.datae(!\c1|curr_board [7]),
	.dataf(!\r1|board_move [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~9 .extended_lut = "off";
defparam \c1|curr_board~9 .lut_mask = 64'h50305F3F5F3F5F3F;
defparam \c1|curr_board~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N50
dffeas \c1|curr_board[7] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|curr_board[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|curr_board [7]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|curr_board[7] .is_wysiwyg = "true";
defparam \c1|curr_board[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N48
cyclonev_lcell_comb \c1|curr_board~4 (
// Equation(s):
// \c1|curr_board~4_combout  = ( \r1|board_move [7] ) # ( !\r1|board_move [7] & ( \c1|curr_board [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c1|curr_board [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|board_move [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~4 .extended_lut = "off";
defparam \c1|curr_board~4 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \c1|curr_board~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N26
dffeas \c1|p2_board[7] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|curr_board~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|p2_board[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p2_board [7]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p2_board[7] .is_wysiwyg = "true";
defparam \c1|p2_board[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N6
cyclonev_lcell_comb \c1|correct~2 (
// Equation(s):
// \c1|correct~2_combout  = ( \c1|p2_board [8] & ( \c1|p1_board [7] & ( (!\r1|board_move [8] & !\r1|board_move [7]) ) ) ) # ( !\c1|p2_board [8] & ( \c1|p1_board [7] & ( (!\r1|board_move [7] & ((!\r1|board_move [8]) # (!\c1|p1_board [8]))) ) ) ) # ( 
// \c1|p2_board [8] & ( !\c1|p1_board [7] & ( (!\r1|board_move [8] & ((!\c1|p2_board [7]) # (!\r1|board_move [7]))) ) ) ) # ( !\c1|p2_board [8] & ( !\c1|p1_board [7] & ( (!\r1|board_move [8] & (((!\c1|p2_board [7]) # (!\r1|board_move [7])))) # 
// (\r1|board_move [8] & (!\c1|p1_board [8] & ((!\c1|p2_board [7]) # (!\r1|board_move [7])))) ) ) )

	.dataa(!\r1|board_move [8]),
	.datab(!\c1|p1_board [8]),
	.datac(!\c1|p2_board [7]),
	.datad(!\r1|board_move [7]),
	.datae(!\c1|p2_board [8]),
	.dataf(!\c1|p1_board [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|correct~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|correct~2 .extended_lut = "off";
defparam \c1|correct~2 .lut_mask = 64'hEEE0AAA0EE00AA00;
defparam \c1|correct~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N11
dffeas \c1|p1_board[5] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|curr_board~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|p1_board[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p1_board [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p1_board[5] .is_wysiwyg = "true";
defparam \c1|p1_board[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N0
cyclonev_lcell_comb \r1|Mux3~0 (
// Equation(s):
// \r1|Mux3~0_combout  = ( !\r1|row_col [2] & ( (\r1|row_col [3] & (\r1|row_col [0] & !\r1|row_col [1])) ) )

	.dataa(gnd),
	.datab(!\r1|row_col [3]),
	.datac(!\r1|row_col [0]),
	.datad(!\r1|row_col [1]),
	.datae(gnd),
	.dataf(!\r1|row_col [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux3~0 .extended_lut = "off";
defparam \r1|Mux3~0 .lut_mask = 64'h0300030000000000;
defparam \r1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N2
dffeas \r1|board_move[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|board_move [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|board_move[5] .is_wysiwyg = "true";
defparam \r1|board_move[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N36
cyclonev_lcell_comb \c1|curr_board~12 (
// Equation(s):
// \c1|curr_board~12_combout  = ( \c1|curr_board [5] & ( \r1|board_move [5] & ( ((!\c1|player_select~q  & ((\c1|p1_board [5]))) # (\c1|player_select~q  & (\c1|p2_board [5]))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [5] & ( 
// \r1|board_move [5] & ( ((!\c1|player_select~q  & ((\c1|p1_board [5]))) # (\c1|player_select~q  & (\c1|p2_board [5]))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( \c1|curr_board [5] & ( !\r1|board_move [5] & ( ((!\c1|player_select~q  & ((\c1|p1_board 
// [5]))) # (\c1|player_select~q  & (\c1|p2_board [5]))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [5] & ( !\r1|board_move [5] & ( (!\c1|current_state.CORRECT_MOVE~q  & ((!\c1|player_select~q  & ((\c1|p1_board [5]))) # 
// (\c1|player_select~q  & (\c1|p2_board [5])))) ) ) )

	.dataa(!\c1|p2_board [5]),
	.datab(!\c1|p1_board [5]),
	.datac(!\c1|current_state.CORRECT_MOVE~q ),
	.datad(!\c1|player_select~q ),
	.datae(!\c1|curr_board [5]),
	.dataf(!\r1|board_move [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~12 .extended_lut = "off";
defparam \c1|curr_board~12 .lut_mask = 64'h30503F5F3F5F3F5F;
defparam \c1|curr_board~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N38
dffeas \c1|curr_board[5] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|curr_board[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|curr_board [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|curr_board[5] .is_wysiwyg = "true";
defparam \c1|curr_board[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N54
cyclonev_lcell_comb \c1|curr_board~7 (
// Equation(s):
// \c1|curr_board~7_combout  = (\r1|board_move [5]) # (\c1|curr_board [5])

	.dataa(!\c1|curr_board [5]),
	.datab(gnd),
	.datac(!\r1|board_move [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~7 .extended_lut = "off";
defparam \c1|curr_board~7 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \c1|curr_board~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N56
dffeas \c1|p2_board[5] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|p2_board[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p2_board [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p2_board[5] .is_wysiwyg = "true";
defparam \c1|p2_board[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N59
dffeas \c1|p2_board[6] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|p2_board[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p2_board [6]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p2_board[6] .is_wysiwyg = "true";
defparam \c1|p2_board[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N3
cyclonev_lcell_comb \r1|Mux2~0 (
// Equation(s):
// \r1|Mux2~0_combout  = ( !\r1|row_col [3] & ( (\r1|row_col [0] & (\r1|row_col [2] & \r1|row_col [1])) ) )

	.dataa(!\r1|row_col [0]),
	.datab(gnd),
	.datac(!\r1|row_col [2]),
	.datad(!\r1|row_col [1]),
	.datae(gnd),
	.dataf(!\r1|row_col [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux2~0 .extended_lut = "off";
defparam \r1|Mux2~0 .lut_mask = 64'h0005000500000000;
defparam \r1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N5
dffeas \r1|board_move[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|board_move [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|board_move[6] .is_wysiwyg = "true";
defparam \r1|board_move[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N12
cyclonev_lcell_comb \c1|curr_board~13 (
// Equation(s):
// \c1|curr_board~13_combout  = ( \c1|curr_board [6] & ( \c1|player_select~q  & ( (\c1|p2_board [6]) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [6] & ( \c1|player_select~q  & ( (!\c1|current_state.CORRECT_MOVE~q  & (\c1|p2_board [6])) # 
// (\c1|current_state.CORRECT_MOVE~q  & ((\r1|board_move [6]))) ) ) ) # ( \c1|curr_board [6] & ( !\c1|player_select~q  & ( (\c1|p1_board [6]) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [6] & ( !\c1|player_select~q  & ( 
// (!\c1|current_state.CORRECT_MOVE~q  & ((\c1|p1_board [6]))) # (\c1|current_state.CORRECT_MOVE~q  & (\r1|board_move [6])) ) ) )

	.dataa(!\c1|current_state.CORRECT_MOVE~q ),
	.datab(!\c1|p2_board [6]),
	.datac(!\r1|board_move [6]),
	.datad(!\c1|p1_board [6]),
	.datae(!\c1|curr_board [6]),
	.dataf(!\c1|player_select~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~13 .extended_lut = "off";
defparam \c1|curr_board~13 .lut_mask = 64'h05AF55FF27277777;
defparam \c1|curr_board~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N14
dffeas \c1|curr_board[6] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|curr_board[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|curr_board [6]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|curr_board[6] .is_wysiwyg = "true";
defparam \c1|curr_board[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N57
cyclonev_lcell_comb \c1|curr_board~3 (
// Equation(s):
// \c1|curr_board~3_combout  = (\r1|board_move [6]) # (\c1|curr_board [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c1|curr_board [6]),
	.datad(!\r1|board_move [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~3 .extended_lut = "off";
defparam \c1|curr_board~3 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \c1|curr_board~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N44
dffeas \c1|p1_board[6] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|curr_board~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|p1_board[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p1_board [6]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p1_board[6] .is_wysiwyg = "true";
defparam \c1|p1_board[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N21
cyclonev_lcell_comb \c1|correct~3 (
// Equation(s):
// \c1|correct~3_combout  = ( \c1|p2_board [6] & ( \r1|board_move [5] & ( (!\c1|p2_board [5] & (!\c1|p1_board [5] & !\r1|board_move [6])) ) ) ) # ( !\c1|p2_board [6] & ( \r1|board_move [5] & ( (!\c1|p2_board [5] & (!\c1|p1_board [5] & ((!\c1|p1_board [6]) # 
// (!\r1|board_move [6])))) ) ) ) # ( \c1|p2_board [6] & ( !\r1|board_move [5] & ( !\r1|board_move [6] ) ) ) # ( !\c1|p2_board [6] & ( !\r1|board_move [5] & ( (!\c1|p1_board [6]) # (!\r1|board_move [6]) ) ) )

	.dataa(!\c1|p2_board [5]),
	.datab(!\c1|p1_board [5]),
	.datac(!\c1|p1_board [6]),
	.datad(!\r1|board_move [6]),
	.datae(!\c1|p2_board [6]),
	.dataf(!\r1|board_move [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|correct~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|correct~3 .extended_lut = "off";
defparam \c1|correct~3 .lut_mask = 64'hFFF0FF0088808800;
defparam \c1|correct~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N11
dffeas \c1|p1_board[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|curr_board~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|p1_board[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p1_board [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p1_board[1] .is_wysiwyg = "true";
defparam \c1|p1_board[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N18
cyclonev_lcell_comb \r1|Mux7~0 (
// Equation(s):
// \r1|Mux7~0_combout  = ( \r1|row_col [1] & ( (!\r1|row_col [0] & (\r1|row_col [2] & \r1|row_col [3])) ) )

	.dataa(gnd),
	.datab(!\r1|row_col [0]),
	.datac(!\r1|row_col [2]),
	.datad(!\r1|row_col [3]),
	.datae(gnd),
	.dataf(!\r1|row_col [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux7~0 .extended_lut = "off";
defparam \r1|Mux7~0 .lut_mask = 64'h00000000000C000C;
defparam \r1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N20
dffeas \r1|board_move[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|board_move [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|board_move[1] .is_wysiwyg = "true";
defparam \r1|board_move[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N0
cyclonev_lcell_comb \c1|curr_board~17 (
// Equation(s):
// \c1|curr_board~17_combout  = ( \c1|curr_board [1] & ( \r1|board_move [1] & ( ((!\c1|player_select~q  & ((\c1|p1_board [1]))) # (\c1|player_select~q  & (\c1|p2_board [1]))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [1] & ( 
// \r1|board_move [1] & ( ((!\c1|player_select~q  & ((\c1|p1_board [1]))) # (\c1|player_select~q  & (\c1|p2_board [1]))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( \c1|curr_board [1] & ( !\r1|board_move [1] & ( ((!\c1|player_select~q  & ((\c1|p1_board 
// [1]))) # (\c1|player_select~q  & (\c1|p2_board [1]))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [1] & ( !\r1|board_move [1] & ( (!\c1|current_state.CORRECT_MOVE~q  & ((!\c1|player_select~q  & ((\c1|p1_board [1]))) # 
// (\c1|player_select~q  & (\c1|p2_board [1])))) ) ) )

	.dataa(!\c1|p2_board [1]),
	.datab(!\c1|p1_board [1]),
	.datac(!\c1|player_select~q ),
	.datad(!\c1|current_state.CORRECT_MOVE~q ),
	.datae(!\c1|curr_board [1]),
	.dataf(!\r1|board_move [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~17 .extended_lut = "off";
defparam \c1|curr_board~17 .lut_mask = 64'h350035FF35FF35FF;
defparam \c1|curr_board~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N2
dffeas \c1|curr_board[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|curr_board[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|curr_board [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|curr_board[1] .is_wysiwyg = "true";
defparam \c1|curr_board[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N33
cyclonev_lcell_comb \c1|curr_board~1 (
// Equation(s):
// \c1|curr_board~1_combout  = (\r1|board_move [1]) # (\c1|curr_board [1])

	.dataa(gnd),
	.datab(!\c1|curr_board [1]),
	.datac(!\r1|board_move [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~1 .extended_lut = "off";
defparam \c1|curr_board~1 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \c1|curr_board~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N35
dffeas \c1|p2_board[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|p2_board[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p2_board [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p2_board[1] .is_wysiwyg = "true";
defparam \c1|p2_board[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N45
cyclonev_lcell_comb \r1|Mux8~0 (
// Equation(s):
// \r1|Mux8~0_combout  = ( \r1|row_col [3] & ( (\r1|row_col [1] & (\r1|row_col [0] & \r1|row_col [2])) ) )

	.dataa(!\r1|row_col [1]),
	.datab(!\r1|row_col [0]),
	.datac(!\r1|row_col [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|row_col [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux8~0 .extended_lut = "off";
defparam \r1|Mux8~0 .lut_mask = 64'h0000000001010101;
defparam \r1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N47
dffeas \r1|board_move[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|board_move [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|board_move[0] .is_wysiwyg = "true";
defparam \r1|board_move[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N47
dffeas \c1|p1_board[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|curr_board~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|p1_board[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p1_board [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p1_board[0] .is_wysiwyg = "true";
defparam \c1|p1_board[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N12
cyclonev_lcell_comb \c1|curr_board~16 (
// Equation(s):
// \c1|curr_board~16_combout  = ( \c1|curr_board [0] & ( \r1|board_move [0] & ( ((!\c1|player_select~q  & ((\c1|p1_board [0]))) # (\c1|player_select~q  & (\c1|p2_board [0]))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [0] & ( 
// \r1|board_move [0] & ( ((!\c1|player_select~q  & ((\c1|p1_board [0]))) # (\c1|player_select~q  & (\c1|p2_board [0]))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( \c1|curr_board [0] & ( !\r1|board_move [0] & ( ((!\c1|player_select~q  & ((\c1|p1_board 
// [0]))) # (\c1|player_select~q  & (\c1|p2_board [0]))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [0] & ( !\r1|board_move [0] & ( (!\c1|current_state.CORRECT_MOVE~q  & ((!\c1|player_select~q  & ((\c1|p1_board [0]))) # 
// (\c1|player_select~q  & (\c1|p2_board [0])))) ) ) )

	.dataa(!\c1|p2_board [0]),
	.datab(!\c1|p1_board [0]),
	.datac(!\c1|player_select~q ),
	.datad(!\c1|current_state.CORRECT_MOVE~q ),
	.datae(!\c1|curr_board [0]),
	.dataf(!\r1|board_move [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~16 .extended_lut = "off";
defparam \c1|curr_board~16 .lut_mask = 64'h350035FF35FF35FF;
defparam \c1|curr_board~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N14
dffeas \c1|curr_board[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|curr_board[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|curr_board [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|curr_board[0] .is_wysiwyg = "true";
defparam \c1|curr_board[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N36
cyclonev_lcell_comb \c1|curr_board~5 (
// Equation(s):
// \c1|curr_board~5_combout  = (\c1|curr_board [0]) # (\r1|board_move [0])

	.dataa(!\r1|board_move [0]),
	.datab(!\c1|curr_board [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~5 .extended_lut = "off";
defparam \c1|curr_board~5 .lut_mask = 64'h7777777777777777;
defparam \c1|curr_board~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N38
dffeas \c1|p2_board[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|p2_board[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p2_board [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p2_board[0] .is_wysiwyg = "true";
defparam \c1|p2_board[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N6
cyclonev_lcell_comb \c1|correct~4 (
// Equation(s):
// \c1|correct~4_combout  = ( \c1|p1_board [0] & ( \c1|current_state.ASSESS_MOVE~q  & ( (!\r1|board_move [0] & ((!\c1|p2_board [1]) # (!\r1|board_move [1]))) ) ) ) # ( !\c1|p1_board [0] & ( \c1|current_state.ASSESS_MOVE~q  & ( (!\c1|p2_board [1] & 
// (((!\c1|p2_board [0]) # (!\r1|board_move [0])))) # (\c1|p2_board [1] & (!\r1|board_move [1] & ((!\c1|p2_board [0]) # (!\r1|board_move [0])))) ) ) )

	.dataa(!\c1|p2_board [1]),
	.datab(!\r1|board_move [1]),
	.datac(!\c1|p2_board [0]),
	.datad(!\r1|board_move [0]),
	.datae(!\c1|p1_board [0]),
	.dataf(!\c1|current_state.ASSESS_MOVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|correct~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|correct~4 .extended_lut = "off";
defparam \c1|correct~4 .lut_mask = 64'h00000000EEE0EE00;
defparam \c1|correct~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N33
cyclonev_lcell_comb \r1|Mux4~0 (
// Equation(s):
// \r1|Mux4~0_combout  = ( \r1|row_col [3] & ( (!\r1|row_col [0] & (!\r1|row_col [2] & \r1|row_col [1])) ) )

	.dataa(!\r1|row_col [0]),
	.datab(gnd),
	.datac(!\r1|row_col [2]),
	.datad(!\r1|row_col [1]),
	.datae(gnd),
	.dataf(!\r1|row_col [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux4~0 .extended_lut = "off";
defparam \r1|Mux4~0 .lut_mask = 64'h0000000000A000A0;
defparam \r1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N35
dffeas \r1|board_move[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|board_move [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|board_move[4] .is_wysiwyg = "true";
defparam \r1|board_move[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N29
dffeas \c1|p1_board[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|curr_board~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|p1_board[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p1_board [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p1_board[4] .is_wysiwyg = "true";
defparam \c1|p1_board[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N30
cyclonev_lcell_comb \c1|curr_board~15 (
// Equation(s):
// \c1|curr_board~15_combout  = ( \c1|curr_board [4] & ( \r1|board_move [4] & ( ((!\c1|player_select~q  & (\c1|p1_board [4])) # (\c1|player_select~q  & ((\c1|p2_board [4])))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [4] & ( 
// \r1|board_move [4] & ( ((!\c1|player_select~q  & (\c1|p1_board [4])) # (\c1|player_select~q  & ((\c1|p2_board [4])))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( \c1|curr_board [4] & ( !\r1|board_move [4] & ( ((!\c1|player_select~q  & (\c1|p1_board 
// [4])) # (\c1|player_select~q  & ((\c1|p2_board [4])))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [4] & ( !\r1|board_move [4] & ( (!\c1|current_state.CORRECT_MOVE~q  & ((!\c1|player_select~q  & (\c1|p1_board [4])) # 
// (\c1|player_select~q  & ((\c1|p2_board [4]))))) ) ) )

	.dataa(!\c1|p1_board [4]),
	.datab(!\c1|p2_board [4]),
	.datac(!\c1|current_state.CORRECT_MOVE~q ),
	.datad(!\c1|player_select~q ),
	.datae(!\c1|curr_board [4]),
	.dataf(!\r1|board_move [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~15 .extended_lut = "off";
defparam \c1|curr_board~15 .lut_mask = 64'h50305F3F5F3F5F3F;
defparam \c1|curr_board~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N32
dffeas \c1|curr_board[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|curr_board[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|curr_board [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|curr_board[4] .is_wysiwyg = "true";
defparam \c1|curr_board[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N15
cyclonev_lcell_comb \c1|curr_board~0 (
// Equation(s):
// \c1|curr_board~0_combout  = ( \c1|curr_board [4] ) # ( !\c1|curr_board [4] & ( \r1|board_move [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r1|board_move [4]),
	.datad(gnd),
	.datae(!\c1|curr_board [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~0 .extended_lut = "off";
defparam \c1|curr_board~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \c1|curr_board~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N14
dffeas \c1|p2_board[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|curr_board~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|p2_board[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p2_board [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p2_board[4] .is_wysiwyg = "true";
defparam \c1|p2_board[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N38
dffeas \c1|p1_board[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|curr_board~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|p1_board[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p1_board [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p1_board[3] .is_wysiwyg = "true";
defparam \c1|p1_board[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N30
cyclonev_lcell_comb \r1|Mux5~0 (
// Equation(s):
// \r1|Mux5~0_combout  = ( \r1|row_col [3] & ( (!\r1|row_col [2] & (\r1|row_col [1] & \r1|row_col [0])) ) )

	.dataa(gnd),
	.datab(!\r1|row_col [2]),
	.datac(!\r1|row_col [1]),
	.datad(!\r1|row_col [0]),
	.datae(gnd),
	.dataf(!\r1|row_col [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux5~0 .extended_lut = "off";
defparam \r1|Mux5~0 .lut_mask = 64'h00000000000C000C;
defparam \r1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N32
dffeas \r1|board_move[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|board_move [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|board_move[3] .is_wysiwyg = "true";
defparam \r1|board_move[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N6
cyclonev_lcell_comb \c1|curr_board~14 (
// Equation(s):
// \c1|curr_board~14_combout  = ( \c1|curr_board [3] & ( \r1|board_move [3] & ( ((!\c1|player_select~q  & (\c1|p1_board [3])) # (\c1|player_select~q  & ((\c1|p2_board [3])))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [3] & ( 
// \r1|board_move [3] & ( ((!\c1|player_select~q  & (\c1|p1_board [3])) # (\c1|player_select~q  & ((\c1|p2_board [3])))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( \c1|curr_board [3] & ( !\r1|board_move [3] & ( ((!\c1|player_select~q  & (\c1|p1_board 
// [3])) # (\c1|player_select~q  & ((\c1|p2_board [3])))) # (\c1|current_state.CORRECT_MOVE~q ) ) ) ) # ( !\c1|curr_board [3] & ( !\r1|board_move [3] & ( (!\c1|current_state.CORRECT_MOVE~q  & ((!\c1|player_select~q  & (\c1|p1_board [3])) # 
// (\c1|player_select~q  & ((\c1|p2_board [3]))))) ) ) )

	.dataa(!\c1|p1_board [3]),
	.datab(!\c1|player_select~q ),
	.datac(!\c1|current_state.CORRECT_MOVE~q ),
	.datad(!\c1|p2_board [3]),
	.datae(!\c1|curr_board [3]),
	.dataf(!\r1|board_move [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~14 .extended_lut = "off";
defparam \c1|curr_board~14 .lut_mask = 64'h40704F7F4F7F4F7F;
defparam \c1|curr_board~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N8
dffeas \c1|curr_board[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|curr_board[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|curr_board [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|curr_board[3] .is_wysiwyg = "true";
defparam \c1|curr_board[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N27
cyclonev_lcell_comb \c1|curr_board~6 (
// Equation(s):
// \c1|curr_board~6_combout  = (\r1|board_move [3]) # (\c1|curr_board [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c1|curr_board [3]),
	.datad(!\r1|board_move [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~6 .extended_lut = "off";
defparam \c1|curr_board~6 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \c1|curr_board~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N29
dffeas \c1|p2_board[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|p2_board[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p2_board [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p2_board[3] .is_wysiwyg = "true";
defparam \c1|p2_board[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N39
cyclonev_lcell_comb \c1|correct~5 (
// Equation(s):
// \c1|correct~5_combout  = ( \c1|p1_board [4] & ( \r1|board_move [3] & ( (!\r1|board_move [4] & (!\c1|p2_board [3] & !\c1|p1_board [3])) ) ) ) # ( !\c1|p1_board [4] & ( \r1|board_move [3] & ( (!\c1|p2_board [3] & (!\c1|p1_board [3] & ((!\r1|board_move [4]) 
// # (!\c1|p2_board [4])))) ) ) ) # ( \c1|p1_board [4] & ( !\r1|board_move [3] & ( !\r1|board_move [4] ) ) ) # ( !\c1|p1_board [4] & ( !\r1|board_move [3] & ( (!\r1|board_move [4]) # (!\c1|p2_board [4]) ) ) )

	.dataa(!\r1|board_move [4]),
	.datab(!\c1|p2_board [4]),
	.datac(!\c1|p2_board [3]),
	.datad(!\c1|p1_board [3]),
	.datae(!\c1|p1_board [4]),
	.dataf(!\r1|board_move [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|correct~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|correct~5 .extended_lut = "off";
defparam \c1|correct~5 .lut_mask = 64'hEEEEAAAAE000A000;
defparam \c1|correct~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N15
cyclonev_lcell_comb \r1|Mux6~0 (
// Equation(s):
// \r1|Mux6~0_combout  = ( \r1|row_col [3] & ( (!\r1|row_col [1] & (\r1|row_col [0] & \r1|row_col [2])) ) )

	.dataa(!\r1|row_col [1]),
	.datab(!\r1|row_col [0]),
	.datac(!\r1|row_col [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|row_col [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux6~0 .extended_lut = "off";
defparam \r1|Mux6~0 .lut_mask = 64'h0000000002020202;
defparam \r1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N17
dffeas \r1|board_move[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|board_move [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|board_move[2] .is_wysiwyg = "true";
defparam \r1|board_move[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N32
dffeas \c1|p2_board[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|p2_board[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p2_board [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p2_board[2] .is_wysiwyg = "true";
defparam \c1|p2_board[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N48
cyclonev_lcell_comb \c1|curr_board~18 (
// Equation(s):
// \c1|curr_board~18_combout  = ( \c1|curr_board [2] & ( \c1|player_select~q  & ( (\c1|current_state.CORRECT_MOVE~q ) # (\c1|p2_board [2]) ) ) ) # ( !\c1|curr_board [2] & ( \c1|player_select~q  & ( (!\c1|current_state.CORRECT_MOVE~q  & (\c1|p2_board [2])) # 
// (\c1|current_state.CORRECT_MOVE~q  & ((\r1|board_move [2]))) ) ) ) # ( \c1|curr_board [2] & ( !\c1|player_select~q  & ( (\c1|current_state.CORRECT_MOVE~q ) # (\c1|p1_board [2]) ) ) ) # ( !\c1|curr_board [2] & ( !\c1|player_select~q  & ( 
// (!\c1|current_state.CORRECT_MOVE~q  & (\c1|p1_board [2])) # (\c1|current_state.CORRECT_MOVE~q  & ((\r1|board_move [2]))) ) ) )

	.dataa(!\c1|p1_board [2]),
	.datab(!\c1|p2_board [2]),
	.datac(!\r1|board_move [2]),
	.datad(!\c1|current_state.CORRECT_MOVE~q ),
	.datae(!\c1|curr_board [2]),
	.dataf(!\c1|player_select~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~18 .extended_lut = "off";
defparam \c1|curr_board~18 .lut_mask = 64'h550F55FF330F33FF;
defparam \c1|curr_board~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N50
dffeas \c1|curr_board[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|curr_board~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|curr_board[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|curr_board [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|curr_board[2] .is_wysiwyg = "true";
defparam \c1|curr_board[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N30
cyclonev_lcell_comb \c1|curr_board~2 (
// Equation(s):
// \c1|curr_board~2_combout  = (\r1|board_move [2]) # (\c1|curr_board [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c1|curr_board [2]),
	.datad(!\r1|board_move [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|curr_board~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|curr_board~2 .extended_lut = "off";
defparam \c1|curr_board~2 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \c1|curr_board~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N59
dffeas \c1|p1_board[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|curr_board~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|p1_board[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|p1_board [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|p1_board[2] .is_wysiwyg = "true";
defparam \c1|p1_board[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N18
cyclonev_lcell_comb \c1|correct~1 (
// Equation(s):
// \c1|correct~1_combout  = ( \c1|p2_board [2] & ( (!\r1|board_move [2] & ((!\c1|p1_board [1]) # (!\r1|board_move [1]))) ) ) # ( !\c1|p2_board [2] & ( (!\r1|board_move [2] & ((!\c1|p1_board [1]) # ((!\r1|board_move [1])))) # (\r1|board_move [2] & 
// (!\c1|p1_board [2] & ((!\c1|p1_board [1]) # (!\r1|board_move [1])))) ) )

	.dataa(!\r1|board_move [2]),
	.datab(!\c1|p1_board [1]),
	.datac(!\r1|board_move [1]),
	.datad(!\c1|p1_board [2]),
	.datae(gnd),
	.dataf(!\c1|p2_board [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|correct~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|correct~1 .extended_lut = "off";
defparam \c1|correct~1 .lut_mask = 64'hFCA8FCA8A8A8A8A8;
defparam \c1|correct~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N42
cyclonev_lcell_comb \c1|correct~6 (
// Equation(s):
// \c1|correct~6_combout  = ( \c1|correct~5_combout  & ( \c1|correct~1_combout  & ( ((\c1|correct~2_combout  & (\c1|correct~3_combout  & \c1|correct~4_combout ))) # (\c1|correct~0_combout ) ) ) ) # ( !\c1|correct~5_combout  & ( \c1|correct~1_combout  & ( 
// \c1|correct~0_combout  ) ) ) # ( \c1|correct~5_combout  & ( !\c1|correct~1_combout  & ( \c1|correct~0_combout  ) ) ) # ( !\c1|correct~5_combout  & ( !\c1|correct~1_combout  & ( \c1|correct~0_combout  ) ) )

	.dataa(!\c1|correct~0_combout ),
	.datab(!\c1|correct~2_combout ),
	.datac(!\c1|correct~3_combout ),
	.datad(!\c1|correct~4_combout ),
	.datae(!\c1|correct~5_combout ),
	.dataf(!\c1|correct~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|correct~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|correct~6 .extended_lut = "off";
defparam \c1|correct~6 .lut_mask = 64'h5555555555555557;
defparam \c1|correct~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N44
dffeas \c1|correct (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|correct~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|correct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|correct .is_wysiwyg = "true";
defparam \c1|correct .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N54
cyclonev_lcell_comb \c1|current_state~12 (
// Equation(s):
// \c1|current_state~12_combout  = ( \c1|current_state.INCORRECT_MOVE~q  & ( \c1|correct~q  & ( (!\d1|enable~q  & !\SW[9]~input_o ) ) ) ) # ( \c1|current_state.INCORRECT_MOVE~q  & ( !\c1|correct~q  & ( (!\SW[9]~input_o  & ((!\d1|enable~q ) # 
// (\c1|current_state.ASSESS_MOVE~q ))) ) ) ) # ( !\c1|current_state.INCORRECT_MOVE~q  & ( !\c1|correct~q  & ( (\c1|current_state.ASSESS_MOVE~q  & (!\SW[9]~input_o  & ((!\c1|current_state.CORRECT_MOVE~q ) # (\d1|enable~q )))) ) ) )

	.dataa(!\c1|current_state.ASSESS_MOVE~q ),
	.datab(!\d1|enable~q ),
	.datac(!\c1|current_state.CORRECT_MOVE~q ),
	.datad(!\SW[9]~input_o ),
	.datae(!\c1|current_state.INCORRECT_MOVE~q ),
	.dataf(!\c1|correct~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|current_state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|current_state~12 .extended_lut = "off";
defparam \c1|current_state~12 .lut_mask = 64'h5100DD000000CC00;
defparam \c1|current_state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N56
dffeas \c1|current_state.INCORRECT_MOVE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|current_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.INCORRECT_MOVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.INCORRECT_MOVE .is_wysiwyg = "true";
defparam \c1|current_state.INCORRECT_MOVE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N9
cyclonev_lcell_comb \c1|current_state~14 (
// Equation(s):
// \c1|current_state~14_combout  = ( \c1|current_state.CORRECT_MOVE~q  & ( !\d1|enable~q  ) ) # ( !\c1|current_state.CORRECT_MOVE~q  & ( (!\d1|enable~q  & \c1|current_state.INCORRECT_MOVE~q ) ) )

	.dataa(!\d1|enable~q ),
	.datab(!\c1|current_state.INCORRECT_MOVE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c1|current_state.CORRECT_MOVE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|current_state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|current_state~14 .extended_lut = "off";
defparam \c1|current_state~14 .lut_mask = 64'h2222AAAA2222AAAA;
defparam \c1|current_state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N48
cyclonev_lcell_comb \c1|current_state~15 (
// Equation(s):
// \c1|current_state~15_combout  = ( \c1|current_state.LOAD_MOVE~q  & ( \c1|current_state.INCORRECT_MOVE~q  & ( (!\SW[9]~input_o  & \c1|current_state~14_combout ) ) ) ) # ( \c1|current_state.LOAD_MOVE~q  & ( !\c1|current_state.INCORRECT_MOVE~q  & ( 
// (!\SW[9]~input_o  & ((!\c1|current_state.FLIP_PLAYER~q ) # (\c1|current_state~14_combout ))) ) ) ) # ( !\c1|current_state.LOAD_MOVE~q  & ( !\c1|current_state.INCORRECT_MOVE~q  & ( (!\c1|current_state.FLIP_PLAYER~q  & (!\SW[9]~input_o  & (!\KEY[3]~input_o  
// & !\c1|current_state~14_combout ))) ) ) )

	.dataa(!\c1|current_state.FLIP_PLAYER~q ),
	.datab(!\SW[9]~input_o ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\c1|current_state~14_combout ),
	.datae(!\c1|current_state.LOAD_MOVE~q ),
	.dataf(!\c1|current_state.INCORRECT_MOVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|current_state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|current_state~15 .extended_lut = "off";
defparam \c1|current_state~15 .lut_mask = 64'h800088CC000000CC;
defparam \c1|current_state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N50
dffeas \c1|current_state.LOAD_MOVE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|current_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.LOAD_MOVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.LOAD_MOVE .is_wysiwyg = "true";
defparam \c1|current_state.LOAD_MOVE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N24
cyclonev_lcell_comb \c1|current_state~18 (
// Equation(s):
// \c1|current_state~18_combout  = ( \c1|current_state.LOAD_MOVE_WAIT~q  & ( \c1|current_state.INCORRECT_MOVE~q  & ( (!\KEY[3]~input_o ) # (!\d1|enable~q ) ) ) ) # ( !\c1|current_state.LOAD_MOVE_WAIT~q  & ( \c1|current_state.INCORRECT_MOVE~q  & ( 
// (!\KEY[3]~input_o  & (\d1|enable~q  & !\c1|current_state.LOAD_MOVE~q )) ) ) ) # ( \c1|current_state.LOAD_MOVE_WAIT~q  & ( !\c1|current_state.INCORRECT_MOVE~q  & ( (!\KEY[3]~input_o ) # ((!\d1|enable~q  & \c1|current_state.CORRECT_MOVE~q )) ) ) ) # ( 
// !\c1|current_state.LOAD_MOVE_WAIT~q  & ( !\c1|current_state.INCORRECT_MOVE~q  & ( (!\KEY[3]~input_o  & (!\c1|current_state.LOAD_MOVE~q  & ((!\c1|current_state.CORRECT_MOVE~q ) # (\d1|enable~q )))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\d1|enable~q ),
	.datac(!\c1|current_state.LOAD_MOVE~q ),
	.datad(!\c1|current_state.CORRECT_MOVE~q ),
	.datae(!\c1|current_state.LOAD_MOVE_WAIT~q ),
	.dataf(!\c1|current_state.INCORRECT_MOVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|current_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|current_state~18 .extended_lut = "off";
defparam \c1|current_state~18 .lut_mask = 64'hA020AAEE2020EEEE;
defparam \c1|current_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N26
dffeas \c1|current_state.LOAD_MOVE_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|current_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.LOAD_MOVE_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.LOAD_MOVE_WAIT .is_wysiwyg = "true";
defparam \c1|current_state.LOAD_MOVE_WAIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N51
cyclonev_lcell_comb \c1|next_state.ASSESS_MOVE~0 (
// Equation(s):
// \c1|next_state.ASSESS_MOVE~0_combout  = ( \c1|current_state.LOAD_MOVE_WAIT~q  & ( \KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|current_state.LOAD_MOVE_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|next_state.ASSESS_MOVE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|next_state.ASSESS_MOVE~0 .extended_lut = "off";
defparam \c1|next_state.ASSESS_MOVE~0 .lut_mask = 64'h0000000055555555;
defparam \c1|next_state.ASSESS_MOVE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N57
cyclonev_lcell_comb \c1|current_state~17 (
// Equation(s):
// \c1|current_state~17_combout  = ( \d1|enable~q  ) # ( !\d1|enable~q  & ( ((!\c1|current_state.CORRECT_MOVE~q  & !\c1|current_state.INCORRECT_MOVE~q )) # (\SW[9]~input_o ) ) )

	.dataa(!\c1|current_state.CORRECT_MOVE~q ),
	.datab(!\c1|current_state.INCORRECT_MOVE~q ),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|current_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|current_state~17 .extended_lut = "off";
defparam \c1|current_state~17 .lut_mask = 64'h8F8F8F8FFFFFFFFF;
defparam \c1|current_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N59
dffeas \c1|current_state.ASSESS_MOVE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|next_state.ASSESS_MOVE~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\c1|current_state~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.ASSESS_MOVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.ASSESS_MOVE .is_wysiwyg = "true";
defparam \c1|current_state.ASSESS_MOVE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N0
cyclonev_lcell_comb \c1|current_state~16 (
// Equation(s):
// \c1|current_state~16_combout  = ( \c1|current_state.CORRECT_MOVE~q  & ( \c1|current_state.INCORRECT_MOVE~q  & ( (!\SW[9]~input_o  & ((!\d1|enable~q ) # ((\c1|current_state.ASSESS_MOVE~q  & \c1|correct~q )))) ) ) ) # ( !\c1|current_state.CORRECT_MOVE~q  & 
// ( \c1|current_state.INCORRECT_MOVE~q  & ( (!\SW[9]~input_o  & (\d1|enable~q  & (\c1|current_state.ASSESS_MOVE~q  & \c1|correct~q ))) ) ) ) # ( \c1|current_state.CORRECT_MOVE~q  & ( !\c1|current_state.INCORRECT_MOVE~q  & ( (!\SW[9]~input_o  & 
// ((!\d1|enable~q ) # ((\c1|current_state.ASSESS_MOVE~q  & \c1|correct~q )))) ) ) ) # ( !\c1|current_state.CORRECT_MOVE~q  & ( !\c1|current_state.INCORRECT_MOVE~q  & ( (!\SW[9]~input_o  & (\c1|current_state.ASSESS_MOVE~q  & \c1|correct~q )) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\d1|enable~q ),
	.datac(!\c1|current_state.ASSESS_MOVE~q ),
	.datad(!\c1|correct~q ),
	.datae(!\c1|current_state.CORRECT_MOVE~q ),
	.dataf(!\c1|current_state.INCORRECT_MOVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|current_state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|current_state~16 .extended_lut = "off";
defparam \c1|current_state~16 .lut_mask = 64'h000A888A0002888A;
defparam \c1|current_state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N2
dffeas \c1|current_state.CORRECT_MOVE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|current_state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.CORRECT_MOVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.CORRECT_MOVE .is_wysiwyg = "true";
defparam \c1|current_state.CORRECT_MOVE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N42
cyclonev_lcell_comb \c1|win~4 (
// Equation(s):
// \c1|win~4_combout  = ( \c1|curr_board~5_combout  & ( (!\c1|curr_board~2_combout  & (\c1|curr_board~3_combout  & (\c1|curr_board~6_combout ))) # (\c1|curr_board~2_combout  & (((\c1|curr_board~3_combout  & \c1|curr_board~6_combout )) # 
// (\c1|curr_board~1_combout ))) ) )

	.dataa(!\c1|curr_board~2_combout ),
	.datab(!\c1|curr_board~3_combout ),
	.datac(!\c1|curr_board~6_combout ),
	.datad(!\c1|curr_board~1_combout ),
	.datae(gnd),
	.dataf(!\c1|curr_board~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|win~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|win~4 .extended_lut = "off";
defparam \c1|win~4 .lut_mask = 64'h0000000003570357;
defparam \c1|win~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N3
cyclonev_lcell_comb \c1|win~1 (
// Equation(s):
// \c1|win~1_combout  = ( \c1|curr_board [3] & ( (!\c1|curr_board [5] & !\r1|board_move [5]) ) ) # ( !\c1|curr_board [3] & ( (!\r1|board_move [3]) # ((!\c1|curr_board [5] & !\r1|board_move [5])) ) )

	.dataa(!\r1|board_move [3]),
	.datab(gnd),
	.datac(!\c1|curr_board [5]),
	.datad(!\r1|board_move [5]),
	.datae(gnd),
	.dataf(!\c1|curr_board [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|win~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|win~1 .extended_lut = "off";
defparam \c1|win~1 .lut_mask = 64'hFAAAFAAAF000F000;
defparam \c1|win~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N39
cyclonev_lcell_comb \c1|win~2 (
// Equation(s):
// \c1|win~2_combout  = ( \r1|board_move [8] & ( (!\r1|board_move [0] & !\c1|curr_board [0]) ) ) # ( !\r1|board_move [8] & ( (!\c1|curr_board [8]) # ((!\r1|board_move [0] & !\c1|curr_board [0])) ) )

	.dataa(!\r1|board_move [0]),
	.datab(!\c1|curr_board [0]),
	.datac(!\c1|curr_board [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|board_move [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|win~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|win~2 .extended_lut = "off";
defparam \c1|win~2 .lut_mask = 64'hF8F8F8F888888888;
defparam \c1|win~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N24
cyclonev_lcell_comb \c1|win~3 (
// Equation(s):
// \c1|win~3_combout  = ( \c1|curr_board~1_combout  & ( \c1|win~2_combout  & ( (\c1|win~1_combout  & (!\c1|curr_board~4_combout  & ((!\c1|curr_board~2_combout ) # (!\c1|curr_board~3_combout )))) ) ) ) # ( !\c1|curr_board~1_combout  & ( \c1|win~2_combout  & ( 
// (\c1|win~1_combout  & ((!\c1|curr_board~2_combout ) # (!\c1|curr_board~3_combout ))) ) ) )

	.dataa(!\c1|win~1_combout ),
	.datab(!\c1|curr_board~4_combout ),
	.datac(!\c1|curr_board~2_combout ),
	.datad(!\c1|curr_board~3_combout ),
	.datae(!\c1|curr_board~1_combout ),
	.dataf(!\c1|win~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|win~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|win~3 .extended_lut = "off";
defparam \c1|win~3 .lut_mask = 64'h0000000055504440;
defparam \c1|win~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N45
cyclonev_lcell_comb \c1|win~5 (
// Equation(s):
// \c1|win~5_combout  = ( \c1|curr_board~7_combout  & ( (\c1|curr_board~8_combout  & (((\c1|curr_board~3_combout  & \c1|curr_board~4_combout )) # (\c1|curr_board~2_combout ))) ) ) # ( !\c1|curr_board~7_combout  & ( (\c1|curr_board~3_combout  & 
// (\c1|curr_board~8_combout  & \c1|curr_board~4_combout )) ) )

	.dataa(!\c1|curr_board~2_combout ),
	.datab(!\c1|curr_board~3_combout ),
	.datac(!\c1|curr_board~8_combout ),
	.datad(!\c1|curr_board~4_combout ),
	.datae(gnd),
	.dataf(!\c1|curr_board~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|win~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|win~5 .extended_lut = "off";
defparam \c1|win~5 .lut_mask = 64'h0003000305070507;
defparam \c1|win~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N54
cyclonev_lcell_comb \c1|full~9 (
// Equation(s):
// \c1|full~9_combout  = ( \c1|p2_board [0] & ( !\c1|player_select~q  ) ) # ( !\c1|p2_board [0] & ( (!\c1|player_select~q  & ((\c1|curr_board [0]) # (\r1|board_move [0]))) ) )

	.dataa(!\r1|board_move [0]),
	.datab(!\c1|curr_board [0]),
	.datac(!\c1|player_select~q ),
	.datad(gnd),
	.datae(!\c1|p2_board [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~9 .extended_lut = "off";
defparam \c1|full~9 .lut_mask = 64'h7070F0F07070F0F0;
defparam \c1|full~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N30
cyclonev_lcell_comb \c1|full~6 (
// Equation(s):
// \c1|full~6_combout  = ( !\c1|p2_board [8] & ( \c1|p2_board [7] & ( (!\r1|board_move [8] & !\c1|curr_board [8]) ) ) ) # ( \c1|p2_board [8] & ( !\c1|p2_board [7] & ( (!\c1|curr_board [7] & !\r1|board_move [7]) ) ) ) # ( !\c1|p2_board [8] & ( !\c1|p2_board 
// [7] & ( (!\r1|board_move [8] & ((!\c1|curr_board [8]) # ((!\c1|curr_board [7] & !\r1|board_move [7])))) # (\r1|board_move [8] & (((!\c1|curr_board [7] & !\r1|board_move [7])))) ) ) )

	.dataa(!\r1|board_move [8]),
	.datab(!\c1|curr_board [8]),
	.datac(!\c1|curr_board [7]),
	.datad(!\r1|board_move [7]),
	.datae(!\c1|p2_board [8]),
	.dataf(!\c1|p2_board [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~6 .extended_lut = "off";
defparam \c1|full~6 .lut_mask = 64'hF888F00088880000;
defparam \c1|full~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N51
cyclonev_lcell_comb \c1|full~8 (
// Equation(s):
// \c1|full~8_combout  = ( !\c1|p2_board [3] & ( \c1|p2_board [4] & ( (!\c1|curr_board [3] & !\r1|board_move [3]) ) ) ) # ( \c1|p2_board [3] & ( !\c1|p2_board [4] & ( (!\r1|board_move [4] & !\c1|curr_board [4]) ) ) ) # ( !\c1|p2_board [3] & ( !\c1|p2_board 
// [4] & ( (!\r1|board_move [4] & ((!\c1|curr_board [4]) # ((!\c1|curr_board [3] & !\r1|board_move [3])))) # (\r1|board_move [4] & (((!\c1|curr_board [3] & !\r1|board_move [3])))) ) ) )

	.dataa(!\r1|board_move [4]),
	.datab(!\c1|curr_board [4]),
	.datac(!\c1|curr_board [3]),
	.datad(!\r1|board_move [3]),
	.datae(!\c1|p2_board [3]),
	.dataf(!\c1|p2_board [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~8 .extended_lut = "off";
defparam \c1|full~8 .lut_mask = 64'hF8888888F0000000;
defparam \c1|full~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N27
cyclonev_lcell_comb \c1|full~10 (
// Equation(s):
// \c1|full~10_combout  = ( !\c1|p2_board [1] & ( \c1|p2_board [2] & ( (!\c1|curr_board [1] & !\r1|board_move [1]) ) ) ) # ( \c1|p2_board [1] & ( !\c1|p2_board [2] & ( (!\r1|board_move [2] & !\c1|curr_board [2]) ) ) ) # ( !\c1|p2_board [1] & ( !\c1|p2_board 
// [2] & ( (!\r1|board_move [2] & ((!\c1|curr_board [2]) # ((!\c1|curr_board [1] & !\r1|board_move [1])))) # (\r1|board_move [2] & (!\c1|curr_board [1] & (!\r1|board_move [1]))) ) ) )

	.dataa(!\r1|board_move [2]),
	.datab(!\c1|curr_board [1]),
	.datac(!\r1|board_move [1]),
	.datad(!\c1|curr_board [2]),
	.datae(!\c1|p2_board [1]),
	.dataf(!\c1|p2_board [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~10 .extended_lut = "off";
defparam \c1|full~10 .lut_mask = 64'hEAC0AA00C0C00000;
defparam \c1|full~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N45
cyclonev_lcell_comb \c1|full~7 (
// Equation(s):
// \c1|full~7_combout  = ( !\c1|p2_board [6] & ( \c1|p2_board [5] & ( (!\c1|curr_board [6] & !\r1|board_move [6]) ) ) ) # ( \c1|p2_board [6] & ( !\c1|p2_board [5] & ( (!\c1|curr_board [5] & !\r1|board_move [5]) ) ) ) # ( !\c1|p2_board [6] & ( !\c1|p2_board 
// [5] & ( (!\c1|curr_board [5] & ((!\r1|board_move [5]) # ((!\c1|curr_board [6] & !\r1|board_move [6])))) # (\c1|curr_board [5] & (((!\c1|curr_board [6] & !\r1|board_move [6])))) ) ) )

	.dataa(!\c1|curr_board [5]),
	.datab(!\r1|board_move [5]),
	.datac(!\c1|curr_board [6]),
	.datad(!\r1|board_move [6]),
	.datae(!\c1|p2_board [6]),
	.dataf(!\c1|p2_board [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~7 .extended_lut = "off";
defparam \c1|full~7 .lut_mask = 64'hF8888888F0000000;
defparam \c1|full~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N54
cyclonev_lcell_comb \c1|full~11 (
// Equation(s):
// \c1|full~11_combout  = ( !\c1|full~7_combout  & ( (\c1|full~9_combout  & (!\c1|full~6_combout  & (!\c1|full~8_combout  & !\c1|full~10_combout ))) ) )

	.dataa(!\c1|full~9_combout ),
	.datab(!\c1|full~6_combout ),
	.datac(!\c1|full~8_combout ),
	.datad(!\c1|full~10_combout ),
	.datae(gnd),
	.dataf(!\c1|full~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~11 .extended_lut = "off";
defparam \c1|full~11 .lut_mask = 64'h4000400000000000;
defparam \c1|full~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N33
cyclonev_lcell_comb \c1|full~0 (
// Equation(s):
// \c1|full~0_combout  = ( !\c1|p1_board [8] & ( \c1|p1_board [7] & ( (!\r1|board_move [8] & !\c1|curr_board [8]) ) ) ) # ( \c1|p1_board [8] & ( !\c1|p1_board [7] & ( (!\r1|board_move [7] & !\c1|curr_board [7]) ) ) ) # ( !\c1|p1_board [8] & ( !\c1|p1_board 
// [7] & ( (!\r1|board_move [8] & ((!\c1|curr_board [8]) # ((!\r1|board_move [7] & !\c1|curr_board [7])))) # (\r1|board_move [8] & (((!\r1|board_move [7] & !\c1|curr_board [7])))) ) ) )

	.dataa(!\r1|board_move [8]),
	.datab(!\c1|curr_board [8]),
	.datac(!\r1|board_move [7]),
	.datad(!\c1|curr_board [7]),
	.datae(!\c1|p1_board [8]),
	.dataf(!\c1|p1_board [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~0 .extended_lut = "off";
defparam \c1|full~0 .lut_mask = 64'hF888F00088880000;
defparam \c1|full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N42
cyclonev_lcell_comb \c1|full~1 (
// Equation(s):
// \c1|full~1_combout  = ( !\c1|p1_board [6] & ( \c1|p1_board [5] & ( (!\r1|board_move [6] & !\c1|curr_board [6]) ) ) ) # ( \c1|p1_board [6] & ( !\c1|p1_board [5] & ( (!\c1|curr_board [5] & !\r1|board_move [5]) ) ) ) # ( !\c1|p1_board [6] & ( !\c1|p1_board 
// [5] & ( (!\c1|curr_board [5] & ((!\r1|board_move [5]) # ((!\r1|board_move [6] & !\c1|curr_board [6])))) # (\c1|curr_board [5] & (((!\r1|board_move [6] & !\c1|curr_board [6])))) ) ) )

	.dataa(!\c1|curr_board [5]),
	.datab(!\r1|board_move [5]),
	.datac(!\r1|board_move [6]),
	.datad(!\c1|curr_board [6]),
	.datae(!\c1|p1_board [6]),
	.dataf(!\c1|p1_board [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~1 .extended_lut = "off";
defparam \c1|full~1 .lut_mask = 64'hF8888888F0000000;
defparam \c1|full~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N24
cyclonev_lcell_comb \c1|full~4 (
// Equation(s):
// \c1|full~4_combout  = ( !\c1|p1_board [1] & ( \c1|p1_board [2] & ( (!\c1|curr_board [1] & !\r1|board_move [1]) ) ) ) # ( \c1|p1_board [1] & ( !\c1|p1_board [2] & ( (!\r1|board_move [2] & !\c1|curr_board [2]) ) ) ) # ( !\c1|p1_board [1] & ( !\c1|p1_board 
// [2] & ( (!\r1|board_move [2] & ((!\c1|curr_board [2]) # ((!\c1|curr_board [1] & !\r1|board_move [1])))) # (\r1|board_move [2] & (!\c1|curr_board [1] & ((!\r1|board_move [1])))) ) ) )

	.dataa(!\r1|board_move [2]),
	.datab(!\c1|curr_board [1]),
	.datac(!\c1|curr_board [2]),
	.datad(!\r1|board_move [1]),
	.datae(!\c1|p1_board [1]),
	.dataf(!\c1|p1_board [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~4 .extended_lut = "off";
defparam \c1|full~4 .lut_mask = 64'hECA0A0A0CC000000;
defparam \c1|full~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N48
cyclonev_lcell_comb \c1|full~2 (
// Equation(s):
// \c1|full~2_combout  = ( !\c1|p1_board [3] & ( \c1|p1_board [4] & ( (!\r1|board_move [3] & !\c1|curr_board [3]) ) ) ) # ( \c1|p1_board [3] & ( !\c1|p1_board [4] & ( (!\r1|board_move [4] & !\c1|curr_board [4]) ) ) ) # ( !\c1|p1_board [3] & ( !\c1|p1_board 
// [4] & ( (!\r1|board_move [4] & ((!\c1|curr_board [4]) # ((!\r1|board_move [3] & !\c1|curr_board [3])))) # (\r1|board_move [4] & (((!\r1|board_move [3] & !\c1|curr_board [3])))) ) ) )

	.dataa(!\r1|board_move [4]),
	.datab(!\c1|curr_board [4]),
	.datac(!\r1|board_move [3]),
	.datad(!\c1|curr_board [3]),
	.datae(!\c1|p1_board [3]),
	.dataf(!\c1|p1_board [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~2 .extended_lut = "off";
defparam \c1|full~2 .lut_mask = 64'hF8888888F0000000;
defparam \c1|full~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N42
cyclonev_lcell_comb \c1|full~3 (
// Equation(s):
// \c1|full~3_combout  = ( \c1|p1_board [0] & ( \c1|curr_board [0] & ( \c1|player_select~q  ) ) ) # ( !\c1|p1_board [0] & ( \c1|curr_board [0] & ( \c1|player_select~q  ) ) ) # ( \c1|p1_board [0] & ( !\c1|curr_board [0] & ( \c1|player_select~q  ) ) ) # ( 
// !\c1|p1_board [0] & ( !\c1|curr_board [0] & ( (\r1|board_move [0] & \c1|player_select~q ) ) ) )

	.dataa(!\r1|board_move [0]),
	.datab(gnd),
	.datac(!\c1|player_select~q ),
	.datad(gnd),
	.datae(!\c1|p1_board [0]),
	.dataf(!\c1|curr_board [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~3 .extended_lut = "off";
defparam \c1|full~3 .lut_mask = 64'h05050F0F0F0F0F0F;
defparam \c1|full~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N24
cyclonev_lcell_comb \c1|full~5 (
// Equation(s):
// \c1|full~5_combout  = ( \c1|full~3_combout  & ( (!\c1|full~0_combout  & (!\c1|full~1_combout  & (!\c1|full~4_combout  & !\c1|full~2_combout ))) ) )

	.dataa(!\c1|full~0_combout ),
	.datab(!\c1|full~1_combout ),
	.datac(!\c1|full~4_combout ),
	.datad(!\c1|full~2_combout ),
	.datae(gnd),
	.dataf(!\c1|full~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~5 .extended_lut = "off";
defparam \c1|full~5 .lut_mask = 64'h0000000080008000;
defparam \c1|full~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N12
cyclonev_lcell_comb \c1|finish~0 (
// Equation(s):
// \c1|finish~0_combout  = ( \c1|full~11_combout  & ( \c1|full~5_combout  ) ) # ( !\c1|full~11_combout  & ( \c1|full~5_combout  ) ) # ( \c1|full~11_combout  & ( !\c1|full~5_combout  ) ) # ( !\c1|full~11_combout  & ( !\c1|full~5_combout  & ( 
// (((\c1|curr_board~0_combout  & !\c1|win~3_combout )) # (\c1|win~5_combout )) # (\c1|win~4_combout ) ) ) )

	.dataa(!\c1|curr_board~0_combout ),
	.datab(!\c1|win~4_combout ),
	.datac(!\c1|win~3_combout ),
	.datad(!\c1|win~5_combout ),
	.datae(!\c1|full~11_combout ),
	.dataf(!\c1|full~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|finish~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|finish~0 .extended_lut = "off";
defparam \c1|finish~0 .lut_mask = 64'h73FFFFFFFFFFFFFF;
defparam \c1|finish~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N0
cyclonev_lcell_comb \c1|win~0 (
// Equation(s):
// \c1|win~0_combout  = (\c1|current_state.CORRECT_MOVE~q ) # (\SW[9]~input_o )

	.dataa(gnd),
	.datab(!\SW[9]~input_o ),
	.datac(!\c1|current_state.CORRECT_MOVE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|win~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|win~0 .extended_lut = "off";
defparam \c1|win~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \c1|win~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N14
dffeas \c1|finish (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|finish~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|finish .is_wysiwyg = "true";
defparam \c1|finish .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N54
cyclonev_lcell_comb \c1|next_state.FLIP_PLAYER~0 (
// Equation(s):
// \c1|next_state.FLIP_PLAYER~0_combout  = ( !\c1|finish~q  & ( \c1|current_state.CORRECT_MOVE~q  ) )

	.dataa(!\c1|current_state.CORRECT_MOVE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|finish~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|next_state.FLIP_PLAYER~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|next_state.FLIP_PLAYER~0 .extended_lut = "off";
defparam \c1|next_state.FLIP_PLAYER~0 .lut_mask = 64'h5555555500000000;
defparam \c1|next_state.FLIP_PLAYER~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N56
dffeas \c1|current_state.FLIP_PLAYER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|next_state.FLIP_PLAYER~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\c1|current_state~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.FLIP_PLAYER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.FLIP_PLAYER .is_wysiwyg = "true";
defparam \c1|current_state.FLIP_PLAYER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N36
cyclonev_lcell_comb \c1|flip~0 (
// Equation(s):
// \c1|flip~0_combout  = (\c1|current_state.FLIP_PLAYER~q  & !\SW[9]~input_o )

	.dataa(!\c1|current_state.FLIP_PLAYER~q ),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|flip~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|flip~0 .extended_lut = "off";
defparam \c1|flip~0 .lut_mask = 64'h5050505050505050;
defparam \c1|flip~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N38
dffeas \c1|flip (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|flip~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|flip~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|flip .is_wysiwyg = "true";
defparam \c1|flip .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \s9|curr_state~1 (
// Equation(s):
// \s9|curr_state~1_combout  = ( \s9|curr_state [0] & ( \r1|shifter_val [0] & ( (\s9|curr_state [1] & (\c1|flip~q  & !\SW[9]~input_o )) ) ) ) # ( !\s9|curr_state [0] & ( \r1|shifter_val [0] & ( (\c1|flip~q  & !\SW[9]~input_o ) ) ) ) # ( \s9|curr_state [0] & 
// ( !\r1|shifter_val [0] & ( (!\SW[9]~input_o  & ((!\s9|curr_state [1]) # (!\d1|enable~q ))) ) ) ) # ( !\s9|curr_state [0] & ( !\r1|shifter_val [0] & ( (!\s9|curr_state [1] & (\d1|enable~q  & !\SW[9]~input_o )) ) ) )

	.dataa(!\s9|curr_state [1]),
	.datab(!\c1|flip~q ),
	.datac(!\d1|enable~q ),
	.datad(!\SW[9]~input_o ),
	.datae(!\s9|curr_state [0]),
	.dataf(!\r1|shifter_val [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s9|curr_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s9|curr_state~1 .extended_lut = "off";
defparam \s9|curr_state~1 .lut_mask = 64'h0A00FA0033001100;
defparam \s9|curr_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N50
dffeas \s9|curr_state[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s9|curr_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s9|curr_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s9|curr_state[0] .is_wysiwyg = "true";
defparam \s9|curr_state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \s9|curr_state~0 (
// Equation(s):
// \s9|curr_state~0_combout  = ( \s9|curr_state [1] & ( \s9|curr_state [0] & ( (!\r1|shifter_val [0] & ((!\d1|enable~q ))) # (\r1|shifter_val [0] & (!\c1|flip~q )) ) ) ) # ( !\s9|curr_state [1] & ( \s9|curr_state [0] & ( \r1|shifter_val [0] ) ) ) # ( 
// \s9|curr_state [1] & ( !\s9|curr_state [0] & ( (!\r1|shifter_val [0]) # (!\c1|flip~q ) ) ) ) # ( !\s9|curr_state [1] & ( !\s9|curr_state [0] & ( (!\r1|shifter_val [0] & ((\d1|enable~q ))) # (\r1|shifter_val [0] & (!\c1|flip~q )) ) ) )

	.dataa(!\r1|shifter_val [0]),
	.datab(!\c1|flip~q ),
	.datac(!\d1|enable~q ),
	.datad(gnd),
	.datae(!\s9|curr_state [1]),
	.dataf(!\s9|curr_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s9|curr_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s9|curr_state~0 .extended_lut = "off";
defparam \s9|curr_state~0 .lut_mask = 64'h4E4EEEEE5555E4E4;
defparam \s9|curr_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N38
dffeas \s9|curr_state[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s9|curr_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s9|curr_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s9|curr_state[1] .is_wysiwyg = "true";
defparam \s9|curr_state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N9
cyclonev_lcell_comb \s9|q~0 (
// Equation(s):
// \s9|q~0_combout  = ( \s9|q~q  & ( \r1|shifter_val [0] & ( \s9|curr_state [1] ) ) ) # ( !\s9|q~q  & ( \r1|shifter_val [0] & ( \s9|curr_state [1] ) ) ) # ( \s9|q~q  & ( !\r1|shifter_val [0] & ( ((!\SW[9]~input_o  & !\d1|enable~q )) # (\s9|curr_state [1]) ) 
// ) ) # ( !\s9|q~q  & ( !\r1|shifter_val [0] & ( (\s9|curr_state [1] & ((\d1|enable~q ) # (\SW[9]~input_o ))) ) ) )

	.dataa(!\s9|curr_state [1]),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(!\d1|enable~q ),
	.datae(!\s9|q~q ),
	.dataf(!\r1|shifter_val [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s9|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s9|q~0 .extended_lut = "off";
defparam \s9|q~0 .lut_mask = 64'h0555F55555555555;
defparam \s9|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N11
dffeas \s9|q (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s9|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s9|q .is_wysiwyg = "true";
defparam \s9|q .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N24
cyclonev_lcell_comb \r1|shifter_val[1]~7 (
// Equation(s):
// \r1|shifter_val[1]~7_combout  = ( \r1|shifter_val [1] & ( \r1|row_col [3] & ( ((\r1|row_col [1]) # (\r1|row_col [0])) # (\KEY[3]~input_o ) ) ) ) # ( !\r1|shifter_val [1] & ( \r1|row_col [3] & ( (!\KEY[3]~input_o  & (!\r1|row_col [0] & (\r1|row_col [1] & 
// \r1|row_col [2]))) ) ) ) # ( \r1|shifter_val [1] & ( !\r1|row_col [3] & ( ((\r1|row_col [2] & ((\r1|row_col [1]) # (\r1|row_col [0])))) # (\KEY[3]~input_o ) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\r1|row_col [0]),
	.datac(!\r1|row_col [1]),
	.datad(!\r1|row_col [2]),
	.datae(!\r1|shifter_val [1]),
	.dataf(!\r1|row_col [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|shifter_val[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|shifter_val[1]~7 .extended_lut = "off";
defparam \r1|shifter_val[1]~7 .lut_mask = 64'h0000557F00087F7F;
defparam \r1|shifter_val[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N26
dffeas \r1|shifter_val[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|shifter_val[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|shifter_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|shifter_val[1] .is_wysiwyg = "true";
defparam \r1|shifter_val[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N18
cyclonev_lcell_comb \s8|curr_state~1 (
// Equation(s):
// \s8|curr_state~1_combout  = ( \s8|curr_state [0] & ( \s8|curr_state [1] & ( (!\SW[9]~input_o  & ((!\r1|shifter_val [1] & ((!\d1|enable~q ))) # (\r1|shifter_val [1] & (\c1|flip~q )))) ) ) ) # ( !\s8|curr_state [0] & ( \s8|curr_state [1] & ( 
// (!\SW[9]~input_o  & (\c1|flip~q  & \r1|shifter_val [1])) ) ) ) # ( \s8|curr_state [0] & ( !\s8|curr_state [1] & ( (!\SW[9]~input_o  & !\r1|shifter_val [1]) ) ) ) # ( !\s8|curr_state [0] & ( !\s8|curr_state [1] & ( (!\SW[9]~input_o  & ((!\r1|shifter_val 
// [1] & ((\d1|enable~q ))) # (\r1|shifter_val [1] & (\c1|flip~q )))) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\c1|flip~q ),
	.datac(!\d1|enable~q ),
	.datad(!\r1|shifter_val [1]),
	.datae(!\s8|curr_state [0]),
	.dataf(!\s8|curr_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s8|curr_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s8|curr_state~1 .extended_lut = "off";
defparam \s8|curr_state~1 .lut_mask = 64'h0A22AA000022A022;
defparam \s8|curr_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N20
dffeas \s8|curr_state[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s8|curr_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s8|curr_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s8|curr_state[0] .is_wysiwyg = "true";
defparam \s8|curr_state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \s8|curr_state~0 (
// Equation(s):
// \s8|curr_state~0_combout  = ( \s8|curr_state [1] & ( \r1|shifter_val [1] & ( !\c1|flip~q  ) ) ) # ( !\s8|curr_state [1] & ( \r1|shifter_val [1] & ( (!\c1|flip~q ) # (\s8|curr_state [0]) ) ) ) # ( \s8|curr_state [1] & ( !\r1|shifter_val [1] & ( 
// (!\s8|curr_state [0]) # (!\d1|enable~q ) ) ) ) # ( !\s8|curr_state [1] & ( !\r1|shifter_val [1] & ( (!\s8|curr_state [0] & \d1|enable~q ) ) ) )

	.dataa(!\s8|curr_state [0]),
	.datab(gnd),
	.datac(!\d1|enable~q ),
	.datad(!\c1|flip~q ),
	.datae(!\s8|curr_state [1]),
	.dataf(!\r1|shifter_val [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s8|curr_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s8|curr_state~0 .extended_lut = "off";
defparam \s8|curr_state~0 .lut_mask = 64'h0A0AFAFAFF55FF00;
defparam \s8|curr_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N44
dffeas \s8|curr_state[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s8|curr_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s8|curr_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s8|curr_state[1] .is_wysiwyg = "true";
defparam \s8|curr_state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N15
cyclonev_lcell_comb \s8|q~0 (
// Equation(s):
// \s8|q~0_combout  = ( \s8|q~q  & ( \r1|shifter_val [1] & ( \s8|curr_state [1] ) ) ) # ( !\s8|q~q  & ( \r1|shifter_val [1] & ( \s8|curr_state [1] ) ) ) # ( \s8|q~q  & ( !\r1|shifter_val [1] & ( ((!\d1|enable~q  & !\SW[9]~input_o )) # (\s8|curr_state [1]) ) 
// ) ) # ( !\s8|q~q  & ( !\r1|shifter_val [1] & ( (\s8|curr_state [1] & ((\SW[9]~input_o ) # (\d1|enable~q ))) ) ) )

	.dataa(!\d1|enable~q ),
	.datab(!\s8|curr_state [1]),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\s8|q~q ),
	.dataf(!\r1|shifter_val [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s8|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s8|q~0 .extended_lut = "off";
defparam \s8|q~0 .lut_mask = 64'h1313B3B333333333;
defparam \s8|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N17
dffeas \s8|q (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s8|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s8|q .is_wysiwyg = "true";
defparam \s8|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N6
cyclonev_lcell_comb \r1|shifter_val[2]~6 (
// Equation(s):
// \r1|shifter_val[2]~6_combout  = ( \r1|shifter_val [2] & ( \r1|row_col [3] & ( ((\r1|row_col [1]) # (\r1|row_col [0])) # (\KEY[3]~input_o ) ) ) ) # ( !\r1|shifter_val [2] & ( \r1|row_col [3] & ( (!\KEY[3]~input_o  & (\r1|row_col [0] & (!\r1|row_col [1] & 
// \r1|row_col [2]))) ) ) ) # ( \r1|shifter_val [2] & ( !\r1|row_col [3] & ( ((\r1|row_col [2] & ((\r1|row_col [1]) # (\r1|row_col [0])))) # (\KEY[3]~input_o ) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\r1|row_col [0]),
	.datac(!\r1|row_col [1]),
	.datad(!\r1|row_col [2]),
	.datae(!\r1|shifter_val [2]),
	.dataf(!\r1|row_col [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|shifter_val[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|shifter_val[2]~6 .extended_lut = "off";
defparam \r1|shifter_val[2]~6 .lut_mask = 64'h0000557F00207F7F;
defparam \r1|shifter_val[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N8
dffeas \r1|shifter_val[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|shifter_val[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|shifter_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|shifter_val[2] .is_wysiwyg = "true";
defparam \r1|shifter_val[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N24
cyclonev_lcell_comb \s7|curr_state~1 (
// Equation(s):
// \s7|curr_state~1_combout  = ( \s7|curr_state [0] & ( \r1|shifter_val [2] & ( (\SW[0]~input_o  & (\s7|curr_state [1] & !\SW[9]~input_o )) ) ) ) # ( !\s7|curr_state [0] & ( \r1|shifter_val [2] & ( (\SW[0]~input_o  & !\SW[9]~input_o ) ) ) ) # ( 
// \s7|curr_state [0] & ( !\r1|shifter_val [2] & ( (!\SW[9]~input_o  & ((!\s7|curr_state [1]) # (!\d1|enable~q ))) ) ) ) # ( !\s7|curr_state [0] & ( !\r1|shifter_val [2] & ( (!\s7|curr_state [1] & (\d1|enable~q  & !\SW[9]~input_o )) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\s7|curr_state [1]),
	.datac(!\d1|enable~q ),
	.datad(!\SW[9]~input_o ),
	.datae(!\s7|curr_state [0]),
	.dataf(!\r1|shifter_val [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s7|curr_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s7|curr_state~1 .extended_lut = "off";
defparam \s7|curr_state~1 .lut_mask = 64'h0C00FC0055001100;
defparam \s7|curr_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N25
dffeas \s7|curr_state[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s7|curr_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s7|curr_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s7|curr_state[0] .is_wysiwyg = "true";
defparam \s7|curr_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \s7|curr_state~0 (
// Equation(s):
// \s7|curr_state~0_combout  = ( \s7|curr_state [1] & ( \s7|curr_state [0] & ( (!\r1|shifter_val [2] & ((!\d1|enable~q ))) # (\r1|shifter_val [2] & (!\SW[0]~input_o )) ) ) ) # ( !\s7|curr_state [1] & ( \s7|curr_state [0] & ( \r1|shifter_val [2] ) ) ) # ( 
// \s7|curr_state [1] & ( !\s7|curr_state [0] & ( (!\SW[0]~input_o ) # (!\r1|shifter_val [2]) ) ) ) # ( !\s7|curr_state [1] & ( !\s7|curr_state [0] & ( (!\r1|shifter_val [2] & ((\d1|enable~q ))) # (\r1|shifter_val [2] & (!\SW[0]~input_o )) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\r1|shifter_val [2]),
	.datac(!\d1|enable~q ),
	.datad(gnd),
	.datae(!\s7|curr_state [1]),
	.dataf(!\s7|curr_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s7|curr_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s7|curr_state~0 .extended_lut = "off";
defparam \s7|curr_state~0 .lut_mask = 64'h2E2EEEEE3333E2E2;
defparam \s7|curr_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N14
dffeas \s7|curr_state[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s7|curr_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s7|curr_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s7|curr_state[1] .is_wysiwyg = "true";
defparam \s7|curr_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N57
cyclonev_lcell_comb \s7|q~0 (
// Equation(s):
// \s7|q~0_combout  = ( \s7|q~q  & ( \r1|shifter_val [2] & ( \s7|curr_state [1] ) ) ) # ( !\s7|q~q  & ( \r1|shifter_val [2] & ( \s7|curr_state [1] ) ) ) # ( \s7|q~q  & ( !\r1|shifter_val [2] & ( ((!\d1|enable~q  & !\SW[9]~input_o )) # (\s7|curr_state [1]) ) 
// ) ) # ( !\s7|q~q  & ( !\r1|shifter_val [2] & ( (\s7|curr_state [1] & ((\SW[9]~input_o ) # (\d1|enable~q ))) ) ) )

	.dataa(!\d1|enable~q ),
	.datab(!\s7|curr_state [1]),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\s7|q~q ),
	.dataf(!\r1|shifter_val [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s7|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s7|q~0 .extended_lut = "off";
defparam \s7|q~0 .lut_mask = 64'h1313B3B333333333;
defparam \s7|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N59
dffeas \s7|q (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s7|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s7|q .is_wysiwyg = "true";
defparam \s7|q .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N36
cyclonev_lcell_comb \r1|shifter_val[3]~5 (
// Equation(s):
// \r1|shifter_val[3]~5_combout  = ( \r1|shifter_val [3] & ( \r1|row_col [3] & ( ((\r1|row_col [1]) # (\r1|row_col [0])) # (\KEY[3]~input_o ) ) ) ) # ( !\r1|shifter_val [3] & ( \r1|row_col [3] & ( (!\KEY[3]~input_o  & (\r1|row_col [0] & (\r1|row_col [1] & 
// !\r1|row_col [2]))) ) ) ) # ( \r1|shifter_val [3] & ( !\r1|row_col [3] & ( ((\r1|row_col [2] & ((\r1|row_col [1]) # (\r1|row_col [0])))) # (\KEY[3]~input_o ) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\r1|row_col [0]),
	.datac(!\r1|row_col [1]),
	.datad(!\r1|row_col [2]),
	.datae(!\r1|shifter_val [3]),
	.dataf(!\r1|row_col [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|shifter_val[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|shifter_val[3]~5 .extended_lut = "off";
defparam \r1|shifter_val[3]~5 .lut_mask = 64'h0000557F02007F7F;
defparam \r1|shifter_val[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N38
dffeas \r1|shifter_val[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|shifter_val[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|shifter_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|shifter_val[3] .is_wysiwyg = "true";
defparam \r1|shifter_val[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N24
cyclonev_lcell_comb \s6|curr_state~1 (
// Equation(s):
// \s6|curr_state~1_combout  = ( \s6|curr_state [0] & ( \s6|curr_state [1] & ( (!\SW[9]~input_o  & ((!\r1|shifter_val [3] & ((!\d1|enable~q ))) # (\r1|shifter_val [3] & (\c1|flip~q )))) ) ) ) # ( !\s6|curr_state [0] & ( \s6|curr_state [1] & ( 
// (\r1|shifter_val [3] & (\c1|flip~q  & !\SW[9]~input_o )) ) ) ) # ( \s6|curr_state [0] & ( !\s6|curr_state [1] & ( (!\r1|shifter_val [3] & !\SW[9]~input_o ) ) ) ) # ( !\s6|curr_state [0] & ( !\s6|curr_state [1] & ( (!\SW[9]~input_o  & ((!\r1|shifter_val 
// [3] & ((\d1|enable~q ))) # (\r1|shifter_val [3] & (\c1|flip~q )))) ) ) )

	.dataa(!\r1|shifter_val [3]),
	.datab(!\c1|flip~q ),
	.datac(!\d1|enable~q ),
	.datad(!\SW[9]~input_o ),
	.datae(!\s6|curr_state [0]),
	.dataf(!\s6|curr_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s6|curr_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s6|curr_state~1 .extended_lut = "off";
defparam \s6|curr_state~1 .lut_mask = 64'h1B00AA001100B100;
defparam \s6|curr_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N25
dffeas \s6|curr_state[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s6|curr_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s6|curr_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s6|curr_state[0] .is_wysiwyg = "true";
defparam \s6|curr_state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N3
cyclonev_lcell_comb \s6|curr_state~0 (
// Equation(s):
// \s6|curr_state~0_combout  = ( \s6|curr_state [1] & ( \r1|shifter_val [3] & ( !\c1|flip~q  ) ) ) # ( !\s6|curr_state [1] & ( \r1|shifter_val [3] & ( (!\c1|flip~q ) # (\s6|curr_state [0]) ) ) ) # ( \s6|curr_state [1] & ( !\r1|shifter_val [3] & ( 
// (!\d1|enable~q ) # (!\s6|curr_state [0]) ) ) ) # ( !\s6|curr_state [1] & ( !\r1|shifter_val [3] & ( (\d1|enable~q  & !\s6|curr_state [0]) ) ) )

	.dataa(!\d1|enable~q ),
	.datab(!\s6|curr_state [0]),
	.datac(!\c1|flip~q ),
	.datad(gnd),
	.datae(!\s6|curr_state [1]),
	.dataf(!\r1|shifter_val [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s6|curr_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s6|curr_state~0 .extended_lut = "off";
defparam \s6|curr_state~0 .lut_mask = 64'h4444EEEEF3F3F0F0;
defparam \s6|curr_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N5
dffeas \s6|curr_state[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s6|curr_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s6|curr_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s6|curr_state[1] .is_wysiwyg = "true";
defparam \s6|curr_state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N30
cyclonev_lcell_comb \s6|q~0 (
// Equation(s):
// \s6|q~0_combout  = ( \s6|q~q  & ( \r1|shifter_val [3] & ( \s6|curr_state [1] ) ) ) # ( !\s6|q~q  & ( \r1|shifter_val [3] & ( \s6|curr_state [1] ) ) ) # ( \s6|q~q  & ( !\r1|shifter_val [3] & ( ((!\SW[9]~input_o  & !\d1|enable~q )) # (\s6|curr_state [1]) ) 
// ) ) # ( !\s6|q~q  & ( !\r1|shifter_val [3] & ( (\s6|curr_state [1] & ((\d1|enable~q ) # (\SW[9]~input_o ))) ) ) )

	.dataa(!\s6|curr_state [1]),
	.datab(!\SW[9]~input_o ),
	.datac(!\d1|enable~q ),
	.datad(gnd),
	.datae(!\s6|q~q ),
	.dataf(!\r1|shifter_val [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s6|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s6|q~0 .extended_lut = "off";
defparam \s6|q~0 .lut_mask = 64'h1515D5D555555555;
defparam \s6|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N31
dffeas \s6|q (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s6|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s6|q .is_wysiwyg = "true";
defparam \s6|q .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N6
cyclonev_lcell_comb \r1|shifter_val[4]~4 (
// Equation(s):
// \r1|shifter_val[4]~4_combout  = ( \r1|shifter_val [4] & ( \r1|row_col [1] & ( ((\KEY[3]~input_o ) # (\r1|row_col [2])) # (\r1|row_col [3]) ) ) ) # ( !\r1|shifter_val [4] & ( \r1|row_col [1] & ( (\r1|row_col [3] & (!\r1|row_col [0] & (!\r1|row_col [2] & 
// !\KEY[3]~input_o ))) ) ) ) # ( \r1|shifter_val [4] & ( !\r1|row_col [1] & ( ((\r1|row_col [0] & ((\r1|row_col [2]) # (\r1|row_col [3])))) # (\KEY[3]~input_o ) ) ) )

	.dataa(!\r1|row_col [3]),
	.datab(!\r1|row_col [0]),
	.datac(!\r1|row_col [2]),
	.datad(!\KEY[3]~input_o ),
	.datae(!\r1|shifter_val [4]),
	.dataf(!\r1|row_col [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|shifter_val[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|shifter_val[4]~4 .extended_lut = "off";
defparam \r1|shifter_val[4]~4 .lut_mask = 64'h000013FF40005FFF;
defparam \r1|shifter_val[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N8
dffeas \r1|shifter_val[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|shifter_val[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|shifter_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|shifter_val[4] .is_wysiwyg = "true";
defparam \r1|shifter_val[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N24
cyclonev_lcell_comb \s5|curr_state~1 (
// Equation(s):
// \s5|curr_state~1_combout  = ( \s5|curr_state [0] & ( \s5|curr_state [1] & ( (!\SW[9]~input_o  & ((!\r1|shifter_val [4] & ((!\d1|enable~q ))) # (\r1|shifter_val [4] & (\c1|flip~q )))) ) ) ) # ( !\s5|curr_state [0] & ( \s5|curr_state [1] & ( (\c1|flip~q  & 
// (!\SW[9]~input_o  & \r1|shifter_val [4])) ) ) ) # ( \s5|curr_state [0] & ( !\s5|curr_state [1] & ( (!\SW[9]~input_o  & !\r1|shifter_val [4]) ) ) ) # ( !\s5|curr_state [0] & ( !\s5|curr_state [1] & ( (!\SW[9]~input_o  & ((!\r1|shifter_val [4] & 
// ((\d1|enable~q ))) # (\r1|shifter_val [4] & (\c1|flip~q )))) ) ) )

	.dataa(!\c1|flip~q ),
	.datab(!\SW[9]~input_o ),
	.datac(!\r1|shifter_val [4]),
	.datad(!\d1|enable~q ),
	.datae(!\s5|curr_state [0]),
	.dataf(!\s5|curr_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|curr_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|curr_state~1 .extended_lut = "off";
defparam \s5|curr_state~1 .lut_mask = 64'h04C4C0C00404C404;
defparam \s5|curr_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N25
dffeas \s5|curr_state[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s5|curr_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s5|curr_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s5|curr_state[0] .is_wysiwyg = "true";
defparam \s5|curr_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N51
cyclonev_lcell_comb \s5|curr_state~0 (
// Equation(s):
// \s5|curr_state~0_combout  = ( \s5|curr_state [1] & ( \r1|shifter_val [4] & ( !\c1|flip~q  ) ) ) # ( !\s5|curr_state [1] & ( \r1|shifter_val [4] & ( (!\c1|flip~q ) # (\s5|curr_state [0]) ) ) ) # ( \s5|curr_state [1] & ( !\r1|shifter_val [4] & ( 
// (!\s5|curr_state [0]) # (!\d1|enable~q ) ) ) ) # ( !\s5|curr_state [1] & ( !\r1|shifter_val [4] & ( (!\s5|curr_state [0] & \d1|enable~q ) ) ) )

	.dataa(!\c1|flip~q ),
	.datab(gnd),
	.datac(!\s5|curr_state [0]),
	.datad(!\d1|enable~q ),
	.datae(!\s5|curr_state [1]),
	.dataf(!\r1|shifter_val [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|curr_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|curr_state~0 .extended_lut = "off";
defparam \s5|curr_state~0 .lut_mask = 64'h00F0FFF0AFAFAAAA;
defparam \s5|curr_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N53
dffeas \s5|curr_state[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s5|curr_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s5|curr_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s5|curr_state[1] .is_wysiwyg = "true";
defparam \s5|curr_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N18
cyclonev_lcell_comb \s5|q~0 (
// Equation(s):
// \s5|q~0_combout  = ( \s5|q~q  & ( \r1|shifter_val [4] & ( \s5|curr_state [1] ) ) ) # ( !\s5|q~q  & ( \r1|shifter_val [4] & ( \s5|curr_state [1] ) ) ) # ( \s5|q~q  & ( !\r1|shifter_val [4] & ( ((!\SW[9]~input_o  & !\d1|enable~q )) # (\s5|curr_state [1]) ) 
// ) ) # ( !\s5|q~q  & ( !\r1|shifter_val [4] & ( (\s5|curr_state [1] & ((\d1|enable~q ) # (\SW[9]~input_o ))) ) ) )

	.dataa(!\s5|curr_state [1]),
	.datab(!\SW[9]~input_o ),
	.datac(!\d1|enable~q ),
	.datad(gnd),
	.datae(!\s5|q~q ),
	.dataf(!\r1|shifter_val [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|q~0 .extended_lut = "off";
defparam \s5|q~0 .lut_mask = 64'h1515D5D555555555;
defparam \s5|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N19
dffeas \s5|q (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s5|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s5|q .is_wysiwyg = "true";
defparam \s5|q .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N24
cyclonev_lcell_comb \r1|shifter_val[5]~3 (
// Equation(s):
// \r1|shifter_val[5]~3_combout  = ( \r1|shifter_val [5] & ( \r1|row_col [1] & ( ((\r1|row_col [2]) # (\KEY[3]~input_o )) # (\r1|row_col [3]) ) ) ) # ( \r1|shifter_val [5] & ( !\r1|row_col [1] & ( ((\r1|row_col [0] & ((\r1|row_col [2]) # (\r1|row_col [3])))) 
// # (\KEY[3]~input_o ) ) ) ) # ( !\r1|shifter_val [5] & ( !\r1|row_col [1] & ( (\r1|row_col [3] & (\r1|row_col [0] & (!\KEY[3]~input_o  & !\r1|row_col [2]))) ) ) )

	.dataa(!\r1|row_col [3]),
	.datab(!\r1|row_col [0]),
	.datac(!\KEY[3]~input_o ),
	.datad(!\r1|row_col [2]),
	.datae(!\r1|shifter_val [5]),
	.dataf(!\r1|row_col [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|shifter_val[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|shifter_val[5]~3 .extended_lut = "off";
defparam \r1|shifter_val[5]~3 .lut_mask = 64'h10001F3F00005FFF;
defparam \r1|shifter_val[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N26
dffeas \r1|shifter_val[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|shifter_val[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|shifter_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|shifter_val[5] .is_wysiwyg = "true";
defparam \r1|shifter_val[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \s4|curr_state~1 (
// Equation(s):
// \s4|curr_state~1_combout  = ( \s4|curr_state [0] & ( \s4|curr_state [1] & ( (!\SW[9]~input_o  & ((!\r1|shifter_val [5] & ((!\d1|enable~q ))) # (\r1|shifter_val [5] & (\c1|flip~q )))) ) ) ) # ( !\s4|curr_state [0] & ( \s4|curr_state [1] & ( (\c1|flip~q  & 
// (!\SW[9]~input_o  & \r1|shifter_val [5])) ) ) ) # ( \s4|curr_state [0] & ( !\s4|curr_state [1] & ( (!\SW[9]~input_o  & !\r1|shifter_val [5]) ) ) ) # ( !\s4|curr_state [0] & ( !\s4|curr_state [1] & ( (!\SW[9]~input_o  & ((!\r1|shifter_val [5] & 
// ((\d1|enable~q ))) # (\r1|shifter_val [5] & (\c1|flip~q )))) ) ) )

	.dataa(!\c1|flip~q ),
	.datab(!\SW[9]~input_o ),
	.datac(!\d1|enable~q ),
	.datad(!\r1|shifter_val [5]),
	.datae(!\s4|curr_state [0]),
	.dataf(!\s4|curr_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|curr_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|curr_state~1 .extended_lut = "off";
defparam \s4|curr_state~1 .lut_mask = 64'h0C44CC000044C044;
defparam \s4|curr_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N14
dffeas \s4|curr_state[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s4|curr_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s4|curr_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s4|curr_state[0] .is_wysiwyg = "true";
defparam \s4|curr_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N51
cyclonev_lcell_comb \s4|curr_state~0 (
// Equation(s):
// \s4|curr_state~0_combout  = ( \s4|curr_state [1] & ( \r1|shifter_val [5] & ( !\c1|flip~q  ) ) ) # ( !\s4|curr_state [1] & ( \r1|shifter_val [5] & ( (!\c1|flip~q ) # (\s4|curr_state [0]) ) ) ) # ( \s4|curr_state [1] & ( !\r1|shifter_val [5] & ( 
// (!\d1|enable~q ) # (!\s4|curr_state [0]) ) ) ) # ( !\s4|curr_state [1] & ( !\r1|shifter_val [5] & ( (\d1|enable~q  & !\s4|curr_state [0]) ) ) )

	.dataa(!\d1|enable~q ),
	.datab(!\s4|curr_state [0]),
	.datac(gnd),
	.datad(!\c1|flip~q ),
	.datae(!\s4|curr_state [1]),
	.dataf(!\r1|shifter_val [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|curr_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|curr_state~0 .extended_lut = "off";
defparam \s4|curr_state~0 .lut_mask = 64'h4444EEEEFF33FF00;
defparam \s4|curr_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N53
dffeas \s4|curr_state[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s4|curr_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s4|curr_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s4|curr_state[1] .is_wysiwyg = "true";
defparam \s4|curr_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N54
cyclonev_lcell_comb \s4|q~0 (
// Equation(s):
// \s4|q~0_combout  = ( \s4|q~q  & ( \r1|shifter_val [5] & ( \s4|curr_state [1] ) ) ) # ( !\s4|q~q  & ( \r1|shifter_val [5] & ( \s4|curr_state [1] ) ) ) # ( \s4|q~q  & ( !\r1|shifter_val [5] & ( ((!\SW[9]~input_o  & !\d1|enable~q )) # (\s4|curr_state [1]) ) 
// ) ) # ( !\s4|q~q  & ( !\r1|shifter_val [5] & ( (\s4|curr_state [1] & ((\d1|enable~q ) # (\SW[9]~input_o ))) ) ) )

	.dataa(!\s4|curr_state [1]),
	.datab(!\SW[9]~input_o ),
	.datac(!\d1|enable~q ),
	.datad(gnd),
	.datae(!\s4|q~q ),
	.dataf(!\r1|shifter_val [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|q~0 .extended_lut = "off";
defparam \s4|q~0 .lut_mask = 64'h1515D5D555555555;
defparam \s4|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N56
dffeas \s4|q (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s4|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s4|q .is_wysiwyg = "true";
defparam \s4|q .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N12
cyclonev_lcell_comb \r1|shifter_val[6]~2 (
// Equation(s):
// \r1|shifter_val[6]~2_combout  = ( \r1|shifter_val [6] & ( \r1|row_col [1] & ( ((\r1|row_col [2]) # (\KEY[3]~input_o )) # (\r1|row_col [3]) ) ) ) # ( !\r1|shifter_val [6] & ( \r1|row_col [1] & ( (!\r1|row_col [3] & (\r1|row_col [0] & (!\KEY[3]~input_o  & 
// \r1|row_col [2]))) ) ) ) # ( \r1|shifter_val [6] & ( !\r1|row_col [1] & ( ((\r1|row_col [0] & ((\r1|row_col [2]) # (\r1|row_col [3])))) # (\KEY[3]~input_o ) ) ) )

	.dataa(!\r1|row_col [3]),
	.datab(!\r1|row_col [0]),
	.datac(!\KEY[3]~input_o ),
	.datad(!\r1|row_col [2]),
	.datae(!\r1|shifter_val [6]),
	.dataf(!\r1|row_col [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|shifter_val[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|shifter_val[6]~2 .extended_lut = "off";
defparam \r1|shifter_val[6]~2 .lut_mask = 64'h00001F3F00205FFF;
defparam \r1|shifter_val[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N14
dffeas \r1|shifter_val[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|shifter_val[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|shifter_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|shifter_val[6] .is_wysiwyg = "true";
defparam \r1|shifter_val[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N24
cyclonev_lcell_comb \s3|curr_state~1 (
// Equation(s):
// \s3|curr_state~1_combout  = ( \s3|curr_state [0] & ( \d1|enable~q  & ( (!\SW[9]~input_o  & ((!\s3|curr_state [1] & (!\r1|shifter_val [6])) # (\s3|curr_state [1] & (\r1|shifter_val [6] & \c1|flip~q )))) ) ) ) # ( !\s3|curr_state [0] & ( \d1|enable~q  & ( 
// (!\SW[9]~input_o  & ((!\r1|shifter_val [6] & (!\s3|curr_state [1])) # (\r1|shifter_val [6] & ((\c1|flip~q ))))) ) ) ) # ( \s3|curr_state [0] & ( !\d1|enable~q  & ( (!\SW[9]~input_o  & ((!\r1|shifter_val [6]) # ((\s3|curr_state [1] & \c1|flip~q )))) ) ) ) 
// # ( !\s3|curr_state [0] & ( !\d1|enable~q  & ( (\r1|shifter_val [6] & (\c1|flip~q  & !\SW[9]~input_o )) ) ) )

	.dataa(!\s3|curr_state [1]),
	.datab(!\r1|shifter_val [6]),
	.datac(!\c1|flip~q ),
	.datad(!\SW[9]~input_o ),
	.datae(!\s3|curr_state [0]),
	.dataf(!\d1|enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|curr_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|curr_state~1 .extended_lut = "off";
defparam \s3|curr_state~1 .lut_mask = 64'h0300CD008B008900;
defparam \s3|curr_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N25
dffeas \s3|curr_state[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s3|curr_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s3|curr_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s3|curr_state[0] .is_wysiwyg = "true";
defparam \s3|curr_state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N51
cyclonev_lcell_comb \s3|curr_state~0 (
// Equation(s):
// \s3|curr_state~0_combout  = ( \s3|curr_state [1] & ( \d1|enable~q  & ( (!\r1|shifter_val [6] & ((!\s3|curr_state [0]))) # (\r1|shifter_val [6] & (!\c1|flip~q )) ) ) ) # ( !\s3|curr_state [1] & ( \d1|enable~q  & ( (!\s3|curr_state [0] & ((!\c1|flip~q ) # 
// (!\r1|shifter_val [6]))) # (\s3|curr_state [0] & ((\r1|shifter_val [6]))) ) ) ) # ( \s3|curr_state [1] & ( !\d1|enable~q  & ( (!\c1|flip~q ) # (!\r1|shifter_val [6]) ) ) ) # ( !\s3|curr_state [1] & ( !\d1|enable~q  & ( (\r1|shifter_val [6] & ((!\c1|flip~q 
// ) # (\s3|curr_state [0]))) ) ) )

	.dataa(!\c1|flip~q ),
	.datab(!\s3|curr_state [0]),
	.datac(gnd),
	.datad(!\r1|shifter_val [6]),
	.datae(!\s3|curr_state [1]),
	.dataf(!\d1|enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|curr_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|curr_state~0 .extended_lut = "off";
defparam \s3|curr_state~0 .lut_mask = 64'h00BBFFAACCBBCCAA;
defparam \s3|curr_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N53
dffeas \s3|curr_state[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s3|curr_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s3|curr_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s3|curr_state[1] .is_wysiwyg = "true";
defparam \s3|curr_state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N54
cyclonev_lcell_comb \s3|q~0 (
// Equation(s):
// \s3|q~0_combout  = ( \s3|q~q  & ( \SW[9]~input_o  & ( \s3|curr_state [1] ) ) ) # ( !\s3|q~q  & ( \SW[9]~input_o  & ( \s3|curr_state [1] ) ) ) # ( \s3|q~q  & ( !\SW[9]~input_o  & ( ((!\r1|shifter_val [6] & !\d1|enable~q )) # (\s3|curr_state [1]) ) ) ) # ( 
// !\s3|q~q  & ( !\SW[9]~input_o  & ( (\s3|curr_state [1] & ((\d1|enable~q ) # (\r1|shifter_val [6]))) ) ) )

	.dataa(!\s3|curr_state [1]),
	.datab(gnd),
	.datac(!\r1|shifter_val [6]),
	.datad(!\d1|enable~q ),
	.datae(!\s3|q~q ),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|q~0 .extended_lut = "off";
defparam \s3|q~0 .lut_mask = 64'h0555F55555555555;
defparam \s3|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N55
dffeas \s3|q (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s3|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s3|q .is_wysiwyg = "true";
defparam \s3|q .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N36
cyclonev_lcell_comb \r1|shifter_val[7]~1 (
// Equation(s):
// \r1|shifter_val[7]~1_combout  = ( \r1|shifter_val [7] & ( \r1|row_col [1] & ( ((\KEY[3]~input_o ) # (\r1|row_col [2])) # (\r1|row_col [3]) ) ) ) # ( !\r1|shifter_val [7] & ( \r1|row_col [1] & ( (!\r1|row_col [3] & (!\r1|row_col [0] & (\r1|row_col [2] & 
// !\KEY[3]~input_o ))) ) ) ) # ( \r1|shifter_val [7] & ( !\r1|row_col [1] & ( ((\r1|row_col [0] & ((\r1|row_col [2]) # (\r1|row_col [3])))) # (\KEY[3]~input_o ) ) ) )

	.dataa(!\r1|row_col [3]),
	.datab(!\r1|row_col [0]),
	.datac(!\r1|row_col [2]),
	.datad(!\KEY[3]~input_o ),
	.datae(!\r1|shifter_val [7]),
	.dataf(!\r1|row_col [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|shifter_val[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|shifter_val[7]~1 .extended_lut = "off";
defparam \r1|shifter_val[7]~1 .lut_mask = 64'h000013FF08005FFF;
defparam \r1|shifter_val[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N38
dffeas \r1|shifter_val[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|shifter_val[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|shifter_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|shifter_val[7] .is_wysiwyg = "true";
defparam \r1|shifter_val[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N24
cyclonev_lcell_comb \s2|curr_state~1 (
// Equation(s):
// \s2|curr_state~1_combout  = ( \s2|curr_state [0] & ( \c1|flip~q  & ( (!\SW[9]~input_o  & ((!\s2|curr_state [1] & ((!\r1|shifter_val [7]))) # (\s2|curr_state [1] & ((!\d1|enable~q ) # (\r1|shifter_val [7]))))) ) ) ) # ( !\s2|curr_state [0] & ( \c1|flip~q  
// & ( (!\SW[9]~input_o  & (((!\s2|curr_state [1] & \d1|enable~q )) # (\r1|shifter_val [7]))) ) ) ) # ( \s2|curr_state [0] & ( !\c1|flip~q  & ( (!\r1|shifter_val [7] & (!\SW[9]~input_o  & ((!\s2|curr_state [1]) # (!\d1|enable~q )))) ) ) ) # ( !\s2|curr_state 
// [0] & ( !\c1|flip~q  & ( (!\s2|curr_state [1] & (\d1|enable~q  & (!\r1|shifter_val [7] & !\SW[9]~input_o ))) ) ) )

	.dataa(!\s2|curr_state [1]),
	.datab(!\d1|enable~q ),
	.datac(!\r1|shifter_val [7]),
	.datad(!\SW[9]~input_o ),
	.datae(!\s2|curr_state [0]),
	.dataf(!\c1|flip~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|curr_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|curr_state~1 .extended_lut = "off";
defparam \s2|curr_state~1 .lut_mask = 64'h2000E0002F00E500;
defparam \s2|curr_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N25
dffeas \s2|curr_state[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s2|curr_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s2|curr_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s2|curr_state[0] .is_wysiwyg = "true";
defparam \s2|curr_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N51
cyclonev_lcell_comb \s2|curr_state~0 (
// Equation(s):
// \s2|curr_state~0_combout  = ( \s2|curr_state [1] & ( \r1|shifter_val [7] & ( !\c1|flip~q  ) ) ) # ( !\s2|curr_state [1] & ( \r1|shifter_val [7] & ( (!\c1|flip~q ) # (\s2|curr_state [0]) ) ) ) # ( \s2|curr_state [1] & ( !\r1|shifter_val [7] & ( 
// (!\s2|curr_state [0]) # (!\d1|enable~q ) ) ) ) # ( !\s2|curr_state [1] & ( !\r1|shifter_val [7] & ( (!\s2|curr_state [0] & \d1|enable~q ) ) ) )

	.dataa(!\c1|flip~q ),
	.datab(!\s2|curr_state [0]),
	.datac(!\d1|enable~q ),
	.datad(gnd),
	.datae(!\s2|curr_state [1]),
	.dataf(!\r1|shifter_val [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|curr_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|curr_state~0 .extended_lut = "off";
defparam \s2|curr_state~0 .lut_mask = 64'h0C0CFCFCBBBBAAAA;
defparam \s2|curr_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N53
dffeas \s2|curr_state[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s2|curr_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s2|curr_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s2|curr_state[1] .is_wysiwyg = "true";
defparam \s2|curr_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N42
cyclonev_lcell_comb \s2|q~0 (
// Equation(s):
// \s2|q~0_combout  = ( \s2|q~q  & ( \r1|shifter_val [7] & ( \s2|curr_state [1] ) ) ) # ( !\s2|q~q  & ( \r1|shifter_val [7] & ( \s2|curr_state [1] ) ) ) # ( \s2|q~q  & ( !\r1|shifter_val [7] & ( ((!\d1|enable~q  & !\SW[9]~input_o )) # (\s2|curr_state [1]) ) 
// ) ) # ( !\s2|q~q  & ( !\r1|shifter_val [7] & ( (\s2|curr_state [1] & ((\SW[9]~input_o ) # (\d1|enable~q ))) ) ) )

	.dataa(!\s2|curr_state [1]),
	.datab(!\d1|enable~q ),
	.datac(gnd),
	.datad(!\SW[9]~input_o ),
	.datae(!\s2|q~q ),
	.dataf(!\r1|shifter_val [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|q~0 .extended_lut = "off";
defparam \s2|q~0 .lut_mask = 64'h1155DD5555555555;
defparam \s2|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N43
dffeas \s2|q (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s2|q .is_wysiwyg = "true";
defparam \s2|q .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N48
cyclonev_lcell_comb \r1|shifter_val[8]~0 (
// Equation(s):
// \r1|shifter_val[8]~0_combout  = ( \r1|shifter_val [8] & ( \r1|row_col [1] & ( ((\KEY[3]~input_o ) # (\r1|row_col [3])) # (\r1|row_col [2]) ) ) ) # ( \r1|shifter_val [8] & ( !\r1|row_col [1] & ( ((\r1|row_col [0] & ((\r1|row_col [3]) # (\r1|row_col [2])))) 
// # (\KEY[3]~input_o ) ) ) ) # ( !\r1|shifter_val [8] & ( !\r1|row_col [1] & ( (\r1|row_col [2] & (\r1|row_col [0] & (!\r1|row_col [3] & !\KEY[3]~input_o ))) ) ) )

	.dataa(!\r1|row_col [2]),
	.datab(!\r1|row_col [0]),
	.datac(!\r1|row_col [3]),
	.datad(!\KEY[3]~input_o ),
	.datae(!\r1|shifter_val [8]),
	.dataf(!\r1|row_col [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|shifter_val[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|shifter_val[8]~0 .extended_lut = "off";
defparam \r1|shifter_val[8]~0 .lut_mask = 64'h100013FF00005FFF;
defparam \r1|shifter_val[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N50
dffeas \r1|shifter_val[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|shifter_val[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|shifter_val [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|shifter_val[8] .is_wysiwyg = "true";
defparam \r1|shifter_val[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N24
cyclonev_lcell_comb \s1|curr_state~1 (
// Equation(s):
// \s1|curr_state~1_combout  = ( \s1|curr_state [0] & ( \r1|shifter_val [8] & ( (\c1|flip~q  & (\s1|curr_state [1] & !\SW[9]~input_o )) ) ) ) # ( !\s1|curr_state [0] & ( \r1|shifter_val [8] & ( (\c1|flip~q  & !\SW[9]~input_o ) ) ) ) # ( \s1|curr_state [0] & 
// ( !\r1|shifter_val [8] & ( (!\SW[9]~input_o  & ((!\s1|curr_state [1]) # (!\d1|enable~q ))) ) ) ) # ( !\s1|curr_state [0] & ( !\r1|shifter_val [8] & ( (!\s1|curr_state [1] & (!\SW[9]~input_o  & \d1|enable~q )) ) ) )

	.dataa(!\c1|flip~q ),
	.datab(!\s1|curr_state [1]),
	.datac(!\SW[9]~input_o ),
	.datad(!\d1|enable~q ),
	.datae(!\s1|curr_state [0]),
	.dataf(!\r1|shifter_val [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|curr_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|curr_state~1 .extended_lut = "off";
defparam \s1|curr_state~1 .lut_mask = 64'h00C0F0C050501010;
defparam \s1|curr_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N26
dffeas \s1|curr_state[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s1|curr_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s1|curr_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s1|curr_state[0] .is_wysiwyg = "true";
defparam \s1|curr_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N12
cyclonev_lcell_comb \s1|curr_state~0 (
// Equation(s):
// \s1|curr_state~0_combout  = ( \s1|curr_state [1] & ( \r1|shifter_val [8] & ( !\c1|flip~q  ) ) ) # ( !\s1|curr_state [1] & ( \r1|shifter_val [8] & ( (!\c1|flip~q ) # (\s1|curr_state [0]) ) ) ) # ( \s1|curr_state [1] & ( !\r1|shifter_val [8] & ( 
// (!\s1|curr_state [0]) # (!\d1|enable~q ) ) ) ) # ( !\s1|curr_state [1] & ( !\r1|shifter_val [8] & ( (!\s1|curr_state [0] & \d1|enable~q ) ) ) )

	.dataa(!\s1|curr_state [0]),
	.datab(!\d1|enable~q ),
	.datac(!\c1|flip~q ),
	.datad(gnd),
	.datae(!\s1|curr_state [1]),
	.dataf(!\r1|shifter_val [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|curr_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|curr_state~0 .extended_lut = "off";
defparam \s1|curr_state~0 .lut_mask = 64'h2222EEEEF5F5F0F0;
defparam \s1|curr_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N14
dffeas \s1|curr_state[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s1|curr_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s1|curr_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s1|curr_state[1] .is_wysiwyg = "true";
defparam \s1|curr_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N33
cyclonev_lcell_comb \s1|q~0 (
// Equation(s):
// \s1|q~0_combout  = ( \s1|q~q  & ( \r1|shifter_val [8] & ( \s1|curr_state [1] ) ) ) # ( !\s1|q~q  & ( \r1|shifter_val [8] & ( \s1|curr_state [1] ) ) ) # ( \s1|q~q  & ( !\r1|shifter_val [8] & ( ((!\SW[9]~input_o  & !\d1|enable~q )) # (\s1|curr_state [1]) ) 
// ) ) # ( !\s1|q~q  & ( !\r1|shifter_val [8] & ( (\s1|curr_state [1] & ((\d1|enable~q ) # (\SW[9]~input_o ))) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\s1|curr_state [1]),
	.datac(!\d1|enable~q ),
	.datad(gnd),
	.datae(!\s1|q~q ),
	.dataf(!\r1|shifter_val [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|q~0 .extended_lut = "off";
defparam \s1|q~0 .lut_mask = 64'h1313B3B333333333;
defparam \s1|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N34
dffeas \s1|q (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s1|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s1|q .is_wysiwyg = "true";
defparam \s1|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N27
cyclonev_lcell_comb \c1|current_state~13 (
// Equation(s):
// \c1|current_state~13_combout  = ( \d1|enable~q  & ( ((\c1|current_state.CORRECT_MOVE~q  & \c1|finish~q )) # (\c1|current_state.END_GAME~q ) ) ) # ( !\d1|enable~q  & ( \c1|current_state.END_GAME~q  ) )

	.dataa(!\c1|current_state.CORRECT_MOVE~q ),
	.datab(gnd),
	.datac(!\c1|finish~q ),
	.datad(!\c1|current_state.END_GAME~q ),
	.datae(gnd),
	.dataf(!\d1|enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|current_state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|current_state~13 .extended_lut = "off";
defparam \c1|current_state~13 .lut_mask = 64'h00FF00FF05FF05FF;
defparam \c1|current_state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N29
dffeas \c1|current_state.END_GAME (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|current_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.END_GAME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.END_GAME .is_wysiwyg = "true";
defparam \c1|current_state.END_GAME .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N15
cyclonev_lcell_comb \c1|WideOr3~0 (
// Equation(s):
// \c1|WideOr3~0_combout  = (!\c1|current_state.END_GAME~q  & !\c1|current_state.INCORRECT_MOVE~q )

	.dataa(!\c1|current_state.END_GAME~q ),
	.datab(!\c1|current_state.INCORRECT_MOVE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|WideOr3~0 .extended_lut = "off";
defparam \c1|WideOr3~0 .lut_mask = 64'h8888888888888888;
defparam \c1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N36
cyclonev_lcell_comb \c1|message_status[18]~1 (
// Equation(s):
// \c1|message_status[18]~1_combout  = ( !\c1|WideOr3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|message_status[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|message_status[18]~1 .extended_lut = "off";
defparam \c1|message_status[18]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \c1|message_status[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N18
cyclonev_lcell_comb \c1|win~6 (
// Equation(s):
// \c1|win~6_combout  = ( \c1|win~3_combout  & ( (!\SW[9]~input_o  & ((\c1|win~5_combout ) # (\c1|win~4_combout ))) ) ) # ( !\c1|win~3_combout  & ( (!\SW[9]~input_o  & (((\c1|win~5_combout ) # (\c1|curr_board~0_combout )) # (\c1|win~4_combout ))) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\c1|win~4_combout ),
	.datac(!\c1|curr_board~0_combout ),
	.datad(!\c1|win~5_combout ),
	.datae(gnd),
	.dataf(!\c1|win~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|win~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|win~6 .extended_lut = "off";
defparam \c1|win~6 .lut_mask = 64'h2AAA2AAA22AA22AA;
defparam \c1|win~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N20
dffeas \c1|win (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|win~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|win~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|win .is_wysiwyg = "true";
defparam \c1|win .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N21
cyclonev_lcell_comb \c1|full~12 (
// Equation(s):
// \c1|full~12_combout  = ( \c1|full~5_combout  & ( !\SW[9]~input_o  ) ) # ( !\c1|full~5_combout  & ( (!\SW[9]~input_o  & \c1|full~11_combout ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c1|full~11_combout ),
	.datae(gnd),
	.dataf(!\c1|full~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|full~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|full~12 .extended_lut = "off";
defparam \c1|full~12 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \c1|full~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N23
dffeas \c1|full (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|full~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|win~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|full .is_wysiwyg = "true";
defparam \c1|full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N0
cyclonev_lcell_comb \c1|message_status[18]~0 (
// Equation(s):
// \c1|message_status[18]~0_combout  = ( \c1|current_state.INCORRECT_MOVE~q  & ( !\SW[9]~input_o  & ( (!\c1|current_state.END_GAME~q ) # ((\c1|full~q ) # (\c1|win~q )) ) ) ) # ( !\c1|current_state.INCORRECT_MOVE~q  & ( !\SW[9]~input_o  & ( 
// (!\c1|current_state.END_GAME~q  & (((!\c1|current_state.LOAD_MOVE~q )))) # (\c1|current_state.END_GAME~q  & (((\c1|full~q )) # (\c1|win~q ))) ) ) )

	.dataa(!\c1|current_state.END_GAME~q ),
	.datab(!\c1|win~q ),
	.datac(!\c1|full~q ),
	.datad(!\c1|current_state.LOAD_MOVE~q ),
	.datae(!\c1|current_state.INCORRECT_MOVE~q ),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|message_status[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|message_status[18]~0 .extended_lut = "off";
defparam \c1|message_status[18]~0 .lut_mask = 64'hBF15BFBF00000000;
defparam \c1|message_status[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N38
dffeas \c1|message_status[18] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|message_status[18]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [18]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[18] .is_wysiwyg = "true";
defparam \c1|message_status[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N39
cyclonev_lcell_comb \c1|Selector16~0 (
// Equation(s):
// \c1|Selector16~0_combout  = (!\c1|current_state.END_GAME~q  & (\c1|current_state.INCORRECT_MOVE~q )) # (\c1|current_state.END_GAME~q  & ((!\c1|win~q )))

	.dataa(!\c1|current_state.END_GAME~q ),
	.datab(!\c1|current_state.INCORRECT_MOVE~q ),
	.datac(!\c1|win~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector16~0 .extended_lut = "off";
defparam \c1|Selector16~0 .lut_mask = 64'h7272727272727272;
defparam \c1|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N41
dffeas \c1|message_status[19] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [19]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[19] .is_wysiwyg = "true";
defparam \c1|message_status[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N42
cyclonev_lcell_comb \c1|Selector19~0 (
// Equation(s):
// \c1|Selector19~0_combout  = (!\c1|player_select~q ) # ((\c1|current_state.INCORRECT_MOVE~q ) # (\c1|current_state.END_GAME~q ))

	.dataa(gnd),
	.datab(!\c1|player_select~q ),
	.datac(!\c1|current_state.END_GAME~q ),
	.datad(!\c1|current_state.INCORRECT_MOVE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector19~0 .extended_lut = "off";
defparam \c1|Selector19~0 .lut_mask = 64'hCFFFCFFFCFFFCFFF;
defparam \c1|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N44
dffeas \c1|message_status[16] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [16]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[16] .is_wysiwyg = "true";
defparam \c1|message_status[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N15
cyclonev_lcell_comb \c1|Selector18~0 (
// Equation(s):
// \c1|Selector18~0_combout  = ( \c1|win~q  & ( (!\c1|current_state.END_GAME~q  & ((\c1|player_select~q ) # (\c1|current_state.INCORRECT_MOVE~q ))) ) ) # ( !\c1|win~q  & ( ((\c1|current_state.END_GAME~q ) # (\c1|player_select~q )) # 
// (\c1|current_state.INCORRECT_MOVE~q ) ) )

	.dataa(gnd),
	.datab(!\c1|current_state.INCORRECT_MOVE~q ),
	.datac(!\c1|player_select~q ),
	.datad(!\c1|current_state.END_GAME~q ),
	.datae(gnd),
	.dataf(!\c1|win~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector18~0 .extended_lut = "off";
defparam \c1|Selector18~0 .lut_mask = 64'h3FFF3FFF3F003F00;
defparam \c1|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N17
dffeas \c1|message_status[17] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [17]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[17] .is_wysiwyg = "true";
defparam \c1|message_status[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N51
cyclonev_lcell_comb \h2|HEX[0]~0 (
// Equation(s):
// \h2|HEX[0]~0_combout  = ( \c1|message_status [18] & ( \c1|message_status [17] & ( !\c1|message_status [19] $ (\c1|message_status [16]) ) ) ) # ( !\c1|message_status [18] & ( \c1|message_status [17] & ( (\c1|message_status [19] & \c1|message_status [16]) ) 
// ) ) # ( \c1|message_status [18] & ( !\c1|message_status [17] & ( (!\c1|message_status [16]) # (\c1|message_status [19]) ) ) ) # ( !\c1|message_status [18] & ( !\c1|message_status [17] & ( (!\c1|message_status [19] & \c1|message_status [16]) ) ) )

	.dataa(!\c1|message_status [19]),
	.datab(gnd),
	.datac(!\c1|message_status [16]),
	.datad(gnd),
	.datae(!\c1|message_status [18]),
	.dataf(!\c1|message_status [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|HEX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|HEX[0]~0 .extended_lut = "off";
defparam \h2|HEX[0]~0 .lut_mask = 64'h0A0AF5F50505A5A5;
defparam \h2|HEX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N54
cyclonev_lcell_comb \h2|HEX[1]~1 (
// Equation(s):
// \h2|HEX[1]~1_combout  = ( \c1|message_status [17] & ( (!\c1|message_status [16] & ((\c1|message_status [18]))) # (\c1|message_status [16] & (\c1|message_status [19])) ) ) # ( !\c1|message_status [17] & ( (!\c1|message_status [19] & (\c1|message_status 
// [16] & \c1|message_status [18])) ) )

	.dataa(!\c1|message_status [19]),
	.datab(!\c1|message_status [16]),
	.datac(!\c1|message_status [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|message_status [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|HEX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|HEX[1]~1 .extended_lut = "off";
defparam \h2|HEX[1]~1 .lut_mask = 64'h020202021D1D1D1D;
defparam \h2|HEX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N3
cyclonev_lcell_comb \h2|HEX[2]~2 (
// Equation(s):
// \h2|HEX[2]~2_combout  = ( \c1|message_status [18] & ( \c1|message_status [17] & ( (!\c1|message_status [16]) # (\c1|message_status [19]) ) ) ) # ( !\c1|message_status [18] & ( \c1|message_status [17] & ( (!\c1|message_status [19] & !\c1|message_status 
// [16]) ) ) ) # ( !\c1|message_status [18] & ( !\c1|message_status [17] & ( (\c1|message_status [19] & \c1|message_status [16]) ) ) )

	.dataa(!\c1|message_status [19]),
	.datab(gnd),
	.datac(!\c1|message_status [16]),
	.datad(gnd),
	.datae(!\c1|message_status [18]),
	.dataf(!\c1|message_status [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|HEX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|HEX[2]~2 .extended_lut = "off";
defparam \h2|HEX[2]~2 .lut_mask = 64'h05050000A0A0F5F5;
defparam \h2|HEX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N30
cyclonev_lcell_comb \h2|HEX[3]~3 (
// Equation(s):
// \h2|HEX[3]~3_combout  = ( \c1|message_status [17] & ( (!\c1|message_status [19] & (!\c1|message_status [16] & \c1|message_status [18])) # (\c1|message_status [19] & (!\c1|message_status [16] $ (\c1|message_status [18]))) ) ) # ( !\c1|message_status [17] & 
// ( (\c1|message_status [16] & !\c1|message_status [18]) ) )

	.dataa(!\c1|message_status [19]),
	.datab(!\c1|message_status [16]),
	.datac(!\c1|message_status [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|message_status [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|HEX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|HEX[3]~3 .extended_lut = "off";
defparam \h2|HEX[3]~3 .lut_mask = 64'h3030303049494949;
defparam \h2|HEX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N12
cyclonev_lcell_comb \h2|HEX[4]~4 (
// Equation(s):
// \h2|HEX[4]~4_combout  = ( \c1|message_status [17] & ( (\c1|message_status [16] & ((!\c1|message_status [19]) # (\c1|message_status [18]))) ) ) # ( !\c1|message_status [17] & ( (!\c1|message_status [19] & ((\c1|message_status [18]) # (\c1|message_status 
// [16]))) ) )

	.dataa(!\c1|message_status [19]),
	.datab(!\c1|message_status [16]),
	.datac(!\c1|message_status [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|message_status [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|HEX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|HEX[4]~4 .extended_lut = "off";
defparam \h2|HEX[4]~4 .lut_mask = 64'h2A2A2A2A23232323;
defparam \h2|HEX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N9
cyclonev_lcell_comb \h2|HEX[5]~5 (
// Equation(s):
// \h2|HEX[5]~5_combout  = ( \c1|message_status [18] & ( \c1|message_status [17] & ( !\c1|message_status [19] $ (\c1|message_status [16]) ) ) ) # ( !\c1|message_status [18] & ( \c1|message_status [17] & ( !\c1|message_status [19] ) ) ) # ( \c1|message_status 
// [18] & ( !\c1|message_status [17] & ( (\c1|message_status [19] & \c1|message_status [16]) ) ) ) # ( !\c1|message_status [18] & ( !\c1|message_status [17] & ( (!\c1|message_status [19] & \c1|message_status [16]) ) ) )

	.dataa(!\c1|message_status [19]),
	.datab(gnd),
	.datac(!\c1|message_status [16]),
	.datad(gnd),
	.datae(!\c1|message_status [18]),
	.dataf(!\c1|message_status [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|HEX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|HEX[5]~5 .extended_lut = "off";
defparam \h2|HEX[5]~5 .lut_mask = 64'h0A0A0505AAAAA5A5;
defparam \h2|HEX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N36
cyclonev_lcell_comb \h2|HEX[6]~6 (
// Equation(s):
// \h2|HEX[6]~6_combout  = ( \c1|message_status [17] & ( (\c1|message_status [19] & (\c1|message_status [16] & \c1|message_status [18])) ) ) # ( !\c1|message_status [17] & ( (!\c1|message_status [19] & ((!\c1|message_status [18]))) # (\c1|message_status [19] 
// & (!\c1|message_status [16] & \c1|message_status [18])) ) )

	.dataa(!\c1|message_status [19]),
	.datab(!\c1|message_status [16]),
	.datac(!\c1|message_status [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|message_status [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|HEX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|HEX[6]~6 .extended_lut = "off";
defparam \h2|HEX[6]~6 .lut_mask = 64'hA4A4A4A401010101;
defparam \h2|HEX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N42
cyclonev_lcell_comb \c1|Selector18~1 (
// Equation(s):
// \c1|Selector18~1_combout  = (!\c1|current_state.END_GAME~q ) # (!\c1|win~q )

	.dataa(!\c1|current_state.END_GAME~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c1|win~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector18~1 .extended_lut = "off";
defparam \c1|Selector18~1 .lut_mask = 64'hFFAAFFAAFFAAFFAA;
defparam \c1|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N44
dffeas \c1|message_status[12] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [12]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[12] .is_wysiwyg = "true";
defparam \c1|message_status[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y8_N17
dffeas \c1|message_status[10] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [10]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[10] .is_wysiwyg = "true";
defparam \c1|message_status[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N45
cyclonev_lcell_comb \h4|HEX~0 (
// Equation(s):
// \h4|HEX~0_combout  = ( \c1|message_status [10] ) # ( !\c1|message_status [10] & ( \c1|message_status [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c1|message_status [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|message_status [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|HEX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|HEX~0 .extended_lut = "off";
defparam \h4|HEX~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \h4|HEX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N36
cyclonev_lcell_comb \h4|HEX[2]~1 (
// Equation(s):
// \h4|HEX[2]~1_combout  = ( \c1|message_status [10] & ( \c1|message_status [12] ) ) # ( !\c1|message_status [10] & ( !\c1|message_status [12] ) )

	.dataa(gnd),
	.datab(!\c1|message_status [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c1|message_status [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|HEX[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|HEX[2]~1 .extended_lut = "off";
defparam \h4|HEX[2]~1 .lut_mask = 64'hCCCC3333CCCC3333;
defparam \h4|HEX[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N33
cyclonev_lcell_comb \h4|HEX~2 (
// Equation(s):
// \h4|HEX~2_combout  = ( \c1|message_status [10] & ( \c1|message_status [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c1|message_status [12]),
	.datad(gnd),
	.datae(!\c1|message_status [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|HEX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|HEX~2 .extended_lut = "off";
defparam \h4|HEX~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \h4|HEX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N24
cyclonev_lcell_comb \c1|Selector29~0 (
// Equation(s):
// \c1|Selector29~0_combout  = ( \c1|row_reg [2] & ( (!\c1|current_state.END_GAME~q  & (!\c1|current_state.INCORRECT_MOVE~q )) # (\c1|current_state.END_GAME~q  & ((\c1|win~q ))) ) ) # ( !\c1|row_reg [2] & ( (\c1|current_state.END_GAME~q  & \c1|win~q ) ) )

	.dataa(!\c1|current_state.END_GAME~q ),
	.datab(!\c1|current_state.INCORRECT_MOVE~q ),
	.datac(!\c1|win~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|row_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector29~0 .extended_lut = "off";
defparam \c1|Selector29~0 .lut_mask = 64'h050505058D8D8D8D;
defparam \c1|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N26
dffeas \c1|message_status[6] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [6]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[6] .is_wysiwyg = "true";
defparam \c1|message_status[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N33
cyclonev_lcell_comb \c1|Selector28~0 (
// Equation(s):
// \c1|Selector28~0_combout  = ( \c1|row_reg [3] & ( (!\c1|current_state.END_GAME~q ) # (\c1|win~q ) ) ) # ( !\c1|row_reg [3] & ( (!\c1|current_state.END_GAME~q  & ((\c1|current_state.INCORRECT_MOVE~q ))) # (\c1|current_state.END_GAME~q  & (\c1|win~q )) ) )

	.dataa(!\c1|current_state.END_GAME~q ),
	.datab(!\c1|win~q ),
	.datac(!\c1|current_state.INCORRECT_MOVE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|row_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector28~0 .extended_lut = "off";
defparam \c1|Selector28~0 .lut_mask = 64'h1B1B1B1BBBBBBBBB;
defparam \c1|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N35
dffeas \c1|message_status[7] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [7]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[7] .is_wysiwyg = "true";
defparam \c1|message_status[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N27
cyclonev_lcell_comb \c1|Selector31~0 (
// Equation(s):
// \c1|Selector31~0_combout  = ( !\c1|row_reg [0] & ( (!\c1|current_state.END_GAME~q  & !\c1|current_state.INCORRECT_MOVE~q ) ) )

	.dataa(!\c1|current_state.END_GAME~q ),
	.datab(gnd),
	.datac(!\c1|current_state.INCORRECT_MOVE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|row_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector31~0 .extended_lut = "off";
defparam \c1|Selector31~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \c1|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N29
dffeas \c1|message_status[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[4] .is_wysiwyg = "true";
defparam \c1|message_status[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N30
cyclonev_lcell_comb \c1|Selector30~0 (
// Equation(s):
// \c1|Selector30~0_combout  = ( \c1|row_reg [1] & ( (!\c1|current_state.END_GAME~q ) # (\c1|win~q ) ) ) # ( !\c1|row_reg [1] & ( (!\c1|current_state.END_GAME~q  & ((\c1|current_state.INCORRECT_MOVE~q ))) # (\c1|current_state.END_GAME~q  & (\c1|win~q )) ) )

	.dataa(!\c1|current_state.END_GAME~q ),
	.datab(!\c1|win~q ),
	.datac(gnd),
	.datad(!\c1|current_state.INCORRECT_MOVE~q ),
	.datae(gnd),
	.dataf(!\c1|row_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector30~0 .extended_lut = "off";
defparam \c1|Selector30~0 .lut_mask = 64'h11BB11BBBBBBBBBB;
defparam \c1|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N32
dffeas \c1|message_status[5] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[5] .is_wysiwyg = "true";
defparam \c1|message_status[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N48
cyclonev_lcell_comb \h5|HEX[0]~0 (
// Equation(s):
// \h5|HEX[0]~0_combout  = ( \c1|message_status [5] & ( (!\c1|message_status [7] & (\c1|message_status [6] & !\c1|message_status [4])) # (\c1|message_status [7] & ((\c1|message_status [4]))) ) ) # ( !\c1|message_status [5] & ( !\c1|message_status [6] $ 
// (((!\c1|message_status [4]) # (\c1|message_status [7]))) ) )

	.dataa(!\c1|message_status [6]),
	.datab(gnd),
	.datac(!\c1|message_status [7]),
	.datad(!\c1|message_status [4]),
	.datae(gnd),
	.dataf(!\c1|message_status [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|HEX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|HEX[0]~0 .extended_lut = "off";
defparam \h5|HEX[0]~0 .lut_mask = 64'h55A555A5500F500F;
defparam \h5|HEX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N9
cyclonev_lcell_comb \h5|HEX[1]~1 (
// Equation(s):
// \h5|HEX[1]~1_combout  = ( \c1|message_status [6] & ( !\c1|message_status [5] $ (((!\c1|message_status [4]) # (\c1|message_status [7]))) ) ) # ( !\c1|message_status [6] & ( (\c1|message_status [7] & (\c1|message_status [5] & \c1|message_status [4])) ) )

	.dataa(!\c1|message_status [7]),
	.datab(gnd),
	.datac(!\c1|message_status [5]),
	.datad(!\c1|message_status [4]),
	.datae(!\c1|message_status [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|HEX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|HEX[1]~1 .extended_lut = "off";
defparam \h5|HEX[1]~1 .lut_mask = 64'h00050FA500050FA5;
defparam \h5|HEX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N45
cyclonev_lcell_comb \h5|HEX[2]~2 (
// Equation(s):
// \h5|HEX[2]~2_combout  = ( \c1|message_status [7] & ( (!\c1|message_status [5] & (\c1|message_status [4] & !\c1|message_status [6])) # (\c1|message_status [5] & ((\c1|message_status [6]))) ) ) # ( !\c1|message_status [7] & ( (!\c1|message_status [4] & 
// \c1|message_status [5]) ) )

	.dataa(!\c1|message_status [4]),
	.datab(gnd),
	.datac(!\c1|message_status [5]),
	.datad(!\c1|message_status [6]),
	.datae(gnd),
	.dataf(!\c1|message_status [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|HEX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|HEX[2]~2 .extended_lut = "off";
defparam \h5|HEX[2]~2 .lut_mask = 64'h0A0A0A0A500F500F;
defparam \h5|HEX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N36
cyclonev_lcell_comb \h5|HEX[3]~3 (
// Equation(s):
// \h5|HEX[3]~3_combout  = ( \c1|message_status [7] & ( (!\c1|message_status [5] & (\c1|message_status [4] & !\c1|message_status [6])) # (\c1|message_status [5] & (!\c1|message_status [4] $ (\c1|message_status [6]))) ) ) # ( !\c1|message_status [7] & ( 
// (!\c1|message_status [5] & (\c1|message_status [4] & !\c1|message_status [6])) # (\c1|message_status [5] & (!\c1|message_status [4] & \c1|message_status [6])) ) )

	.dataa(gnd),
	.datab(!\c1|message_status [5]),
	.datac(!\c1|message_status [4]),
	.datad(!\c1|message_status [6]),
	.datae(gnd),
	.dataf(!\c1|message_status [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|HEX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|HEX[3]~3 .extended_lut = "off";
defparam \h5|HEX[3]~3 .lut_mask = 64'h0C300C303C033C03;
defparam \h5|HEX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N21
cyclonev_lcell_comb \h5|HEX[4]~4 (
// Equation(s):
// \h5|HEX[4]~4_combout  = ( \c1|message_status [7] & ( (\c1|message_status [4] & (\c1|message_status [5] & \c1|message_status [6])) ) ) # ( !\c1|message_status [7] & ( ((!\c1|message_status [5] & \c1|message_status [6])) # (\c1|message_status [4]) ) )

	.dataa(!\c1|message_status [4]),
	.datab(gnd),
	.datac(!\c1|message_status [5]),
	.datad(!\c1|message_status [6]),
	.datae(gnd),
	.dataf(!\c1|message_status [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|HEX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|HEX[4]~4 .extended_lut = "off";
defparam \h5|HEX[4]~4 .lut_mask = 64'h55F555F500050005;
defparam \h5|HEX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N54
cyclonev_lcell_comb \h5|HEX[5]~5 (
// Equation(s):
// \h5|HEX[5]~5_combout  = ( \c1|message_status [7] & ( (\c1|message_status [4] & \c1|message_status [6]) ) ) # ( !\c1|message_status [7] & ( (!\c1|message_status [4] & (\c1|message_status [5])) # (\c1|message_status [4] & ((!\c1|message_status [6]))) ) )

	.dataa(!\c1|message_status [4]),
	.datab(!\c1|message_status [5]),
	.datac(!\c1|message_status [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|message_status [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|HEX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|HEX[5]~5 .extended_lut = "off";
defparam \h5|HEX[5]~5 .lut_mask = 64'h7272727205050505;
defparam \h5|HEX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N57
cyclonev_lcell_comb \h5|HEX[6]~6 (
// Equation(s):
// \h5|HEX[6]~6_combout  = ( \c1|message_status [7] & ( (\c1|message_status [6] & (!\c1|message_status [4] $ (\c1|message_status [5]))) ) ) # ( !\c1|message_status [7] & ( (!\c1|message_status [5] & !\c1|message_status [6]) ) )

	.dataa(!\c1|message_status [4]),
	.datab(!\c1|message_status [5]),
	.datac(gnd),
	.datad(!\c1|message_status [6]),
	.datae(gnd),
	.dataf(!\c1|message_status [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|HEX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|HEX[6]~6 .extended_lut = "off";
defparam \h5|HEX[6]~6 .lut_mask = 64'hCC00CC0000990099;
defparam \h5|HEX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N1
dffeas \c1|column_reg[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c1|Add0~0_combout ),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|column_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|column_reg[1] .is_wysiwyg = "true";
defparam \c1|column_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N33
cyclonev_lcell_comb \c1|Selector34~0 (
// Equation(s):
// \c1|Selector34~0_combout  = ( \c1|column_reg [1] & ( (!\c1|current_state.END_GAME~q  & ((!\c1|current_state.INCORRECT_MOVE~q ))) # (\c1|current_state.END_GAME~q  & (\c1|win~q )) ) ) # ( !\c1|column_reg [1] & ( (\c1|current_state.END_GAME~q  & \c1|win~q ) 
// ) )

	.dataa(!\c1|current_state.END_GAME~q ),
	.datab(!\c1|win~q ),
	.datac(!\c1|current_state.INCORRECT_MOVE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|column_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector34~0 .extended_lut = "off";
defparam \c1|Selector34~0 .lut_mask = 64'h11111111B1B1B1B1;
defparam \c1|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N35
dffeas \c1|message_status[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[1] .is_wysiwyg = "true";
defparam \c1|message_status[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N30
cyclonev_lcell_comb \c1|Selector33~0 (
// Equation(s):
// \c1|Selector33~0_combout  = ( \c1|column_reg [2] & ( (!\c1|current_state.END_GAME~q ) # (\c1|win~q ) ) ) # ( !\c1|column_reg [2] & ( (!\c1|current_state.END_GAME~q  & ((\c1|current_state.INCORRECT_MOVE~q ))) # (\c1|current_state.END_GAME~q  & (\c1|win~q 
// )) ) )

	.dataa(!\c1|current_state.END_GAME~q ),
	.datab(!\c1|win~q ),
	.datac(gnd),
	.datad(!\c1|current_state.INCORRECT_MOVE~q ),
	.datae(gnd),
	.dataf(!\c1|column_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector33~0 .extended_lut = "off";
defparam \c1|Selector33~0 .lut_mask = 64'h11BB11BBBBBBBBBB;
defparam \c1|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N32
dffeas \c1|message_status[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[2] .is_wysiwyg = "true";
defparam \c1|message_status[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N46
dffeas \c1|column_reg[3]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\c1|column_reg[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|column_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|column_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \c1|column_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N45
cyclonev_lcell_comb \c1|Selector32~0 (
// Equation(s):
// \c1|Selector32~0_combout  = ( \c1|column_reg[3]~DUPLICATE_q  & ( !\c1|current_state.END_GAME~q  ) ) # ( !\c1|column_reg[3]~DUPLICATE_q  & ( (!\c1|current_state.END_GAME~q  & \c1|current_state.INCORRECT_MOVE~q ) ) )

	.dataa(!\c1|current_state.END_GAME~q ),
	.datab(gnd),
	.datac(!\c1|current_state.INCORRECT_MOVE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|column_reg[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector32~0 .extended_lut = "off";
defparam \c1|Selector32~0 .lut_mask = 64'h0A0A0A0AAAAAAAAA;
defparam \c1|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N47
dffeas \c1|message_status[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[3] .is_wysiwyg = "true";
defparam \c1|message_status[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N12
cyclonev_lcell_comb \c1|Selector35~0 (
// Equation(s):
// \c1|Selector35~0_combout  = ( \c1|column_reg [0] & ( (!\c1|current_state.END_GAME~q  & \c1|current_state.INCORRECT_MOVE~q ) ) ) # ( !\c1|column_reg [0] & ( !\c1|current_state.END_GAME~q  ) )

	.dataa(!\c1|current_state.END_GAME~q ),
	.datab(!\c1|current_state.INCORRECT_MOVE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|column_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector35~0 .extended_lut = "off";
defparam \c1|Selector35~0 .lut_mask = 64'hAAAAAAAA22222222;
defparam \c1|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N14
dffeas \c1|message_status[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|message_status[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|message_status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|message_status[0] .is_wysiwyg = "true";
defparam \c1|message_status[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N3
cyclonev_lcell_comb \h6|HEX[0]~0 (
// Equation(s):
// \h6|HEX[0]~0_combout  = ( \c1|message_status [0] & ( !\c1|message_status [3] $ (((\c1|message_status [2]) # (\c1|message_status [1]))) ) ) # ( !\c1|message_status [0] & ( (\c1|message_status [2] & ((!\c1|message_status [1]) # (!\c1|message_status [3]))) ) 
// )

	.dataa(!\c1|message_status [1]),
	.datab(!\c1|message_status [2]),
	.datac(!\c1|message_status [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|message_status [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6|HEX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6|HEX[0]~0 .extended_lut = "off";
defparam \h6|HEX[0]~0 .lut_mask = 64'h3232323287878787;
defparam \h6|HEX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N0
cyclonev_lcell_comb \h6|HEX[1]~1 (
// Equation(s):
// \h6|HEX[1]~1_combout  = ( \c1|message_status [0] & ( (!\c1|message_status [1] & (\c1|message_status [2] & !\c1|message_status [3])) # (\c1|message_status [1] & ((\c1|message_status [3]))) ) ) # ( !\c1|message_status [0] & ( (\c1|message_status [1] & 
// \c1|message_status [2]) ) )

	.dataa(!\c1|message_status [1]),
	.datab(!\c1|message_status [2]),
	.datac(gnd),
	.datad(!\c1|message_status [3]),
	.datae(gnd),
	.dataf(!\c1|message_status [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6|HEX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6|HEX[1]~1 .extended_lut = "off";
defparam \h6|HEX[1]~1 .lut_mask = 64'h1111111122552255;
defparam \h6|HEX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N18
cyclonev_lcell_comb \h6|HEX[2]~2 (
// Equation(s):
// \h6|HEX[2]~2_combout  = ( \c1|message_status [0] & ( (\c1|message_status [3] & (!\c1|message_status [1] $ (\c1|message_status [2]))) ) ) # ( !\c1|message_status [0] & ( (\c1|message_status [1] & ((!\c1|message_status [3]) # (\c1|message_status [2]))) ) )

	.dataa(!\c1|message_status [1]),
	.datab(!\c1|message_status [2]),
	.datac(gnd),
	.datad(!\c1|message_status [3]),
	.datae(gnd),
	.dataf(!\c1|message_status [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6|HEX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6|HEX[2]~2 .extended_lut = "off";
defparam \h6|HEX[2]~2 .lut_mask = 64'h5511551100990099;
defparam \h6|HEX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N21
cyclonev_lcell_comb \h6|HEX[3]~3 (
// Equation(s):
// \h6|HEX[3]~3_combout  = ( \c1|message_status [0] & ( (!\c1|message_status [1] & (!\c1|message_status [2])) # (\c1|message_status [1] & (\c1|message_status [2] & \c1|message_status [3])) ) ) # ( !\c1|message_status [0] & ( (\c1|message_status [1] & 
// (!\c1|message_status [2] $ (!\c1|message_status [3]))) ) )

	.dataa(!\c1|message_status [1]),
	.datab(!\c1|message_status [2]),
	.datac(!\c1|message_status [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|message_status [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6|HEX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6|HEX[3]~3 .extended_lut = "off";
defparam \h6|HEX[3]~3 .lut_mask = 64'h1414141489898989;
defparam \h6|HEX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N48
cyclonev_lcell_comb \h6|HEX[4]~4 (
// Equation(s):
// \h6|HEX[4]~4_combout  = ( \c1|message_status [0] & ( (!\c1|message_status [3]) # ((\c1|message_status [1] & \c1|message_status [2])) ) ) # ( !\c1|message_status [0] & ( (!\c1|message_status [1] & (\c1|message_status [2] & !\c1|message_status [3])) ) )

	.dataa(!\c1|message_status [1]),
	.datab(!\c1|message_status [2]),
	.datac(gnd),
	.datad(!\c1|message_status [3]),
	.datae(gnd),
	.dataf(!\c1|message_status [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6|HEX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6|HEX[4]~4 .extended_lut = "off";
defparam \h6|HEX[4]~4 .lut_mask = 64'h22002200FF11FF11;
defparam \h6|HEX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N51
cyclonev_lcell_comb \h6|HEX[5]~5 (
// Equation(s):
// \h6|HEX[5]~5_combout  = ( \c1|message_status [0] & ( !\c1|message_status [2] $ (\c1|message_status [3]) ) ) # ( !\c1|message_status [0] & ( (\c1|message_status [1] & !\c1|message_status [3]) ) )

	.dataa(!\c1|message_status [1]),
	.datab(!\c1|message_status [2]),
	.datac(!\c1|message_status [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|message_status [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6|HEX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6|HEX[5]~5 .extended_lut = "off";
defparam \h6|HEX[5]~5 .lut_mask = 64'h50505050C3C3C3C3;
defparam \h6|HEX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N24
cyclonev_lcell_comb \h6|HEX[6]~6 (
// Equation(s):
// \h6|HEX[6]~6_combout  = ( \c1|message_status [2] & ( (\c1|message_status [3] & (!\c1|message_status [0] $ (\c1|message_status [1]))) ) ) # ( !\c1|message_status [2] & ( (!\c1|message_status [1] & !\c1|message_status [3]) ) )

	.dataa(gnd),
	.datab(!\c1|message_status [0]),
	.datac(!\c1|message_status [1]),
	.datad(!\c1|message_status [3]),
	.datae(gnd),
	.dataf(!\c1|message_status [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h6|HEX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h6|HEX[6]~6 .extended_lut = "off";
defparam \h6|HEX[6]~6 .lut_mask = 64'hF000F00000C300C3;
defparam \h6|HEX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N0
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N54
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [0] & ( (!\VGA|controller|xCounter [6] & (!\VGA|controller|xCounter [5] & \VGA|controller|xCounter [1])) ) )

	.dataa(!\VGA|controller|xCounter [6]),
	.datab(!\VGA|controller|xCounter [5]),
	.datac(!\VGA|controller|xCounter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0000000008080808;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N24
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N27
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N28
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N25
dffeas \VGA|controller|xCounter[8]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N48
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter[8]~DUPLICATE_q  & ( (\VGA|controller|xCounter [3] & (\VGA|controller|xCounter [4] & (\VGA|controller|xCounter [9] & \VGA|controller|xCounter [2]))) ) )

	.dataa(!\VGA|controller|xCounter [3]),
	.datab(!\VGA|controller|xCounter [4]),
	.datac(!\VGA|controller|xCounter [9]),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000000010001;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N57
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|Equal0~0_combout  & ( (!\VGA|controller|xCounter [7] & \VGA|controller|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h0000000000F000F0;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N1
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N3
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N6
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N7
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N9
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N10
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N12
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N13
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N15
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N17
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N18
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N20
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N21
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N22
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N26
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N8
dffeas \VGA|controller|xCounter[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N51
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter[2]~DUPLICATE_q  & ( \VGA|controller|xCounter [4] ) ) # ( !\VGA|controller|xCounter[2]~DUPLICATE_q  & ( (\VGA|controller|xCounter [4] & (((\VGA|controller|xCounter [0] & 
// \VGA|controller|xCounter [1])) # (\VGA|controller|xCounter [3]))) ) )

	.dataa(!\VGA|controller|xCounter [3]),
	.datab(!\VGA|controller|xCounter [4]),
	.datac(!\VGA|controller|xCounter [0]),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h1113111333333333;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N30
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|xCounter [7]) # ((\VGA|controller|xCounter [6] & \VGA|controller|xCounter [5]))) # (\VGA|controller|xCounter [8]) ) ) ) # ( 
// !\VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|xCounter [7]) # ((!\VGA|controller|xCounter [6] & !\VGA|controller|xCounter [5]))) # (\VGA|controller|xCounter [8]) ) ) ) # ( \VGA|controller|VGA_HS1~0_combout  & 
// ( !\VGA|controller|xCounter [9] ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( !\VGA|controller|xCounter [9] ) )

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|xCounter [6]),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(!\VGA|controller|VGA_HS1~0_combout ),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFDDDDDDF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N31
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N15
cyclonev_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = \VGA|controller|VGA_HS1~q 

	.dataa(!\VGA|controller|VGA_HS1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 64'h5555555555555555;
defparam \VGA|controller|VGA_HS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N16
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N0
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N15
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N18
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N19
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N21
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N22
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N24
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N25
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N27
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N28
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N57
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [8] & ( (!\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [9] & !\VGA|controller|yCounter [6]))) ) )

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(!\VGA|controller|yCounter [7]),
	.datac(!\VGA|controller|yCounter [9]),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h0800080000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N36
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( !\VGA|controller|yCounter [4] & ( (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [0] & !\VGA|controller|yCounter [1]))) ) )

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(!\VGA|controller|yCounter [3]),
	.datac(!\VGA|controller|yCounter [0]),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h1000100000000000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N30
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|always1~2_combout  & ( (\VGA|controller|Equal0~1_combout  & (\VGA|controller|always1~1_combout  & (!\VGA|controller|xCounter [7] & \VGA|controller|Equal0~0_combout ))) ) )

	.dataa(!\VGA|controller|Equal0~1_combout ),
	.datab(!\VGA|controller|always1~1_combout ),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|Equal0~0_combout ),
	.datae(!\VGA|controller|always1~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000001000000010;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N1
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N3
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N5
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N6
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N7
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N9
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N11
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N12
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N14
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N16
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N54
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [8] & ( (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [7] & \VGA|controller|yCounter [6])) ) )

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(!\VGA|controller|yCounter [7]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000001010101;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N39
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [3] & ( (\VGA|controller|yCounter [2] & !\VGA|controller|yCounter [4]) ) )

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h0000000050505050;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N48
cyclonev_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = ( \VGA|controller|always1~0_combout  & ( (!\VGA|controller|VGA_VS1~0_combout ) # ((!\VGA|controller|yCounter [1] $ (\VGA|controller|yCounter [0])) # (\VGA|controller|yCounter [9])) ) ) # ( 
// !\VGA|controller|always1~0_combout  )

	.dataa(!\VGA|controller|VGA_VS1~0_combout ),
	.datab(!\VGA|controller|yCounter [9]),
	.datac(!\VGA|controller|yCounter [1]),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(!\VGA|controller|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFFFFFFFFBBFFBBF;
defparam \VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N49
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N37
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N51
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter[8]~DUPLICATE_q  & ( (!\VGA|controller|VGA_VS1~0_combout  & (!\VGA|controller|yCounter [9] & !\VGA|controller|xCounter [9])) ) ) # ( !\VGA|controller|xCounter[8]~DUPLICATE_q  & ( 
// (!\VGA|controller|VGA_VS1~0_combout  & (!\VGA|controller|yCounter [9] & ((!\VGA|controller|xCounter [9]) # (!\VGA|controller|xCounter [7])))) ) )

	.dataa(!\VGA|controller|VGA_VS1~0_combout ),
	.datab(!\VGA|controller|yCounter [9]),
	.datac(!\VGA|controller|xCounter [9]),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'h8880888080808080;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N53
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y46_N36
cyclonev_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = ( \VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y46_N37
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N13
dffeas \VGA|controller|yCounter[4]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N10
dffeas \VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~11  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\VGA|controller|xCounter[8]~DUPLICATE_q  $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  
// ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( !\VGA|controller|xCounter[8]~DUPLICATE_q  $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE((\VGA|controller|xCounter[8]~DUPLICATE_q  & \VGA|controller|yCounter[3]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|yCounter[4]~DUPLICATE_q  $ (!\VGA|controller|yCounter [2] $ (\VGA|controller|xCounter [9])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|yCounter[4]~DUPLICATE_q  $ (!\VGA|controller|yCounter [2] $ (\VGA|controller|xCounter [9])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((!\VGA|controller|yCounter[4]~DUPLICATE_q  & (\VGA|controller|yCounter [2] & \VGA|controller|xCounter [9])) # (\VGA|controller|yCounter[4]~DUPLICATE_q  & ((\VGA|controller|xCounter [9]) # 
// (\VGA|controller|yCounter [2]))))

	.dataa(!\VGA|controller|yCounter[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [2]),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000055F00005AA5;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter[3]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [5]),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter[4]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter[4]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((\VGA|controller|yCounter [6] & \VGA|controller|yCounter[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [6]),
	.datac(!\VGA|controller|yCounter[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [7] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [7] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [7] & \VGA|controller|yCounter [5]))

	.dataa(!\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter [6] & \VGA|controller|yCounter [8]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [6]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(!\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N40
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N47
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N30
cyclonev_lcell_comb \v1|Add1~13 (
// Equation(s):
// \v1|Add1~13_sumout  = SUM(( \v1|x_square [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add1~14  = CARRY(( \v1|x_square [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\v1|x_square [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~13_sumout ),
	.cout(\v1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~13 .extended_lut = "off";
defparam \v1|Add1~13 .lut_mask = 64'h0000000000003333;
defparam \v1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N57
cyclonev_lcell_comb \v1|Equal1~0 (
// Equation(s):
// \v1|Equal1~0_combout  = ( !\v1|x_square [1] & ( \v1|x_square [4] & ( (\v1|x_square [3] & (\v1|x_square [0] & \v1|x_square [2])) ) ) )

	.dataa(!\v1|x_square [3]),
	.datab(gnd),
	.datac(!\v1|x_square [0]),
	.datad(!\v1|x_square [2]),
	.datae(!\v1|x_square [1]),
	.dataf(!\v1|x_square [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal1~0 .extended_lut = "off";
defparam \v1|Equal1~0 .lut_mask = 64'h0000000000050000;
defparam \v1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N6
cyclonev_lcell_comb \v1|x_square~0 (
// Equation(s):
// \v1|x_square~0_combout  = ( \v1|x_square [6] & ( \v1|Add1~13_sumout  ) ) # ( !\v1|x_square [6] & ( ((!\v1|x_square [7] & (!\v1|x_square [5] & \v1|Equal1~0_combout ))) # (\v1|Add1~13_sumout ) ) )

	.dataa(!\v1|x_square [7]),
	.datab(!\v1|x_square [5]),
	.datac(!\v1|Add1~13_sumout ),
	.datad(!\v1|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\v1|x_square [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x_square~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x_square~0 .extended_lut = "off";
defparam \v1|x_square~0 .lut_mask = 64'h0F8F0F8F0F0F0F0F;
defparam \v1|x_square~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N8
dffeas \v1|x_square[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|x_square~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_square [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_square[0] .is_wysiwyg = "true";
defparam \v1|x_square[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N33
cyclonev_lcell_comb \v1|Add1~17 (
// Equation(s):
// \v1|Add1~17_sumout  = SUM(( \v1|x_square [1] ) + ( GND ) + ( \v1|Add1~14  ))
// \v1|Add1~18  = CARRY(( \v1|x_square [1] ) + ( GND ) + ( \v1|Add1~14  ))

	.dataa(!\v1|x_square [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~17_sumout ),
	.cout(\v1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~17 .extended_lut = "off";
defparam \v1|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \v1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N27
cyclonev_lcell_comb \v1|x_square~1 (
// Equation(s):
// \v1|x_square~1_combout  = ( \v1|x_square [6] & ( \v1|Add1~17_sumout  ) ) # ( !\v1|x_square [6] & ( (\v1|Add1~17_sumout  & (((!\v1|Equal1~0_combout ) # (\v1|x_square [5])) # (\v1|x_square [7]))) ) )

	.dataa(!\v1|x_square [7]),
	.datab(!\v1|x_square [5]),
	.datac(!\v1|Add1~17_sumout ),
	.datad(!\v1|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\v1|x_square [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x_square~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x_square~1 .extended_lut = "off";
defparam \v1|x_square~1 .lut_mask = 64'h0F070F070F0F0F0F;
defparam \v1|x_square~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N29
dffeas \v1|x_square[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|x_square~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_square [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_square[1] .is_wysiwyg = "true";
defparam \v1|x_square[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N36
cyclonev_lcell_comb \v1|Add1~21 (
// Equation(s):
// \v1|Add1~21_sumout  = SUM(( \v1|x_square [2] ) + ( GND ) + ( \v1|Add1~18  ))
// \v1|Add1~22  = CARRY(( \v1|x_square [2] ) + ( GND ) + ( \v1|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|x_square [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~21_sumout ),
	.cout(\v1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~21 .extended_lut = "off";
defparam \v1|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \v1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N24
cyclonev_lcell_comb \v1|x_square~2 (
// Equation(s):
// \v1|x_square~2_combout  = ( \v1|Equal1~0_combout  & ( (\v1|Add1~21_sumout  & (((\v1|x_square [6]) # (\v1|x_square [5])) # (\v1|x_square [7]))) ) ) # ( !\v1|Equal1~0_combout  & ( \v1|Add1~21_sumout  ) )

	.dataa(!\v1|x_square [7]),
	.datab(!\v1|x_square [5]),
	.datac(!\v1|x_square [6]),
	.datad(!\v1|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\v1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x_square~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x_square~2 .extended_lut = "off";
defparam \v1|x_square~2 .lut_mask = 64'h00FF00FF007F007F;
defparam \v1|x_square~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N26
dffeas \v1|x_square[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|x_square~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_square [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_square[2] .is_wysiwyg = "true";
defparam \v1|x_square[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N39
cyclonev_lcell_comb \v1|Add1~25 (
// Equation(s):
// \v1|Add1~25_sumout  = SUM(( \v1|x_square [3] ) + ( GND ) + ( \v1|Add1~22  ))
// \v1|Add1~26  = CARRY(( \v1|x_square [3] ) + ( GND ) + ( \v1|Add1~22  ))

	.dataa(!\v1|x_square [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~25_sumout ),
	.cout(\v1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~25 .extended_lut = "off";
defparam \v1|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \v1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N18
cyclonev_lcell_comb \v1|x_square~3 (
// Equation(s):
// \v1|x_square~3_combout  = ( \v1|Equal1~0_combout  & ( \v1|x_square [6] & ( \v1|Add1~25_sumout  ) ) ) # ( !\v1|Equal1~0_combout  & ( \v1|x_square [6] & ( \v1|Add1~25_sumout  ) ) ) # ( \v1|Equal1~0_combout  & ( !\v1|x_square [6] & ( (\v1|Add1~25_sumout  & 
// ((\v1|x_square [5]) # (\v1|x_square [7]))) ) ) ) # ( !\v1|Equal1~0_combout  & ( !\v1|x_square [6] & ( \v1|Add1~25_sumout  ) ) )

	.dataa(!\v1|x_square [7]),
	.datab(!\v1|x_square [5]),
	.datac(gnd),
	.datad(!\v1|Add1~25_sumout ),
	.datae(!\v1|Equal1~0_combout ),
	.dataf(!\v1|x_square [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x_square~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x_square~3 .extended_lut = "off";
defparam \v1|x_square~3 .lut_mask = 64'h00FF007700FF00FF;
defparam \v1|x_square~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N20
dffeas \v1|x_square[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|x_square~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_square [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_square[3] .is_wysiwyg = "true";
defparam \v1|x_square[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N42
cyclonev_lcell_comb \v1|Add1~29 (
// Equation(s):
// \v1|Add1~29_sumout  = SUM(( \v1|x_square [4] ) + ( GND ) + ( \v1|Add1~26  ))
// \v1|Add1~30  = CARRY(( \v1|x_square [4] ) + ( GND ) + ( \v1|Add1~26  ))

	.dataa(gnd),
	.datab(!\v1|x_square [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~29_sumout ),
	.cout(\v1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~29 .extended_lut = "off";
defparam \v1|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \v1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N9
cyclonev_lcell_comb \v1|x_square~4 (
// Equation(s):
// \v1|x_square~4_combout  = ( \v1|x_square [6] & ( \v1|Add1~29_sumout  ) ) # ( !\v1|x_square [6] & ( (\v1|Add1~29_sumout  & (((!\v1|Equal1~0_combout ) # (\v1|x_square [5])) # (\v1|x_square [7]))) ) )

	.dataa(!\v1|x_square [7]),
	.datab(!\v1|x_square [5]),
	.datac(!\v1|Add1~29_sumout ),
	.datad(!\v1|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\v1|x_square [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|x_square~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|x_square~4 .extended_lut = "off";
defparam \v1|x_square~4 .lut_mask = 64'h0F070F070F0F0F0F;
defparam \v1|x_square~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N11
dffeas \v1|x_square[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|x_square~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_square [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_square[4] .is_wysiwyg = "true";
defparam \v1|x_square[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N45
cyclonev_lcell_comb \v1|Add1~9 (
// Equation(s):
// \v1|Add1~9_sumout  = SUM(( \v1|x_square [5] ) + ( GND ) + ( \v1|Add1~30  ))
// \v1|Add1~10  = CARRY(( \v1|x_square [5] ) + ( GND ) + ( \v1|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x_square [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~9_sumout ),
	.cout(\v1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~9 .extended_lut = "off";
defparam \v1|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N47
dffeas \v1|x_square[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_square [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_square[5] .is_wysiwyg = "true";
defparam \v1|x_square[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N48
cyclonev_lcell_comb \v1|Add1~5 (
// Equation(s):
// \v1|Add1~5_sumout  = SUM(( \v1|x_square [6] ) + ( GND ) + ( \v1|Add1~10  ))
// \v1|Add1~6  = CARRY(( \v1|x_square [6] ) + ( GND ) + ( \v1|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x_square [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~5_sumout ),
	.cout(\v1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~5 .extended_lut = "off";
defparam \v1|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N50
dffeas \v1|x_square[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_square [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_square[6] .is_wysiwyg = "true";
defparam \v1|x_square[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N51
cyclonev_lcell_comb \v1|Add1~1 (
// Equation(s):
// \v1|Add1~1_sumout  = SUM(( \v1|x_square [7] ) + ( GND ) + ( \v1|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x_square [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add1~1 .extended_lut = "off";
defparam \v1|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N53
dffeas \v1|x_square[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_square [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_square[7] .is_wysiwyg = "true";
defparam \v1|x_square[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N54
cyclonev_lcell_comb \r1|x_coord[6]~feeder (
// Equation(s):
// \r1|x_coord[6]~feeder_combout  = ( \r1|row_col [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|row_col [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|x_coord[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|x_coord[6]~feeder .extended_lut = "off";
defparam \r1|x_coord[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r1|x_coord[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N33
cyclonev_lcell_comb \r1|x_coord[6]~0 (
// Equation(s):
// \r1|x_coord[6]~0_combout  = ( \r1|row_col [0] & ( (!\KEY[3]~input_o  & ((\r1|row_col [3]) # (\r1|row_col [2]))) ) ) # ( !\r1|row_col [0] & ( (\r1|row_col [1] & (!\KEY[3]~input_o  & ((\r1|row_col [3]) # (\r1|row_col [2])))) ) )

	.dataa(!\r1|row_col [2]),
	.datab(!\r1|row_col [3]),
	.datac(!\r1|row_col [1]),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\r1|row_col [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|x_coord[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|x_coord[6]~0 .extended_lut = "off";
defparam \r1|x_coord[6]~0 .lut_mask = 64'h0700070077007700;
defparam \r1|x_coord[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N55
dffeas \r1|x_coord[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|x_coord[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|x_coord[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|x_coord [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|x_coord[6] .is_wysiwyg = "true";
defparam \r1|x_coord[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N3
cyclonev_lcell_comb \r1|Mux8~1 (
// Equation(s):
// \r1|Mux8~1_combout  = ( \r1|row_col [0] & ( \r1|row_col [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r1|row_col [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|row_col [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux8~1 .extended_lut = "off";
defparam \r1|Mux8~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \r1|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N4
dffeas \r1|x_coord[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|x_coord[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|x_coord [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|x_coord[5] .is_wysiwyg = "true";
defparam \r1|x_coord[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N15
cyclonev_lcell_comb \r1|x_coord[4]~2 (
// Equation(s):
// \r1|x_coord[4]~2_combout  = ( !\r1|row_col [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|row_col [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|x_coord[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|x_coord[4]~2 .extended_lut = "off";
defparam \r1|x_coord[4]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \r1|x_coord[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N16
dffeas \r1|x_coord[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|x_coord[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|x_coord[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|x_coord [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|x_coord[4] .is_wysiwyg = "true";
defparam \r1|x_coord[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N45
cyclonev_lcell_comb \r1|Mux7~1 (
// Equation(s):
// \r1|Mux7~1_combout  = ( !\r1|row_col [0] & ( \r1|row_col [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r1|row_col [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|row_col [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux7~1 .extended_lut = "off";
defparam \r1|Mux7~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \r1|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N42
cyclonev_lcell_comb \r1|x_coord[3]~1 (
// Equation(s):
// \r1|x_coord[3]~1_combout  = !\r1|Mux7~1_combout 

	.dataa(gnd),
	.datab(!\r1|Mux7~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|x_coord[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|x_coord[3]~1 .extended_lut = "off";
defparam \r1|x_coord[3]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \r1|x_coord[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N43
dffeas \r1|x_coord[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|x_coord[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|x_coord[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|x_coord [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|x_coord[3] .is_wysiwyg = "true";
defparam \r1|x_coord[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N46
dffeas \r1|x_coord[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|x_coord[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|x_coord [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|x_coord[0] .is_wysiwyg = "true";
defparam \r1|x_coord[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N0
cyclonev_lcell_comb \v1|Add2~13 (
// Equation(s):
// \v1|Add2~13_sumout  = SUM(( \v1|x_square [0] ) + ( \r1|x_coord [0] ) + ( !VCC ))
// \v1|Add2~14  = CARRY(( \v1|x_square [0] ) + ( \r1|x_coord [0] ) + ( !VCC ))

	.dataa(!\v1|x_square [0]),
	.datab(gnd),
	.datac(!\r1|x_coord [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~13_sumout ),
	.cout(\v1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~13 .extended_lut = "off";
defparam \v1|Add2~13 .lut_mask = 64'h0000F0F000005555;
defparam \v1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N3
cyclonev_lcell_comb \v1|Add2~17 (
// Equation(s):
// \v1|Add2~17_sumout  = SUM(( \v1|x_square [1] ) + ( GND ) + ( \v1|Add2~14  ))
// \v1|Add2~18  = CARRY(( \v1|x_square [1] ) + ( GND ) + ( \v1|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x_square [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~17_sumout ),
	.cout(\v1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~17 .extended_lut = "off";
defparam \v1|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N6
cyclonev_lcell_comb \v1|Add2~21 (
// Equation(s):
// \v1|Add2~21_sumout  = SUM(( \v1|x_square [2] ) + ( GND ) + ( \v1|Add2~18  ))
// \v1|Add2~22  = CARRY(( \v1|x_square [2] ) + ( GND ) + ( \v1|Add2~18  ))

	.dataa(gnd),
	.datab(!\v1|x_square [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~21_sumout ),
	.cout(\v1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~21 .extended_lut = "off";
defparam \v1|Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \v1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N9
cyclonev_lcell_comb \v1|Add2~25 (
// Equation(s):
// \v1|Add2~25_sumout  = SUM(( \v1|x_square [3] ) + ( \r1|x_coord [3] ) + ( \v1|Add2~22  ))
// \v1|Add2~26  = CARRY(( \v1|x_square [3] ) + ( \r1|x_coord [3] ) + ( \v1|Add2~22  ))

	.dataa(!\v1|x_square [3]),
	.datab(gnd),
	.datac(!\r1|x_coord [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~25_sumout ),
	.cout(\v1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~25 .extended_lut = "off";
defparam \v1|Add2~25 .lut_mask = 64'h0000F0F000005555;
defparam \v1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N12
cyclonev_lcell_comb \v1|Add2~29 (
// Equation(s):
// \v1|Add2~29_sumout  = SUM(( \v1|x_square [4] ) + ( \r1|x_coord [4] ) + ( \v1|Add2~26  ))
// \v1|Add2~30  = CARRY(( \v1|x_square [4] ) + ( \r1|x_coord [4] ) + ( \v1|Add2~26  ))

	.dataa(gnd),
	.datab(!\v1|x_square [4]),
	.datac(!\r1|x_coord [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~29_sumout ),
	.cout(\v1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~29 .extended_lut = "off";
defparam \v1|Add2~29 .lut_mask = 64'h0000F0F000003333;
defparam \v1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N15
cyclonev_lcell_comb \v1|Add2~9 (
// Equation(s):
// \v1|Add2~9_sumout  = SUM(( \v1|x_square [5] ) + ( \r1|x_coord [5] ) + ( \v1|Add2~30  ))
// \v1|Add2~10  = CARRY(( \v1|x_square [5] ) + ( \r1|x_coord [5] ) + ( \v1|Add2~30  ))

	.dataa(!\v1|x_square [5]),
	.datab(gnd),
	.datac(!\r1|x_coord [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~9_sumout ),
	.cout(\v1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~9 .extended_lut = "off";
defparam \v1|Add2~9 .lut_mask = 64'h0000F0F000005555;
defparam \v1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N18
cyclonev_lcell_comb \v1|Add2~5 (
// Equation(s):
// \v1|Add2~5_sumout  = SUM(( \v1|x_square [6] ) + ( \r1|x_coord [6] ) + ( \v1|Add2~10  ))
// \v1|Add2~6  = CARRY(( \v1|x_square [6] ) + ( \r1|x_coord [6] ) + ( \v1|Add2~10  ))

	.dataa(gnd),
	.datab(!\r1|x_coord [6]),
	.datac(gnd),
	.datad(!\v1|x_square [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~5_sumout ),
	.cout(\v1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~5 .extended_lut = "off";
defparam \v1|Add2~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \v1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N21
cyclonev_lcell_comb \v1|Add2~1 (
// Equation(s):
// \v1|Add2~1_sumout  = SUM(( \v1|x_square [7] ) + ( GND ) + ( \v1|Add2~6  ))

	.dataa(!\v1|x_square [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add2~1 .extended_lut = "off";
defparam \v1|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \v1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N0
cyclonev_lcell_comb \v1|Add0~13 (
// Equation(s):
// \v1|Add0~13_sumout  = SUM(( \v1|x_grid [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add0~14  = CARRY(( \v1|x_grid [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x_grid [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~13_sumout ),
	.cout(\v1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~13 .extended_lut = "off";
defparam \v1|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \v1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N42
cyclonev_lcell_comb \v1|Equal0~0 (
// Equation(s):
// \v1|Equal0~0_combout  = ( \v1|x_grid [7] & ( !\v1|x_grid [5] & ( (\v1|x_grid [0] & !\v1|x_grid [6]) ) ) )

	.dataa(!\v1|x_grid [0]),
	.datab(gnd),
	.datac(!\v1|x_grid [6]),
	.datad(gnd),
	.datae(!\v1|x_grid [7]),
	.dataf(!\v1|x_grid [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal0~0 .extended_lut = "off";
defparam \v1|Equal0~0 .lut_mask = 64'h0000505000000000;
defparam \v1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N24
cyclonev_lcell_comb \v1|Equal0~1 (
// Equation(s):
// \v1|Equal0~1_combout  = ( \v1|x_grid [1] & ( \v1|x_grid [3] & ( (\v1|x_grid [4] & (\v1|x_grid [2] & \v1|Equal0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\v1|x_grid [4]),
	.datac(!\v1|x_grid [2]),
	.datad(!\v1|Equal0~0_combout ),
	.datae(!\v1|x_grid [1]),
	.dataf(!\v1|x_grid [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal0~1 .extended_lut = "off";
defparam \v1|Equal0~1 .lut_mask = 64'h0000000000000003;
defparam \v1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N2
dffeas \v1|x_grid[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|Equal0~1_combout ),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_grid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_grid[0] .is_wysiwyg = "true";
defparam \v1|x_grid[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N3
cyclonev_lcell_comb \v1|Add0~17 (
// Equation(s):
// \v1|Add0~17_sumout  = SUM(( \v1|x_grid [1] ) + ( GND ) + ( \v1|Add0~14  ))
// \v1|Add0~18  = CARRY(( \v1|x_grid [1] ) + ( GND ) + ( \v1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x_grid [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~17_sumout ),
	.cout(\v1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~17 .extended_lut = "off";
defparam \v1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N5
dffeas \v1|x_grid[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|Equal0~1_combout ),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_grid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_grid[1] .is_wysiwyg = "true";
defparam \v1|x_grid[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N6
cyclonev_lcell_comb \v1|Add0~21 (
// Equation(s):
// \v1|Add0~21_sumout  = SUM(( \v1|x_grid [2] ) + ( GND ) + ( \v1|Add0~18  ))
// \v1|Add0~22  = CARRY(( \v1|x_grid [2] ) + ( GND ) + ( \v1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x_grid [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~21_sumout ),
	.cout(\v1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~21 .extended_lut = "off";
defparam \v1|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N8
dffeas \v1|x_grid[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|Equal0~1_combout ),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_grid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_grid[2] .is_wysiwyg = "true";
defparam \v1|x_grid[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N9
cyclonev_lcell_comb \v1|Add0~25 (
// Equation(s):
// \v1|Add0~25_sumout  = SUM(( \v1|x_grid [3] ) + ( GND ) + ( \v1|Add0~22  ))
// \v1|Add0~26  = CARRY(( \v1|x_grid [3] ) + ( GND ) + ( \v1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x_grid [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~25_sumout ),
	.cout(\v1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~25 .extended_lut = "off";
defparam \v1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N11
dffeas \v1|x_grid[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|Equal0~1_combout ),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_grid [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_grid[3] .is_wysiwyg = "true";
defparam \v1|x_grid[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N12
cyclonev_lcell_comb \v1|Add0~29 (
// Equation(s):
// \v1|Add0~29_sumout  = SUM(( \v1|x_grid [4] ) + ( GND ) + ( \v1|Add0~26  ))
// \v1|Add0~30  = CARRY(( \v1|x_grid [4] ) + ( GND ) + ( \v1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x_grid [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~29_sumout ),
	.cout(\v1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~29 .extended_lut = "off";
defparam \v1|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N14
dffeas \v1|x_grid[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|Equal0~1_combout ),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_grid [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_grid[4] .is_wysiwyg = "true";
defparam \v1|x_grid[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N15
cyclonev_lcell_comb \v1|Add0~9 (
// Equation(s):
// \v1|Add0~9_sumout  = SUM(( \v1|x_grid [5] ) + ( GND ) + ( \v1|Add0~30  ))
// \v1|Add0~10  = CARRY(( \v1|x_grid [5] ) + ( GND ) + ( \v1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x_grid [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~9_sumout ),
	.cout(\v1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~9 .extended_lut = "off";
defparam \v1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N17
dffeas \v1|x_grid[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|Equal0~1_combout ),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_grid [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_grid[5] .is_wysiwyg = "true";
defparam \v1|x_grid[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N18
cyclonev_lcell_comb \v1|Add0~5 (
// Equation(s):
// \v1|Add0~5_sumout  = SUM(( \v1|x_grid [6] ) + ( GND ) + ( \v1|Add0~10  ))
// \v1|Add0~6  = CARRY(( \v1|x_grid [6] ) + ( GND ) + ( \v1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x_grid [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~5_sumout ),
	.cout(\v1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~5 .extended_lut = "off";
defparam \v1|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N20
dffeas \v1|x_grid[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|Equal0~1_combout ),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_grid [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_grid[6] .is_wysiwyg = "true";
defparam \v1|x_grid[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N21
cyclonev_lcell_comb \v1|Add0~1 (
// Equation(s):
// \v1|Add0~1_sumout  = SUM(( \v1|x_grid [7] ) + ( GND ) + ( \v1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|x_grid [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add0~1 .extended_lut = "off";
defparam \v1|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N23
dffeas \v1|x_grid[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v1|Equal0~1_combout ),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_grid [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_grid[7] .is_wysiwyg = "true";
defparam \v1|x_grid[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N23
dffeas \v1|x_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add2~1_sumout ),
	.asdata(\v1|x_grid [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_out[7] .is_wysiwyg = "true";
defparam \v1|x_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N17
dffeas \v1|x_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add2~9_sumout ),
	.asdata(\v1|x_grid [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_out[5] .is_wysiwyg = "true";
defparam \v1|x_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N20
dffeas \v1|x_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add2~5_sumout ),
	.asdata(\v1|x_grid [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_out[6] .is_wysiwyg = "true";
defparam \v1|x_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N48
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( \v1|x_out [6] & ( \v1|x_out [7] ) ) # ( !\v1|x_out [6] & ( (\v1|x_out [7] & \v1|x_out [5]) ) )

	.dataa(!\v1|x_out [7]),
	.datab(gnd),
	.datac(!\v1|x_out [5]),
	.datad(gnd),
	.datae(!\v1|x_out [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'h0505555505055555;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N30
cyclonev_lcell_comb \v1|Add4~21 (
// Equation(s):
// \v1|Add4~21_sumout  = SUM(( \v1|y_square [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add4~22  = CARRY(( \v1|y_square [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|y_square [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~21_sumout ),
	.cout(\v1|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~21 .extended_lut = "off";
defparam \v1|Add4~21 .lut_mask = 64'h0000000000000F0F;
defparam \v1|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N27
cyclonev_lcell_comb \v1|y_square~4 (
// Equation(s):
// \v1|y_square~4_combout  = ( \v1|y_square [6] & ( \v1|Add4~21_sumout  ) ) # ( !\v1|y_square [6] & ( ((\v1|y_square [4] & (!\v1|y_square [5] & \v1|Equal3~0_combout ))) # (\v1|Add4~21_sumout ) ) )

	.dataa(!\v1|y_square [4]),
	.datab(!\v1|y_square [5]),
	.datac(!\v1|Add4~21_sumout ),
	.datad(!\v1|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\v1|y_square [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_square~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_square~4 .extended_lut = "off";
defparam \v1|y_square~4 .lut_mask = 64'h0F4F0F4F0F0F0F0F;
defparam \v1|y_square~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N0
cyclonev_lcell_comb \v1|Equal1~1 (
// Equation(s):
// \v1|Equal1~1_combout  = ( \v1|Equal1~0_combout  & ( (!\v1|x_square [7] & (!\v1|x_square [5] & !\v1|x_square [6])) ) )

	.dataa(!\v1|x_square [7]),
	.datab(!\v1|x_square [5]),
	.datac(!\v1|x_square [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal1~1 .extended_lut = "off";
defparam \v1|Equal1~1 .lut_mask = 64'h0000000080808080;
defparam \v1|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N2
dffeas \v1|enable (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Equal1~1_combout ),
	.asdata(\v1|Equal0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|enable .is_wysiwyg = "true";
defparam \v1|enable .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N12
cyclonev_lcell_comb \v1|y_square[6]~0 (
// Equation(s):
// \v1|y_square[6]~0_combout  = ( !\SW[9]~input_o  & ( \v1|enable~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|enable~q ),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_square[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_square[6]~0 .extended_lut = "off";
defparam \v1|y_square[6]~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \v1|y_square[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N29
dffeas \v1|y_square[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|y_square~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_square[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_square [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_square[0] .is_wysiwyg = "true";
defparam \v1|y_square[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N33
cyclonev_lcell_comb \v1|Add4~17 (
// Equation(s):
// \v1|Add4~17_sumout  = SUM(( \v1|y_square [1] ) + ( GND ) + ( \v1|Add4~22  ))
// \v1|Add4~18  = CARRY(( \v1|y_square [1] ) + ( GND ) + ( \v1|Add4~22  ))

	.dataa(!\v1|y_square [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~17_sumout ),
	.cout(\v1|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~17 .extended_lut = "off";
defparam \v1|Add4~17 .lut_mask = 64'h0000FFFF00005555;
defparam \v1|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N24
cyclonev_lcell_comb \v1|y_square~3 (
// Equation(s):
// \v1|y_square~3_combout  = ( \v1|y_square [6] & ( \v1|Add4~17_sumout  ) ) # ( !\v1|y_square [6] & ( (\v1|Add4~17_sumout  & ((!\v1|y_square [4]) # ((!\v1|Equal3~0_combout ) # (\v1|y_square [5])))) ) )

	.dataa(!\v1|y_square [4]),
	.datab(!\v1|y_square [5]),
	.datac(!\v1|Add4~17_sumout ),
	.datad(!\v1|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\v1|y_square [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_square~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_square~3 .extended_lut = "off";
defparam \v1|y_square~3 .lut_mask = 64'h0F0B0F0B0F0F0F0F;
defparam \v1|y_square~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N26
dffeas \v1|y_square[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|y_square~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_square[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_square [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_square[1] .is_wysiwyg = "true";
defparam \v1|y_square[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N36
cyclonev_lcell_comb \v1|Add4~25 (
// Equation(s):
// \v1|Add4~25_sumout  = SUM(( \v1|y_square [2] ) + ( GND ) + ( \v1|Add4~18  ))
// \v1|Add4~26  = CARRY(( \v1|y_square [2] ) + ( GND ) + ( \v1|Add4~18  ))

	.dataa(gnd),
	.datab(!\v1|y_square [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~25_sumout ),
	.cout(\v1|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~25 .extended_lut = "off";
defparam \v1|Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \v1|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N6
cyclonev_lcell_comb \v1|y_square~5 (
// Equation(s):
// \v1|y_square~5_combout  = ( \v1|Add4~25_sumout  & ( \v1|y_square [6] ) ) # ( \v1|Add4~25_sumout  & ( !\v1|y_square [6] & ( (!\v1|y_square [4]) # ((!\v1|Equal3~0_combout ) # (\v1|y_square [5])) ) ) )

	.dataa(!\v1|y_square [4]),
	.datab(!\v1|y_square [5]),
	.datac(!\v1|Equal3~0_combout ),
	.datad(gnd),
	.datae(!\v1|Add4~25_sumout ),
	.dataf(!\v1|y_square [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_square~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_square~5 .extended_lut = "off";
defparam \v1|y_square~5 .lut_mask = 64'h0000FBFB0000FFFF;
defparam \v1|y_square~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N8
dffeas \v1|y_square[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|y_square~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_square[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_square [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_square[2] .is_wysiwyg = "true";
defparam \v1|y_square[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N39
cyclonev_lcell_comb \v1|Add4~9 (
// Equation(s):
// \v1|Add4~9_sumout  = SUM(( \v1|y_square [3] ) + ( GND ) + ( \v1|Add4~26  ))
// \v1|Add4~10  = CARRY(( \v1|y_square [3] ) + ( GND ) + ( \v1|Add4~26  ))

	.dataa(!\v1|y_square [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~9_sumout ),
	.cout(\v1|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~9 .extended_lut = "off";
defparam \v1|Add4~9 .lut_mask = 64'h0000FFFF00005555;
defparam \v1|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N21
cyclonev_lcell_comb \v1|y_square~2 (
// Equation(s):
// \v1|y_square~2_combout  = ( \v1|y_square [4] & ( (\v1|Add4~9_sumout  & (((!\v1|Equal3~0_combout ) # (\v1|y_square [5])) # (\v1|y_square [6]))) ) ) # ( !\v1|y_square [4] & ( \v1|Add4~9_sumout  ) )

	.dataa(!\v1|y_square [6]),
	.datab(!\v1|y_square [5]),
	.datac(!\v1|Add4~9_sumout ),
	.datad(!\v1|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\v1|y_square [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_square~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_square~2 .extended_lut = "off";
defparam \v1|y_square~2 .lut_mask = 64'h0F0F0F0F0F070F07;
defparam \v1|y_square~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N23
dffeas \v1|y_square[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|y_square~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_square[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_square [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_square[3] .is_wysiwyg = "true";
defparam \v1|y_square[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N3
cyclonev_lcell_comb \v1|Equal3~0 (
// Equation(s):
// \v1|Equal3~0_combout  = ( !\v1|y_square [1] & ( (\v1|y_square [3] & (\v1|y_square [2] & \v1|y_square [0])) ) )

	.dataa(!\v1|y_square [3]),
	.datab(gnd),
	.datac(!\v1|y_square [2]),
	.datad(!\v1|y_square [0]),
	.datae(gnd),
	.dataf(!\v1|y_square [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal3~0 .extended_lut = "off";
defparam \v1|Equal3~0 .lut_mask = 64'h0005000500000000;
defparam \v1|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N42
cyclonev_lcell_comb \v1|Add4~5 (
// Equation(s):
// \v1|Add4~5_sumout  = SUM(( \v1|y_square [4] ) + ( GND ) + ( \v1|Add4~10  ))
// \v1|Add4~6  = CARRY(( \v1|y_square [4] ) + ( GND ) + ( \v1|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|y_square [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~5_sumout ),
	.cout(\v1|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~5 .extended_lut = "off";
defparam \v1|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \v1|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N18
cyclonev_lcell_comb \v1|y_square~1 (
// Equation(s):
// \v1|y_square~1_combout  = ( \v1|Add4~5_sumout  & ( (((!\v1|Equal3~0_combout ) # (!\v1|y_square [4])) # (\v1|y_square [5])) # (\v1|y_square [6]) ) )

	.dataa(!\v1|y_square [6]),
	.datab(!\v1|y_square [5]),
	.datac(!\v1|Equal3~0_combout ),
	.datad(!\v1|y_square [4]),
	.datae(gnd),
	.dataf(!\v1|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_square~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_square~1 .extended_lut = "off";
defparam \v1|y_square~1 .lut_mask = 64'h00000000FFF7FFF7;
defparam \v1|y_square~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N20
dffeas \v1|y_square[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|y_square~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_square[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_square [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_square[4] .is_wysiwyg = "true";
defparam \v1|y_square[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N45
cyclonev_lcell_comb \v1|Add4~13 (
// Equation(s):
// \v1|Add4~13_sumout  = SUM(( \v1|y_square [5] ) + ( GND ) + ( \v1|Add4~6  ))
// \v1|Add4~14  = CARRY(( \v1|y_square [5] ) + ( GND ) + ( \v1|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y_square [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~13_sumout ),
	.cout(\v1|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~13 .extended_lut = "off";
defparam \v1|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N47
dffeas \v1|y_square[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_square[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_square [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_square[5] .is_wysiwyg = "true";
defparam \v1|y_square[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N48
cyclonev_lcell_comb \v1|Add4~1 (
// Equation(s):
// \v1|Add4~1_sumout  = SUM(( \v1|y_square [6] ) + ( GND ) + ( \v1|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y_square [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add4~1 .extended_lut = "off";
defparam \v1|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N50
dffeas \v1|y_square[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_square[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_square [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_square[6] .is_wysiwyg = "true";
defparam \v1|y_square[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N6
cyclonev_lcell_comb \r1|Mux8~2 (
// Equation(s):
// \r1|Mux8~2_combout  = ( \r1|row_col [3] & ( \r1|row_col [2] ) )

	.dataa(gnd),
	.datab(!\r1|row_col [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|row_col [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux8~2 .extended_lut = "off";
defparam \r1|Mux8~2 .lut_mask = 64'h0000000033333333;
defparam \r1|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N8
dffeas \r1|y_coord[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux8~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|x_coord[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|y_coord [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|y_coord[4] .is_wysiwyg = "true";
defparam \r1|y_coord[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N51
cyclonev_lcell_comb \r1|Mux5~1 (
// Equation(s):
// \r1|Mux5~1_combout  = ( \r1|row_col [3] & ( !\r1|row_col [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r1|row_col [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|row_col [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|Mux5~1 .extended_lut = "off";
defparam \r1|Mux5~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \r1|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N53
dffeas \r1|y_coord[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1|x_coord[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|y_coord [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|y_coord[3] .is_wysiwyg = "true";
defparam \r1|y_coord[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N54
cyclonev_lcell_comb \r1|y_coord[2]~0 (
// Equation(s):
// \r1|y_coord[2]~0_combout  = ( \r1|y_coord [2] & ( \r1|row_col [1] ) ) # ( !\r1|y_coord [2] & ( \r1|row_col [1] & ( (!\KEY[3]~input_o  & ((\r1|row_col [2]) # (\r1|row_col [3]))) ) ) ) # ( \r1|y_coord [2] & ( !\r1|row_col [1] ) ) # ( !\r1|y_coord [2] & ( 
// !\r1|row_col [1] & ( (\r1|row_col [0] & (!\KEY[3]~input_o  & ((\r1|row_col [2]) # (\r1|row_col [3])))) ) ) )

	.dataa(!\r1|row_col [3]),
	.datab(!\r1|row_col [0]),
	.datac(!\r1|row_col [2]),
	.datad(!\KEY[3]~input_o ),
	.datae(!\r1|y_coord [2]),
	.dataf(!\r1|row_col [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|y_coord[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|y_coord[2]~0 .extended_lut = "off";
defparam \r1|y_coord[2]~0 .lut_mask = 64'h1300FFFF5F00FFFF;
defparam \r1|y_coord[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N55
dffeas \r1|y_coord[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|y_coord[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|y_coord [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|y_coord[2] .is_wysiwyg = "true";
defparam \r1|y_coord[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N0
cyclonev_lcell_comb \v1|Add5~17 (
// Equation(s):
// \v1|Add5~17_sumout  = SUM(( \v1|y_square [2] ) + ( \r1|y_coord [2] ) + ( !VCC ))
// \v1|Add5~18  = CARRY(( \v1|y_square [2] ) + ( \r1|y_coord [2] ) + ( !VCC ))

	.dataa(!\r1|y_coord [2]),
	.datab(gnd),
	.datac(!\v1|y_square [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~17_sumout ),
	.cout(\v1|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~17 .extended_lut = "off";
defparam \v1|Add5~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \v1|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N3
cyclonev_lcell_comb \v1|Add5~9 (
// Equation(s):
// \v1|Add5~9_sumout  = SUM(( \v1|y_square [3] ) + ( \r1|y_coord [3] ) + ( \v1|Add5~18  ))
// \v1|Add5~10  = CARRY(( \v1|y_square [3] ) + ( \r1|y_coord [3] ) + ( \v1|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r1|y_coord [3]),
	.datad(!\v1|y_square [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~9_sumout ),
	.cout(\v1|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~9 .extended_lut = "off";
defparam \v1|Add5~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \v1|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N6
cyclonev_lcell_comb \v1|Add5~5 (
// Equation(s):
// \v1|Add5~5_sumout  = SUM(( \v1|y_square [4] ) + ( \r1|y_coord [4] ) + ( \v1|Add5~10  ))
// \v1|Add5~6  = CARRY(( \v1|y_square [4] ) + ( \r1|y_coord [4] ) + ( \v1|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|y_square [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|y_coord [4]),
	.datag(gnd),
	.cin(\v1|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~5_sumout ),
	.cout(\v1|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~5 .extended_lut = "off";
defparam \v1|Add5~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \v1|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N9
cyclonev_lcell_comb \v1|Add5~13 (
// Equation(s):
// \v1|Add5~13_sumout  = SUM(( \v1|y_square [5] ) + ( \r1|y_coord [3] ) + ( \v1|Add5~6  ))
// \v1|Add5~14  = CARRY(( \v1|y_square [5] ) + ( \r1|y_coord [3] ) + ( \v1|Add5~6  ))

	.dataa(!\v1|y_square [5]),
	.datab(gnd),
	.datac(!\r1|y_coord [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~13_sumout ),
	.cout(\v1|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~13 .extended_lut = "off";
defparam \v1|Add5~13 .lut_mask = 64'h0000F0F000005555;
defparam \v1|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N12
cyclonev_lcell_comb \v1|Add5~1 (
// Equation(s):
// \v1|Add5~1_sumout  = SUM(( \v1|y_square [6] ) + ( \r1|y_coord [4] ) + ( \v1|Add5~14  ))

	.dataa(gnd),
	.datab(!\v1|y_square [6]),
	.datac(!\r1|y_coord [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add5~1 .extended_lut = "off";
defparam \v1|Add5~1 .lut_mask = 64'h0000F0F000003333;
defparam \v1|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N30
cyclonev_lcell_comb \v1|Add3~17 (
// Equation(s):
// \v1|Add3~17_sumout  = SUM(( \v1|y_grid [0] ) + ( VCC ) + ( !VCC ))
// \v1|Add3~18  = CARRY(( \v1|y_grid [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y_grid [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~17_sumout ),
	.cout(\v1|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~17 .extended_lut = "off";
defparam \v1|Add3~17 .lut_mask = 64'h00000000000000FF;
defparam \v1|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N3
cyclonev_lcell_comb \v1|y_grid[6]~1 (
// Equation(s):
// \v1|y_grid[6]~1_combout  = ( \SW[9]~input_o  & ( \v1|enable~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|enable~q ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_grid[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_grid[6]~1 .extended_lut = "off";
defparam \v1|y_grid[6]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \v1|y_grid[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N32
dffeas \v1|y_grid[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_grid[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_grid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_grid[0] .is_wysiwyg = "true";
defparam \v1|y_grid[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N33
cyclonev_lcell_comb \v1|Add3~21 (
// Equation(s):
// \v1|Add3~21_sumout  = SUM(( \v1|y_grid [1] ) + ( GND ) + ( \v1|Add3~18  ))
// \v1|Add3~22  = CARRY(( \v1|y_grid [1] ) + ( GND ) + ( \v1|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y_grid [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~21_sumout ),
	.cout(\v1|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~21 .extended_lut = "off";
defparam \v1|Add3~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N35
dffeas \v1|y_grid[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_grid[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_grid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_grid[1] .is_wysiwyg = "true";
defparam \v1|y_grid[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N36
cyclonev_lcell_comb \v1|Add3~25 (
// Equation(s):
// \v1|Add3~25_sumout  = SUM(( \v1|y_grid [2] ) + ( GND ) + ( \v1|Add3~22  ))
// \v1|Add3~26  = CARRY(( \v1|y_grid [2] ) + ( GND ) + ( \v1|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y_grid [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~25_sumout ),
	.cout(\v1|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~25 .extended_lut = "off";
defparam \v1|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \v1|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N38
dffeas \v1|y_grid[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_grid[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_grid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_grid[2] .is_wysiwyg = "true";
defparam \v1|y_grid[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N39
cyclonev_lcell_comb \v1|Add3~9 (
// Equation(s):
// \v1|Add3~9_sumout  = SUM(( \v1|y_grid [3] ) + ( GND ) + ( \v1|Add3~26  ))
// \v1|Add3~10  = CARRY(( \v1|y_grid [3] ) + ( GND ) + ( \v1|Add3~26  ))

	.dataa(!\v1|y_grid [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~9_sumout ),
	.cout(\v1|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~9 .extended_lut = "off";
defparam \v1|Add3~9 .lut_mask = 64'h0000FFFF00005555;
defparam \v1|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N24
cyclonev_lcell_comb \v1|y_grid~3 (
// Equation(s):
// \v1|y_grid~3_combout  = ( \v1|y_grid [6] & ( (\v1|Add3~9_sumout  & ((!\v1|y_grid [4]) # ((!\v1|Equal2~0_combout ) # (!\v1|y_grid [5])))) ) ) # ( !\v1|y_grid [6] & ( \v1|Add3~9_sumout  ) )

	.dataa(!\v1|y_grid [4]),
	.datab(!\v1|Equal2~0_combout ),
	.datac(!\v1|y_grid [5]),
	.datad(!\v1|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\v1|y_grid [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_grid~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_grid~3 .extended_lut = "off";
defparam \v1|y_grid~3 .lut_mask = 64'h00FF00FF00FE00FE;
defparam \v1|y_grid~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N26
dffeas \v1|y_grid[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|y_grid~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_grid[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_grid [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_grid[3] .is_wysiwyg = "true";
defparam \v1|y_grid[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N57
cyclonev_lcell_comb \v1|Equal2~0 (
// Equation(s):
// \v1|Equal2~0_combout  = ( \v1|y_grid [2] & ( \v1|y_grid [1] & ( (!\v1|y_grid [3] & \v1|y_grid [0]) ) ) )

	.dataa(!\v1|y_grid [3]),
	.datab(gnd),
	.datac(!\v1|y_grid [0]),
	.datad(gnd),
	.datae(!\v1|y_grid [2]),
	.dataf(!\v1|y_grid [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Equal2~0 .extended_lut = "off";
defparam \v1|Equal2~0 .lut_mask = 64'h0000000000000A0A;
defparam \v1|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N42
cyclonev_lcell_comb \v1|Add3~5 (
// Equation(s):
// \v1|Add3~5_sumout  = SUM(( \v1|y_grid [4] ) + ( GND ) + ( \v1|Add3~10  ))
// \v1|Add3~6  = CARRY(( \v1|y_grid [4] ) + ( GND ) + ( \v1|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|y_grid [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~5_sumout ),
	.cout(\v1|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~5 .extended_lut = "off";
defparam \v1|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \v1|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N21
cyclonev_lcell_comb \v1|y_grid~2 (
// Equation(s):
// \v1|y_grid~2_combout  = ( \v1|y_grid [6] & ( (\v1|Add3~5_sumout  & ((!\v1|y_grid [5]) # ((!\v1|Equal2~0_combout ) # (!\v1|y_grid [4])))) ) ) # ( !\v1|y_grid [6] & ( \v1|Add3~5_sumout  ) )

	.dataa(!\v1|y_grid [5]),
	.datab(!\v1|Equal2~0_combout ),
	.datac(!\v1|Add3~5_sumout ),
	.datad(!\v1|y_grid [4]),
	.datae(gnd),
	.dataf(!\v1|y_grid [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_grid~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_grid~2 .extended_lut = "off";
defparam \v1|y_grid~2 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \v1|y_grid~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N23
dffeas \v1|y_grid[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|y_grid~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_grid[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_grid [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_grid[4] .is_wysiwyg = "true";
defparam \v1|y_grid[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N45
cyclonev_lcell_comb \v1|Add3~13 (
// Equation(s):
// \v1|Add3~13_sumout  = SUM(( \v1|y_grid [5] ) + ( GND ) + ( \v1|Add3~6  ))
// \v1|Add3~14  = CARRY(( \v1|y_grid [5] ) + ( GND ) + ( \v1|Add3~6  ))

	.dataa(!\v1|y_grid [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~13_sumout ),
	.cout(\v1|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~13 .extended_lut = "off";
defparam \v1|Add3~13 .lut_mask = 64'h0000FFFF00005555;
defparam \v1|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N27
cyclonev_lcell_comb \v1|y_grid~4 (
// Equation(s):
// \v1|y_grid~4_combout  = ( \v1|y_grid [6] & ( (\v1|Add3~13_sumout  & ((!\v1|y_grid [4]) # ((!\v1|Equal2~0_combout ) # (!\v1|y_grid [5])))) ) ) # ( !\v1|y_grid [6] & ( \v1|Add3~13_sumout  ) )

	.dataa(!\v1|y_grid [4]),
	.datab(!\v1|Equal2~0_combout ),
	.datac(!\v1|Add3~13_sumout ),
	.datad(!\v1|y_grid [5]),
	.datae(gnd),
	.dataf(!\v1|y_grid [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_grid~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_grid~4 .extended_lut = "off";
defparam \v1|y_grid~4 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \v1|y_grid~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N29
dffeas \v1|y_grid[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|y_grid~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_grid[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_grid [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_grid[5] .is_wysiwyg = "true";
defparam \v1|y_grid[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N48
cyclonev_lcell_comb \v1|Add3~1 (
// Equation(s):
// \v1|Add3~1_sumout  = SUM(( \v1|y_grid [6] ) + ( GND ) + ( \v1|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|y_grid [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\v1|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\v1|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|Add3~1 .extended_lut = "off";
defparam \v1|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \v1|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N18
cyclonev_lcell_comb \v1|y_grid~0 (
// Equation(s):
// \v1|y_grid~0_combout  = ( \v1|Add3~1_sumout  & ( (!\v1|y_grid [5]) # ((!\v1|Equal2~0_combout ) # ((!\v1|y_grid [4]) # (!\v1|y_grid [6]))) ) )

	.dataa(!\v1|y_grid [5]),
	.datab(!\v1|Equal2~0_combout ),
	.datac(!\v1|y_grid [4]),
	.datad(!\v1|y_grid [6]),
	.datae(gnd),
	.dataf(!\v1|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_grid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_grid~0 .extended_lut = "off";
defparam \v1|y_grid~0 .lut_mask = 64'h00000000FFFEFFFE;
defparam \v1|y_grid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N20
dffeas \v1|y_grid[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|y_grid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|y_grid[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_grid [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_grid[6] .is_wysiwyg = "true";
defparam \v1|y_grid[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N14
dffeas \v1|y_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add5~1_sumout ),
	.asdata(\v1|y_grid [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_out[6] .is_wysiwyg = "true";
defparam \v1|y_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N8
dffeas \v1|y_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add5~5_sumout ),
	.asdata(\v1|y_grid [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_out[4] .is_wysiwyg = "true";
defparam \v1|y_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N11
dffeas \v1|y_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add5~13_sumout ),
	.asdata(\v1|y_grid [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_out[5] .is_wysiwyg = "true";
defparam \v1|y_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N5
dffeas \v1|y_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add5~9_sumout ),
	.asdata(\v1|y_grid [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_out[3] .is_wysiwyg = "true";
defparam \v1|y_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N24
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ( \v1|y_out [3] & ( (\v1|y_out [6] & (\v1|y_out [4] & \v1|y_out [5])) ) )

	.dataa(gnd),
	.datab(!\v1|y_out [6]),
	.datac(!\v1|y_out [4]),
	.datad(!\v1|y_out [5]),
	.datae(gnd),
	.dataf(!\v1|y_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'h0000000000030003;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N2
dffeas \v1|y_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add5~17_sumout ),
	.asdata(\v1|y_grid [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_out[2] .is_wysiwyg = "true";
defparam \v1|y_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N54
cyclonev_lcell_comb \v1|y_out[0]~feeder (
// Equation(s):
// \v1|y_out[0]~feeder_combout  = \v1|y_square [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|y_square [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_out[0]~feeder .extended_lut = "off";
defparam \v1|y_out[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \v1|y_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N56
dffeas \v1|y_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|y_out[0]~feeder_combout ),
	.asdata(\v1|y_grid [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_out[0] .is_wysiwyg = "true";
defparam \v1|y_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N0
cyclonev_lcell_comb \v1|y_out[1]~feeder (
// Equation(s):
// \v1|y_out[1]~feeder_combout  = \v1|y_square [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|y_square [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|y_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|y_out[1]~feeder .extended_lut = "off";
defparam \v1|y_out[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \v1|y_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N2
dffeas \v1|y_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|y_out[1]~feeder_combout ),
	.asdata(\v1|y_grid [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|y_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|y_out[1] .is_wysiwyg = "true";
defparam \v1|y_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_combout  = ( \v1|y_out [1] & ( (\v1|x_out [7] & \v1|y_out [0]) ) )

	.dataa(!\v1|x_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y_out [0]),
	.datae(gnd),
	.dataf(!\v1|y_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000000000550055;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N57
cyclonev_lcell_comb \VGA|user_input_translator|Add1~0 (
// Equation(s):
// \VGA|user_input_translator|Add1~0_combout  = (\v1|x_out [7] & \v1|y_out [0])

	.dataa(!\v1|x_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\v1|y_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~0 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~0 .lut_mask = 64'h0055005500550055;
defparam \VGA|user_input_translator|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add0~9 (
// Equation(s):
// \VGA|user_input_translator|Add0~9_sumout  = SUM(( \v1|x_out [5] ) + ( \v1|y_out [0] ) + ( !VCC ))
// \VGA|user_input_translator|Add0~10  = CARRY(( \v1|x_out [5] ) + ( \v1|y_out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\v1|x_out [5]),
	.datac(!\v1|y_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~9_sumout ),
	.cout(\VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000F0F000003333;
defparam \VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N33
cyclonev_lcell_comb \VGA|user_input_translator|Add0~13 (
// Equation(s):
// \VGA|user_input_translator|Add0~13_sumout  = SUM(( \v1|y_out [1] ) + ( \v1|x_out [6] ) + ( \VGA|user_input_translator|Add0~10  ))
// \VGA|user_input_translator|Add0~14  = CARRY(( \v1|y_out [1] ) + ( \v1|x_out [6] ) + ( \VGA|user_input_translator|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|y_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|x_out [6]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~13_sumout ),
	.cout(\VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N36
cyclonev_lcell_comb \VGA|user_input_translator|Add0~17 (
// Equation(s):
// \VGA|user_input_translator|Add0~17_sumout  = SUM(( !\v1|x_out [7] $ (!\v1|y_out [0]) ) + ( \v1|y_out [2] ) + ( \VGA|user_input_translator|Add0~14  ))
// \VGA|user_input_translator|Add0~18  = CARRY(( !\v1|x_out [7] $ (!\v1|y_out [0]) ) + ( \v1|y_out [2] ) + ( \VGA|user_input_translator|Add0~14  ))

	.dataa(!\v1|x_out [7]),
	.datab(gnd),
	.datac(!\v1|y_out [2]),
	.datad(!\v1|y_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~17_sumout ),
	.cout(\VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000F0F0000055AA;
defparam \VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N39
cyclonev_lcell_comb \VGA|user_input_translator|Add0~21 (
// Equation(s):
// \VGA|user_input_translator|Add0~21_sumout  = SUM(( !\v1|y_out [1] $ (((!\v1|x_out [7]) # (!\v1|y_out [0]))) ) + ( \v1|y_out [3] ) + ( \VGA|user_input_translator|Add0~18  ))
// \VGA|user_input_translator|Add0~22  = CARRY(( !\v1|y_out [1] $ (((!\v1|x_out [7]) # (!\v1|y_out [0]))) ) + ( \v1|y_out [3] ) + ( \VGA|user_input_translator|Add0~18  ))

	.dataa(!\v1|x_out [7]),
	.datab(!\v1|y_out [1]),
	.datac(!\v1|y_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|y_out [3]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~21_sumout ),
	.cout(\VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000FF0000003636;
defparam \VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N42
cyclonev_lcell_comb \VGA|user_input_translator|Add0~25 (
// Equation(s):
// \VGA|user_input_translator|Add0~25_sumout  = SUM(( \v1|y_out [4] ) + ( !\v1|y_out [2] $ (((!\v1|y_out [1]) # (!\VGA|user_input_translator|Add1~0_combout ))) ) + ( \VGA|user_input_translator|Add0~22  ))
// \VGA|user_input_translator|Add0~26  = CARRY(( \v1|y_out [4] ) + ( !\v1|y_out [2] $ (((!\v1|y_out [1]) # (!\VGA|user_input_translator|Add1~0_combout ))) ) + ( \VGA|user_input_translator|Add0~22  ))

	.dataa(!\v1|y_out [2]),
	.datab(!\v1|y_out [1]),
	.datac(!\VGA|user_input_translator|Add1~0_combout ),
	.datad(!\v1|y_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~25_sumout ),
	.cout(\VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000A9A9000000FF;
defparam \VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N45
cyclonev_lcell_comb \VGA|user_input_translator|Add0~29 (
// Equation(s):
// \VGA|user_input_translator|Add0~29_sumout  = SUM(( \v1|y_out [5] ) + ( !\v1|y_out [3] $ (((!\v1|y_out [2]) # ((!\v1|y_out [1]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \VGA|user_input_translator|Add0~26  ))
// \VGA|user_input_translator|Add0~30  = CARRY(( \v1|y_out [5] ) + ( !\v1|y_out [3] $ (((!\v1|y_out [2]) # ((!\v1|y_out [1]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \VGA|user_input_translator|Add0~26  ))

	.dataa(!\v1|y_out [2]),
	.datab(!\v1|y_out [1]),
	.datac(!\v1|y_out [3]),
	.datad(!\v1|y_out [5]),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~0_combout ),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~29_sumout ),
	.cout(\VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000F0E1000000FF;
defparam \VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N48
cyclonev_lcell_comb \VGA|user_input_translator|Add0~33 (
// Equation(s):
// \VGA|user_input_translator|Add0~33_sumout  = SUM(( !\v1|y_out [4] $ (((!\v1|y_out [2]) # ((!\v1|y_out [3]) # (!\VGA|user_input_translator|Add1~1_combout )))) ) + ( \v1|y_out [6] ) + ( \VGA|user_input_translator|Add0~30  ))
// \VGA|user_input_translator|Add0~34  = CARRY(( !\v1|y_out [4] $ (((!\v1|y_out [2]) # ((!\v1|y_out [3]) # (!\VGA|user_input_translator|Add1~1_combout )))) ) + ( \v1|y_out [6] ) + ( \VGA|user_input_translator|Add0~30  ))

	.dataa(!\v1|y_out [2]),
	.datab(!\v1|y_out [3]),
	.datac(!\v1|y_out [4]),
	.datad(!\VGA|user_input_translator|Add1~1_combout ),
	.datae(gnd),
	.dataf(!\v1|y_out [6]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~33_sumout ),
	.cout(\VGA|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~33 .lut_mask = 64'h0000FF0000000F1E;
defparam \VGA|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N51
cyclonev_lcell_comb \VGA|user_input_translator|Add0~37 (
// Equation(s):
// \VGA|user_input_translator|Add0~37_sumout  = SUM(( (\v1|y_out [2] & (\v1|y_out [3] & (\v1|y_out [4] & \VGA|user_input_translator|Add1~1_combout ))) ) + ( \v1|y_out [5] ) + ( \VGA|user_input_translator|Add0~34  ))
// \VGA|user_input_translator|Add0~38  = CARRY(( (\v1|y_out [2] & (\v1|y_out [3] & (\v1|y_out [4] & \VGA|user_input_translator|Add1~1_combout ))) ) + ( \v1|y_out [5] ) + ( \VGA|user_input_translator|Add0~34  ))

	.dataa(!\v1|y_out [2]),
	.datab(!\v1|y_out [3]),
	.datac(!\v1|y_out [4]),
	.datad(!\VGA|user_input_translator|Add1~1_combout ),
	.datae(gnd),
	.dataf(!\v1|y_out [5]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~37_sumout ),
	.cout(\VGA|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~37 .lut_mask = 64'h0000FF0000000001;
defparam \VGA|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N54
cyclonev_lcell_comb \VGA|user_input_translator|Add0~5 (
// Equation(s):
// \VGA|user_input_translator|Add0~5_sumout  = SUM(( \v1|y_out [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~38  ))
// \VGA|user_input_translator|Add0~6  = CARRY(( \v1|y_out [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~38  ))

	.dataa(gnd),
	.datab(!\v1|y_out [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~5_sumout ),
	.cout(\VGA|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N57
cyclonev_lcell_comb \VGA|user_input_translator|Add0~1 (
// Equation(s):
// \VGA|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N18
cyclonev_lcell_comb \c1|Selector36~0 (
// Equation(s):
// \c1|Selector36~0_combout  = ( \c1|current_state.LOAD_MOVE_WAIT~q  & ( (\c1|draw~q ) # (\c1|current_state.CORRECT_MOVE~q ) ) ) # ( !\c1|current_state.LOAD_MOVE_WAIT~q  & ( ((\c1|current_state.LOAD_MOVE~q  & \c1|draw~q )) # (\c1|current_state.CORRECT_MOVE~q 
// ) ) )

	.dataa(gnd),
	.datab(!\c1|current_state.LOAD_MOVE~q ),
	.datac(!\c1|current_state.CORRECT_MOVE~q ),
	.datad(!\c1|draw~q ),
	.datae(gnd),
	.dataf(!\c1|current_state.LOAD_MOVE_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector36~0 .extended_lut = "off";
defparam \c1|Selector36~0 .lut_mask = 64'h0F3F0F3F0FFF0FFF;
defparam \c1|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N20
dffeas \c1|draw (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|draw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|draw .is_wysiwyg = "true";
defparam \c1|draw .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N24
cyclonev_lcell_comb \v1|colour_out~0 (
// Equation(s):
// \v1|colour_out~0_combout  = ( \SW[9]~input_o  & ( \c1|draw~q  ) ) # ( !\SW[9]~input_o  & ( \c1|draw~q  ) ) # ( \SW[9]~input_o  & ( !\c1|draw~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(!\c1|draw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|colour_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|colour_out~0 .extended_lut = "off";
defparam \v1|colour_out~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \v1|colour_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N48
cyclonev_lcell_comb \v1|writeEn~feeder (
// Equation(s):
// \v1|writeEn~feeder_combout  = ( \v1|colour_out~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|colour_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|writeEn~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|writeEn~feeder .extended_lut = "off";
defparam \v1|writeEn~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v1|writeEn~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N50
dffeas \v1|writeEn (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|writeEn~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|writeEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \v1|writeEn .is_wysiwyg = "true";
defparam \v1|writeEn .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( \VGA|user_input_translator|Add0~5_sumout  & ( \v1|writeEn~q  & ( (!\VGA|writeEn~0_combout  & (!\VGA|LessThan3~0_combout  & !\VGA|user_input_translator|Add0~1_sumout )) ) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|LessThan3~0_combout ),
	.datac(!\VGA|user_input_translator|Add0~1_sumout ),
	.datad(gnd),
	.datae(!\VGA|user_input_translator|Add0~5_sumout ),
	.dataf(!\v1|writeEn~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h0000000000008080;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( \VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h00000000FFFF0000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N5
dffeas \v1|x_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add2~17_sumout ),
	.asdata(\v1|x_grid [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_out[1] .is_wysiwyg = "true";
defparam \v1|x_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N14
dffeas \v1|x_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add2~29_sumout ),
	.asdata(\v1|x_grid [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_out[4] .is_wysiwyg = "true";
defparam \v1|x_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N11
dffeas \v1|x_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add2~25_sumout ),
	.asdata(\v1|x_grid [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_out[3] .is_wysiwyg = "true";
defparam \v1|x_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N27
cyclonev_lcell_comb \v1|always0~1 (
// Equation(s):
// \v1|always0~1_combout  = ( !\v1|x_out [3] & ( (\v1|x_out [6] & (\v1|x_out [1] & !\v1|x_out [4])) ) )

	.dataa(!\v1|x_out [6]),
	.datab(gnd),
	.datac(!\v1|x_out [1]),
	.datad(!\v1|x_out [4]),
	.datae(gnd),
	.dataf(!\v1|x_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|always0~1 .extended_lut = "off";
defparam \v1|always0~1 .lut_mask = 64'h0500050000000000;
defparam \v1|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N12
cyclonev_lcell_comb \v1|colour_out~1 (
// Equation(s):
// \v1|colour_out~1_combout  = ( \v1|y_out [1] & ( \v1|y_out [2] & ( (!\v1|y_out [4] & ((!\v1|y_out [6] & (!\v1|y_out [3] & \v1|y_out [5])) # (\v1|y_out [6] & (\v1|y_out [3] & !\v1|y_out [5])))) ) ) )

	.dataa(!\v1|y_out [4]),
	.datab(!\v1|y_out [6]),
	.datac(!\v1|y_out [3]),
	.datad(!\v1|y_out [5]),
	.datae(!\v1|y_out [1]),
	.dataf(!\v1|y_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|colour_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|colour_out~1 .extended_lut = "off";
defparam \v1|colour_out~1 .lut_mask = 64'h0000000000000280;
defparam \v1|colour_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N8
dffeas \v1|x_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add2~21_sumout ),
	.asdata(\v1|x_grid [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_out[2] .is_wysiwyg = "true";
defparam \v1|x_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N24
cyclonev_lcell_comb \v1|always0~2 (
// Equation(s):
// \v1|always0~2_combout  = ( \v1|x_out [3] & ( (!\v1|x_out [6] & (\v1|x_out [4] & ((\v1|x_out [2]) # (\v1|x_out [1])))) ) )

	.dataa(!\v1|x_out [6]),
	.datab(!\v1|x_out [1]),
	.datac(!\v1|x_out [2]),
	.datad(!\v1|x_out [4]),
	.datae(gnd),
	.dataf(!\v1|x_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|always0~2 .extended_lut = "off";
defparam \v1|always0~2 .lut_mask = 64'h00000000002A002A;
defparam \v1|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N57
cyclonev_lcell_comb \v1|always0~0 (
// Equation(s):
// \v1|always0~0_combout  = ( !\v1|x_out [2] & ( (!\v1|x_out [7] & \v1|x_out [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v1|x_out [7]),
	.datad(!\v1|x_out [5]),
	.datae(gnd),
	.dataf(!\v1|x_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|always0~0 .extended_lut = "off";
defparam \v1|always0~0 .lut_mask = 64'h00F000F000000000;
defparam \v1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N54
cyclonev_lcell_comb \v1|colour_out~2 (
// Equation(s):
// \v1|colour_out~2_combout  = ( \SW[9]~input_o  & ( (!\v1|colour_out~1_combout  & ((!\v1|always0~0_combout ) # ((!\v1|always0~1_combout  & !\v1|always0~2_combout )))) ) )

	.dataa(!\v1|always0~1_combout ),
	.datab(!\v1|colour_out~1_combout ),
	.datac(!\v1|always0~2_combout ),
	.datad(!\v1|always0~0_combout ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|colour_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|colour_out~2 .extended_lut = "off";
defparam \v1|colour_out~2 .lut_mask = 64'h00000000CC80CC80;
defparam \v1|colour_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N48
cyclonev_lcell_comb \c1|player_colour[2]~1 (
// Equation(s):
// \c1|player_colour[2]~1_combout  = ( !\c1|player_select~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|player_select~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|player_colour[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|player_colour[2]~1 .extended_lut = "off";
defparam \c1|player_colour[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \c1|player_colour[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N21
cyclonev_lcell_comb \c1|player_colour[2]~0 (
// Equation(s):
// \c1|player_colour[2]~0_combout  = (!\c1|current_state.LOAD_MOVE~q  & !\SW[9]~input_o )

	.dataa(gnd),
	.datab(!\c1|current_state.LOAD_MOVE~q ),
	.datac(gnd),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|player_colour[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|player_colour[2]~0 .extended_lut = "off";
defparam \c1|player_colour[2]~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \c1|player_colour[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N49
dffeas \c1|player_colour[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|player_colour[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|player_colour[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|player_colour [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|player_colour[2] .is_wysiwyg = "true";
defparam \c1|player_colour[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N33
cyclonev_lcell_comb \v1|colour_out~3 (
// Equation(s):
// \v1|colour_out~3_combout  = ( !\v1|x_out [2] & ( !\v1|x_out [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\v1|x_out [2]),
	.dataf(!\v1|x_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|colour_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|colour_out~3 .extended_lut = "off";
defparam \v1|colour_out~3 .lut_mask = 64'hFFFF000000000000;
defparam \v1|colour_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N21
cyclonev_lcell_comb \VGA|writeEn~1 (
// Equation(s):
// \VGA|writeEn~1_combout  = ( !\v1|x_out [6] & ( !\v1|x_out [5] ) )

	.dataa(!\v1|x_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\v1|x_out [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~1 .extended_lut = "off";
defparam \VGA|writeEn~1 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \VGA|writeEn~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N12
cyclonev_lcell_comb \v1|LessThan6~0 (
// Equation(s):
// \v1|LessThan6~0_combout  = ( \v1|x_out [2] & ( \v1|x_out [3] ) ) # ( !\v1|x_out [2] & ( \v1|x_out [3] & ( \v1|x_out [1] ) ) )

	.dataa(gnd),
	.datab(!\v1|x_out [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\v1|x_out [2]),
	.dataf(!\v1|x_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|LessThan6~0 .extended_lut = "off";
defparam \v1|LessThan6~0 .lut_mask = 64'h000000003333FFFF;
defparam \v1|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N36
cyclonev_lcell_comb \v1|colour_out~4 (
// Equation(s):
// \v1|colour_out~4_combout  = ( \VGA|writeEn~1_combout  & ( \v1|LessThan6~0_combout  & ( (\SW[9]~input_o  & (((!\v1|x_out [4]) # (\v1|x_out [7])) # (\v1|colour_out~3_combout ))) ) ) ) # ( !\VGA|writeEn~1_combout  & ( \v1|LessThan6~0_combout  & ( (\v1|x_out 
// [7] & \SW[9]~input_o ) ) ) ) # ( \VGA|writeEn~1_combout  & ( !\v1|LessThan6~0_combout  & ( (\SW[9]~input_o  & ((!\v1|x_out [4] & ((!\v1|x_out [7]))) # (\v1|x_out [4] & ((\v1|x_out [7]) # (\v1|colour_out~3_combout ))))) ) ) ) # ( !\VGA|writeEn~1_combout  & 
// ( !\v1|LessThan6~0_combout  & ( (\v1|x_out [7] & \SW[9]~input_o ) ) ) )

	.dataa(!\v1|colour_out~3_combout ),
	.datab(!\v1|x_out [4]),
	.datac(!\v1|x_out [7]),
	.datad(!\SW[9]~input_o ),
	.datae(!\VGA|writeEn~1_combout ),
	.dataf(!\v1|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|colour_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|colour_out~4 .extended_lut = "off";
defparam \v1|colour_out~4 .lut_mask = 64'h000F00D3000F00DF;
defparam \v1|colour_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N36
cyclonev_lcell_comb \v1|colour_out~5 (
// Equation(s):
// \v1|colour_out~5_combout  = ( \c1|player_colour [2] & ( !\v1|colour_out~4_combout  & ( (!\v1|colour_out~2_combout  & \SW[9]~input_o ) ) ) ) # ( !\c1|player_colour [2] & ( !\v1|colour_out~4_combout  & ( !\v1|colour_out~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\v1|colour_out~2_combout ),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\c1|player_colour [2]),
	.dataf(!\v1|colour_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|colour_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|colour_out~5 .extended_lut = "off";
defparam \v1|colour_out~5 .lut_mask = 64'hCCCC0C0C00000000;
defparam \v1|colour_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N37
dffeas \v1|colour_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|colour_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|colour_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|colour_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|colour_out[2] .is_wysiwyg = "true";
defparam \v1|colour_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N27
cyclonev_lcell_comb \v1|colour_out[2]~_wirecell (
// Equation(s):
// \v1|colour_out[2]~_wirecell_combout  = ( !\v1|colour_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|colour_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|colour_out[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|colour_out[2]~_wirecell .extended_lut = "off";
defparam \v1|colour_out[2]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \v1|colour_out[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N2
dffeas \v1|x_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|Add2~13_sumout ),
	.asdata(\v1|x_grid [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|x_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|x_out[0] .is_wysiwyg = "true";
defparam \v1|x_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N16
dffeas \VGA|controller|xCounter[5]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N19
dffeas \VGA|controller|xCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\v1|colour_out[2]~_wirecell_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\v1|x_out [4],\v1|x_out [3],\v1|x_out [2],\v1|x_out [1],\v1|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "finalbackground.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_38n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE74130F8CFC7663EC8C387FFFFFFFFFFFFFFFFFFE745B4F26F92249EC24927FFFFFFFFFFFFFFFFFFF74993F76FBE067EC9D967FFFFFFFFFFFFFFFFFFF74798F76F06031ECC5967FFFFFFFFFFFFFFFFFFF64994F26F32929E4A5927FFFFFFFFFFFFFFFFFFE06110F8C7309A1E085987FFFFFFFFFFFFFFFFFFF7FF9FFFEF93FFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFBFFFEFC7FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7CE3CF33EEC79FDCE0FC7F8FDF7DCC7E1FFFFFF01C01CF11C4039F8C00701E038E38801C0FFFFFE10E08CF11C4018F8E0C710C238E38C118C7FFFFE38E38CF11C4798F8E1E238CF18E38C399E7FFFFE7CE30CF11C4798F8E0E31FFF98E38C719E7FFFFC7CE01CF11C4798F8E06703C018E38C039E7FFFFE7CE0FCF11C479C00E407C1C018E38C0F9FFFFFFE7CE3DCF11C479C00EE0FF8CF98E38C799FFFFFFE38E38C6118479C00FE1F18C718C30E719FFFFFFF01F01C01004798F8FC1F01E03C000E039FFFFFFF83F83E01804798F8F88F83F07E180F079FFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFF1FFFFF8F8F98FFFFFFFFFFFFF9FFFFFFFFFFFFFF1FFFFF878F98FFFFFFFFFFFFF9FFFFFFFFFFFFFF1FFFFFC00F80FFFFFFFFFFFFF9FFFFFFFFFFFFFF1FFFFFE00FC1FFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( !\VGA|user_input_translator|Add0~5_sumout  & ( \v1|writeEn~q  & ( (!\VGA|writeEn~0_combout  & (!\VGA|LessThan3~0_combout  & \VGA|user_input_translator|Add0~1_sumout )) ) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|LessThan3~0_combout ),
	.datac(!\VGA|user_input_translator|Add0~1_sumout ),
	.datad(gnd),
	.datae(!\VGA|user_input_translator|Add0~5_sumout ),
	.dataf(!\v1|writeEn~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h0000000008080000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( \VGA|controller|controller_translator|Add1~5_sumout  & ( !\VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N30
cyclonev_lcell_comb \v1|colour_out~6 (
// Equation(s):
// \v1|colour_out~6_combout  = ( \v1|colour_out [1] & ( !\v1|colour_out~4_combout  & ( !\v1|colour_out~2_combout  ) ) ) # ( !\v1|colour_out [1] & ( !\v1|colour_out~4_combout  & ( (!\v1|colour_out~2_combout  & ((\c1|draw~q ) # (\SW[9]~input_o ))) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\v1|colour_out~2_combout ),
	.datac(!\c1|draw~q ),
	.datad(gnd),
	.datae(!\v1|colour_out [1]),
	.dataf(!\v1|colour_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|colour_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|colour_out~6 .extended_lut = "off";
defparam \v1|colour_out~6 .lut_mask = 64'h4C4CCCCC00000000;
defparam \v1|colour_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N32
dffeas \v1|colour_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|colour_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|colour_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|colour_out[1] .is_wysiwyg = "true";
defparam \v1|colour_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N15
cyclonev_lcell_comb \v1|colour_out[1]~_wirecell (
// Equation(s):
// \v1|colour_out[1]~_wirecell_combout  = ( !\v1|colour_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|colour_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|colour_out[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|colour_out[1]~_wirecell .extended_lut = "off";
defparam \v1|colour_out[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \v1|colour_out[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\v1|colour_out[2]~_wirecell_combout ,\v1|colour_out[1]~_wirecell_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\v1|x_out [4],\v1|x_out [3],\v1|x_out [2],\v1|x_out [1],\v1|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "finalbackground.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_38n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X72_Y10_N49
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N34
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( !\VGA|user_input_translator|Add0~5_sumout  & ( \v1|writeEn~q  & ( (!\VGA|LessThan3~0_combout  & (!\VGA|writeEn~0_combout  & !\VGA|user_input_translator|Add0~1_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\VGA|LessThan3~0_combout ),
	.datac(!\VGA|writeEn~0_combout ),
	.datad(!\VGA|user_input_translator|Add0~1_sumout ),
	.datae(!\VGA|user_input_translator|Add0~5_sumout ),
	.dataf(!\v1|writeEn~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h00000000C0000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( !\VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hFFFF000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\v1|colour_out[2]~_wirecell_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\v1|x_out [4],\v1|x_out [3],\v1|x_out [2],\v1|x_out [1],\v1|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "finalbackground.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_38n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FF83FFCFFFFC1F8C1FF8FFFF81F9FF1FFFFFFF807E00FF87FFF00F8007F8FFFF00F0FF1FFFFFFF003C00FF87FFF0078007F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "8FFFE0070FF1FFFFFFE3E3C787F87FFE1C3C1C7F8FFFE1C30FF1FFFFFFE3E187C7F87FFE3E3C3C7F8FFFE3E30FF1FFFFFFFFF18FC7F87FFE3E3C787F8FFFE7E30FF1FFFFFFE0018FE3F87FFFFE1C00FF8FFFFFE30FF1FFFFFFE0018FE3F87FFFFE1C03FF8FFFFFE30FF1FFFFFFE0018FC7F87FFFFE3C1FFF8FFFFFE30FF1FFFFFFE3E1C7C7F87FFE3E3C7C7F8FFFE3E30FF1FFFFFFE1E3C387F87FFE1C3C387F8FFFE1C70FF1FFFFFFF003E00FF87FFF007E00FF8FFFF0070FF1FFFFFFF80FF01FF87FFF80FE01FF8FFFF00F0FF1FFFFFFFE1FFC7FF87FFFE3FF83FF8FFFFC3F9FF1FFFFFFFFFFFFFFF87FFFFFFFFFFF8FFFFFFFFFF1FFFFFFFFFFFFFFF87FFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFF8FFFFFFF9FF1FFFFFFFFFFFFFF0003FFFFFFFFE0003FFFFF0C0007FFFFFFFFFFFF0003FFFFFFFFE0003FFFFF0C0007FFFFFFFFFFFF0003FFFFFFFFF0003FFFFF9C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a8  ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ) ) 
// ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a8  ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ) ) ) 
// )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h030300FFCFCF00FF;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\v1|colour_out[1]~_wirecell_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\v1|x_out [4],\v1|x_out [3],\v1|x_out [2],\v1|x_out [1],\v1|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "finalbackground.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_38n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FF83FFCFFFFC1F8C1FF8FFFF81F9FF1FFFFFFF807E00FF87FFF00F8007F8FFFF00F0FF1FFFFFFF003C00FF87FFF0078007F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "8FFFE0070FF1FFFFFFE3E3C787F87FFE1C3C1C7F8FFFE1C30FF1FFFFFFE3E187C7F87FFE3E3C3C7F8FFFE3E30FF1FFFFFFFFF18FC7F87FFE3E3C787F8FFFE7E30FF1FFFFFFE0018FE3F87FFFFE1C00FF8FFFFFE30FF1FFFFFFE0018FE3F87FFFFE1C03FF8FFFFFE30FF1FFFFFFE0018FC7F87FFFFE3C1FFF8FFFFFE30FF1FFFFFFE3E1C7C7F87FFE3E3C7C7F8FFFE3E30FF1FFFFFFE1E3C387F87FFE1C3C387F8FFFE1C70FF1FFFFFFF003E00FF87FFF007E00FF8FFFF0070FF1FFFFFFF80FF01FF87FFF80FE01FF8FFFF00F0FF1FFFFFFFE1FFC7FF87FFFE3FF83FF8FFFFC3F9FF1FFFFFFFFFFFFFFF87FFFFFFFFFFF8FFFFFFFFFF1FFFFFFFFFFFFFFF87FFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFF8FFFFFFF9FF1FFFFFFFFFFFFFF0003FFFFFFFFE0003FFFFF0C0007FFFFFFFFFFFF0003FFFFFFFFE0003FFFFF0C0007FFFFFFFFFFFF0003FFFFFFFFF0003FFFFF9C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X70_Y10_N35
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\v1|colour_out[1]~_wirecell_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\v1|x_out [4],\v1|x_out [3],\v1|x_out [2],\v1|x_out [1],\v1|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "finalbackground.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_38n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE74130F8CFC7663EC8C387FFFFFFFFFFFFFFFFFFE745B4F26F92249EC24927FFFFFFFFFFFFFFFFFFF74993F76FBE067EC9D967FFFFFFFFFFFFFFFFFFF74798F76F06031ECC5967FFFFFFFFFFFFFFFFFFF64994F26F32929E4A5927FFFFFFFFFFFFFFFFFFE06110F8C7309A1E085987FFFFFFFFFFFFFFFFFFF7FF9FFFEF93FFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFBFFFEFC7FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7CE3CF33EEC79FDCE0FC7F8FDF7DCC7E1FFFFFF01C01CF11C4039F8C00701E038E38801C0FFFFFE10E08CF11C4018F8E0C710C238E38C118C7FFFFE38E38CF11C4798F8E1E238CF18E38C399E7FFFFE7CE30CF11C4798F8E0E31FFF98E38C719E7FFFFC7CE01CF11C4798F8E06703C018E38C039E7FFFFE7CE0FCF11C479C00E407C1C018E38C0F9FFFFFFE7CE3DCF11C479C00EE0FF8CF98E38C799FFFFFFE38E38C6118479C00FE1F18C718C30E719FFFFFFF01F01C01004798F8FC1F01E03C000E039FFFFFFF83F83E01804798F8F88F83F07E180F079FFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFF1FFFFF8F8F98FFFFFFFFFFFFF9FFFFFFFFFFFFFF1FFFFF878F98FFFFFFFFFFFFF9FFFFFFFFFFFFFF1FFFFFC00F80FFFFFFFFFFFFF9FFFFFFFFFFFFFF1FFFFFE00FC1FFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & 
// ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h202070702F2F7F7F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N36
cyclonev_lcell_comb \c1|player_colour[0]~feeder (
// Equation(s):
// \c1|player_colour[0]~feeder_combout  = ( \c1|player_select~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|player_select~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|player_colour[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|player_colour[0]~feeder .extended_lut = "off";
defparam \c1|player_colour[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \c1|player_colour[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N37
dffeas \c1|player_colour[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|player_colour[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c1|player_colour[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|player_colour [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c1|player_colour[0] .is_wysiwyg = "true";
defparam \c1|player_colour[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N33
cyclonev_lcell_comb \v1|colour_out~7 (
// Equation(s):
// \v1|colour_out~7_combout  = ( \SW[9]~input_o  & ( \c1|player_colour [0] & ( (!\v1|colour_out~4_combout  & !\v1|colour_out~2_combout ) ) ) ) # ( \SW[9]~input_o  & ( !\c1|player_colour [0] & ( (!\v1|colour_out~4_combout  & !\v1|colour_out~2_combout ) ) ) ) 
// # ( !\SW[9]~input_o  & ( !\c1|player_colour [0] & ( (!\v1|colour_out~4_combout  & !\v1|colour_out~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\v1|colour_out~4_combout ),
	.datac(!\v1|colour_out~2_combout ),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(!\c1|player_colour [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|colour_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|colour_out~7 .extended_lut = "off";
defparam \v1|colour_out~7 .lut_mask = 64'hC0C0C0C00000C0C0;
defparam \v1|colour_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N34
dffeas \v1|colour_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\v1|colour_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v1|colour_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v1|colour_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \v1|colour_out[0] .is_wysiwyg = "true";
defparam \v1|colour_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N27
cyclonev_lcell_comb \v1|colour_out[0]~_wirecell (
// Equation(s):
// \v1|colour_out[0]~_wirecell_combout  = ( !\v1|colour_out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\v1|colour_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v1|colour_out[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v1|colour_out[0]~_wirecell .extended_lut = "off";
defparam \v1|colour_out[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \v1|colour_out[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\v1|colour_out[0]~_wirecell_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\v1|x_out [4],\v1|x_out [3],\v1|x_out [2],\v1|x_out [1],\v1|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "finalbackground.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_38n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE74130F8CFC7663EC8C387FFFFFFFFFFFFFFFFFFE745B4F26F92249EC24927FFFFFFFFFFFFFFFFFFF74993F76FBE067EC9D967FFFFFFFFFFFFFFFFFFF74798F76F06031ECC5967FFFFFFFFFFFFFFFFFFF64994F26F32929E4A5927FFFFFFFFFFFFFFFFFFE06110F8C7309A1E085987FFFFFFFFFFFFFFFFFFF7FF9FFFEF93FFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFBFFFEFC7FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7CE3CF33EEC79FDCE0FC7F8FDF7DCC7E1FFFFFF01C01CF11C4039F8C00701E038E38801C0FFFFFE10E08CF11C4018F8E0C710C238E38C118C7FFFFE38E38CF11C4798F8E1E238CF18E38C399E7FFFFE7CE30CF11C4798F8E0E31FFF98E38C719E7FFFFC7CE01CF11C4798F8E06703C018E38C039E7FFFFE7CE0FCF11C479C00E407C1C018E38C0F9FFFFFFE7CE3DCF11C479C00EE0FF8CF98E38C799FFFFFFE38E38C6118479C00FE1F18C718C30E719FFFFFFF01F01C01004798F8FC1F01E03C000E039FFFFFFF83F83E01804798F8F88F83F07E180F079FFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFF1FFFFF8F8F98FFFFFFFFFFFFF9FFFFFFFFFFFFFF1FFFFF878F98FFFFFFFFFFFFF9FFFFFFFFFFFFFF1FFFFFC00F80FFFFFFFFFFFFF9FFFFFFFFFFFFFF1FFFFFE00FC1FFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\v1|colour_out[0]~_wirecell_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\v1|x_out [4],\v1|x_out [3],\v1|x_out [2],\v1|x_out [1],\v1|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "finalbackground.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_38n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\v1|colour_out[0]~_wirecell_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\v1|x_out [4],\v1|x_out [3],\v1|x_out [2],\v1|x_out [1],\v1|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "finalbackground.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_38n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FF83FFCFFFFC1F8C1FF8FFFF81F9FF1FFFFFFF807E00FF87FFF00F8007F8FFFF00F0FF1FFFFFFF003C00FF87FFF0078007F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "8FFFE0070FF1FFFFFFE3E3C787F87FFE1C3C1C7F8FFFE1C30FF1FFFFFFE3E187C7F87FFE3E3C3C7F8FFFE3E30FF1FFFFFFFFF18FC7F87FFE3E3C787F8FFFE7E30FF1FFFFFFE0018FE3F87FFFFE1C00FF8FFFFFE30FF1FFFFFFE0018FE3F87FFFFE1C03FF8FFFFFE30FF1FFFFFFE0018FC7F87FFFFE3C1FFF8FFFFFE30FF1FFFFFFE3E1C7C7F87FFE3E3C7C7F8FFFE3E30FF1FFFFFFE1E3C387F87FFE1C3C387F8FFFE1C70FF1FFFFFFF003E00FF87FFF007E00FF8FFFF0070FF1FFFFFFF80FF01FF87FFF80FE01FF8FFFF00F0FF1FFFFFFFE1FFC7FF87FFFE3FF83FF8FFFFC3F9FF1FFFFFFFFFFFFFFF87FFFFFFFFFFF8FFFFFFFFFF1FFFFFFFFFFFFFFF87FFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFF8FFFFFFF9FF1FFFFFFFFFFFFFF0003FFFFFFFFE0003FFFFF0C0007FFFFFFFFFFFF0003FFFFFFFFE0003FFFFF0C0007FFFFFFFFFFFF0003FFFFFFFFF0003FFFFF9C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  
// & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h0505AFAF27272727;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y16_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
