project open /home/waleed/Documents/MAC-TESTING/mac_testing
# Loading project mac_testing
# Compile of counter.sv was successful.
# Compile of mac_unit.sv was successful.
# Compile of reg_def.sv was successful.
# Compile of counter_tb.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim work.counter_tb
# vsim work.counter_tb 
# Start time: 11:46:03 on Jul 11,2025
# Loading sv_std.std
# Loading work.counter_tb
# Loading work.counter
add wave sim:/counter_tb/*
run
# 
# --- Starting burst 1 ---
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# 
# --- Starting burst 1 ---
# ** Error: en_y did not assert at end of burst 1!
#    Time: 175 ns  Scope: counter_tb File: /home/waleed/Documents/Systolic-MAC/testbench/counter_tb.sv Line: 52
# couldn't load file "/home/waleed/intelFPGA/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# couldn't load file "/home/waleed/intelFPGA/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# couldn't load file "/home/waleed/intelFPGA/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
