
---------- Begin Simulation Statistics ----------
simSeconds                                   0.017254                       # Number of seconds simulated (Second)
simTicks                                  17253798500                       # Number of ticks simulated (Tick)
finalTick                                 17253798500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     33.53                       # Real time elapsed on the host (Second)
hostTickRate                                514527472                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     646204                       # Number of bytes of host memory used (Byte)
simInsts                                       991848                       # Number of instructions simulated (Count)
simOps                                        1786635                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    29578                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      53279                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         34507598                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        11243369                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      123                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       11236859                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    129                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              9456835                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           4352991                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 119                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            34473585                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.325956                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.312611                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  32105966     93.13%     93.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    148991      0.43%     93.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     99880      0.29%     93.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    738433      2.14%     96.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     50325      0.15%     96.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    148576      0.43%     96.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    787333      2.28%     98.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    148017      0.43%     99.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    246064      0.71%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              34473585                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   49477     99.68%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    110      0.22%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    49      0.10%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          131      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       8722731     77.63%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            6      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            40      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1233100     10.97%     88.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1280851     11.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       11236859                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.325634                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               49636                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004417                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 56997068                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                20700394                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10153528                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11286364                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         49931                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        1133883                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          618                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   11243492                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       76                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1234040                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                     1281763                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        49                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            14                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          597                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 76                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                118                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             761                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      879                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          11235490                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1232803                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1369                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2513455                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1231694                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1280652                       # Number of stores executed (Count)
system.cpu.numRate                           0.325595                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     11235087                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    10153528                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       8473957                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      12515717                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.294240                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.677065                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             287                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           34013                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      991848                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1786635                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              34.791216                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         34.791216                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.028743                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.028743                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   15030246                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   8722530                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     6156596                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    5022324                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   4977265                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        6                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1234040                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1281763                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          213                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          163                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1480304                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1478614                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               887                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1476039                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1475645                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999733                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     541                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 22                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             317                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              303                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           95                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         9456556                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               711                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     33290755                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.053668                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.566918                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        32842958     98.65%     98.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           50676      0.15%     98.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          197588      0.59%     99.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           50393      0.15%     99.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             533      0.00%     99.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             319      0.00%     99.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             160      0.00%     99.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             107      0.00%     99.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          148021      0.44%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     33290755                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               991848                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1786635                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      397450                       # Number of memory references committed (Count)
system.cpu.commit.loads                        198934                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     198648                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1786494                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   204                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1389144     77.75%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           28      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       198934     11.13%     88.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       198516     11.11%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1786635                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        148021                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1233762                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1233762                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1233762                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1233762                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       196905                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          196905                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       196905                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         196905                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  16038585999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  16038585999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  16038585999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  16038585999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1430667                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1430667                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1430667                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1430667                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.137632                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.137632                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.137632                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.137632                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 81453.421696                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 81453.421696                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 81453.421696                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 81453.421696                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          176                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      29.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       196587                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            196587                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          133                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           133                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          133                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          133                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       196772                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       196772                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       196772                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       196772                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  15834138500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  15834138500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  15834138500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  15834138500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.137539                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.137539                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.137539                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.137539                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 80469.469742                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 80469.469742                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 80469.469742                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 80469.469742                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 196593                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1231920                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1231920                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          230                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           230                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     15690000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     15690000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1232150                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1232150                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000187                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000187                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 68217.391304                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 68217.391304                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          130                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          130                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          100                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          100                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      8102500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total      8102500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data        81025                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total        81025                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1842                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1842                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       196675                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       196675                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  16022895999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  16022895999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       198517                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       198517                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.990721                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.990721                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 81468.900465                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 81468.900465                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       196672                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       196672                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  15826036000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  15826036000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.990706                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.990706                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 80469.187276                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 80469.187276                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           126.934696                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1430534                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             196768                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.270156                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   126.934696                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.247919                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.247919                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          175                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.341797                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            5919436                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           5919436                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   114204                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              32140280                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1971987                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                197183                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  49931                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1279230                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   256                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               11446638                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1405                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              16824                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        7496645                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1480304                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1476200                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      34405700                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  100366                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           746                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           32                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                      3239                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   392                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           34473585                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.389251                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.614044                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 31517045     91.42%     91.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1376486      3.99%     95.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      400      0.00%     95.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      448      0.00%     95.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    98673      0.29%     95.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49495      0.14%     95.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      307      0.00%     95.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    49625      0.14%     95.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1381106      4.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             34473585                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.042898                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.217246                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2658                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2658                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2658                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2658                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          581                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             581                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          581                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            581                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     42786000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     42786000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     42786000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     42786000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3239                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3239                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3239                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3239                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.179376                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.179376                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.179376                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.179376                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 73641.996558                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 73641.996558                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 73641.996558                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 73641.996558                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           49                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                49                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          152                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           152                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          152                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          152                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          429                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          429                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          429                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          429                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     33092000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     33092000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     33092000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     33092000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.132448                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.132448                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.132448                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.132448                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 77137.529138                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 77137.529138                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 77137.529138                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 77137.529138                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     49                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2658                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2658                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          581                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           581                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     42786000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     42786000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3239                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3239                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.179376                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.179376                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 73641.996558                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 73641.996558                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          152                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          152                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          429                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          429                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     33092000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     33092000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.132448                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.132448                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 77137.529138                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 77137.529138                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           275.862820                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 3086                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                428                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               7.210280                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   275.862820                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.538795                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.538795                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          375                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          133                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          234                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.732422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              13384                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             13384                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                         582                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1035099                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   11                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  76                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1083242                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             198934                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.085822                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.780985                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 198826     99.95%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    3      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    2      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  8      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 20      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 19      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 17      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 10      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 16      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              303                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               198934                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1232791                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1280653                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       101                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                   1130316                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    3345                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       151                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  49931                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   213114                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                31989270                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            599                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2070144                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                150527                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               11247609                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                147481                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    222                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                   2686                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            13759425                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    26201470                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 15052188                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps               2181995                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 11577405                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      25                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    395570                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         43746702                       # The number of ROB reads (Count)
system.cpu.rob.writes                        23669265                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   991848                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1786635                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    16                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      9                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      4                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        13                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     9                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     4                       # number of overall hits (Count)
system.l2.overallHits::total                       13                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  416                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               196764                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  197180                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 416                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              196764                       # number of overall misses (Count)
system.l2.overallMisses::total                 197180                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        32345500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     15465166500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        15497512000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       32345500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    15465166500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       15497512000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                425                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             196768                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                197193                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               425                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            196768                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               197193                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.978824                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999980                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999934                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.978824                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999980                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999934                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 77753.605769                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 78597.540709                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    78595.760219                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 77753.605769                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 78597.540709                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   78595.760219                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               196372                       # number of writebacks (Count)
system.l2.writebacks::total                    196372                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              416                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           196764                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              197180                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             416                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          196764                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             197180                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     28185500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  13497526500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    13525712000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     28185500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  13497526500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   13525712000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.978824                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999980                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999934                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.978824                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999980                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999934                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 67753.605769                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 68597.540709                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 68595.760219                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 67753.605769                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 68597.540709                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 68595.760219                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         196395                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst               9                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  9                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           416                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              416                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     32345500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     32345500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          425                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            425                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.978824                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.978824                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77753.605769                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 77753.605769                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          416                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          416                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     28185500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     28185500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.978824                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.978824                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67753.605769                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67753.605769                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data           196668                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              196668                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  15457266000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    15457266000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         196668                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            196668                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 78595.734944                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 78595.734944                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       196668                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          196668                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  13490586000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  13490586000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 68595.734944                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 68595.734944                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              4                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 4                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data           96                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total              96                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data      7900500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total      7900500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          100                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           100                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.960000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.960000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82296.875000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82296.875000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data           96                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total           96                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data      6940500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      6940500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.960000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.960000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 72296.875000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 72296.875000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks           48                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               48                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           48                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           48                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       196587                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           196587                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       196587                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       196587                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                   609.419503                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       393837                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     197183                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.997317                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.000765                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       258.913158                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data       350.505580                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.063211                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.085573                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.148784                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024            788                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  182                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  250                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  354                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.192383                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3347879                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3347879                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    196372.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       416.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    196764.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000013702750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        12272                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        12272                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              582549                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             184613                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      197180                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     196372                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    197180                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   196372                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                197180                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               196372                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  196977                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     166                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  12273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  12273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  12273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  12272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        12272                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.060463                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.007915                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      5.885310                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31          12270     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         12272                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        12272                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            12272    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         12272                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                12619520                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             12567808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              731405319.24028206                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              728408182.11711466                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   17253680000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      43840.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        26624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     12592896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     12566528                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1543080.499056483153                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 729862238.741225600243                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 728333995.554659962654                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          416                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       196764                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       196372                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     11093500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   5373356500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 426059257500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26667.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     27308.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2169653.81                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        26624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     12592896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       12619520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        26624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        26624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     12567808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     12567808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          416                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       196764                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          197180                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       196372                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         196372                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1543080                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      729862239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         731405319                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1543080                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1543080                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    728408182                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        728408182                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    728408182                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1543080                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     729862239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1459813501                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               197180                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              196352                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        12322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        12307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        12300                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        12351                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        12339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        12308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        12305                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        12297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        12297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        12336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        12322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        12322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        12341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        12369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        12345                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        12319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        12273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        12268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        12273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        12272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        12272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        12272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        12272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        12272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        12272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        12272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        12272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        12272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        12272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        12273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        12273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        12272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1687325000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             985900000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         5384450000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8557.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27307.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              170486                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             169577                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            86.46                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        53455                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   471.116865                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   450.358996                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   103.142506                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          717      1.34%      1.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3119      5.83%      7.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3426      6.41%     13.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1253      2.34%     15.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        44920     84.03%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            9      0.02%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            2      0.00%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            9      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        53455                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              12619520                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           12566528                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              731.405319                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              728.333996                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.40                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.71                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       190866480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       101421375                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      703497060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     512468280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1361427600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   7106047500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    641418720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   10617147015                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   615.351281                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1608986250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    575900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15068912250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       190902180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       101440350                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      704368140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     512489160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1361427600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   7105313340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    642036960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   10617977730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   615.399428                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1610578250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    575900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15067320250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 512                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        196372                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 4                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             196668                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            196668                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            512                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       590736                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       590736                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  590736                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     25187328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     25187328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 25187328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             197180                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   197180    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               197180                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1277454500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1042904000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         393556                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       196376                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                528                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       392959                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           49                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict               29                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                4                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               4                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            196668                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           196668                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            428                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           100                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          902                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       590137                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 591039                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30336                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25174720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                25205056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          196398                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  12568000                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            393595                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000086                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.009294                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  393561     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      34      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              393595                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  17253798500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          393557000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            642000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         295154000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        393842                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       196651                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              19                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           19                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
