#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17165e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16e7ae0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1704840 .functor NOT 1, L_0x1753d80, C4<0>, C4<0>, C4<0>;
L_0x1753ae0 .functor XOR 1, L_0x17539a0, L_0x1753a40, C4<0>, C4<0>;
L_0x1753c70 .functor XOR 1, L_0x1753ae0, L_0x1753ba0, C4<0>, C4<0>;
v0x173ef20_0 .net *"_ivl_10", 0 0, L_0x1753ba0;  1 drivers
v0x173f020_0 .net *"_ivl_12", 0 0, L_0x1753c70;  1 drivers
v0x173f100_0 .net *"_ivl_2", 0 0, L_0x1753900;  1 drivers
v0x173f1c0_0 .net *"_ivl_4", 0 0, L_0x17539a0;  1 drivers
v0x173f2a0_0 .net *"_ivl_6", 0 0, L_0x1753a40;  1 drivers
v0x173f3d0_0 .net *"_ivl_8", 0 0, L_0x1753ae0;  1 drivers
v0x173f4b0_0 .var "clk", 0 0;
v0x173f550_0 .net "reset", 0 0, v0x173ac40_0;  1 drivers
v0x173f5f0_0 .var/2u "stats1", 159 0;
v0x173f6d0_0 .var/2u "strobe", 0 0;
v0x173f790_0 .net "tb_match", 0 0, L_0x1753d80;  1 drivers
v0x173f850_0 .net "tb_mismatch", 0 0, L_0x1704840;  1 drivers
v0x173f910_0 .net "w", 0 0, v0x173ace0_0;  1 drivers
v0x173f9b0_0 .net "z_dut", 0 0, L_0x1753660;  1 drivers
v0x173fa50_0 .net "z_ref", 0 0, L_0x1717b30;  1 drivers
L_0x1753900 .concat [ 1 0 0 0], L_0x1717b30;
L_0x17539a0 .concat [ 1 0 0 0], L_0x1717b30;
L_0x1753a40 .concat [ 1 0 0 0], L_0x1753660;
L_0x1753ba0 .concat [ 1 0 0 0], L_0x1717b30;
L_0x1753d80 .cmp/eeq 1, L_0x1753900, L_0x1753c70;
S_0x16e7760 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x16e7ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x16ea9e0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x16eaa20 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x16eaa60 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x16eaaa0 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x16eaae0 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x16eab20 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x1717b30 .functor OR 1, L_0x174fc60, L_0x174ff10, C4<0>, C4<0>;
v0x1717d30_0 .net *"_ivl_0", 31 0, L_0x173faf0;  1 drivers
L_0x7f9d095fc0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1717dd0_0 .net *"_ivl_11", 28 0, L_0x7f9d095fc0a8;  1 drivers
L_0x7f9d095fc0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1739e90_0 .net/2u *"_ivl_12", 31 0, L_0x7f9d095fc0f0;  1 drivers
v0x1739f50_0 .net *"_ivl_14", 0 0, L_0x174ff10;  1 drivers
L_0x7f9d095fc018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x173a010_0 .net *"_ivl_3", 28 0, L_0x7f9d095fc018;  1 drivers
L_0x7f9d095fc060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x173a140_0 .net/2u *"_ivl_4", 31 0, L_0x7f9d095fc060;  1 drivers
v0x173a220_0 .net *"_ivl_6", 0 0, L_0x174fc60;  1 drivers
v0x173a2e0_0 .net *"_ivl_8", 31 0, L_0x174fdd0;  1 drivers
v0x173a3c0_0 .net "clk", 0 0, v0x173f4b0_0;  1 drivers
v0x173a510_0 .var "next", 2 0;
v0x173a5f0_0 .net "reset", 0 0, v0x173ac40_0;  alias, 1 drivers
v0x173a6b0_0 .var "state", 2 0;
v0x173a790_0 .net "w", 0 0, v0x173ace0_0;  alias, 1 drivers
v0x173a850_0 .net "z", 0 0, L_0x1717b30;  alias, 1 drivers
E_0x16ff0a0 .event anyedge, v0x173a6b0_0, v0x173a790_0;
E_0x16fe1c0 .event posedge, v0x173a3c0_0;
L_0x173faf0 .concat [ 3 29 0 0], v0x173a6b0_0, L_0x7f9d095fc018;
L_0x174fc60 .cmp/eq 32, L_0x173faf0, L_0x7f9d095fc060;
L_0x174fdd0 .concat [ 3 29 0 0], v0x173a6b0_0, L_0x7f9d095fc0a8;
L_0x174ff10 .cmp/eq 32, L_0x174fdd0, L_0x7f9d095fc0f0;
S_0x173a990 .scope module, "stim1" "stimulus_gen" 3 90, 3 37 0, S_0x16e7ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x173ab80_0 .net "clk", 0 0, v0x173f4b0_0;  alias, 1 drivers
v0x173ac40_0 .var "reset", 0 0;
v0x173ace0_0 .var "w", 0 0;
E_0x16fe420/0 .event negedge, v0x173a3c0_0;
E_0x16fe420/1 .event posedge, v0x173a3c0_0;
E_0x16fe420 .event/or E_0x16fe420/0, E_0x16fe420/1;
S_0x173ad80 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x16e7ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
L_0x1750410 .functor AND 1, L_0x17501f0, L_0x17502e0, C4<1>, C4<1>;
L_0x1750610 .functor AND 1, L_0x17504d0, v0x173ace0_0, C4<1>, C4<1>;
L_0x17506d0 .functor OR 1, L_0x1750410, L_0x1750610, C4<0>, C4<0>;
L_0x1750900 .functor AND 1, L_0x17507e0, v0x173ace0_0, C4<1>, C4<1>;
L_0x17509f0 .functor OR 1, L_0x17506d0, L_0x1750900, C4<0>, C4<0>;
L_0x1750c30 .functor AND 1, L_0x1750b00, v0x173ace0_0, C4<1>, C4<1>;
L_0x1750d30 .functor OR 1, L_0x17509f0, L_0x1750c30, C4<0>, C4<0>;
L_0x1750fb0 .functor AND 1, L_0x1750ed0, v0x173ace0_0, C4<1>, C4<1>;
L_0x17510c0 .functor OR 1, L_0x1750d30, L_0x1750fb0, C4<0>, C4<0>;
L_0x17513b0 .functor AND 1, L_0x17511d0, L_0x17512c0, C4<1>, C4<1>;
L_0x17516c0 .functor AND 1, L_0x1751520, L_0x17515c0, C4<1>, C4<1>;
L_0x1751780 .functor OR 1, L_0x17513b0, L_0x17516c0, C4<0>, C4<0>;
L_0x1751b00 .functor AND 1, L_0x1751900, v0x173ace0_0, C4<1>, C4<1>;
L_0x1751bc0 .functor OR 1, L_0x1751780, L_0x1751b00, C4<0>, C4<0>;
L_0x1751890 .functor AND 1, L_0x1751d50, L_0x1751eb0, C4<1>, C4<1>;
L_0x1751ff0 .functor OR 1, L_0x1751bc0, L_0x1751890, C4<0>, C4<0>;
L_0x1751e40 .functor AND 1, L_0x1752190, v0x173ace0_0, C4<1>, C4<1>;
L_0x1752350 .functor OR 1, L_0x1751ff0, L_0x1751e40, C4<0>, C4<0>;
L_0x1752720 .functor AND 1, L_0x1752500, L_0x17525f0, C4<1>, C4<1>;
L_0x1752830 .functor OR 1, L_0x1752350, L_0x1752720, C4<0>, C4<0>;
L_0x1752a40 .functor AND 1, L_0x1752460, v0x173ace0_0, C4<1>, C4<1>;
L_0x1752b00 .functor OR 1, L_0x1752830, L_0x1752a40, C4<0>, C4<0>;
L_0x1752e10 .functor AND 1, v0x173f4b0_0, L_0x1752cd0, C4<1>, C4<1>;
L_0x1752f20 .functor AND 1, v0x173ac40_0, L_0x1752e80, C4<1>, C4<1>;
L_0x1753060 .functor OR 1, L_0x1752e10, L_0x1752f20, C4<0>, C4<0>;
L_0x1753470 .functor OR 1, L_0x1753280, L_0x1752d70, C4<0>, C4<0>;
L_0x7f9d095fc138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x173b010_0 .net/2u *"_ivl_0", 2 0, L_0x7f9d095fc138;  1 drivers
v0x173b0f0_0 .net *"_ivl_10", 0 0, L_0x17504d0;  1 drivers
v0x173b1b0_0 .net *"_ivl_103", 0 0, L_0x1752cd0;  1 drivers
v0x173b280_0 .net *"_ivl_107", 0 0, L_0x1752e80;  1 drivers
L_0x7f9d095fc498 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x173b340_0 .net/2u *"_ivl_112", 2 0, L_0x7f9d095fc498;  1 drivers
v0x173b470_0 .net *"_ivl_114", 0 0, L_0x1753280;  1 drivers
L_0x7f9d095fc4e0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x173b530_0 .net/2u *"_ivl_116", 2 0, L_0x7f9d095fc4e0;  1 drivers
v0x173b610_0 .net *"_ivl_118", 0 0, L_0x1752d70;  1 drivers
v0x173b6d0_0 .net *"_ivl_121", 0 0, L_0x1753470;  1 drivers
L_0x7f9d095fc528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x173b820_0 .net/2u *"_ivl_122", 0 0, L_0x7f9d095fc528;  1 drivers
L_0x7f9d095fc570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x173b900_0 .net/2u *"_ivl_124", 0 0, L_0x7f9d095fc570;  1 drivers
v0x173b9e0_0 .net *"_ivl_13", 0 0, L_0x1750610;  1 drivers
v0x173baa0_0 .net *"_ivl_15", 0 0, L_0x17506d0;  1 drivers
L_0x7f9d095fc1c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x173bb60_0 .net/2u *"_ivl_16", 2 0, L_0x7f9d095fc1c8;  1 drivers
v0x173bc40_0 .net *"_ivl_18", 0 0, L_0x17507e0;  1 drivers
v0x173bd00_0 .net *"_ivl_2", 0 0, L_0x17501f0;  1 drivers
v0x173bdc0_0 .net *"_ivl_21", 0 0, L_0x1750900;  1 drivers
v0x173be80_0 .net *"_ivl_23", 0 0, L_0x17509f0;  1 drivers
L_0x7f9d095fc210 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x173bf40_0 .net/2u *"_ivl_24", 2 0, L_0x7f9d095fc210;  1 drivers
v0x173c020_0 .net *"_ivl_26", 0 0, L_0x1750b00;  1 drivers
v0x173c0e0_0 .net *"_ivl_29", 0 0, L_0x1750c30;  1 drivers
v0x173c1a0_0 .net *"_ivl_31", 0 0, L_0x1750d30;  1 drivers
L_0x7f9d095fc258 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x173c260_0 .net/2u *"_ivl_32", 2 0, L_0x7f9d095fc258;  1 drivers
v0x173c340_0 .net *"_ivl_34", 0 0, L_0x1750ed0;  1 drivers
v0x173c400_0 .net *"_ivl_37", 0 0, L_0x1750fb0;  1 drivers
L_0x7f9d095fc2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x173c4c0_0 .net/2u *"_ivl_40", 2 0, L_0x7f9d095fc2a0;  1 drivers
v0x173c5a0_0 .net *"_ivl_42", 0 0, L_0x17511d0;  1 drivers
v0x173c660_0 .net *"_ivl_45", 0 0, L_0x17512c0;  1 drivers
v0x173c720_0 .net *"_ivl_47", 0 0, L_0x17513b0;  1 drivers
L_0x7f9d095fc2e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x173c7e0_0 .net/2u *"_ivl_48", 2 0, L_0x7f9d095fc2e8;  1 drivers
v0x173c8c0_0 .net *"_ivl_5", 0 0, L_0x17502e0;  1 drivers
v0x173c980_0 .net *"_ivl_50", 0 0, L_0x1751520;  1 drivers
v0x173ca40_0 .net *"_ivl_53", 0 0, L_0x17515c0;  1 drivers
v0x173cd10_0 .net *"_ivl_55", 0 0, L_0x17516c0;  1 drivers
v0x173cdd0_0 .net *"_ivl_57", 0 0, L_0x1751780;  1 drivers
L_0x7f9d095fc330 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x173ce90_0 .net/2u *"_ivl_58", 2 0, L_0x7f9d095fc330;  1 drivers
v0x173cf70_0 .net *"_ivl_60", 0 0, L_0x1751900;  1 drivers
v0x173d030_0 .net *"_ivl_63", 0 0, L_0x1751b00;  1 drivers
v0x173d0f0_0 .net *"_ivl_65", 0 0, L_0x1751bc0;  1 drivers
L_0x7f9d095fc378 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x173d1b0_0 .net/2u *"_ivl_66", 2 0, L_0x7f9d095fc378;  1 drivers
v0x173d290_0 .net *"_ivl_68", 0 0, L_0x1751d50;  1 drivers
v0x173d350_0 .net *"_ivl_7", 0 0, L_0x1750410;  1 drivers
v0x173d410_0 .net *"_ivl_71", 0 0, L_0x1751eb0;  1 drivers
v0x173d4d0_0 .net *"_ivl_73", 0 0, L_0x1751890;  1 drivers
v0x173d590_0 .net *"_ivl_75", 0 0, L_0x1751ff0;  1 drivers
L_0x7f9d095fc3c0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x173d650_0 .net/2u *"_ivl_76", 2 0, L_0x7f9d095fc3c0;  1 drivers
v0x173d730_0 .net *"_ivl_78", 0 0, L_0x1752190;  1 drivers
L_0x7f9d095fc180 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x173d7f0_0 .net/2u *"_ivl_8", 2 0, L_0x7f9d095fc180;  1 drivers
v0x173d8d0_0 .net *"_ivl_81", 0 0, L_0x1751e40;  1 drivers
v0x173d990_0 .net *"_ivl_83", 0 0, L_0x1752350;  1 drivers
L_0x7f9d095fc408 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x173da50_0 .net/2u *"_ivl_84", 2 0, L_0x7f9d095fc408;  1 drivers
v0x173db30_0 .net *"_ivl_86", 0 0, L_0x1752500;  1 drivers
v0x173dbf0_0 .net *"_ivl_89", 0 0, L_0x17525f0;  1 drivers
v0x173dcb0_0 .net *"_ivl_91", 0 0, L_0x1752720;  1 drivers
v0x173dd70_0 .net *"_ivl_93", 0 0, L_0x1752830;  1 drivers
L_0x7f9d095fc450 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x173de30_0 .net/2u *"_ivl_94", 2 0, L_0x7f9d095fc450;  1 drivers
v0x173df10_0 .net *"_ivl_96", 0 0, L_0x1752460;  1 drivers
v0x173dfd0_0 .net *"_ivl_99", 0 0, L_0x1752a40;  1 drivers
v0x173e090_0 .net "clk", 0 0, v0x173f4b0_0;  alias, 1 drivers
v0x173e130_0 .net "clk_trigger", 0 0, L_0x1752e10;  1 drivers
v0x173e1f0_0 .net "next_state_high", 0 0, L_0x17510c0;  1 drivers
v0x173e2b0_0 .net "next_state_low", 0 0, L_0x1752b00;  1 drivers
v0x173e370_0 .net "next_state_trigger", 0 0, L_0x1753060;  1 drivers
v0x173e430_0 .net "reset", 0 0, v0x173ac40_0;  alias, 1 drivers
v0x173e520_0 .net "reset_trigger", 0 0, L_0x1752f20;  1 drivers
v0x173e9f0_0 .var "state", 2 0;
v0x173ead0_0 .net "w", 0 0, v0x173ace0_0;  alias, 1 drivers
v0x173ebc0_0 .net "z", 0 0, L_0x1753660;  alias, 1 drivers
E_0x16e49f0 .event posedge, v0x173a5f0_0, v0x173a3c0_0;
L_0x17501f0 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc138;
L_0x17502e0 .reduce/nor v0x173ace0_0;
L_0x17504d0 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc180;
L_0x17507e0 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc1c8;
L_0x1750b00 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc210;
L_0x1750ed0 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc258;
L_0x17511d0 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc2a0;
L_0x17512c0 .reduce/nor v0x173ace0_0;
L_0x1751520 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc2e8;
L_0x17515c0 .reduce/nor v0x173ace0_0;
L_0x1751900 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc330;
L_0x1751d50 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc378;
L_0x1751eb0 .reduce/nor v0x173ace0_0;
L_0x1752190 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc3c0;
L_0x1752500 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc408;
L_0x17525f0 .reduce/nor v0x173ace0_0;
L_0x1752460 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc450;
L_0x1752cd0 .reduce/nor v0x173f4b0_0;
L_0x1752e80 .reduce/nor v0x173ac40_0;
L_0x1753280 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc498;
L_0x1752d70 .cmp/eq 3, v0x173e9f0_0, L_0x7f9d095fc4e0;
L_0x1753660 .functor MUXZ 1, L_0x7f9d095fc570, L_0x7f9d095fc528, L_0x1753470, C4<>;
S_0x173ed00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x16e7ae0;
 .timescale -12 -12;
E_0x171beb0 .event anyedge, v0x173f6d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x173f6d0_0;
    %nor/r;
    %assign/vec4 v0x173f6d0_0, 0;
    %wait E_0x171beb0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x173a990;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16fe420;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x173ace0_0, 0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x173ac40_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x16e7760;
T_2 ;
    %wait E_0x16fe1c0;
    %load/vec4 v0x173a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x173a6b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x173a510_0;
    %assign/vec4 v0x173a6b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x16e7760;
T_3 ;
Ewait_0 .event/or E_0x16ff0a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x173a6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x173a510_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x173a790_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x173a510_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x173a790_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x173a510_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x173a790_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x173a510_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x173a790_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x173a510_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x173a790_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x173a510_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x173a790_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x173a510_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x173ad80;
T_4 ;
    %wait E_0x16e49f0;
    %load/vec4 v0x173e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x173e9f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x173e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x173e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x173e9f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x173e9f0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x173e2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x173e9f0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x173e9f0_0, 0;
T_4.6 ;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16e7ae0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173f6d0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x16e7ae0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x173f4b0_0;
    %inv;
    %store/vec4 v0x173f4b0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x16e7ae0;
T_7 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x173ab80_0, v0x173f850_0, v0x173f4b0_0, v0x173f550_0, v0x173f910_0, v0x173fa50_0, v0x173f9b0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x16e7ae0;
T_8 ;
    %load/vec4 v0x173f5f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x173f5f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x173f5f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x173f5f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x173f5f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x173f5f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x173f5f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x16e7ae0;
T_9 ;
    %wait E_0x16fe420;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x173f5f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173f5f0_0, 4, 32;
    %load/vec4 v0x173f790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x173f5f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173f5f0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x173f5f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173f5f0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x173fa50_0;
    %load/vec4 v0x173fa50_0;
    %load/vec4 v0x173f9b0_0;
    %xor;
    %load/vec4 v0x173fa50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x173f5f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173f5f0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x173f5f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173f5f0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q6/m2014_q6_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/m2014_q6/iter0/response15/top_module.sv";
