Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/raphael/Desktop/Mojo-Base-VHDL/ise_files/tb_diviseur_freq_isim_beh.exe -prj /home/raphael/Desktop/Mojo-Base-VHDL/ise_files/tb_diviseur_freq_beh.prj work.tb_diviseur_freq 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/raphael/Desktop/Mojo-Base-VHDL/ise_files/Diviseur_Freq.vhd" into library work
Parsing VHDL file "/home/raphael/Desktop/Mojo-Base-VHDL/ise_files/tb_diviseur_freq.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37316 KB
Fuse CPU Usage: 1800 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Diviseur_Freq [\Diviseur_Freq(20)\]
Compiling architecture behavior of entity tb_diviseur_freq
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/raphael/Desktop/Mojo-Base-VHDL/ise_files/tb_diviseur_freq_isim_beh.exe
Fuse Memory Usage: 83596 KB
Fuse CPU Usage: 1960 ms
GCC CPU Usage: 390 ms
