Classic Timing Analyzer report for DE2_BaseProject
Wed Sep 08 16:33:42 2010
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'CLOCK_50'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------+------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.234 ns                         ; slowcounter_r[0] ; LEDR[0]          ; CLOCK_50   ; --       ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; 223.31 MHz ( period = 4.478 ns ) ; counter_r[15]    ; slowcounter_r[8] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------+------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+---------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From          ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; counter_r[15] ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; counter_r[15] ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; counter_r[15] ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; counter_r[15] ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; counter_r[15] ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; counter_r[15] ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; counter_r[15] ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; counter_r[15] ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; counter_r[1]  ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; counter_r[1]  ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; counter_r[1]  ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; counter_r[1]  ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; counter_r[1]  ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; counter_r[1]  ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; counter_r[1]  ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; counter_r[1]  ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; counter_r[30] ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; counter_r[30] ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; counter_r[30] ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; counter_r[30] ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; counter_r[30] ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; counter_r[30] ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; counter_r[30] ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; counter_r[30] ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 232.88 MHz ( period = 4.294 ns )                    ; counter_r[2]  ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.88 MHz ( period = 4.294 ns )                    ; counter_r[2]  ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.88 MHz ( period = 4.294 ns )                    ; counter_r[2]  ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.88 MHz ( period = 4.294 ns )                    ; counter_r[2]  ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.88 MHz ( period = 4.294 ns )                    ; counter_r[2]  ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.88 MHz ( period = 4.294 ns )                    ; counter_r[2]  ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.88 MHz ( period = 4.294 ns )                    ; counter_r[2]  ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.88 MHz ( period = 4.294 ns )                    ; counter_r[2]  ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; counter_r[17] ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; counter_r[17] ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; counter_r[17] ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; counter_r[17] ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; counter_r[17] ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; counter_r[17] ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; counter_r[17] ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; counter_r[17] ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; counter_r[11] ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; counter_r[11] ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; counter_r[11] ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; counter_r[11] ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; counter_r[11] ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; counter_r[11] ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; counter_r[11] ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; counter_r[11] ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; 237.93 MHz ( period = 4.203 ns )                    ; counter_r[5]  ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.991 ns                ;
; N/A                                     ; 237.93 MHz ( period = 4.203 ns )                    ; counter_r[5]  ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.991 ns                ;
; N/A                                     ; 237.93 MHz ( period = 4.203 ns )                    ; counter_r[5]  ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.991 ns                ;
; N/A                                     ; 237.93 MHz ( period = 4.203 ns )                    ; counter_r[5]  ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.991 ns                ;
; N/A                                     ; 237.93 MHz ( period = 4.203 ns )                    ; counter_r[5]  ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.991 ns                ;
; N/A                                     ; 237.93 MHz ( period = 4.203 ns )                    ; counter_r[5]  ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.991 ns                ;
; N/A                                     ; 237.93 MHz ( period = 4.203 ns )                    ; counter_r[5]  ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.991 ns                ;
; N/A                                     ; 237.93 MHz ( period = 4.203 ns )                    ; counter_r[5]  ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.991 ns                ;
; N/A                                     ; 238.10 MHz ( period = 4.200 ns )                    ; counter_r[0]  ; counter_r[31]     ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.988 ns                ;
; N/A                                     ; 238.21 MHz ( period = 4.198 ns )                    ; counter_r[16] ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 238.21 MHz ( period = 4.198 ns )                    ; counter_r[16] ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 238.21 MHz ( period = 4.198 ns )                    ; counter_r[16] ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 238.21 MHz ( period = 4.198 ns )                    ; counter_r[16] ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 238.21 MHz ( period = 4.198 ns )                    ; counter_r[16] ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 238.21 MHz ( period = 4.198 ns )                    ; counter_r[16] ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 238.21 MHz ( period = 4.198 ns )                    ; counter_r[16] ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 238.21 MHz ( period = 4.198 ns )                    ; counter_r[16] ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; counter_r[12] ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; counter_r[12] ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; counter_r[12] ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; counter_r[12] ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; counter_r[12] ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; counter_r[12] ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; counter_r[12] ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; counter_r[12] ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.55 MHz ( period = 4.192 ns )                    ; counter_r[14] ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 238.55 MHz ( period = 4.192 ns )                    ; counter_r[14] ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 238.55 MHz ( period = 4.192 ns )                    ; counter_r[14] ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 238.55 MHz ( period = 4.192 ns )                    ; counter_r[14] ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 238.55 MHz ( period = 4.192 ns )                    ; counter_r[14] ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 238.55 MHz ( period = 4.192 ns )                    ; counter_r[14] ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 238.55 MHz ( period = 4.192 ns )                    ; counter_r[14] ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 238.55 MHz ( period = 4.192 ns )                    ; counter_r[14] ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[15] ; slowcounter_r[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[15] ; slowcounter_r[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[15] ; slowcounter_r[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[15] ; slowcounter_r[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[15] ; slowcounter_r[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[15] ; slowcounter_r[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[15] ; slowcounter_r[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[15] ; slowcounter_r[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[15] ; slowcounter_r[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 238.78 MHz ( period = 4.188 ns )                    ; counter_r[0]  ; counter_r[22]     ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 240.62 MHz ( period = 4.156 ns )                    ; counter_r[3]  ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; 240.62 MHz ( period = 4.156 ns )                    ; counter_r[3]  ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; 240.62 MHz ( period = 4.156 ns )                    ; counter_r[3]  ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; 240.62 MHz ( period = 4.156 ns )                    ; counter_r[3]  ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; 240.62 MHz ( period = 4.156 ns )                    ; counter_r[3]  ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; 240.62 MHz ( period = 4.156 ns )                    ; counter_r[3]  ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; 240.62 MHz ( period = 4.156 ns )                    ; counter_r[3]  ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; 240.62 MHz ( period = 4.156 ns )                    ; counter_r[3]  ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; counter_r[31] ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.934 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; counter_r[31] ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.934 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; counter_r[31] ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.934 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; counter_r[31] ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.934 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; counter_r[31] ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.934 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; counter_r[31] ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.934 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; counter_r[31] ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.934 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; counter_r[31] ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.934 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; counter_r[1]  ; slowcounter_r[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; counter_r[1]  ; slowcounter_r[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; counter_r[1]  ; slowcounter_r[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; counter_r[1]  ; slowcounter_r[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; counter_r[1]  ; slowcounter_r[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; counter_r[1]  ; slowcounter_r[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; counter_r[1]  ; slowcounter_r[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; counter_r[1]  ; slowcounter_r[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; counter_r[1]  ; slowcounter_r[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; counter_r[0]  ; counter_r[30]     ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.917 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; counter_r[13] ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; counter_r[13] ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; counter_r[13] ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; counter_r[13] ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; counter_r[13] ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; counter_r[13] ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; counter_r[13] ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; counter_r[13] ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; counter_r[30] ; slowcounter_r[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; counter_r[30] ; slowcounter_r[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; counter_r[30] ; slowcounter_r[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; counter_r[30] ; slowcounter_r[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; counter_r[30] ; slowcounter_r[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; counter_r[30] ; slowcounter_r[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; counter_r[30] ; slowcounter_r[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; counter_r[30] ; slowcounter_r[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; counter_r[30] ; slowcounter_r[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; counter_r[29] ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; counter_r[29] ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; counter_r[29] ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; counter_r[29] ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; counter_r[29] ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; counter_r[29] ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; counter_r[29] ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; counter_r[29] ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.98 MHz ( period = 4.082 ns )                    ; counter_r[7]  ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.98 MHz ( period = 4.082 ns )                    ; counter_r[7]  ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.98 MHz ( period = 4.082 ns )                    ; counter_r[7]  ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.98 MHz ( period = 4.082 ns )                    ; counter_r[7]  ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.98 MHz ( period = 4.082 ns )                    ; counter_r[7]  ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.98 MHz ( period = 4.082 ns )                    ; counter_r[7]  ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.98 MHz ( period = 4.082 ns )                    ; counter_r[7]  ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.98 MHz ( period = 4.082 ns )                    ; counter_r[7]  ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 245.82 MHz ( period = 4.068 ns )                    ; counter_r[8]  ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 245.82 MHz ( period = 4.068 ns )                    ; counter_r[8]  ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 245.82 MHz ( period = 4.068 ns )                    ; counter_r[8]  ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 245.82 MHz ( period = 4.068 ns )                    ; counter_r[8]  ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 245.82 MHz ( period = 4.068 ns )                    ; counter_r[8]  ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 245.82 MHz ( period = 4.068 ns )                    ; counter_r[8]  ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 245.82 MHz ( period = 4.068 ns )                    ; counter_r[8]  ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 245.82 MHz ( period = 4.068 ns )                    ; counter_r[8]  ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; counter_r[4]  ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; counter_r[4]  ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; counter_r[4]  ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; counter_r[4]  ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; counter_r[4]  ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; counter_r[4]  ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; counter_r[4]  ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; counter_r[4]  ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; counter_r[0]  ; counter_r[29]     ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.846 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; counter_r[28] ; slowcounter_r[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; counter_r[28] ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; counter_r[28] ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; counter_r[28] ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; counter_r[28] ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; counter_r[28] ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; counter_r[28] ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; counter_r[28] ; slowcounter_r[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; counter_r[2]  ; slowcounter_r[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; counter_r[2]  ; slowcounter_r[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; counter_r[2]  ; slowcounter_r[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; counter_r[2]  ; slowcounter_r[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; counter_r[2]  ; slowcounter_r[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; counter_r[2]  ; slowcounter_r[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; counter_r[2]  ; slowcounter_r[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; counter_r[2]  ; slowcounter_r[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; counter_r[2]  ; slowcounter_r[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; counter_r[17] ; slowcounter_r[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; counter_r[17] ; slowcounter_r[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; counter_r[17] ; slowcounter_r[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; counter_r[17] ; slowcounter_r[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; counter_r[17] ; slowcounter_r[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; counter_r[17] ; slowcounter_r[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; counter_r[17] ; slowcounter_r[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; counter_r[17] ; slowcounter_r[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; counter_r[17] ; slowcounter_r[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.82 MHz ( period = 3.987 ns )                    ; counter_r[0]  ; counter_r[28]     ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.775 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; counter_r[9]  ; slowcounter_r[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; counter_r[9]  ; slowcounter_r[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; counter_r[9]  ; slowcounter_r[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; counter_r[9]  ; slowcounter_r[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; counter_r[9]  ; slowcounter_r[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; counter_r[9]  ; slowcounter_r[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.714 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;               ;                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To       ; From Clock ;
+-------+--------------+------------+-------------------+----------+------------+
; N/A   ; None         ; 8.234 ns   ; slowcounter_r[0]  ; LEDR[0]  ; CLOCK_50   ;
; N/A   ; None         ; 8.073 ns   ; slowcounter_r[4]  ; LEDR[4]  ; CLOCK_50   ;
; N/A   ; None         ; 8.069 ns   ; slowcounter_r[1]  ; LEDR[1]  ; CLOCK_50   ;
; N/A   ; None         ; 8.040 ns   ; slowcounter_r[3]  ; LEDR[3]  ; CLOCK_50   ;
; N/A   ; None         ; 8.023 ns   ; slowcounter_r[2]  ; LEDR[2]  ; CLOCK_50   ;
; N/A   ; None         ; 8.019 ns   ; slowcounter_r[6]  ; LEDR[6]  ; CLOCK_50   ;
; N/A   ; None         ; 7.347 ns   ; slowcounter_r[5]  ; LEDR[5]  ; CLOCK_50   ;
; N/A   ; None         ; 7.129 ns   ; slowcounter_r[7]  ; LEDR[7]  ; CLOCK_50   ;
; N/A   ; None         ; 6.742 ns   ; slowcounter_r[14] ; LEDR[14] ; CLOCK_50   ;
; N/A   ; None         ; 6.658 ns   ; slowcounter_r[16] ; LEDR[16] ; CLOCK_50   ;
; N/A   ; None         ; 6.639 ns   ; slowcounter_r[15] ; LEDR[15] ; CLOCK_50   ;
; N/A   ; None         ; 6.623 ns   ; slowcounter_r[17] ; LEDR[17] ; CLOCK_50   ;
; N/A   ; None         ; 6.591 ns   ; slowcounter_r[10] ; LEDR[10] ; CLOCK_50   ;
; N/A   ; None         ; 6.395 ns   ; slowcounter_r[8]  ; LEDR[8]  ; CLOCK_50   ;
; N/A   ; None         ; 6.382 ns   ; slowcounter_r[12] ; LEDR[12] ; CLOCK_50   ;
; N/A   ; None         ; 6.378 ns   ; slowcounter_r[13] ; LEDR[13] ; CLOCK_50   ;
; N/A   ; None         ; 6.371 ns   ; slowcounter_r[11] ; LEDR[11] ; CLOCK_50   ;
; N/A   ; None         ; 6.369 ns   ; slowcounter_r[9]  ; LEDR[9]  ; CLOCK_50   ;
+-------+--------------+------------+-------------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Wed Sep 08 16:33:40 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_BaseProject -c DE2_BaseProject --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Info: Clock "CLOCK_50" has Internal fmax of 223.31 MHz between source register "counter_r[15]" and destination register "slowcounter_r[1]" (period= 4.478 ns)
    Info: + Longest register to register delay is 4.266 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y3_N31; Fanout = 3; REG Node = 'counter_r[15]'
        Info: 2: + IC(1.029 ns) + CELL(0.398 ns) = 1.427 ns; Loc. = LCCOMB_X34_Y2_N24; Fanout = 1; COMB Node = 'Equal0~5'
        Info: 3: + IC(0.269 ns) + CELL(0.410 ns) = 2.106 ns; Loc. = LCCOMB_X34_Y2_N4; Fanout = 10; COMB Node = 'Equal0~9'
        Info: 4: + IC(0.299 ns) + CELL(0.271 ns) = 2.676 ns; Loc. = LCCOMB_X34_Y2_N22; Fanout = 18; COMB Node = 'Equal0~10'
        Info: 5: + IC(0.930 ns) + CELL(0.660 ns) = 4.266 ns; Loc. = LCFF_X36_Y3_N17; Fanout = 3; REG Node = 'slowcounter_r[1]'
        Info: Total cell delay = 1.739 ns ( 40.76 % )
        Info: Total interconnect delay = 2.527 ns ( 59.24 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X36_Y3_N17; Fanout = 3; REG Node = 'slowcounter_r[1]'
            Info: Total cell delay = 1.536 ns ( 57.29 % )
            Info: Total interconnect delay = 1.145 ns ( 42.71 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 2.679 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X35_Y3_N31; Fanout = 3; REG Node = 'counter_r[15]'
            Info: Total cell delay = 1.536 ns ( 57.33 % )
            Info: Total interconnect delay = 1.143 ns ( 42.67 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "CLOCK_50" to destination pin "LEDR[0]" through register "slowcounter_r[0]" is 8.234 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 2.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X34_Y2_N9; Fanout = 4; REG Node = 'slowcounter_r[0]'
        Info: Total cell delay = 1.536 ns ( 57.31 % )
        Info: Total interconnect delay = 1.144 ns ( 42.69 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.304 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y2_N9; Fanout = 4; REG Node = 'slowcounter_r[0]'
        Info: 2: + IC(2.486 ns) + CELL(2.818 ns) = 5.304 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR[0]'
        Info: Total cell delay = 2.818 ns ( 53.13 % )
        Info: Total interconnect delay = 2.486 ns ( 46.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Wed Sep 08 16:33:42 2010
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


