{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726454217074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726454217075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 10:36:55 2024 " "Processing started: Mon Sep 16 10:36:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726454217075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454217075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_receiver -c uart_receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_receiver -c uart_receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454217075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726454217684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726454217684 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "signal_probe.qsys " "Elaborating Platform Designer system entity \"signal_probe.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454227417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.16.10:37:11 Progress: Loading prj/signal_probe.qsys " "2024.09.16.10:37:11 Progress: Loading prj/signal_probe.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454231116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.16.10:37:12 Progress: Reading input file " "2024.09.16.10:37:12 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454232456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.16.10:37:12 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 23.1\] " "2024.09.16.10:37:12 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454232503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.16.10:37:12 Progress: Parameterizing module in_system_sources_probes_0 " "2024.09.16.10:37:12 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454232689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.16.10:37:12 Progress: Building connections " "2024.09.16.10:37:12 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454232692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.16.10:37:12 Progress: Parameterizing connections " "2024.09.16.10:37:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454232692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.16.10:37:12 Progress: Validating " "2024.09.16.10:37:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454232714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.16.10:37:13 Progress: Done reading input file " "2024.09.16.10:37:13 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454233354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Signal_probe: Generating signal_probe \"signal_probe\" for QUARTUS_SYNTH " "Signal_probe: Generating signal_probe \"signal_probe\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454235156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"signal_probe\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"signal_probe\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454237388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Signal_probe: Done \"signal_probe\" with 2 modules, 2 files " "Signal_probe: Done \"signal_probe\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454237389 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "signal_probe.qsys " "Finished elaborating Platform Designer system entity \"signal_probe.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238093 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_receiver_2.v(51) " "Verilog HDL information at uart_receiver_2.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_receiver_2.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver_2.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726454238115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_rx/rtl/uart_receiver_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_rx/rtl/uart_receiver_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver_2 " "Found entity 1: uart_receiver_2" {  } { { "../rtl/uart_receiver_2.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_rx/rtl/uart_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_rx/rtl/uart_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_clk_div " "Found entity 1: uart_clk_div" {  } { { "../rtl/uart_clk_div.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_rx/rtl/pulse_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_rx/rtl/pulse_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_cnt " "Found entity 1: pulse_cnt" {  } { { "../rtl/pulse_cnt.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/pulse_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_rx/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_rx/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/key_filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_rx/rtl/baud_select.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_rx/rtl/baud_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_select " "Found entity 1: baud_select" {  } { { "../rtl/baud_select.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/baud_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_rx/rtl/seven_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_rx/rtl/seven_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube " "Found entity 1: seven_tube" {  } { { "../rtl/seven_tube.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/seven_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_rx/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_rx/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/seg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_rx/rtl/fifo_div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_rx/rtl/fifo_div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_div_clk " "Found entity 1: fifo_div_clk" {  } { { "../rtl/fifo_div_clk.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/fifo_div_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_rx/rtl/clk_div_2khz.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_rx/rtl/clk_div_2khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_2khz " "Found entity 1: clk_div_2khz" {  } { { "../rtl/clk_div_2khz.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/clk_div_2khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_rx/rtl/uart_rx_issp.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_rx/rtl/uart_rx_issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_issp " "Found entity 1: uart_rx_issp" {  } { { "../rtl/uart_rx_issp.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_rx_issp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_rx/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_rx/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../rtl/uart_receiver.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/clk_gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fifo " "Found entity 1: rx_fifo" {  } { { "rx_fifo.v" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/rx_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/signal_probe/signal_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/signal_probe/signal_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_probe " "Found entity 1: signal_probe" {  } { { "db/ip/signal_probe/signal_probe.v" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/ip/signal_probe/signal_probe.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/signal_probe/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/signal_probe/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/signal_probe/submodules/altsource_probe_top.v" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/ip/signal_probe/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_receiver " "Elaborating entity \"uart_receiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726454238286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_div uart_clk_div:uart_clk_div_9600 " "Elaborating entity \"uart_clk_div\" for hierarchy \"uart_clk_div:uart_clk_div_9600\"" {  } { { "../rtl/uart_receiver.v" "uart_clk_div_9600" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_clk_div.v(22) " "Verilog HDL assignment warning at uart_clk_div.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_clk_div.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_clk_div.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726454238289 "|uart_receiver|uart_clk_div:uart_clk_div_9600"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_div uart_clk_div:uart_clk_div_19200 " "Elaborating entity \"uart_clk_div\" for hierarchy \"uart_clk_div:uart_clk_div_19200\"" {  } { { "../rtl/uart_receiver.v" "uart_clk_div_19200" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_clk_div.v(22) " "Verilog HDL assignment warning at uart_clk_div.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_clk_div.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_clk_div.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726454238291 "|uart_receiver|uart_clk_div:uart_clk_div_19200"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_div uart_clk_div:uart_clk_div_38400 " "Elaborating entity \"uart_clk_div\" for hierarchy \"uart_clk_div:uart_clk_div_38400\"" {  } { { "../rtl/uart_receiver.v" "uart_clk_div_38400" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_clk_div.v(22) " "Verilog HDL assignment warning at uart_clk_div.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_clk_div.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_clk_div.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726454238293 "|uart_receiver|uart_clk_div:uart_clk_div_38400"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_div uart_clk_div:uart_clk_div_57600 " "Elaborating entity \"uart_clk_div\" for hierarchy \"uart_clk_div:uart_clk_div_57600\"" {  } { { "../rtl/uart_receiver.v" "uart_clk_div_57600" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_clk_div.v(22) " "Verilog HDL assignment warning at uart_clk_div.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_clk_div.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_clk_div.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726454238294 "|uart_receiver|uart_clk_div:uart_clk_div_57600"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_div uart_clk_div:uart_clk_div_115200 " "Elaborating entity \"uart_clk_div\" for hierarchy \"uart_clk_div:uart_clk_div_115200\"" {  } { { "../rtl/uart_receiver.v" "uart_clk_div_115200" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_clk_div.v(22) " "Verilog HDL assignment warning at uart_clk_div.v(22): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_clk_div.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_clk_div.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726454238296 "|uart_receiver|uart_clk_div:uart_clk_div_115200"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_select baud_select:baud_select_inst " "Elaborating entity \"baud_select\" for hierarchy \"baud_select:baud_select_inst\"" {  } { { "../rtl/uart_receiver.v" "baud_select_inst" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter baud_select:baud_select_inst\|key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"baud_select:baud_select_inst\|key_filter:key_filter_inst\"" {  } { { "../rtl/baud_select.v" "key_filter_inst" { Text "D:/git-repository/fpga_training/uart_rx/rtl/baud_select.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_cnt baud_select:baud_select_inst\|pulse_cnt:pulse_cnt_inst " "Elaborating entity \"pulse_cnt\" for hierarchy \"baud_select:baud_select_inst\|pulse_cnt:pulse_cnt_inst\"" {  } { { "../rtl/baud_select.v" "pulse_cnt_inst" { Text "D:/git-repository/fpga_training/uart_rx/rtl/baud_select.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_div_clk fifo_div_clk:fifo_div_clk_inst " "Elaborating entity \"fifo_div_clk\" for hierarchy \"fifo_div_clk:fifo_div_clk_inst\"" {  } { { "../rtl/uart_receiver.v" "fifo_div_clk_inst" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fifo rx_fifo:rx_fifo_inst " "Elaborating entity \"rx_fifo\" for hierarchy \"rx_fifo:rx_fifo_inst\"" {  } { { "../rtl/uart_receiver.v" "rx_fifo_inst" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "rx_fifo.v" "dcfifo_component" { Text "D:/git-repository/fpga_training/uart_rx/prj/rx_fifo.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "rx_fifo.v" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/rx_fifo.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726454238605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726454238605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726454238605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726454238605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726454238605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726454238605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726454238605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726454238605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726454238605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726454238605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726454238605 ""}  } { { "rx_fifo.v" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/rx_fifo.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726454238605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_iif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_iif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_iif1 " "Found entity 1: dcfifo_iif1" {  } { { "db/dcfifo_iif1.tdf" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/dcfifo_iif1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_iif1 rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated " "Elaborating entity \"dcfifo_iif1\" for hierarchy \"rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/a_graycounter_rn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_iif1.tdf" "rdptr_g1p" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/dcfifo_iif1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/a_graycounter_n5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_iif1.tdf" "wrptr_g1p" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/dcfifo_iif1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4941 " "Found entity 1: altsyncram_4941" {  } { { "db/altsyncram_4941.tdf" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/altsyncram_4941.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4941 rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|altsyncram_4941:fifo_ram " "Elaborating entity \"altsyncram_4941\" for hierarchy \"rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|altsyncram_4941:fifo_ram\"" {  } { { "db/dcfifo_iif1.tdf" "fifo_ram" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/dcfifo_iif1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\"" {  } { { "db/dcfifo_iif1.tdf" "rs_dgwp" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/dcfifo_iif1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe12" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\"" {  } { { "db/dcfifo_iif1.tdf" "ws_dgrp" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/dcfifo_iif1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe15 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe15" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726454238949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454238949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"rx_fifo:rx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_iif1.tdf" "rdempty_eq_comp" { Text "D:/git-repository/fpga_training/uart_rx/prj/db/dcfifo_iif1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "../rtl/uart_receiver.v" "uart_rx_inst" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_tube seven_tube:seven_tube_inst " "Elaborating entity \"seven_tube\" for hierarchy \"seven_tube:seven_tube_inst\"" {  } { { "../rtl/uart_receiver.v" "seven_tube_inst" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_2khz seven_tube:seven_tube_inst\|clk_div_2khz:clk_div_2khz_inst " "Elaborating entity \"clk_div_2khz\" for hierarchy \"seven_tube:seven_tube_inst\|clk_div_2khz:clk_div_2khz_inst\"" {  } { { "../rtl/seven_tube.v" "clk_div_2khz_inst" { Text "D:/git-repository/fpga_training/uart_rx/rtl/seven_tube.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div_2khz.v(17) " "Verilog HDL assignment warning at clk_div_2khz.v(17): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/clk_div_2khz.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/clk_div_2khz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726454238958 "|uart_receiver|seven_tube:seven_tube_ist|clk_div_2khz:clk_div_2khz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_inst " "Elaborating entity \"seg_ctrl\" for hierarchy \"seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_inst\"" {  } { { "../rtl/seven_tube.v" "seg_ctrl_inst" { Text "D:/git-repository/fpga_training/uart_rx/rtl/seven_tube.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454238959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seg_ctrl.v(14) " "Verilog HDL assignment warning at seg_ctrl.v(14): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/seg_ctrl.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726454238960 "|uart_receiver|seven_tube:seven_tube_ist|seg_ctrl:seg_ctrl_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726454239604 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/baud_select.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/baud_select.v" 38 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/key_filter.v" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726454239617 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726454239617 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "baud_select:baud_select_inst\|uart_clk baud_select:baud_select_inst\|uart_clk~_emulated baud_select:baud_select_inst\|uart_clk~1 " "Register \"baud_select:baud_select_inst\|uart_clk\" is converted into an equivalent circuit using register \"baud_select:baud_select_inst\|uart_clk~_emulated\" and latch \"baud_select:baud_select_inst\|uart_clk~1\"" {  } { { "../rtl/baud_select.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/baud_select.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726454239617 "|uart_receiver|baud_select:baud_select_inst|uart_clk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1726454239617 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] VCC " "Pin \"led\[3\]\" is stuck at VCC" {  } { { "../rtl/uart_receiver.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726454239739 "|uart_receiver|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../rtl/uart_receiver.v" "" { Text "D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726454239739 "|uart_receiver|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726454239739 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726454239812 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 19 " "Ignored 19 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1726454240214 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_probe 16 " "Ignored 16 assignments for entity \"signal_probe\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1726454240214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git-repository/fpga_training/uart_rx/prj/output_files/uart_receiver.map.smsg " "Generated suppressed messages file D:/git-repository/fpga_training/uart_rx/prj/output_files/uart_receiver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454240280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726454240574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726454240574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "486 " "Implemented 486 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726454240687 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726454240687 ""} { "Info" "ICUT_CUT_TM_LCELLS" "459 " "Implemented 459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726454240687 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726454240687 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726454240687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726454240722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 10:37:20 2024 " "Processing ended: Mon Sep 16 10:37:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726454240722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726454240722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726454240722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726454240722 ""}
