From 11c1b62e4f9c7ca0f4b3574353c1537c3b3d9cb6 Mon Sep 17 00:00:00 2001
From: Josua Mayer <josua@solid-run.com>
Date: Thu, 13 Jun 2024 17:26:47 +0200
Subject: [PATCH 11/14] add solidrun lx2160-cex7 board support

Signed-off-by: Josua Mayer <josua@solid-run.com>
---
 arch/arm/Kconfig                              |  14 +
 arch/arm/dts/Makefile                         |   1 +
 arch/arm/dts/fsl-lx2160a-cex7-u-boot.dtsi     |  36 ++
 arch/arm/dts/fsl-lx2160a-cex7.dts             |  17 +
 arch/arm/dts/fsl-lx2160a-cex7.dtsi            | 184 +++++++
 board/solidrun/lx2160acex7/Kconfig            |  15 +
 board/solidrun/lx2160acex7/Makefile           |  11 +
 board/solidrun/lx2160acex7/ddr.c              |  22 +
 board/solidrun/lx2160acex7/eth_lx2160acex7.c  |  45 ++
 board/solidrun/lx2160acex7/lx2160a.c          | 269 +++++++++
 board/solidrun/lx2160acex7/serdes.c           | 512 ++++++++++++++++++
 configs/lx2160acex7_tfa_SECURE_BOOT_defconfig |  97 ++++
 configs/lx2160acex7_tfa_defconfig             | 109 ++++
 include/configs/lx2160acex7.h                 | 282 ++++++++++
 14 files changed, 1614 insertions(+)
 create mode 100644 arch/arm/dts/fsl-lx2160a-cex7-u-boot.dtsi
 create mode 100644 arch/arm/dts/fsl-lx2160a-cex7.dts
 create mode 100644 arch/arm/dts/fsl-lx2160a-cex7.dtsi
 create mode 100644 board/solidrun/lx2160acex7/Kconfig
 create mode 100644 board/solidrun/lx2160acex7/Makefile
 create mode 100644 board/solidrun/lx2160acex7/ddr.c
 create mode 100644 board/solidrun/lx2160acex7/eth_lx2160acex7.c
 create mode 100644 board/solidrun/lx2160acex7/lx2160a.c
 create mode 100644 board/solidrun/lx2160acex7/serdes.c
 create mode 100644 configs/lx2160acex7_tfa_SECURE_BOOT_defconfig
 create mode 100644 configs/lx2160acex7_tfa_defconfig
 create mode 100644 include/configs/lx2160acex7.h

diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig
index eaf2c5d3df7..786d05d8d0c 100644
--- a/arch/arm/Kconfig
+++ b/arch/arm/Kconfig
@@ -1462,6 +1462,19 @@ config TARGET_LS2081ARDB
 	  development platform that supports the QorIQ LS2081A/LS2041A
 	  Layerscape Architecture processor.
 
+config TARGET_LX2160ACEX7
+	bool "Support lx2160acex7"
+	select ARCH_LX2160A
+	select ARM64
+	select ARMV8_MULTIENTRY
+	select ARCH_SUPPORT_TFABOOT
+	select BOARD_LATE_INIT
+	help
+	  Support for SolidRun LX2160ACEX7 platform.
+	  The lx2160acex7 (LX2160A COM-Express Type 7)
+	  is a high-performance platform based on the
+	  QorIQ LX2160A Layerscape Architecture processor.
+
 config TARGET_LX2160ARDB
 	bool "Support lx2160ardb"
 	select ARCH_LX2160A
@@ -2371,6 +2384,7 @@ source "board/samsung/common/Kconfig"
 source "board/siemens/common/Kconfig"
 source "board/seeed/npi_imx6ull/Kconfig"
 source "board/socionext/developerbox/Kconfig"
+source "board/solidrun/lx2160acex7/Kconfig"
 source "board/st/stv0991/Kconfig"
 source "board/tcl/sl50/Kconfig"
 source "board/traverse/ten64/Kconfig"
diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 737e959a6b5..e12136af4ab 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -598,6 +598,7 @@ dtb-$(CONFIG_FSL_LSCH3) += fsl-ls2080a-qds.dtb \
 	fsl-ls1028a-rdb.dtb \
 	fsl-ls1028a-qds-duart.dtb \
 	fsl-ls1028a-qds-lpuart.dtb \
+	fsl-lx2160a-cex7.dtb \
 	fsl-lx2160a-rdb.dtb \
 	fsl-lx2160a-qds.dtb \
 	fsl-lx2160a-qds-3-x-x.dtb \
diff --git a/arch/arm/dts/fsl-lx2160a-cex7-u-boot.dtsi b/arch/arm/dts/fsl-lx2160a-cex7-u-boot.dtsi
new file mode 100644
index 00000000000..9394c36d70e
--- /dev/null
+++ b/arch/arm/dts/fsl-lx2160a-cex7-u-boot.dtsi
@@ -0,0 +1,36 @@
+// SPDX-License-Identifier: GPL-2.0+
+
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	aliases {
+		tlv0 = &{/i2c@2000000/i2c-mux@77/i2c@0/eeprom@57};
+		serial0 = &uart0;
+	};
+};
+
+&gpio2 {
+	/*
+	 * AMC6821 THERM signal uses open-drain logic and can be driven
+	 * by either the host (force full-speed) or the chip
+	 * (thermal warning). Firmware drives it low during reset.
+	 *
+	 * Force fan full-speed while bootloader is active.
+	 * TODO: Add fan-controller driver.
+	 */
+	fan-full-speed-hog {
+		gpio-hog;
+		gpios = <2 (GPIO_ACTIVE_LOW | GPIO_OPEN_DRAIN)>;
+		output-high;
+		line-name = "fan-full-speed";
+	};
+};
+
+&{/i2c@2000000/i2c-mux@77/i2c@1/fan-temperature-ctrlr@18} {
+	/*u-boot does not currently have a driver for this fan-controller */
+	status = "disabled";
+};
+
+&uart0 {
+	status = "okay";
+};
diff --git a/arch/arm/dts/fsl-lx2160a-cex7.dts b/arch/arm/dts/fsl-lx2160a-cex7.dts
new file mode 100644
index 00000000000..3816034e279
--- /dev/null
+++ b/arch/arm/dts/fsl-lx2160a-cex7.dts
@@ -0,0 +1,17 @@
+// SPDX-License-Identifier: (GPL-2.0 OR MIT)
+/*
+ * Device Tree file for LX2160A-CEx7 Standalone (Generic Carrier Board)
+ *
+ * Copyright 2024 Josua Mayer <josua@solid-run.com>
+ */
+
+#include "fsl-lx2160a-cex7.dtsi"
+
+/* for SD-Card Boot */
+&esdhc0 {
+	sd-uhs-sdr104;
+	sd-uhs-sdr50;
+	sd-uhs-sdr25;
+	sd-uhs-sdr12;
+	status = "okay";
+};
diff --git a/arch/arm/dts/fsl-lx2160a-cex7.dtsi b/arch/arm/dts/fsl-lx2160a-cex7.dtsi
new file mode 100644
index 00000000000..e4b72707081
--- /dev/null
+++ b/arch/arm/dts/fsl-lx2160a-cex7.dtsi
@@ -0,0 +1,184 @@
+// SPDX-License-Identifier: (GPL-2.0 OR MIT)
+//
+// Device Tree file for LX2160A-CEx7
+//
+// Copyright 2019 SolidRun Ltd.
+
+/dts-v1/;
+
+#include "fsl-lx2160a.dtsi"
+
+/ {
+	model = "SolidRun LX2160A COM Express Type 7 module";
+	compatible = "solidrun,lx2160a-cex7", "fsl,lx2160a";
+
+	aliases {
+		crypto = &crypto;
+	};
+
+	sb_3v3: regulator-sb3v3 {
+		compatible = "regulator-fixed";
+		regulator-name = "RT7290";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+};
+
+&crypto {
+	status = "okay";
+};
+
+&dpmac17 {
+	phy-handle = <&rgmii_phy1>;
+	phy-connection-type = "rgmii-id";
+};
+
+&emdio1 {
+	status = "okay";
+
+	rgmii_phy1: ethernet-phy@1 {
+		reg = <1>;
+		qca,smarteee-tw-us-1g = <24>;
+	};
+};
+
+&esdhc1 {
+	mmc-hs200-1_8v;
+	mmc-hs400-1_8v;
+	bus-width = <8>;
+	status = "okay";
+};
+
+&i2c0 {
+	status = "okay";
+
+	i2c-mux@77 {
+		compatible = "nxp,pca9547";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <0x77>;
+
+		i2c@0 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0>;
+
+			eeprom@50 {
+				compatible = "atmel,24c512";
+				reg = <0x50>;
+			};
+
+			eeprom@51 {
+				compatible = "atmel,spd";
+				reg = <0x51>;
+			};
+
+			eeprom@53 {
+				compatible = "atmel,spd";
+				reg = <0x53>;
+			};
+
+			eeprom@57 {
+				compatible = "atmel,24c02";
+				reg = <0x57>;
+			};
+		};
+
+		i2c@1 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <1>;
+
+			fan-temperature-ctrlr@18 {
+				compatible = "ti,amc6821";
+				reg = <0x18>;
+			};
+		};
+
+		i2c@2 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <2>;
+
+			regulator@5c {
+				compatible = "lltc,ltc3882";
+				reg = <0x5c>;
+			};
+		};
+
+		i2c@3 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <3>;
+
+			temperature-sensor@48 {
+				compatible = "nxp,sa56004";
+				reg = <0x48>;
+				vcc-supply = <&sb_3v3>;
+			};
+		};
+
+		sfp0_i2c: i2c@4 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <4>;
+		};
+
+		sfp1_i2c: i2c@5 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <5>;
+		};
+
+		sfp2_i2c: i2c@6 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <6>;
+		};
+
+		sfp3_i2c: i2c@7 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <7>;
+		};
+	};
+};
+
+&i2c2 {
+	status = "okay";
+};
+
+&i2c4 {
+	status = "okay";
+
+	rtc@51 {
+		compatible = "nxp,pcf2129";
+		reg = <0x51>;
+	};
+};
+
+&fspi {
+	status = "okay";
+
+	flash@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "micron,m25p80";
+		m25p,fast-read;
+		spi-max-frequency = <50000000>;
+		reg = <0>;
+		/* The following setting enables 1-1-8 (CMD-ADDR-DATA) mode */
+		spi-rx-bus-width = <8>;
+		spi-tx-bus-width = <1>;
+	};
+};
+
+&usb0 {
+	status = "okay";
+};
+
+&usb1 {
+	status = "okay";
+};
diff --git a/board/solidrun/lx2160acex7/Kconfig b/board/solidrun/lx2160acex7/Kconfig
new file mode 100644
index 00000000000..85673846a4a
--- /dev/null
+++ b/board/solidrun/lx2160acex7/Kconfig
@@ -0,0 +1,15 @@
+if TARGET_LX2160ACEX7
+
+config SYS_BOARD
+	default "lx2160acex7"
+
+config SYS_VENDOR
+	default "solidrun"
+
+config SYS_SOC
+	default "fsl-layerscape"
+
+config SYS_CONFIG_NAME
+	default "lx2160acex7"
+
+endif
diff --git a/board/solidrun/lx2160acex7/Makefile b/board/solidrun/lx2160acex7/Makefile
new file mode 100644
index 00000000000..a4bcd539cf8
--- /dev/null
+++ b/board/solidrun/lx2160acex7/Makefile
@@ -0,0 +1,11 @@
+#
+# Copyright 2018 Freescale Semiconductor
+# Copyright 2024 Josua Mayer <josua@solid-run.com>
+#
+# SPDX-License-Identifier:	GPL-2.0+
+#
+
+obj-y += lx2160a.o
+obj-y += ddr.o
+obj-$(CONFIG_TARGET_LX2160ACEX7) += eth_lx2160acex7.o
+obj-y += serdes.o
diff --git a/board/solidrun/lx2160acex7/ddr.c b/board/solidrun/lx2160acex7/ddr.c
new file mode 100644
index 00000000000..d872e575306
--- /dev/null
+++ b/board/solidrun/lx2160acex7/ddr.c
@@ -0,0 +1,22 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018 NXP
+ * Copyright 2024 Josua Mayer <josua@solid-run.com>
+ */
+
+#include <common.h>
+#include <fsl_ddr_sdram.h>
+#include <fsl_ddr_dimm_params.h>
+#include <asm/global_data.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+int fsl_initdram(void)
+{
+	gd->ram_size = tfa_get_dram_size();
+
+	if (!gd->ram_size)
+		gd->ram_size = fsl_ddr_sdram_size();
+
+	return 0;
+}
diff --git a/board/solidrun/lx2160acex7/eth_lx2160acex7.c b/board/solidrun/lx2160acex7/eth_lx2160acex7.c
new file mode 100644
index 00000000000..bc7ae231c58
--- /dev/null
+++ b/board/solidrun/lx2160acex7/eth_lx2160acex7.c
@@ -0,0 +1,45 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018-2021 NXP
+ *
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include <command.h>
+#include <fm_eth.h>
+#include <fsl_mdio.h>
+#include <fsl-mc/fsl_mc.h>
+#include <fsl-mc/ldpaa_wriop.h>
+#include <netdev.h>
+#include <asm/arch/clock.h>
+#include <fdt_support.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+int board_eth_init(struct bd_info *bis)
+{
+	return pci_eth_init(bis);
+}
+
+#if defined(CONFIG_RESET_PHY_R)
+void reset_phy(void)
+{
+#if defined(CONFIG_FSL_MC_ENET)
+	mc_env_boot();
+#endif
+}
+#endif /* CONFIG_RESET_PHY_R */
+
+#ifndef CONFIG_CMD_TLV_EEPROM
+int mac_read_from_eeprom(void)
+{
+	return 0;
+}
+#endif
+
+int do_mac(struct cmd_tbl *cmdtp, int flag, int argc, char *const argv[])
+{
+	puts("Not implemented.\n");
+	return CMD_RET_FAILURE;
+}
diff --git a/board/solidrun/lx2160acex7/lx2160a.c b/board/solidrun/lx2160acex7/lx2160a.c
new file mode 100644
index 00000000000..632fbff52dc
--- /dev/null
+++ b/board/solidrun/lx2160acex7/lx2160a.c
@@ -0,0 +1,269 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018-2021 NXP
+ * Copyright 2024 Josua Mayer <josua@solid-run.com>
+ */
+
+#include <common.h>
+#include <asm/arch/clock.h>
+#include <asm/arch-fsl-layerscape/fsl_icid.h>
+#include <asm/arch/soc.h>
+#include <asm/gpio.h>
+#include <clock_legacy.h>
+#include <display_options.h>
+#include <dm.h>
+#include <dm/platform_data/serial_pl01x.h>
+#include <fdt_support.h>
+#include <fsl-mc/fsl_mc.h>
+#include <fsl_ddr.h>
+#include <init.h>
+#include <malloc.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+int board_early_init_f(void)
+{
+	fsl_lsch3_early_init_f();
+	return 0;
+}
+
+#ifdef CONFIG_OF_BOARD_FIXUP
+void board_fix_fdt_eth(void *fdt, u32 srds_s1, u32 srds_s2, u32 is_lx2162);
+void board_fix_fdt_serdes_ports(void *fdt);
+
+static void board_fix_fdt_pci_silicon(void *fdt) {
+	char *reg_names, *reg_name;
+	int names_len, old_name_len, new_name_len, remaining_names_len;
+	struct str_map {
+		char *old_str;
+		char *new_str;
+	} reg_names_map[] = {
+		{ "ccsr", "dbi" },
+		{ "pf_ctrl", "ctrl" }
+	};
+	int off = -1, i = 0;
+
+	/* skip pci fixup on silicon version 1 */
+	if (IS_SVR_REV(get_svr(), 1, 0))
+		return;
+
+	/* fixup pci controller for silicon version 2 */
+	off = fdt_node_offset_by_compatible(fdt, -1, "fsl,lx2160a-pcie");
+	while (off != -FDT_ERR_NOTFOUND) {
+		fdt_setprop(fdt, off, "compatible", "fsl,ls-pcie",
+			    strlen("fsl,ls-pcie") + 1);
+
+		reg_names = (char *)fdt_getprop(fdt, off, "reg-names",
+						&names_len);
+		if (!reg_names)
+			continue;
+
+		reg_name = reg_names;
+		remaining_names_len = names_len - (reg_name - reg_names);
+		i = 0;
+		while ((i < ARRAY_SIZE(reg_names_map)) && remaining_names_len) {
+			old_name_len = strlen(reg_names_map[i].old_str);
+			new_name_len = strlen(reg_names_map[i].new_str);
+			if (memcmp(reg_name, reg_names_map[i].old_str,
+				   old_name_len) == 0) {
+				/* first only leave required bytes for new_str
+				 * and copy rest of the string after it
+				 */
+				memcpy(reg_name + new_name_len,
+				       reg_name + old_name_len,
+				       remaining_names_len - old_name_len);
+				/* Now copy new_str */
+				memcpy(reg_name, reg_names_map[i].new_str,
+				       new_name_len);
+				names_len -= old_name_len;
+				names_len += new_name_len;
+				i++;
+			}
+
+			reg_name = memchr(reg_name, '\0', remaining_names_len);
+			if (!reg_name)
+				break;
+
+			reg_name += 1;
+
+			remaining_names_len = names_len -
+					      (reg_name - reg_names);
+		}
+
+		fdt_setprop(fdt, off, "reg-names", reg_names, names_len);
+		off = fdt_node_offset_by_compatible(fdt, off,
+						    "fsl,lx2160a-pcie");
+	}
+}
+
+/* fdt fixup for u-boot itself */
+int board_fix_fdt(void *fdt)
+{
+	/* allocate space in case properties must be added */
+	fdt_increase_size(fdt, 512);
+
+	/* fix fdt */
+	board_fix_fdt_serdes_ports(fdt);
+	board_fix_fdt_pci_silicon(fdt);
+
+	return 0;
+}
+#endif
+
+int checkboard(void)
+{
+	enum boot_src src = get_boot_src();
+	char buf[64];
+
+	cpu_name(buf);
+
+	puts("Boot Source: ");
+	if (src == BOOT_SOURCE_SD_MMC) {
+		puts("SD\n");
+	} else if (src == BOOT_SOURCE_SD_MMC2) {
+		puts("eMMC\n");
+	} else if (src == BOOT_SOURCE_XSPI_NOR) {
+		puts("FlexSPI\n");
+	} else {
+		puts("Unknown\n");
+	}
+
+	return 0;
+}
+
+unsigned long get_board_sys_clk(void)
+{
+	return 100000000;
+}
+
+unsigned long get_board_ddr_clk(void)
+{
+	return 100000000;
+}
+
+int board_init(void)
+{
+#if !defined(CONFIG_SYS_EARLY_PCI_INIT)
+	pci_init();
+#endif
+
+	return 0;
+}
+
+#ifdef CONFIG_BOARD_LATE_INIT
+int fsl_board_late_init(void) {
+	/* TODO: configure fan-controller here and release gpio-hog */
+	return 0;
+}
+#endif
+
+#ifdef CONFIG_FSL_MC_ENET
+void fdt_fixup_board_enet(void *fdt)
+{
+	int offset;
+
+	/* mainline linux has fsl-mc below soc node */
+	offset = fdt_path_offset(fdt, "/soc/fsl-mc");
+
+	if (offset < 0)
+		/* older versions had fsl-mc at root level */
+		offset = fdt_path_offset(fdt, "/fsl-mc");
+
+	if (offset < 0) {
+		printf("%s: fsl-mc node not found in device tree (error %d)\n",
+		       __func__, offset);
+		return;
+	}
+
+	if (get_mc_boot_status() == 0 &&
+	    (is_lazy_dpl_addr_valid() || get_dpl_apply_status() == 0)) {
+		fdt_status_okay(fdt, offset);
+	} else {
+		/* mc startup failed, disable in dtb */
+		fdt_status_fail(fdt, offset);
+	}
+}
+
+void board_quiesce_devices(void)
+{
+	fsl_mc_ldpaa_exit(gd->bd);
+}
+#endif
+
+#ifdef CONFIG_OF_BOARD_SETUP
+int ft_board_setup(void *blob, struct bd_info *bd)
+{
+	int i;
+	u16 mc_memory_bank = 0;
+
+	u64 *base;
+	u64 *size;
+	u64 mc_memory_base = 0;
+	u64 mc_memory_size = 0;
+	u16 total_memory_banks;
+	int err;
+
+	err = fdt_increase_size(blob, 512);
+	if (err) {
+		printf("%s fdt_increase_size: err=%s\n", __func__,
+		       fdt_strerror(err));
+		return err;
+	}
+
+	ft_cpu_setup(blob, bd);
+
+	fdt_fixup_mc_ddr(&mc_memory_base, &mc_memory_size);
+
+	if (mc_memory_base != 0)
+		mc_memory_bank++;
+
+	total_memory_banks = CONFIG_NR_DRAM_BANKS + mc_memory_bank;
+
+	base = calloc(total_memory_banks, sizeof(u64));
+	size = calloc(total_memory_banks, sizeof(u64));
+
+	/* fixup DT for the three GPP DDR banks */
+	for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
+		base[i] = gd->bd->bi_dram[i].start;
+		size[i] = gd->bd->bi_dram[i].size;
+	}
+
+#ifdef CONFIG_RESV_RAM
+	/* reduce size if reserved memory is within this bank */
+	if (gd->arch.resv_ram >= base[0] &&
+	    gd->arch.resv_ram < base[0] + size[0])
+		size[0] = gd->arch.resv_ram - base[0];
+	else if (gd->arch.resv_ram >= base[1] &&
+		 gd->arch.resv_ram < base[1] + size[1])
+		size[1] = gd->arch.resv_ram - base[1];
+	else if (gd->arch.resv_ram >= base[2] &&
+		 gd->arch.resv_ram < base[2] + size[2])
+		size[2] = gd->arch.resv_ram - base[2];
+#endif
+
+	if (mc_memory_base != 0) {
+		for (i = 0; i <= total_memory_banks; i++) {
+			if (base[i] == 0 && size[i] == 0) {
+				base[i] = mc_memory_base;
+				size[i] = mc_memory_size;
+				break;
+			}
+		}
+	}
+
+	fdt_fixup_memory_banks(blob, base, size, total_memory_banks);
+
+#ifdef CONFIG_USB_HOST
+	fsl_fdt_fixup_dr_usb(blob, bd);
+#endif
+
+#ifdef CONFIG_FSL_MC_ENET
+	fdt_fsl_mc_fixup_iommu_map_entry(blob);
+	fdt_fixup_board_enet(blob);
+	fdt_reserve_mc_mem(blob, 0x4000);
+#endif
+	fdt_fixup_icid(blob);
+
+	return 0;
+}
+#endif
diff --git a/board/solidrun/lx2160acex7/serdes.c b/board/solidrun/lx2160acex7/serdes.c
new file mode 100644
index 00000000000..c6b6d9bbfdc
--- /dev/null
+++ b/board/solidrun/lx2160acex7/serdes.c
@@ -0,0 +1,512 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2025 Josua Mayer <josua@solid-run.com>
+ *
+ */
+
+#include <fdt_support.h>
+
+/* SerDes base address */
+#define LYNX_28G_SDn_BASE(block)		((void *)0x01EA0000 + (block) * 0x10000)
+
+/* Protocol Configuration Register 0 */
+#define LYNX_28G_PCC0				0x1080
+#define LYNX_28G_PCC0_PEXA_CFG			GENMASK(30, 28)
+#define LYNX_28G_PCC0_PEXB_CFG			GENMASK(26, 24)
+
+/* Protocol Configuration Register 2 */
+#define LYNX_28G_PCC2				0x1088
+#define LYNX_28G_PCC2_SATAA_CFG			GENMASK(30, 28)
+#define LYNX_28G_PCC2_SATAB_CFG			GENMASK(26, 24)
+#define LYNX_28G_PCC2_SATAC_CFG			GENMASK(22, 20)
+#define LYNX_28G_PCC2_SATAD_CFG			GENMASK(18, 16)
+
+/* Protocol Configuration Register 8 */
+#define LYNX_28G_PCC8				0x10A0
+#define LYNX_28G_PCC8_SGMIIA_CFG		GENMASK(30, 28)
+#define LYNX_28G_PCC8_SGMIIB_CFG		GENMASK(26, 24)
+#define LYNX_28G_PCC8_SGMIIC_CFG		GENMASK(22, 20)
+#define LYNX_28G_PCC8_SGMIID_CFG		GENMASK(18, 16)
+#define LYNX_28G_PCC8_SGMIIE_CFG		GENMASK(14, 12)
+#define LYNX_28G_PCC8_SGMIIF_CFG		GENMASK(10, 8)
+#define LYNX_28G_PCC8_SGMIIG_CFG		GENMASK(6, 4)
+#define LYNX_28G_PCC8_SGMIIH_CFG		GENMASK(2, 0)
+
+/* Protocol Configuration Register C */
+#define LYNX_28G_PCCC				0x10B0
+#define LYNX_28G_PCCC_SXGMIIA_CFG		GENMASK(30, 28)
+#define LYNX_28G_PCCC_SXGMIIB_CFG		GENMASK(26, 24)
+#define LYNX_28G_PCCC_SXGMIIC_CFG		GENMASK(22, 20)
+#define LYNX_28G_PCCC_SXGMIID_CFG		GENMASK(18, 16)
+#define LYNX_28G_PCCC_SXGMIIE_CFG		GENMASK(14, 12)
+#define LYNX_28G_PCCC_SXGMIIF_CFG		GENMASK(10, 8)
+#define LYNX_28G_PCCC_SXGMIIG_CFG		GENMASK(6, 4)
+#define LYNX_28G_PCCC_SXGMIIH_CFG		GENMASK(2, 0)
+
+/* Protocol Configuration Register D */
+#define LYNX_28G_PCCD				0x10B4
+#define LYNX_28G_PCCD_E25GA_CFG			GENMASK(30, 28)
+#define LYNX_28G_PCCD_E25GB_CFG			GENMASK(26, 24)
+#define LYNX_28G_PCCD_E25GC_CFG			GENMASK(22, 20)
+#define LYNX_28G_PCCD_E25GD_CFG			GENMASK(18, 16)
+#define LYNX_28G_PCCD_E25GE_CFG			GENMASK(14, 12)
+#define LYNX_28G_PCCD_E25GF_CFG			GENMASK(10, 8)
+#define LYNX_28G_PCCD_E25GG_CFG			GENMASK(6, 4)
+#define LYNX_28G_PCCD_E25GH_CFG			GENMASK(2, 0)
+
+/* Protocol Configuration Register E */
+#define LYNX_28G_PCCE				0x10B8
+#define LYNX_28G_PCCE_E40GA_CFG			GENMASK(30, 28)
+#define LYNX_28G_PCCE_E40GB_CFG			GENMASK(26, 24)
+#define LYNX_28G_PCCE_E50GA_CFG			GENMASK(22, 20)
+#define LYNX_28G_PCCE_E50GB_CFG			GENMASK(18, 16)
+#define LYNX_28G_PCCE_E100GA_CFG		GENMASK(14, 12)
+#define LYNX_28G_PCCE_E100GB_CFG		GENMASK(10, 8)
+
+/* Lane a General Control Register */
+#define LYNX_28G_LNaGCR0(lane)			(0x800 + (lane) * 0x100 + 0x0)
+#define LYNX_28G_LNaGCR0_PORT_RST_LEFT		BIT(17)
+#define LYNX_28G_LNaGCR0_PORT_LN0_B		BIT(16)
+#define LYNX_28G_LNaGCR0_PROTO_SEL_MSK		GENMASK(7, 3)
+#define LYNX_28G_LNaGCR0_PROTO_SEL_PCI		0x0
+#define LYNX_28G_LNaGCR0_PROTO_SEL_SGMII	0x8
+#define LYNX_28G_LNaGCR0_PROTO_SEL_SATA		0x10
+#define LYNX_28G_LNaGCR0_PROTO_SEL_XFI		0x50
+#define LYNX_28G_LNaGCR0_PROTO_SEL_25G		0xD0
+
+/* Lane a Tx Reset Control Register */
+#define LYNX_28G_LNaTRSTCTL(lane)		(0x800 + (lane) * 0x100 + 0x20)
+#define LYNX_28G_LNaTRSTCTL_DIS			BIT(24)
+
+/* Lane a Rx Reset Control Register */
+#define LYNX_28G_LNaRRSTCTL(lane)		(0x800 + (lane) * 0x100 + 0x40)
+#define LYNX_28G_LNaRRSTCTL_DIS			BIT(24)
+
+/* Reset Control Word 27 (RO) */
+#define RCWSR27_R				((void *)0x01e00168)
+#define RCWSR27_EC1_PMUX_MASK			0x00000003
+#define RCWSR27_EC1_PMUX_WRIOP_MAC_17_RGMII	0x00000000
+#define RCWSR27_EC2_PMUX_MASK			0x0000000C
+#define RCWSR27_EC2_PMUX_WRIOP_MAC_18_RGMII	0x00000000
+
+enum {
+	DPMAC1 = 0,
+	DPMAC2,
+	DPMAC3,
+	DPMAC4,
+	DPMAC5,
+	DPMAC6,
+	DPMAC7,
+	DPMAC8,
+	DPMAC9,
+	DPMAC10,
+	DPMAC11,
+	DPMAC12,
+	DPMAC13,
+	DPMAC14,
+	DPMAC15,
+	DPMAC16,
+	DPMAC17,
+	DPMAC18,
+	DPMAC_MAX
+};
+
+#ifdef CONFIG_OF_BOARD_FIXUP
+
+/* fix mac nodes based on serdes protocol */
+static void board_fix_fdt_macs(void *fdt) {
+	struct mac_node {
+		const char *const path;
+		const char *status;
+		const char *mode;
+	} macs[DPMAC_MAX] = {
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@1", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@2", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@3", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@4", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@5", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@6", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@7", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@8", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@9", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@a", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@b", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@c", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@d", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@e", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@f", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@10", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@11", "disabled" },
+		{ "/fsl-mc@80c000000/dpmacs/dpmac@12", "disabled" },
+	};
+
+	struct {
+		const u32 __iomem *pcr;
+		const u32 pcr_ena_mask;
+		const char *const mode;
+		const unsigned int mac;
+	} ports[] = {
+		{
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIA_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC3,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIB_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC4,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIC_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC5,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIID_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC6,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIE_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC7,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIF_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC8,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIG_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC9,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIH_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC10,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIA_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC3,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIB_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC4,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIC_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC5,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIID_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC6,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIE_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC7,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIF_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC8,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIG_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC9,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIH_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC10,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GA_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC3,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GB_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC4,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GC_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC5,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GD_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC6,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GE_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC7,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GF_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC8,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GG_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC9,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GH_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC10,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCE,
+			.pcr_ena_mask = LYNX_28G_PCCE_E40GA_CFG,
+			.mode = "xlaui4",
+			.mac = DPMAC1,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCE,
+			.pcr_ena_mask = LYNX_28G_PCCE_E40GB_CFG,
+			.mode = "xlaui4",
+			.mac = DPMAC2,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCE,
+			.pcr_ena_mask = LYNX_28G_PCCE_E50GA_CFG,
+			.mode = "caui2",
+			.mac = DPMAC1,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCE,
+			.pcr_ena_mask = LYNX_28G_PCCE_E50GB_CFG,
+			.mode = "caui2",
+			.mac = DPMAC2,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCE,
+			.pcr_ena_mask = LYNX_28G_PCCE_E100GA_CFG,
+			.mode = "caui4",
+			.mac = DPMAC1,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCCE,
+			.pcr_ena_mask = LYNX_28G_PCCE_E100GB_CFG,
+			.mode = "caui4",
+			.mac = DPMAC2,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIA_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC18,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIB_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC17,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIC_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC16,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIID_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC15,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIE_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC14,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIF_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC13,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIG_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC12,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC8,
+			.pcr_ena_mask = LYNX_28G_PCC8_SGMIIH_CFG,
+			.mode = "sgmii",
+			.mac = DPMAC11,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIA_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC18,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIB_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC17,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIC_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC16,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIID_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC15,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIE_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC14,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIF_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC13,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIG_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC12,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCC,
+			.pcr_ena_mask = LYNX_28G_PCCC_SXGMIIH_CFG,
+			.mode = "xgmii",
+			.mac = DPMAC11,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GA_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC18,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GB_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC17,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GC_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC16,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GD_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC15,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GE_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC14,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GF_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC13,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GG_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC12,
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCCD,
+			.pcr_ena_mask = LYNX_28G_PCCD_E25GH_CFG,
+			.mode = "25g-aui",
+			.mac = DPMAC11,
+		}
+	};
+
+	for (int i = 0; i < ARRAY_SIZE(ports); i++) {
+		if (*ports[i].pcr & ports[i].pcr_ena_mask) {
+			macs[ports[i].mac].status = "okay";
+			macs[ports[i].mac].mode = ports[i].mode;
+		}
+	}
+
+	/* workaround for dpmac17.18 rgmii ports */
+	{
+		const u32 __iomem *const rcwsr27 = RCWSR27_R;
+		if ((*rcwsr27 & RCWSR27_EC1_PMUX_MASK) == RCWSR27_EC1_PMUX_WRIOP_MAC_17_RGMII) {
+			macs[DPMAC17].status = "okay";
+			macs[DPMAC17].mode = "rgmii-id";
+		}
+		if ((*rcwsr27 & RCWSR27_EC2_PMUX_MASK) == RCWSR27_EC2_PMUX_WRIOP_MAC_18_RGMII) {
+			macs[DPMAC18].status = "okay";
+			macs[DPMAC18].mode = "rgmii-id";
+		}
+	}
+
+	for (int i = 0; i < ARRAY_SIZE(macs); i++) {
+		fdt_delprop(fdt, fdt_path_offset(fdt, macs[i].path), "phy-mode");
+		do_fixup_by_path_string(fdt, macs[i].path, "status", macs[i].status);
+		do_fixup_by_path_string(fdt, macs[i].path, "phy-connection-type", macs[i].mode);
+	}
+}
+
+static void board_fix_fdt_pci_sata(void *fdt) {
+	struct {
+		const u32 __iomem *pcr;
+		const u32 pcr_ena_mask;
+		const char *const path;
+	} ports[] = {
+		{
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCC0,
+			.pcr_ena_mask = LYNX_28G_PCC0_PEXA_CFG,
+			.path = "/pcie@3400000",
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(0) + LYNX_28G_PCC0,
+			.pcr_ena_mask = LYNX_28G_PCC0_PEXB_CFG,
+			.path = "/pcie@3500000",
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC0,
+			.pcr_ena_mask = LYNX_28G_PCC0_PEXA_CFG,
+			.path = "/pcie@3600000",
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC0,
+			.pcr_ena_mask = LYNX_28G_PCC0_PEXB_CFG,
+			.path = "/pcie@3700000",
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(2) + LYNX_28G_PCC0,
+			.pcr_ena_mask = LYNX_28G_PCC0_PEXA_CFG,
+			.path = "/pcie@3800000",
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(2) + LYNX_28G_PCC0,
+			.pcr_ena_mask = LYNX_28G_PCC0_PEXB_CFG,
+			.path = "/pcie@3900000",
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC2,
+			.pcr_ena_mask = LYNX_28G_PCC2_SATAA_CFG,
+			.path = "/sata@3200000",
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC2,
+			.pcr_ena_mask = LYNX_28G_PCC2_SATAB_CFG,
+			.path = "/sata@3210000",
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC2,
+			.pcr_ena_mask = LYNX_28G_PCC2_SATAC_CFG,
+			.path = "/sata@3220000",
+		}, {
+			.pcr = LYNX_28G_SDn_BASE(1) + LYNX_28G_PCC2,
+			.pcr_ena_mask = LYNX_28G_PCC2_SATAD_CFG,
+			.path = "/sata@3230000",
+		},
+	};
+
+	for (int i = 0; i < ARRAY_SIZE(ports); i++) {
+		const char *status = "disabled";
+		if (*ports[i].pcr & ports[i].pcr_ena_mask)
+			status = "okay";
+
+		do_fixup_by_path_string(fdt, ports[i].path, "status", status);
+	}
+}
+
+void board_fix_fdt_serdes_ports(void *fdt) {
+	board_fix_fdt_pci_sata(fdt);
+	board_fix_fdt_macs(fdt);
+}
+
+#endif /* CONFIG_OF_BOARD_FIXUP */
diff --git a/configs/lx2160acex7_tfa_SECURE_BOOT_defconfig b/configs/lx2160acex7_tfa_SECURE_BOOT_defconfig
new file mode 100644
index 00000000000..d55bdb24a4b
--- /dev/null
+++ b/configs/lx2160acex7_tfa_SECURE_BOOT_defconfig
@@ -0,0 +1,97 @@
+CONFIG_ARM=y
+CONFIG_SKIP_LOWLEVEL_INIT=y
+CONFIG_GIC_V3_ITS=y
+CONFIG_TARGET_LX2160ACEX7=y
+CONFIG_TFABOOT=y
+CONFIG_SYS_TEXT_BASE=0x82000000
+CONFIG_SYS_MALLOC_LEN=0x202000
+CONFIG_SYS_MALLOC_F_LEN=0x6000
+CONFIG_NR_DRAM_BANKS=3
+CONFIG_ENV_SIZE=0x2000
+CONFIG_NXP_ESBC=y
+CONFIG_DM_GPIO=y
+CONFIG_DEFAULT_DEVICE_TREE="fsl-lx2160a-cex7"
+CONFIG_FSPI_AHB_EN_4BYTE=y
+CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT=y
+CONFIG_SEC_FIRMWARE_ARMV8_PSCI=y
+CONFIG_AHCI=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_REMAKE_ELF=y
+CONFIG_MP=y
+CONFIG_FIT_VERBOSE=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_STDOUT_VIA_ALIAS=y
+CONFIG_DYNAMIC_SYS_CLK_FREQ=y
+CONFIG_USE_BOOTARGS=y
+CONFIG_BOOTARGS="console=ttyAMA0,115200 root=/dev/ram0 earlycon=pl011,mmio32,0x21c0000 ramdisk_size=0x2000000 default_hugepagesz=1024m hugepagesz=1024m hugepages=2 pci=pcie_bus_perf"
+CONFIG_DEFAULT_FDT_FILE="freescale/fsl-lx2160a-clearfog-cx.dtb"
+CONFIG_MISC_INIT_R=y
+CONFIG_CMD_GREPENV=y
+CONFIG_CMD_EEPROM=y
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_CMD_DM=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_OPTEE_RPMB=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_WDT=y
+CONFIG_CMD_CACHE=y
+CONFIG_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_DM=y
+CONFIG_SATA=y
+CONFIG_SATA_CEVA=y
+CONFIG_FSL_CAAM=y
+CONFIG_DYNAMIC_DDR_CLK_FREQ=y
+CONFIG_DDR_ECC=y
+CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
+CONFIG_MPC8XXX_GPIO=y
+CONFIG_DM_I2C=y
+CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
+CONFIG_SYS_I2C_EEPROM_ADDR=0x57
+CONFIG_SUPPORT_EMMC_RPMB=y
+CONFIG_SUPPORT_EMMC_BOOT=y
+CONFIG_MMC_HS400_SUPPORT=y
+CONFIG_FSL_ESDHC=y
+CONFIG_MTD=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_MT35XU=y
+CONFIG_SPI_FLASH_WINBOND=y
+# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
+CONFIG_PHYLIB=y
+CONFIG_PHY_ATHEROS=y
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+CONFIG_E1000=y
+CONFIG_MII=y
+CONFIG_FSL_LS_MDIO=y
+CONFIG_NVME_PCI=y
+CONFIG_PCI=y
+CONFIG_PCIE_LAYERSCAPE_RC=y
+CONFIG_PCIE_LAYERSCAPE_GEN4=y
+CONFIG_DM_RTC=y
+CONFIG_RTC_PCF2127=y
+CONFIG_DM_SCSI=y
+CONFIG_DM_SERIAL=y
+CONFIG_PL01X_SERIAL=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_FSL_DSPI=y
+CONFIG_NXP_FSPI=y
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_USB=y
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_DWC3=y
+CONFIG_RSA=y
+CONFIG_SPL_RSA=y
+CONFIG_RSA_SOFTWARE_EXP=y
+CONFIG_WDT=y
+CONFIG_WDT_SBSA=y
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
diff --git a/configs/lx2160acex7_tfa_defconfig b/configs/lx2160acex7_tfa_defconfig
new file mode 100644
index 00000000000..016daa899c8
--- /dev/null
+++ b/configs/lx2160acex7_tfa_defconfig
@@ -0,0 +1,109 @@
+CONFIG_ARM=y
+CONFIG_SKIP_LOWLEVEL_INIT=y
+CONFIG_GIC_V3_ITS=y
+CONFIG_TARGET_LX2160ACEX7=y
+CONFIG_TFABOOT=y
+CONFIG_TEXT_BASE=0x82000000
+CONFIG_SYS_MALLOC_LEN=0x202000
+CONFIG_SYS_MALLOC_F_LEN=0x6000
+CONFIG_NR_DRAM_BANKS=3
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0x500000
+CONFIG_ENV_SECT_SIZE=0x20000
+CONFIG_DM_GPIO=y
+CONFIG_DEFAULT_DEVICE_TREE="fsl-lx2160a-cex7"
+CONFIG_FSPI_AHB_EN_4BYTE=y
+CONFIG_SYS_MONITOR_LEN=958464
+CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT=y
+CONFIG_SEC_FIRMWARE_ARMV8_PSCI=y
+CONFIG_ENV_ADDR=0x20500000
+CONFIG_PCI=y
+CONFIG_AHCI=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_SYS_FSL_NUM_CC_PLLS=4
+CONFIG_REMAKE_ELF=y
+CONFIG_MP=y
+CONFIG_DYNAMIC_SYS_CLK_FREQ=y
+CONFIG_FIT_VERBOSE=y
+CONFIG_BOOTDELAY=10
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_STDOUT_VIA_ALIAS=y
+CONFIG_USE_BOOTARGS=y
+CONFIG_BOOTARGS="console=ttyAMA0,115200 root=/dev/ram0 earlycon=pl011,mmio32,0x21c0000 ramdisk_size=0x2000000 default_hugepagesz=1024m hugepagesz=1024m hugepages=2 pci=pcie_bus_perf"
+CONFIG_DEFAULT_FDT_FILE="freescale/fsl-lx2160a-clearfog-cx.dtb"
+CONFIG_SYS_PBSIZE=532
+CONFIG_CMD_TLV_EEPROM=y
+CONFIG_CMD_GREPENV=y
+CONFIG_CMD_EEPROM=y
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_CMD_DM=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_OPTEE_RPMB=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_POWEROFF=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_WDT=y
+CONFIG_CMD_CACHE=y
+CONFIG_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_ENV_IS_IN_SPI_FLASH=y
+CONFIG_USE_ETHPRIME=y
+CONFIG_ETHPRIME="DPMAC17@rgmii-id"
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_SATA=y
+CONFIG_SATA_CEVA=y
+CONFIG_FSL_CAAM=y
+CONFIG_DYNAMIC_DDR_CLK_FREQ=y
+CONFIG_DDR_ECC=y
+CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
+CONFIG_SYS_FSL_DDR_INTLV_256B=y
+CONFIG_MPC8XXX_GPIO=y
+CONFIG_DM_I2C=y
+CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_I2C_EEPROM=y
+CONFIG_SYS_I2C_EEPROM_ADDR=0x57
+CONFIG_SUPPORT_EMMC_RPMB=y
+CONFIG_SUPPORT_EMMC_BOOT=y
+CONFIG_MMC_HS400_SUPPORT=y
+CONFIG_FSL_ESDHC=y
+CONFIG_MTD=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_MT35XU=y
+CONFIG_SPI_FLASH_WINBOND=y
+# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
+CONFIG_PHYLIB=y
+CONFIG_PHY_AQUANTIA=y
+CONFIG_PHY_ATHEROS=y
+CONFIG_FSL_MEMAC=y
+CONFIG_SYS_MEMAC_LITTLE_ENDIAN=y
+CONFIG_DM_ETH_PHY=y
+CONFIG_E1000=y
+CONFIG_MII=y
+CONFIG_NVME_PCI=y
+CONFIG_PCIE_LAYERSCAPE_RC=y
+CONFIG_PCIE_LAYERSCAPE_GEN4=y
+CONFIG_DM_RTC=y
+CONFIG_RTC_PCF2127=y
+CONFIG_DM_SERIAL=y
+CONFIG_PL01X_SERIAL=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_FSL_DSPI=y
+CONFIG_NXP_FSPI=y
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_USB=y
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_DWC3=y
+CONFIG_USB_MAX_CONTROLLER_COUNT=2
+CONFIG_WDT=y
+CONFIG_WDT_SBSA=y
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
diff --git a/include/configs/lx2160acex7.h b/include/configs/lx2160acex7.h
new file mode 100644
index 00000000000..652cce98b66
--- /dev/null
+++ b/include/configs/lx2160acex7.h
@@ -0,0 +1,282 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2018-2022 NXP
+ * Copyright 2024-2025 Josua Mayer <josua@solid-run.com>
+ */
+
+#ifndef __CONFIG_LX2160ACEX7_H
+#define __CONFIG_LX2160ACEX7_H
+
+#include <asm/arch/stream_id_lsch3.h>
+#include <asm/arch/config.h>
+#include <asm/arch/soc.h>
+
+#define CFG_SYS_FLASH_BASE		0x20000000
+
+/* DDR */
+#define CFG_SYS_DDR_SDRAM_BASE		0x80000000UL
+#define CFG_SYS_FSL_DDR_SDRAM_BASE_PHY	0
+#define CFG_SYS_DDR_BLOCK2_BASE		0x2080000000ULL
+#define CFG_SYS_SDRAM_SIZE			0x200000000UL
+#define CFG_SYS_SDRAM_BASE		CFG_SYS_DDR_SDRAM_BASE
+#define SPD_EEPROM_ADDRESS1		0x51
+#define SPD_EEPROM_ADDRESS2		0x52
+#define SPD_EEPROM_ADDRESS3		0x53
+#define SPD_EEPROM_ADDRESS4		0x54
+#define SPD_EEPROM_ADDRESS5		0x55
+#define SPD_EEPROM_ADDRESS6		0x56
+#define SPD_EEPROM_ADDRESS		SPD_EEPROM_ADDRESS1
+
+/* SMP Definitinos  */
+#define CPU_RELEASE_ADDR		secondary_boot_addr
+
+/* Generic Timer Definitions */
+/*
+ * This is not an accurate number. It is used in start.S. The frequency
+ * will be udpated later when get_bus_freq(0) is available.
+ */
+
+
+/* Serial Port */
+#define CFG_PL011_CLOCK		(get_bus_freq(0) / 4)
+#define CFG_SYS_SERIAL0		0x21c0000
+#define CFG_SYS_SERIAL1		0x21d0000
+#define CFG_SYS_SERIAL2		0x21e0000
+#define CFG_SYS_SERIAL3		0x21f0000
+/*below might needs to be removed*/
+#define CFG_PL01x_PORTS		{(void *)CFG_SYS_SERIAL0, \
+					(void *)CFG_SYS_SERIAL1, \
+					(void *)CFG_SYS_SERIAL2, \
+					(void *)CFG_SYS_SERIAL3 }
+
+/* MC firmware */
+#define CFG_SYS_LS_MC_DPC_MAX_LENGTH		0x20000
+#define CFG_SYS_LS_MC_DRAM_DPC_OFFSET		0x00F00000
+#define CFG_SYS_LS_MC_DPL_MAX_LENGTH		0x20000
+#define CFG_SYS_LS_MC_DRAM_DPL_OFFSET		0x00F20000
+#define CFG_SYS_LS_MC_BOOT_TIMEOUT_MS		5000
+
+/* Define phy_reset function to boot the MC based on mcinitcmd.
+ * This happens late enough to properly fixup u-boot env MAC addresses.
+ */
+#define CONFIG_RESET_PHY_R
+
+/*
+ * Carve out a DDR region which will not be used by u-boot/Linux
+ *
+ * It will be used by MC and Debug Server. The MC region must be
+ * 512MB aligned, so the min size to hide is 512MB.
+ */
+#ifdef CONFIG_FSL_MC_ENET
+#define CFG_SYS_LS_MC_DRAM_BLOCK_MIN_SIZE	(256UL * 1024 * 1024)
+#endif
+
+/* USB */
+
+#define COUNTER_FREQUENCY_REAL		(get_board_sys_clk() / 4)
+
+#define HWCONFIG_BUFFER_SIZE		128
+
+/*
+ * Memory Layout Ovverview:
+ *
+ */
+
+/*
+ * Boot-Media Latout:
+ * - SD/eMMC MC offsets (in sectors):
+ *   - 0x3000: kernel header
+ *   - 0x3200: mc firmware header
+ *   - 0x3400: dpc header
+ *   - 0x5000: firmware
+ *   - 0x6800: dpl
+ *   - 0x7000: dpc
+ *   - 0x7800: dtb
+ *   - 0x8000: kernel
+ * - SPI offsets (in byte):
+ *   - 0x0600000: kernel header
+ *   - 0x0640000: mc firmware header
+ *   - 0x0680000: dpc header
+ *   - 0x0a00000: mc firmware
+ *   - 0x0e00000: dpc
+ *   - 0x0d00000: dpl
+ *   - 0x0f00000: dtb
+ *   - 0x1000000: kernel
+ */
+
+/*
+ * Load Adresses (different from lx2160a_common.h):
+ * Use GPP DRAM Region #1 (2GB: [0x80000000-0xffffffff]).
+ * - 16MB for secure-boot / mc ([0x80000000-0x80ffffff])
+ * - 1MB for boot-script
+ * - 1MB for pxe
+ * - 1MB for DTB
+ * - 64MB for compressed kernel
+ * - 512MB for uncompressed kernel
+ * - ~1.5GB for ramdisk
+ */
+#define SCRIPT_ADDR_R		__stringify(0x81000000)
+#define PXEFILE_ADDR_R		__stringify(0x81100000)
+#define FDT_ADDR_R		__stringify(0x81200000)
+#define KERNEL_COMP_ADDR_R	__stringify(0x81300000)
+#define KERNEL_COMP_SIZE	__stringify(0x04000000)
+#define KERNEL_ADDR_R		__stringify(0x85300000)
+#define RAMDISK_ADDR_R		__stringify(0xa5300000)
+#define FDT_RELOCATION_LIMIT	__stringify(0xffffffff)
+
+/* Initial environment variables */
+#define XSPI_MC_INIT_CMD				\
+	"sf probe 0:0 && "				\
+	"sf read 0x80640000 0x640000 0x80000 && "	\
+	"sf read $fdt_addr_r 0xf00000 0x100000 && "	\
+	"env exists secureboot && "			\
+	"esbc_validate 0x80640000 && "			\
+	"esbc_validate 0x80680000; "			\
+	"sf read 0x80a00000 0xa00000 0x300000 && "	\
+	"sf read 0x80e00000 0xe00000 0x100000; "	\
+	"fsl_mc start mc 0x80a00000 0x80e00000\0"
+
+#define SD_MC_INIT_CMD				\
+	"mmc read 0x80a00000 0x5000 0x1200;"	\
+	"mmc read 0x80e00000 0x7000 0x800;"	\
+	"mmc read $fdt_addr_r 0x7800 0x800;"	\
+	"env exists secureboot && "		\
+	"mmc read 0x80640000 0x3200 0x20 && "	\
+	"mmc read 0x80680000 0x3400 0x20 && "	\
+	"esbc_validate 0x80640000 && "		\
+	"esbc_validate 0x80680000 ;"		\
+	"fsl_mc start mc 0x80a00000 0x80e00000\0"
+
+#define SD2_MC_INIT_CMD				\
+	"mmc dev 1; mmc read 0x80a00000 0x5000 0x1200;"	\
+	"mmc read 0x80e00000 0x7000 0x800;"	\
+	"mmc read $fdt_addr_r 0x7800 0x800;"	\
+	"env exists secureboot && "		\
+	"mmc read 0x80640000 0x3200 0x20 && "	\
+	"mmc read 0x80680000 0x3400 0x20 && "	\
+	"esbc_validate 0x80640000 && "		\
+	"esbc_validate 0x80680000 ;"		\
+	"fsl_mc start mc 0x80a00000 0x80e00000\0"
+
+#define EXTRA_ENV_SETTINGS			\
+	"hwconfig=fsl_ddr:bank_intlv=auto\0"	\
+	"ramdisk_addr_r=" RAMDISK_ADDR_R "\0"	\
+	"fdt_high=" FDT_RELOCATION_LIMIT "\0"			\
+	"initrd_high=0xffffffffffffffff\0"	\
+	"kernel_start=0x1000000\0"		\
+	"kernelheader_start=0x600000\0"		\
+	"scriptaddr=" SCRIPT_ADDR_R "\0"	\
+	"scripthdraddr=0x80080000\0"		\
+	"fdtheader_addr_r=0x80100000\0"		\
+	"kernelheader_addr_r=0x80200000\0"	\
+	"kernel_addr_r=" KERNEL_ADDR_R "\0"		\
+	"kernelheader_size=0x40000\0"		\
+	"fdt_addr_r=" FDT_ADDR_R "\0"		\
+	"fdt_addr=" FDT_ADDR_R "\0"		\
+	"pxefile_addr_r=" PXEFILE_ADDR_R "\0"	\
+	"kernel_comp_addr_r=" KERNEL_COMP_ADDR_R "\0" \
+	"kernel_comp_size=" KERNEL_COMP_SIZE "\0" \
+	"load_addr=" KERNEL_ADDR_R "\0"		\
+	"kernel_size=0x2800000\0"		\
+	"kernel_addr_sd=0x8000\0"		\
+	"kernelhdr_addr_sd=0x3000\0"            \
+	"kernel_size_sd=0x14000\0"              \
+	"kernelhdr_size_sd=0x20\0"              \
+	"console=ttyAMA0,115200n8\0"		\
+	BOOTENV					\
+	"mcmemsize=0x70000000\0"		\
+	XSPI_MC_INIT_CMD				\
+	"scan_dev_for_boot_part="		\
+		"part list ${devtype} ${devnum} devplist; "	\
+		"env exists devplist || setenv devplist 1; "	\
+		"for distro_bootpart in ${devplist}; do "	\
+			"if fstype ${devtype} "			\
+				"${devnum}:${distro_bootpart} "	\
+				"bootfstype; then "		\
+				"run scan_dev_for_boot; "	\
+			"fi; "					\
+		"done\0"					\
+	"boot_a_script="					\
+		"load ${devtype} ${devnum}:${distro_bootpart} "	\
+			"${scriptaddr} ${prefix}${script}; "	\
+		"env exists secureboot && load ${devtype} "	\
+			"${devnum}:${distro_bootpart} "		\
+			"${scripthdraddr} ${prefix}${boot_script_hdr} "	\
+			"&& esbc_validate ${scripthdraddr};"	\
+		"source ${scriptaddr}\0"
+
+#define XSPI_NOR_BOOTCOMMAND						\
+		"sf probe 0:0; "				\
+		"sf read 0x806c0000 0x6c0000 0x40000; "		\
+		"env exists mcinitcmd && env exists secureboot"	\
+		" && esbc_validate 0x806c0000; "		\
+		"sf read 0x80d00000 0xd00000 0x100000; "	\
+		"env exists mcinitcmd && "			\
+		"fsl_mc lazyapply dpl 0x80d00000; "		\
+		"run distro_bootcmd;run xspi_bootcmd; "		\
+		"env exists secureboot && esbc_halt;"
+
+#define SD_BOOTCOMMAND						\
+		"env exists mcinitcmd && mmcinfo; "		\
+		"mmc read 0x80d00000 0x6800 0x800; "		\
+		"env exists mcinitcmd && env exists secureboot "	\
+		" && mmc read 0x806C0000 0x3600 0x20 "		\
+		"&& esbc_validate 0x806C0000;env exists mcinitcmd "	\
+		"&& fsl_mc lazyapply dpl 0x80d00000;"		\
+		"run distro_bootcmd;run sd_bootcmd;"		\
+		"env exists secureboot && esbc_halt;"
+
+#define SD2_BOOTCOMMAND						\
+		"mmc dev 1; env exists mcinitcmd && mmcinfo; "	\
+		"mmc read 0x80d00000 0x6800 0x800; "		\
+		"env exists mcinitcmd && env exists secureboot "	\
+		" && mmc read 0x806C0000 0x3600 0x20 "		\
+		"&& esbc_validate 0x806C0000;env exists mcinitcmd "	\
+		"&& fsl_mc lazyapply dpl 0x80d00000;"		\
+		"run distro_bootcmd;run sd2_bootcmd;"		\
+		"env exists secureboot && esbc_halt;"
+
+/* configure boot order for distro-boot feature */
+#define BOOT_TARGET_DEVICES(func) \
+	func(USB, usb, 0) \
+	func(MMC, mmc, 0) \
+	func(MMC, mmc, 1) \
+	func(NVME, nvme, 0) \
+	func(SCSI, scsi, 0) \
+	func(SCSI, scsi, 1) \
+	func(SCSI, scsi, 2) \
+	func(SCSI, scsi, 3) \
+	func(PXE, pxe, na) \
+	func(DHCP, dhcp, na)
+#include <config_distro_bootcmd.h>
+
+#define CFG_EXTRA_ENV_SETTINGS		\
+	EXTRA_ENV_SETTINGS			\
+	"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"boot_scripts=lx2160acex7_boot.scr\0"	\
+	"boot_script_hdr=hdr_lx2160acex7_bs.out\0"	\
+	"BOARD=lx2160acex7\0"			\
+	"xspi_bootcmd=echo Trying load from flexspi..;"		\
+		"sf probe 0:0 && sf read $load_addr "		\
+		"$kernel_start $kernel_size ; env exists secureboot &&"	\
+		"sf read $kernelheader_addr_r $kernelheader_start "	\
+		"$kernelheader_size && esbc_validate ${kernelheader_addr_r}; "\
+		" bootm $load_addr#$BOARD\0"			\
+	"sd_bootcmd=echo Trying load from sd card..;"		\
+		"mmc dev 0; mmcinfo; mmc read $load_addr "			\
+		"$kernel_addr_sd $kernel_size_sd ;"		\
+		"env exists secureboot && mmc read $kernelheader_addr_r "\
+		"$kernelhdr_addr_sd $kernelhdr_size_sd "	\
+		" && esbc_validate ${kernelheader_addr_r};"	\
+		"bootm $load_addr#$BOARD\0"			\
+	"sd2_bootcmd=echo Trying load from emmc card..;"	\
+		"mmc dev 1; mmcinfo; mmc read $load_addr "	\
+		"$kernel_addr_sd $kernel_size_sd ;"		\
+		"env exists secureboot && mmc read $kernelheader_addr_r "\
+		"$kernelhdr_addr_sd $kernelhdr_size_sd "	\
+		" && esbc_validate ${kernelheader_addr_r};"	\
+		"bootm $load_addr#$BOARD\0"
+
+#include <asm/fsl_secure_boot.h>
+
+#endif /* __CONFIG_LX2160ACEX7_H */
-- 
2.43.0

