// Generated by gdsDummy       19/10/2022 10:46:47

module tri_cam_32x143_1r1w1c #(
  parameter CAM_DATA_WIDTH = 84,
  parameter ARRAY_DATA_WIDTH = 68,
  parameter RPN_WIDTH = 30,
  parameter NUM_ENTRY = 32,
  parameter NUM_ENTRY_LOG2 = 5
) (
 inout                 gnd,
 inout                 vdd,
 inout                 vcs,
 input                 clk,
 input                 rst,
 input                 tc_ccflush_dc,
 input                 tc_scan_dis_dc_b,
 input                 tc_scan_diag_dc,
 input                 tc_lbist_en_dc,
 input                 an_ac_atpg_en_dc,
 input                 lcb_d_mode_dc,
 input                 lcb_clkoff_dc_b,
 input                 lcb_act_dis_dc,
 input  [0:3]          lcb_mpw1_dc_b,
 input                 lcb_mpw2_dc_b,
 input  [0:3]          lcb_delay_lclkr_dc,
 input                 pc_sg_2,
 input                 pc_func_slp_sl_thold_2,
 input                 pc_func_slp_nsl_thold_2,
 input                 pc_regf_slp_sl_thold_2,
 input                 pc_time_sl_thold_2,
 input                 pc_fce_2,
 input                 func_scan_in,
 output                func_scan_out,
 input  [0:6]          regfile_scan_in,
 output [0:6]          regfile_scan_out,
 input                 time_scan_in,
 output                time_scan_out,
 input                 rd_val,
 input                 rd_val_late,
 input  [0:4]          rw_entry,
 input  [0:67]         wr_array_data,
 input  [0:83]         wr_cam_data,
 input  [0:1]          wr_array_val,
 input  [0:1]          wr_cam_val,
 input                 wr_val_early,
 input                 comp_request,
 input  [0:51]         comp_addr,
 input  [0:1]          addr_enable,
 input  [0:2]          comp_pgsize,
 input                 pgsize_enable,
 input  [0:1]          comp_class,
 input  [0:2]          class_enable,
 input  [0:1]          comp_extclass,
 input  [0:1]          extclass_enable,
 input  [0:1]          comp_state,
 input  [0:1]          state_enable,
 input  [0:3]          comp_thdid,
 input  [0:1]          thdid_enable,
 input  [0:7]          comp_pid,
 input                 pid_enable,
 input                 comp_invalidate,
 input                 flash_invalidate,
 output [0:67]         array_cmp_data,
 output [0:67]         rd_array_data,
 output [0:83]         cam_cmp_data,
 output                cam_hit,
 output [0:4]          cam_hit_entry,
 output [0:31]         entry_match,
 output [0:31]         entry_valid,
 output [0:83]         rd_cam_data,
 input                 bypass_mux_enab_np1,
 input  [0:20]         bypass_attr_np1,
 output [0:20]         attr_np2,
 output [22:51]        rpn_np2
);
endmodule
