
synthesis -f "breathingLED_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 17 23:51:54 2022


Command Line:  synthesis -f breathingLED_impl1_lattice.synproj -gui -msgset D:/lscc/diamond/3.12/bin/nt64/lab22/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = PWM_LED_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p D:/lscc/diamond/3.12/bin/nt64/lab22/impl1 (searchpath added)
-p D:/lscc/diamond/3.12/bin/nt64/lab22 (searchpath added)
VHDL library = work
VHDL design file = D:/lscc/diamond/3.12/bin/nt64/lab22/breathingLED.vhd
VHDL design file = D:/lscc/diamond/3.12/bin/nt64/lab22/keyboard.vhd
VHDL design file = D:/lscc/diamond/3.12/bin/nt64/lab22/top.vhd
NGD file = breathingLED_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/lscc/diamond/3.12/bin/nt64/lab22/impl1"  />
Analyzing VHDL file d:/lscc/diamond/3.12/bin/nt64/lab22/breathingled.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/lscc/diamond/3.12/bin/nt64/lab22/breathingled.vhd(6): " arg1="pwm_led" arg2="d:/lscc/diamond/3.12/bin/nt64/lab22/breathingled.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/lscc/diamond/3.12/bin/nt64/lab22/breathingled.vhd(18): " arg1="behavior" arg2="d:/lscc/diamond/3.12/bin/nt64/lab22/breathingled.vhd" arg3="18"  />
unit PWM_LED_top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/lscc/diamond/3.12/bin/nt64/lab22/keyboard.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/lscc/diamond/3.12/bin/nt64/lab22/keyboard.vhd(6): " arg1="key_board_sub" arg2="d:/lscc/diamond/3.12/bin/nt64/lab22/keyboard.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/lscc/diamond/3.12/bin/nt64/lab22/keyboard.vhd(14): " arg1="behavioral" arg2="d:/lscc/diamond/3.12/bin/nt64/lab22/keyboard.vhd" arg3="14"  />
unit PWM_LED_top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/lscc/diamond/3.12/bin/nt64/lab22/top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/lscc/diamond/3.12/bin/nt64/lab22/top.vhd(6): " arg1="pwm_led_top" arg2="d:/lscc/diamond/3.12/bin/nt64/lab22/top.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/lscc/diamond/3.12/bin/nt64/lab22/top.vhd(18): " arg1="pwm_led" arg2="d:/lscc/diamond/3.12/bin/nt64/lab22/top.vhd" arg3="18"  />
unit PWM_LED_top is not yet analyzed. VHDL-1485
unit PWM_LED_top is not yet analyzed. VHDL-1485
d:/lscc/diamond/3.12/bin/nt64/lab22/top.vhd(6): executing PWM_LED_top(PWM_LED)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/lscc/diamond/3.12/bin/nt64/lab22/top.vhd(16): " arg1="PWM_LED_top" arg2="PWM_LED" arg3="d:/lscc/diamond/3.12/bin/nt64/lab22/top.vhd" arg4="16"  />
Top module name (VHDL): PWM_LED_top
Last elaborated design is PWM_LED_top(PWM_LED)
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = PWM_LED_top.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="btn[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="btn[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="btn[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="btn[0]"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\instant1/frqnum"  />



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\instant1/lumdivision"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\instant1/frqnum"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\instant1/frqnum"  />
GSR instance connected to net \key_code_4__I_0/n9.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\instant1/triangle_cnt_i0_i0"  />
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in PWM_LED_top_drc.log.
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   1246 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file breathingLED_impl1.ngd.

################### Begin Area Report (PWM_LED_top)######################
Number of register bits => 107 of 4635 (2 % )
CCU2D => 331
FD1P3AX => 20
FD1P3AY => 2
FD1S3AX => 22
FD1S3AY => 5
FD1S3IX => 54
FD1S3JX => 4
GSR => 1
IB => 9
L6MUX21 => 1
LUT4 => 745
OB => 12
PFUMX => 37
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 96
  Net : instant2/clk1, loads : 13
Clock Enable Nets
Number of Clock Enables: 3
Top 3 highest fanout Clock Enables:
  Net : instant1/clk_c_enable_17, loads : 16
  Net : instant2/clk1_enable_5, loads : 5
  Net : instant1/clk_c_enable_1, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : instant1/lumdivision_6, loads : 92
  Net : instant1/lumdivision_4, loads : 63
  Net : instant1/n24, loads : 56
  Net : instant1/lumdivision_9, loads : 55
  Net : instant1/lumdivision_3, loads : 55
  Net : instant1/n11270, loads : 53
  Net : instant1/lumdivision_0, loads : 47
  Net : instant1/lumdivision_2, loads : 39
  Net : instant1/n11743, loads : 36
  Net : instant1/n48_adj_316, loads : 32
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets \instant2/clk1]          |  200.000 MHz|   83.942 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|    3.595 MHz|   278 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 221.414  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 8.219  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "breathingLED_impl1.ngd" -o "breathingLED_impl1_map.ncd" -pr "breathingLED_impl1.prf" -mp "breathingLED_impl1.mrp" -lpf "D:/lscc/diamond/3.12/bin/nt64/lab22/impl1/breathingLED_impl1.lpf" -lpf "D:/lscc/diamond/3.12/bin/nt64/lab22/breathingLED.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: breathingLED_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...

2 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:    107 out of  4635 (2%)
      PFU registers:          107 out of  4320 (2%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       703 out of  2160 (33%)
      SLICEs as Logic/ROM:    703 out of  2160 (33%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:        331 out of  2160 (15%)
   Number of LUT4s:        1400 out of  4320 (32%)
      Number used as logic LUTs:        738
      Number used as distributed RAM:     0
      Number used as ripple logic:      662
      Number used as shift registers:     0
   Number of PIO sites used: 21 + 4(JTAG) out of 105 (24%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk_c: 60 loads, 60 rising, 0 falling (Driver: PIO clk )
     Net instant2/clk1: 7 loads, 7 rising, 0 falling (Driver: instant2/FS_391__i15 )
   Number of Clock Enables:  3
     Net instant1/clk_c_enable_1: 1 loads, 1 LSLICEs
     Net instant1/clk_c_enable_17: 9 loads, 9 LSLICEs
     Net instant2/clk1_enable_5: 4 loads, 4 LSLICEs
   Number of LSRs:  12
     Net frqDN_c: 1 loads, 1 LSLICEs
     Net frqUP_c: 1 loads, 1 LSLICEs
     Net lumDN_c: 1 loads, 1 LSLICEs
     Net lumUP_c: 1 loads, 1 LSLICEs
     Net sawtooth_cnt_15__N_102: 9 loads, 9 LSLICEs
     Net instant1/lumlevel_0: 4 loads, 4 LSLICEs
     Net instant1/frqlevel_0: 2 loads, 2 LSLICEs
     Net instant1/lumlevel_2: 4 loads, 4 LSLICEs
     Net instant1/frqlevel_1: 1 loads, 1 LSLICEs
     Net instant1/frqlevel_2: 1 loads, 1 LSLICEs
     Net instant2/key_state_1: 2 loads, 2 LSLICEs
     Net instant2/n4482: 9 loads, 9 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net lumdivision_6: 94 loads
     Net lumdivision_4: 64 loads
     Net instant1/n24: 56 loads
     Net lumdivision_3: 56 loads
     Net lumdivision_9: 56 loads
     Net instant1/n11270: 53 loads
     Net lumdivision_0: 48 loads
     Net lumdivision_2: 40 loads
     Net n11743: 38 loads
     Net instant1/n48_adj_316: 32 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 57 MB

Dumping design to file breathingLED_impl1_map.ncd.

ncd2vdb "breathingLED_impl1_map.ncd" ".vdbs/breathingLED_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.

trce -f "breathingLED_impl1.mt" -o "breathingLED_impl1.tw1" "breathingLED_impl1_map.ncd" "breathingLED_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file breathingled_impl1_map.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sat Dec 17 23:52:04 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o breathingLED_impl1.tw1 -gui -msgset D:/lscc/diamond/3.12/bin/nt64/lab22/promote.xml breathingLED_impl1_map.ncd breathingLED_impl1.prf 
Design file:     breathingled_impl1_map.ncd
Preference file: breathingled_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4445  Score: 480628406
Cumulative negative slack: 480628406

Constraints cover 2147483647 paths, 5 nets, and 4962 connections (95.26% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sat Dec 17 23:52:05 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o breathingLED_impl1.tw1 -gui -msgset D:/lscc/diamond/3.12/bin/nt64/lab22/promote.xml breathingLED_impl1_map.ncd breathingLED_impl1.prf 
Design file:     breathingled_impl1_map.ncd
Preference file: breathingled_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 5 nets, and 5017 connections (96.31% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4445 (setup), 0 (hold)
Score: 480628406 (setup), 0 (hold)
Cumulative negative slack: 480628406 (480628406+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 90 MB


ldbanno "breathingLED_impl1_map.ncd" -n Verilog -o "breathingLED_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the breathingLED_impl1_map design file.


Loading design for application ldbanno from file breathingLED_impl1_map.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design breathingLED_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file breathingLED_impl1_mapvo.vo
Writing SDF timing to file breathingLED_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 64 MB

ldbanno "breathingLED_impl1_map.ncd" -n VHDL -o "breathingLED_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the breathingLED_impl1_map design file.


Loading design for application ldbanno from file breathingLED_impl1_map.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design breathingLED_impl1_map.ncd into .ldb format.
Writing VHDL netlist to file breathingLED_impl1_mapvho.vho
Writing SDF timing to file breathingLED_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 64 MB

mpartrce -p "breathingLED_impl1.p2t" -f "breathingLED_impl1.p3t" -tf "breathingLED_impl1.pt" "breathingLED_impl1_map.ncd" "breathingLED_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "breathingLED_impl1_map.ncd"
Sat Dec 17 23:52:08 2022

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/lscc/diamond/3.12/bin/nt64/lab22/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 breathingLED_impl1_map.ncd breathingLED_impl1.dir/5_1.ncd breathingLED_impl1.prf
Preference file: breathingLED_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file breathingLED_impl1_map.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   21+4(JTAG)/280     9% used
                  21+4(JTAG)/105     24% bonded

   SLICE            703/2160         32% used

   GSR                1/1           100% used


Number of Signals: 1658
Number of Connections: 5209

Pin Constraint Summary:
   21 out of 21 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_c (driver: clk, clk load #: 60)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_c" arg1="Primary" arg2="clk" arg3="C1" arg4="Primary"  />

The following 1 signal is selected to use the secondary clock routing resources:
    instant2/clk1 (driver: instant2/SLICE_322, clk load #: 7, sr load #: 0, ce load #: 0)

Signal n11394 is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
.............
Placer score = 840502.
Finished Placer Phase 1.  REAL time: 5 secs 

Starting Placer Phase 2.
.
Placer score =  818303
Finished Placer Phase 2.  REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "C1 (PL4A)", clk load = 60
  SECONDARY "instant2/clk1" from Q0 on comp "instant2/SLICE_322" on site "R12C17A", clk load = 7, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   21 + 4(JTAG) out of 280 (8.9%) PIO sites used.
   21 + 4(JTAG) out of 105 (23.8%) bonded PIO sites used.
   Number of PIO comps: 21; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 26 (  0%)  | -          | -         |
| 1        | 6 / 26 ( 23%)  | 2.5V       | -         |
| 2        | 13 / 28 ( 46%) | 2.5V       | -         |
| 3        | 1 / 7 ( 14%)   | 2.5V       | -         |
| 4        | 0 / 8 (  0%)   | -          | -         |
| 5        | 1 / 10 ( 10%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 5 secs 

Dumping design to file breathingLED_impl1.dir/5_1.ncd.

0 connections routed; 5209 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 7 secs 

Start NBR router at 23:52:15 12/17/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 23:52:15 12/17/22

Start NBR section for initial routing at 23:52:16 12/17/22
Level 1, iteration 1
16(0.01%) conflicts; 4549(87.33%) untouched conns; 284809581 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -79.165ns/-284809.582ns; real time: 8 secs 
Level 2, iteration 1
281(0.12%) conflicts; 3629(69.67%) untouched conns; 239351739 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -67.369ns/-239351.739ns; real time: 9 secs 
Level 3, iteration 1
274(0.11%) conflicts; 1252(24.04%) untouched conns; 245556016 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -68.668ns/-245556.016ns; real time: 10 secs 
Level 4, iteration 1
181(0.08%) conflicts; 0(0.00%) untouched conn; 248020553 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -69.161ns/-248020.554ns; real time: 11 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 23:52:19 12/17/22
Level 4, iteration 1
209(0.09%) conflicts; 0(0.00%) untouched conn; 245306093 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -68.465ns/-245306.094ns; real time: 12 secs 
Level 4, iteration 2
172(0.07%) conflicts; 0(0.00%) untouched conn; 246105449 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -68.664ns/-246105.450ns; real time: 13 secs 
Level 4, iteration 3
144(0.06%) conflicts; 0(0.00%) untouched conn; 246851970 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -68.835ns/-246851.971ns; real time: 13 secs 
Level 4, iteration 4
121(0.05%) conflicts; 0(0.00%) untouched conn; 246851970 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -68.835ns/-246851.971ns; real time: 14 secs 
Level 4, iteration 5
97(0.04%) conflicts; 0(0.00%) untouched conn; 248256435 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -69.206ns/-248256.435ns; real time: 15 secs 
Level 4, iteration 6
81(0.03%) conflicts; 0(0.00%) untouched conn; 248256435 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -69.206ns/-248256.435ns; real time: 15 secs 
Level 4, iteration 7
76(0.03%) conflicts; 0(0.00%) untouched conn; 252261364 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -70.250ns/-252261.364ns; real time: 15 secs 
Level 4, iteration 8
62(0.03%) conflicts; 0(0.00%) untouched conn; 252261364 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -70.250ns/-252261.364ns; real time: 16 secs 
Level 4, iteration 9
47(0.02%) conflicts; 0(0.00%) untouched conn; 256379149 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -71.347ns/-256379.150ns; real time: 16 secs 
Level 4, iteration 10
36(0.01%) conflicts; 0(0.00%) untouched conn; 256379149 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -71.347ns/-256379.150ns; real time: 16 secs 
Level 4, iteration 11
29(0.01%) conflicts; 0(0.00%) untouched conn; 256204639 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -71.297ns/-256204.640ns; real time: 17 secs 
Level 4, iteration 12
27(0.01%) conflicts; 0(0.00%) untouched conn; 256204639 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -71.297ns/-256204.640ns; real time: 17 secs 
Level 4, iteration 13
22(0.01%) conflicts; 0(0.00%) untouched conn; 257432603 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -71.632ns/-257432.603ns; real time: 17 secs 
Level 4, iteration 14
17(0.01%) conflicts; 0(0.00%) untouched conn; 257432603 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -71.632ns/-257432.603ns; real time: 18 secs 
Level 4, iteration 15
14(0.01%) conflicts; 0(0.00%) untouched conn; 260546875 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.479ns/-260546.876ns; real time: 18 secs 
Level 4, iteration 16
12(0.00%) conflicts; 0(0.00%) untouched conn; 260546875 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.479ns/-260546.876ns; real time: 18 secs 
Level 4, iteration 17
14(0.01%) conflicts; 0(0.00%) untouched conn; 261515391 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.736ns/-261515.391ns; real time: 18 secs 
Level 4, iteration 18
10(0.00%) conflicts; 0(0.00%) untouched conn; 261515391 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.736ns/-261515.391ns; real time: 18 secs 
Level 4, iteration 19
9(0.00%) conflicts; 0(0.00%) untouched conn; 261519559 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.736ns/-261519.559ns; real time: 19 secs 
Level 4, iteration 20
5(0.00%) conflicts; 0(0.00%) untouched conn; 261519559 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.736ns/-261519.559ns; real time: 19 secs 
Level 4, iteration 21
2(0.00%) conflicts; 0(0.00%) untouched conn; 261544566 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.736ns/-261544.566ns; real time: 19 secs 
Level 4, iteration 22
1(0.00%) conflict; 0(0.00%) untouched conn; 261544566 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.736ns/-261544.566ns; real time: 19 secs 
Level 4, iteration 23
1(0.00%) conflict; 0(0.00%) untouched conn; 261550143 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.736ns/-261550.143ns; real time: 19 secs 
Level 4, iteration 24
0(0.00%) conflict; 0(0.00%) untouched conn; 261550143 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.736ns/-261550.143ns; real time: 19 secs 

Start NBR section for performance tuning (iteration 1) at 23:52:27 12/17/22
Level 4, iteration 1
22(0.01%) conflicts; 0(0.00%) untouched conn; 249883913 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -69.583ns/-249883.913ns; real time: 20 secs 
Level 4, iteration 2
4(0.00%) conflicts; 0(0.00%) untouched conn; 259252813 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.051ns/-259252.813ns; real time: 20 secs 
Level 4, iteration 3
14(0.01%) conflicts; 0(0.00%) untouched conn; 260251359 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.352ns/-260251.359ns; real time: 21 secs 
Level 4, iteration 4
4(0.00%) conflicts; 0(0.00%) untouched conn; 260251359 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.352ns/-260251.359ns; real time: 21 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 261619231 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.724ns/-261619.232ns; real time: 21 secs 

Start NBR section for re-routing at 23:52:29 12/17/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 261603547 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -72.724ns/-261603.548ns; real time: 21 secs 

Start NBR section for post-routing at 23:52:29 12/17/22

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 4031 (77.39%)
  Estimated worst slack<setup> : -72.724ns
  Timing score<setup> : 297332338
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 24 secs 
Total REAL time: 24 secs 
Completely routed.
End of route.  5209 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 297332338 

Dumping design to file breathingLED_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -72.724
PAR_SUMMARY::Timing score<setup/<ns>> = 297332.338
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.306
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 24 secs 
Total REAL time to completion: 24 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "breathingLED_impl1.pt" -o "breathingLED_impl1.twr" "breathingLED_impl1.ncd" "breathingLED_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file breathingled_impl1.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sat Dec 17 23:52:32 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o breathingLED_impl1.twr -gui -msgset D:/lscc/diamond/3.12/bin/nt64/lab22/promote.xml breathingLED_impl1.ncd breathingLED_impl1.prf 
Design file:     breathingled_impl1.ncd
Preference file: breathingled_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4386  Score: 297332338
Cumulative negative slack: 297332338

Constraints cover 2147483647 paths, 5 nets, and 5017 connections (96.31% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sat Dec 17 23:52:33 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o breathingLED_impl1.twr -gui -msgset D:/lscc/diamond/3.12/bin/nt64/lab22/promote.xml breathingLED_impl1.ncd breathingLED_impl1.prf 
Design file:     breathingled_impl1.ncd
Preference file: breathingled_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 5 nets, and 5017 connections (96.31% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4386 (setup), 0 (hold)
Score: 297332338 (setup), 0 (hold)
Cumulative negative slack: 297332338 (297332338+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 72 MB


iotiming  "breathingLED_impl1.ncd" "breathingLED_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file breathingled_impl1.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application iotiming from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file breathingled_impl1.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file breathingled_impl1.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file breathingled_impl1.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

ibisgen "breathingLED_impl1.pad" "D:/lscc/diamond/3.12/cae_library/ibis/machxo2.ibs"   
IBIS Models Generator: Lattice Diamond (64-bit) 3.12.0.240.2

Sat Dec 17 23:52:35 2022

Comp: clk
 Site: C1
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: column[0]
 Site: L3
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: column[1]
 Site: N5
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: column[2]
 Site: P6
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: column[3]
 Site: N6
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: frqDN
 Site: M13
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: frqUP
 Site: L14
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: led[0]
 Site: N13
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[1]
 Site: M12
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[2]
 Site: P12
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[3]
 Site: M11
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[4]
 Site: P11
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[5]
 Site: N10
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[6]
 Site: N9
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[7]
 Site: P9
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: lumDN
 Site: N14
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: lumUP
 Site: M14
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: row[0]
 Site: N8
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[1]
 Site: P8
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[2]
 Site: N7
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[3]
 Site: P7
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Created design models.


Generating: D:\lscc\diamond\3.12\bin\nt64\lab22\impl1\IBIS\breathingLED_impl1.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "breathingLED_impl1.ncd" -n Verilog  -o "breathingLED_impl1_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the breathingLED_impl1 design file.


Loading design for application ldbanno from file breathingLED_impl1.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design breathingLED_impl1.ncd into .ldb format.
Loading preferences from breathingled_impl1.prf.
Writing Verilog netlist to file breathingLED_impl1_vo.vo
Writing SDF timing to file breathingLED_impl1_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 68 MB

ldbanno "breathingLED_impl1.ncd" -n VHDL -o "breathingLED_impl1_vho.vho"         -w -neg 
ldbanno: version Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the breathingLED_impl1 design file.


Loading design for application ldbanno from file breathingLED_impl1.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design breathingLED_impl1.ncd into .ldb format.
Loading preferences from breathingled_impl1.prf.
Writing VHDL netlist to file breathingLED_impl1_vho.vho
Writing SDF timing to file breathingLED_impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 68 MB

tmcheck -par "breathingLED_impl1.par" 

bitgen -f "breathingLED_impl1.t2b" -w "breathingLED_impl1.ncd"  "breathingLED_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file breathingLED_impl1.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from breathingLED_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "breathingLED_impl1.bit".
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 276 MB

tmcheck -par "breathingLED_impl1.par" 

bitgen -f "breathingLED_impl1.t2b" -w "breathingLED_impl1.ncd"  -jedec "breathingLED_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file breathingLED_impl1.ncd.
Design name: PWM_LED_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from breathingLED_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "breathingLED_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 276 MB
