<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>Optical_Sensor_Block</design>
	<target_verilog>C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\LITE-ON_Optical_Sensor_Core\synthesis\Optical_Sensor_Block.vm</target_verilog>
</SynplifyOutput>
