{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722272957624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722272957624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 29 13:09:17 2024 " "Processing started: Mon Jul 29 13:09:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722272957624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272957624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272957624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722272957912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722272957912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/bascule.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/desro/documents/ele344-projet3/fichier/bascule.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/unite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/unite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unite-rtl " "Found design unit 1: unite-rtl" {  } { { "../Fichier/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/unite.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963360 ""} { "Info" "ISGN_ENTITY_NAME" "1 unite " "Found entity 1: unite" {  } { { "../Fichier/unite.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/unite.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UAL-rtl " "Found design unit 1: UAL-rtl" {  } { { "../Fichier/ual.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/ual.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963362 ""} { "Info" "ISGN_ENTITY_NAME" "1 UAL " "Found entity 1: UAL" {  } { { "../Fichier/ual.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/ual.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963364 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RegFile_arch " "Found design unit 1: RegFile-RegFile_arch" {  } { { "../Fichier/regfile.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/regfile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963365 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../Fichier/regfile.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/regfile.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/pcplus4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/pcplus4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Plus4-rtl " "Found design unit 1: PC_Plus4-rtl" {  } { { "../Fichier/pcplus4.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/pcplus4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963366 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Plus4 " "Found entity 1: PC_Plus4" {  } { { "../Fichier/pcplus4.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/pcplus4.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "../Fichier/pc.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/pc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963368 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../Fichier/pc.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/pc.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-rtl " "Found design unit 1: mux3-rtl" {  } { { "../Fichier/mux3.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mux3.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963369 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../Fichier/mux3.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mux3.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "../Fichier/mux2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mux2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963370 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../Fichier/mux2.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mux2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-rtl " "Found design unit 1: mips-rtl" {  } { { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963372 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-imem_arch " "Found design unit 1: imem-imem_arch" {  } { { "../Fichier/imem.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/imem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963373 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../Fichier/imem.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/imem.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-dmem_arch " "Found design unit 1: dmem-dmem_arch" {  } { { "../Fichier/dmem.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/dmem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963375 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../Fichier/dmem.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/dmem.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963376 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344-projet3/fichier/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344-projet3/fichier/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control " "Found design unit 1: control-control" {  } { { "../Fichier/control.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963378 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../Fichier/control.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/control.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722272963466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"imem:imem_inst\"" {  } { { "../Fichier/top.vhd" "imem_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272963475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips_inst " "Elaborating entity \"mips\" for hierarchy \"mips:mips_inst\"" {  } { { "../Fichier/top.vhd" "mips_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272963477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control mips:mips_inst\|control:control_inst " "Elaborating entity \"control\" for hierarchy \"mips:mips_inst\|control:control_inst\"" {  } { { "../Fichier/mips.vhd" "control_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272963483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips_inst\|datapath:data_path_inst " "Elaborating entity \"datapath\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\"" {  } { { "../Fichier/mips.vhd" "data_path_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272963484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_cout datapath.vhd(43) " "Verilog HDL or VHDL warning at datapath.vhd(43): object \"EX_cout\" assigned a value but never read" {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722272963485 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_EX_MemRead datapath.vhd(47) " "VHDL Signal Declaration warning at datapath.vhd(47): used implicit default value for signal \"ID_EX_MemRead\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722272963485 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WB_WriteReg datapath.vhd(59) " "VHDL Signal Declaration warning at datapath.vhd(59): used implicit default value for signal \"MEM_WB_WriteReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722272963485 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_ForwardB datapath.vhd(92) " "Verilog HDL or VHDL warning at datapath.vhd(92): object \"EX_ForwardB\" assigned a value but never read" {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722272963486 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EX_MEM_MemWrite datapath.vhd(95) " "VHDL Process Statement warning at datapath.vhd(95): inferring latch(es) for signal or variable \"EX_MEM_MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1722272963487 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_MEM_MemWrite datapath.vhd(95) " "Inferred latch for \"EX_MEM_MemWrite\" at datapath.vhd(95)" {  } { { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963494 "|top|mips:mips_inst|datapath:data_path_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC mips:mips_inst\|datapath:data_path_inst\|PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|PC:PC_inst\"" {  } { { "../Fichier/datapath.vhd" "PC_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272963508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Plus4 mips:mips_inst\|datapath:data_path_inst\|PC_Plus4:PC_Plus4_inst " "Elaborating entity \"PC_Plus4\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|PC_Plus4:PC_Plus4_inst\"" {  } { { "../Fichier/datapath.vhd" "PC_Plus4_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272963509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst " "Elaborating entity \"RegFile\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\"" {  } { { "../Fichier/datapath.vhd" "RegFile_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272963510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mips:mips_inst\|datapath:data_path_inst\|mux3:mux3_inst " "Elaborating entity \"mux3\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|mux3:mux3_inst\"" {  } { { "../Fichier/datapath.vhd" "mux3_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272963511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UAL mips:mips_inst\|datapath:data_path_inst\|UAL:UAL_inst " "Elaborating entity \"UAL\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|UAL:UAL_inst\"" {  } { { "../Fichier/datapath.vhd" "UAL_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272963516 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation ual.vhd(41) " "VHDL Process Statement warning at ual.vhd(41): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Fichier/ual.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/ual.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1722272963517 "|top|mips:mips_inst|datapath:data_path_inst|Bloc_3:Bloc_3_inst|UAL:UAL_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unite mips:mips_inst\|datapath:data_path_inst\|unite:unite_inst " "Elaborating entity \"unite\" for hierarchy \"mips:mips_inst\|datapath:data_path_inst\|unite:unite_inst\"" {  } { { "../Fichier/datapath.vhd" "unite_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272963518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem_inst " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem_inst\"" {  } { { "../Fichier/top.vhd" "dmem_inst" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272963520 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|mem_rtl_0 " "Inferred dual-clock RAM node \"mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1722272963751 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|mem_rtl_1 " "Inferred dual-clock RAM node \"mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|mem_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1722272963751 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722272963886 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722272963886 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1722272963886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272963927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722272963927 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722272963927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aac1 " "Found entity 1: altsyncram_aac1" {  } { { "db/altsyncram_aac1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_aac1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722272963961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272963961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722272964389 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_aac1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_1\|altsyncram_aac1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_aac1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_aac1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 192 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272964783 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_aac1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|altsyncram:mem_rtl_0\|altsyncram_aac1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_aac1.tdf" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Quartus/db/altsyncram_aac1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Fichier/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/datapath.vhd" 192 0 0 } } { "../Fichier/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd" 57 0 0 } } { "../Fichier/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd" 33 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272964783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722272964889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722272964889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "885 " "Implemented 885 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722272964945 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722272964945 ""} { "Info" "ICUT_CUT_TM_LCELLS" "723 " "Implemented 723 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722272964945 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1722272964945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722272964945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722272964956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 29 13:09:24 2024 " "Processing ended: Mon Jul 29 13:09:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722272964956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722272964956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722272964956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722272964956 ""}
