2應用直流電源之節能照明系統
An energy-saving light control system using dc voltage source
中文摘要
本計劃研製使用200V直流電壓的可調
光電子安定器，驅動8支T5-28W螢光燈管。
電路架構衍生自全橋共振式換流器，具高功
率輸出驅動多支燈管並且具有兩種『獨立』
與『整體』調光兩種控制功能。首先，根據
實驗量測提出T5燈管的調光電路模型；應用
基本波分依法推導螢光燈管於預熱、點火與
穩態工作時的數學方程式，設計電路參數，
在固定切換頻率下，能同時滿足燈管高壓點
火與穩態的工作需求。最後製作雛形電路與
實驗量測，實驗驗證本文所提電子安定器確
實能滿足個別燈管與全部燈管的調光控制，
同時燈管預熱時滿足零熾光電流，可有效延
長螢光燈管之使用壽命。
關鍵詞：調光、螢光燈、電子安定器、全橋
共振換流器
Abstract
This project develops an energy-saving
light control system using a 200V dc voltage
source which is the output of the green energy
generation system. A dimmable electronic
ballast based on the derivation of a full-bridge
resonant inverter is designed for driving eight
T5-28W fluorescent lamps. By tactful control
scheme, light output can be controlled by either
turning on/off each lamp individually or
dimming all the lamps simultaneously.
An equivalent circuit model for the T5-28W
fluorescent lamp is first developed based on the
experimental results. Then, the equations of the
arc voltage, arc current and filament current for
the lamps in warm-up, ignition and steady-state
stages are derived by using the fundamental
approximation method. Accordingly, the circuit
parameters are designed to meet the
requirement for warm-up, ignition and the
steady-state operation. Finally, a prototype
electronic ballast were built and tested.
Satisfactory performances are obtained from
the experimental results. Dimming operation
can be obtained individually or simultaneously.
Also, the lamp life-time is effectively
prolonged by warming-up the lamp with zero
glowing current.
Keyword: Dimming control, electronic
ballast, fluorescent lamp, full-bridge resonant
inverter.
一、前言
T5 螢光燈管具有體積細小；光效高；演
色性好；光衰小與壽命長等優點，因此，自
從 1995年 4月飛利浦在德國漢諾威國際展覽
會上首次推出 T5 高功率螢光燈管，即受到國
際照明界的重視，是 21 世紀綠色照明理念最
佳採用的光源產品。並且，T5 燈管含汞量約
是 T9 燈管的 20%，約是 T8 螢光燈管內含汞
量之 60%[1]，能有效地減少汞廢棄物和螢光
粉產生量，降低對環境的污染，符合現今所
倡導的環境保護與節省資源等議題。
由於螢光燈呈負增量電阻特性，需要安
定器來穩定燈管電流，電子安定器具有輕薄
短小、發光效率高與無燈管閃爍等優點，已
經取代傳統電磁耦合安定器式[2-8]。現今的
電子安定器大部份是設計成單燈管或雙燈管
操作。對於大型室內空間而言，需要很多燈
管來滿足照度的需求。一個安定器只驅動至
多兩支燈管的設計，顯然不符合經濟效益，
效率也較差。因此，設計可同時驅動多支燈
管的安定器，不僅可以減少電路成本，同時
能提升電路效益。目前驅動多支燈管的安定
器 ， 大 多 是 採 用 半 橋 共 振 式 換 流 器
(half-bridge resonant inverter) 電 路 架 構
[9-15]，其換流器連接多個並聯的共振電路，
每個共振電路驅動一支燈管，每個共振電路
均為獨立。設計共振電路成電感性，主動開
關(active switch)能滿足零電壓切換導通(zero
voltage switching-on; ZVS)，獲得高電路效
率。然而，此種電路仍存在如下缺點，尚待
進一步改進：
(1) 當某支燈管故障熄滅時，該共振電路會
產生較大的共振電流，造成開關元件需
承受較大的電流應力，損失增加，降低
元件的壽命縮短，甚至會影響其它燈管
的正常運作。
(2) 受限於電路架構，半橋共振式電子安定
器不利於高功率輸出，當需要驅動很多
燈管時，半橋共振式電子安定器並不適
合。
(3) 安定器只能同時點亮所有燈管，然後，
4Control
Circuit
Lamp n
Lamp 1
Lamp 2
Ln CSn
L1 CS1
L2 CS2
Starting-aid circuit 1
Starting-aid circuit 2
Starting-aid circuit n
. . .
SA
SD
SB
S1
S2
Sn
CP1
CP2
CPn
Vdc
SC
.. .
圖 1 多燈管電子安定器電路架構
R2
R1C
VCC1
1 2 3 65 74 8
16 15 14 1112 1013 9
TL494
R3 L6384
1
2
3
4 5
6
7
8
S1
1
2
3
4 5
6
7
8
TLP 250
1
2
3
4 5
6
7
8
TLP 250
1
2
3
4 5
6
7
8
TLP 250
1
2
3
4 5
6
7
8
TLP 250
vdc
vdc
SA
1
2
3
4 5
6
7
8
TLP 250
vcc2
1
2
3
4 5
6
7
8
TLP 250
S2
1
2
3
6
5
7
4
8
14
11
12
10
13
9
VCC1
擷取與SB同
步之訊號源
T
C
40
13
接收經TC4584BP延遲後之訊號
接收經TC4584BP延遲後之訊號
1
2
3
4 5
6
7
NE555
8
SW1
R
1
2
3 6
5
7
4
8
TLP 250
vcc3 並聯燈管
預熱電路
1
2
3
6
5
7
4
8
14
11
12
10
13
9 12
3
4 5
6
7
NE555
8
SW2
R
1
2
3 6
5
7
4
8
vcc4
並聯燈管
預熱電路
TLP 250
TC4584BP
G
G
vQD
vQD
ON/OFF
ON/OFF
SD
SB
SC
圖 2 控制電路(以兩支燈管為例)
601
2p f CP f p ps p
Z r jZ r j Z
f C


     

(6)
0
1
(2 )
2S f LC f s s s s
s s
Z r jZ r j f L
f C
Z



    
 

(7)
以電弧電壓為參考，圖5可再進一步簡化成戴
維寧等效電路，如圖6所示。其中戴維寧等效
電壓為：
1
p
eq
S P
Z
V V
Z Z


   (8)
戴維寧等效內阻抗為：
1
S p
eq
S P
Z Z
Z V
Z Z



   (9)
由圖6之等效電路，燈管穩態電弧電壓大小可
由下式表示：
arc
arc eq
eq arc
R
V V
Z R


 (10)
螢光燈點亮之前，等效電阻非常大，可
視為開路。因此，燈管啟動時的點燈電壓Vign
相當於戴維寧等效電壓Veq。由（7）式和（9）
式，燈管點燈電壓Vign可表示成下式：
1
1
2
1 1 1
2 [2 ( )]
2
ing eq
f
s p
f s s
s s p
V V
r j
f C
V
r j f L
f C C

 


 
  
(11)
通常燈絲電阻遠小於共振元件的阻抗，所以
當設計啟動電壓時可以忽略，燈管啟動時的
等效電路如圖7所示。此時，共振電流即燈絲
電流。共振電路中僅含儲能元件，其共振頻
率等於：
Rarc
Iarc
Varc
+
-
eqV

eqZ

圖6 共振式電子安定器之戴維寧等效電路
If
Varc
+
-
1V
Ir
sL sC
Vlamp
LCjZ
圖7 啟動時之等效電路
1
2
r
s p
s
s p
f
C C
L
C C




(12)
圖8表示啟動電壓相對於頻率之變化情
形。當V1的頻率fs高於電路之共振頻率fr時，
電路呈電感特性，共振電流落後V1，頻率愈
高，電壓愈小；當低於共振頻率時，電路呈
電容特性，共振電流超前V1，頻率愈低，電
壓愈小。如果調整換流器的切換頻率，使其
接近電路的共振頻率，可獲得極高的啟動電
壓。
根據圖5 的等效電路，電路中有兩個燈
絲的加熱來源，一個是經並聯電容流過燈絲
的燈絲電流If，另一個是由燈絲流過燈管電弧
的電弧電流Iarc。實際上燈絲電阻遠小於並聯
電容Cp的阻抗，流過並聯電容的燈絲電流在
燈絲上所造成的電壓降非常小，可以忽略不
計。另一方面並聯電容的電流和電弧電流彼
此間的相位幾乎垂直，於是可以將燈絲功率
以下式表示：
 2 2 2 2 2
22
2
f r f f f arc f f f f
arc arc
f
arc cp
P I r I r I I r I r
P V
r
V Z
    
               
(13)
將(6)~(9)式代入(10)式，可以得到的一元二次
方程式：
圖8 啟動時之啟動電壓
8Time:10μs/div
圖 10 安定器電壓與電流模擬波形
abV
dsAIrI
dsDI
(Vab:400A/div, Ir:0.5A/div, IdsA:5A/div, IdsD:5A/div,
Time:10μs/div)
圖11 Vab電壓與Ir、IdsA、IdsD電流實測波形
gsAV
gsDV
dsAI
dsDI
(VgsA:10VA/div, IdsA:2A/div, VgsD:200V/div, IdsD:2A/div,
Time:10μs/div)
圖12 四支燈管啟動時開關之電壓、電流實測
波形
gsAV
gsDV
dsAI
dsDI
(VgsA: 10V/div, IdsA:2A/div, VgsD: 200 V/div, IdsD: 2A/div,
Time: 10μs/div)
圖13 八支燈管啟動時開關之電壓、電流實測
波形
調整頻率變大時燈管功率也隨之下降，進而
可以調光。圖 15 為兩支燈管電壓、電流實測
波形圖，其中 Lamp1 先關閉後再啟動，而由
Lamp2波形可看出電壓電流不會受 Lamp1影
響。圖 16 為單一燈管預熱啟動時之電壓、電
流及預熱燈絲電流量測波形，由波形可看出
當預熱時電流僅流經預熱開關路徑，而不會
在燈絲上產生電流。圖 17 為燈管調光時頻率
與燈管功率對應圖，調整頻率使燈管產生不
同之瓦數。表 2 為本電路規範及參數，圖 18
為實際量測時所拍攝之照片。
lampV
arcI
(Vlamp:100V/div, Ilamp:0.5A/div, Time:10μs/div)
圖14 燈管調光50%時之電壓、電流實測波形
1lampV
2lampV
1arcI
2arcI
(Vlamp1:400A/div, Ilamp1:1A/div, Vlamp2:400V/div,
Ilamp2:1A/div, Time:0.5s/div)
圖15 燈管預熱啟動時之電壓、電流實測波形
1lampV
1arcI
(Vlamp1:200V A/div, Ilamp1: 0.5 A/div, 預熱電流: 1A/div,
Time: 0.5s/div)
圖16 單一燈管預熱啟動時之電壓、電流
實測波形
10
Lamps,”IEEE International Conference
on Power and Energy-PECon 2008, pp.
1130-1134.
[9] F. T. Wakabayashi and C. A. Canesin,
“Electronic ballast for multiple fluorescent
lamp systems,” IET Electric Power
Applications , Vol. 1, No. 1, Jan. 2007, pp.
49-58.
[10] F. Teng, C. Liu, K. Wei, and Z. Zhang,
“Mixed mode control for dimming 
electronic ballast,”Power Electronics and
Motion Control Conference, IPEMC 2004,
Vol. 2, Aug. 2004 , pp. 831-835.
[11]S. S. M. Chan, H. S. H. Chung, and S.Y.R.
Hui, “An IC-less dimmable electronic
ballast for fluorescent lamps,” IEEE
Power Electronics Specialists Conference,
Vol. 3, June 2004, pp. 1772-1778.
[12] T. F. Wu, Y. C. Wu, and Z. Y. Su,
“Design considerations for single-stage
electronic ballast with dimming feature,”
IEEE Transactions on Industry
Applications, Vol. 37, No. 5, Sept.-Oct.
2001, pp.1537-1543.
[13] S. S. M. Chan, H. S. H. Chung, and S. Y
Hui, “Design and analysis of an IC-less
self-oscillating series resonant inverter for
dimmable electronic ballasts,” IEEE
Transactions on Power Electronics, Vol.
20, No. 6, Nov. 2005 pp. 1450-1458.
[14] P. W. Tam, T. S. Lee, S. Y. R. Hui, H. S.
H. Chung, and Y. S. Liu, “Practical
evaluation of dimming control methods
for electronic ballasts,” Industry
Applications Conference, Vol. 2, Oct.
2003, pp.799-804.
[15] D. Killat and R. Baraniecki, “Full digital
dimming regulation of fluorescent lamps
with -54 dB/Hz light ripple,” IEEE
Industry Applications Conference, Vol. 4,
Oct. 2005, pp. 2734-2740.
( )
2 ~ 4
Dr1
Lampvs Db1 C1
Lm
Cm
L1
Vrec
iS1
ib Vdc
vlamp
is
+
-
Igniter
D1
S2 D2
S3 D3
S4 D4
S1
Db3
Db2
Dx2Dx1
+
-
vGS1
iS2
iS3iS4
+
-
vGS4 +-
vGS3
+
-
vGS2
Dr2
Dr3Dr4
Lb
Cb
irec iL1
iDb3
+ vLb -
a b
Fig. 1. The proposed single-stage electronic ballast.
represent their intrinsic body diodes. S1~S4 are controlled by
four gated signals vGS1 ~ vGS4, respectively. Figure 2 illustrates
their time sequence. As shown, vGS3 and vGS4 are low-frequency
rectangular-wave voltages with a short dead time between them.
On the contrary, vGS1 and vGS2 are high-frequency
rectangular-wave voltages which happen when vGS3 and vGS4
are at high voltage level, respectively.
The full-bridge rectifier (Dr1~Dr4) is followed by a
buck-boost converter which consists of active switch S1 and S2,
diodes Db1, Db2 and Db3, inductor L1 and dc-link capacitor C1.
The buck-boost converter performs the function of PFC by
operating at discontinuous current mode (DCM) at a fixed
switching frequency to make the input line current be
sinusoidal and in phase with the input line voltage. The four
switches S1~S4, inductor Lb, capacitors Cb, C1 and diodes Dx1,
Dx2 form a bidirectional buck converter. S1 and S2 are switched
at high frequency and the high-frequency components of the
inverter voltage vab are filter out by Cb and Lb. Hence, the
voltage across Cb will be a low-frequency square waveform. An
igniter and the transformer T1 generate a high voltage to
start-up the lamp. A small low-pass filter, Lm and Cm, is used to
remove the high frequency current harmonics at the input line.
The operation modes for the sequence when either vGS3 or
vGS4 is at high voltage level are similar. Therefore, the following
circuit analysis only illustrates the operation modes when vGS3
is at high level. The buck-boost converter and the buck
converter are both designed to operate at DCM. At steady-state,
the circuit operation can be divided into four modes in each
high frequency cycle. For simplifying the circuit analysis, the
low-pass filter, the lamp igniter circuit and transformer T1 are
omitted and the MH lamp is represented by its equivalent
resistance, Rlamp. Fig.3 shows the operation modes and Fig. 4
illustrates the theoretical waveforms for each mode. The circuit
operation is described as follows:
Mode I (t0<t<t1):
Mode I begins at the instant of turning on switch S1. The
rectified input voltage vrec is imposed on the inductor L1. Since
vGS1
vGS2
vGS3
vGS4
t
t
t
t
Fig. 2. Time sequence of gated voltages.
the buck-boost converter is designed to operate at DCM, the
inductor current iL1 increases linearly from zero with a rising
slope which is proportional to the rectified line voltage.
Meanwhile, S3 operates at low frequency and keeps on in this
mode. The voltage across the inductor Lb is equal to Vdc - Vlamp.
Since the buck converter is also operated at DCM, the buck
inductor current ib rises from zero linearly. Capacitors C1
supplies current through S1, Dx1 and S3 to charge Lb.
Mode II (t1<t<t2):
The circuit enters Mode II at the instant of turning off S1
while S3 remains on. Current iL1 will freewheel through diode
Db3 to charge C1. Meanwhile, current ib flows through S3 and
diode D4 to supply current to Cb and the lamp. The voltages
across L1 and Lb Vdc Vlamp, respectively.
Therefore, both currents decrease linearly.
Because S1 operates at a constant duty ratio within the period
of the input voltage, the peak of iL1 is proportional to vrec. The
duration for iL1 declining to zero is not a constant but varies
with vrec, while that for ib declining to zero is a constant. Thus,
there could be two possible modes following Mode II,
depending on which current of iL1 or ib reaches zero first.
A. Buck-Boost Power Factor Corrector
The ac/dc converter is supplied from the ac line voltage
source.
2 Ls mV t V sin f t (1)
where fL and Vm are frequency and amplitude of the line voltage
source, respectively. In practice, fL is much lower than the high
switching frequency, fs, of S1 and S2. It is reasonable to consider
the rectified input voltage as a constant over a high frequency
cycle. Since the buck-boost converts are operated at DCM over
an entire line frequency cycle, iL1 rises from zero at the
beginning of Mode I and reaches its peak at the end of Mode I.
The waveform of irec and iL1 are conceptually shown in Fig. 5.
Their peaks follow a sinusoidal envelope and can be expressed
as:
1
1
1
2 Lm s
L ,peak
V sin f t D T
i ( t )
L
(2)
where Ts is the high-frequency switching period and D1 is the
duty ratio of the high-switched active switches. The
high-frequency contents of iL1 can be removed by Lm and Cm.
Therefore, the input current is is equal to the average of iL1 over
a high-frequency cycle.
2
1
10
1
1
2
2 L
T m ss
s L
s
V T D
i t i t d t sin f t
T L
(3)
Equation (3) reveals that the input current is sinusoidal and
in phase with the input line voltage if the duty ratio remains
constant over an entire line cycle. As a result, a high power
factor can be achieved. The input power can be obtained by
taking average of its instantaneous value over one
line-frequency cycle.
22
2 1
0
1
1
2
2 4L
m
in s s
s
D
P v t i t d f t
L f
V (4)
Then, the lamp power can be calculated.
22
1
14
m
o in
s
DV
P P
L f
(5)
where represents the circuit conversion efficiency.
t
irec
(a) irec in low-frequency cycles
D1Ts D2Ts D3Ts
Ts
iL1
t
t1 t2 t3
iL1,peak
(b) iL1 in high-frequency cycles
Fig. 5. The theoretical waveforms of irec and iL1.
B. Bidirectional Buck Converter
Based on operation modes in section II, S1~S4, Lb and Cb
form a bidirectional buck converter operating at DCM. The
inductor Lb and capacitor Cb can filter out the high frequency
components of the inverter voltage Vab. Then, the voltage
across Cb is low-frequency square waveform. Fig. 6 shows the
equivalent circuits of the bidirectional buck converter. In Fig.
6(a), S2 and S4 are off; S3 is kept on and S1 is turned on and off at
high frequency. In Fig. 6(b), S1 and S3 are off; S4 is kept on and
S2 is turned on and off at high frequency. Since the operations
in Fig. (a) and Fig. (b) are similar except that the polarities of ib
and Vlamp are reversed. Here, only the circuit operation in Fig.
6(a) is discussed.
When S1 and S3 are on, the voltage across inductor Lb is
Lb dc lampv V V . (6)
The inductor current ib rises from zero and will reach a peak
value at the instant of turning off S1. Its peak value is equal to
1
,
dc lamp S
b peak
b
V V D T
i
L
. (7)
When S1 is turned off, ib freewheels through diode D4. The
voltage across Lb is
Lb lampv V (8)
This negative voltage causes ib to decrease. The duration for ib
decreases from the peak value to zero is
1dc lamp S
off
lamp
V V D T
T
V
. (9)
For fulfilling DCM operation, Toff should be shorter than
(1-D1)Ts. It leads to
1
lamp
dc
V
V
D
. (10)
As can be seen in Fig. 4, ib is a triangular waveform in the
high-frequency cycle. At steady state, its average is equal to
lamp current.
2
1( )
2
dc lamp dc S lamp
b
b lamp lamp
V V V D T V
i
L V R
(11)
where Rlamp is the equivalent lamp resistance. From (11), Lb can
be expressed as:
2
1
2
( )
2
dc lamp dc S lamp
b
lamp
V V V D T R
L
V
(12)
IV. PARAMETERS DESIGN
An electronic ballast for a 70 W MH lamp is illustrated as a
design example. Table I lists the circuit specifications.
vlamp
i lamp
0-
0-
Fig. 8. vlamp and ilamp during starting transient. (vlamp 100 V/div, ilamp 2 A/div,
Time 10 s/div)
is
vs
0-
Fig. 9. Input line voltage and current. (vs: 50 V/div, is: 1 A/div, Time: 5 ms/div)
iL0-
0-
1
ib
Fig. 10. Inductor currents of the buck-boost converter and the buck converter.
(iL1 5 A/div, ib 2 A/div, Time 5 ms/div)
ilamp
vlamp
0-
Fig. 11. Lamp voltage and current. (Vlamp: 50 V/div, Ilamp: 1 A/div, Time: 5
ms/div)
0.7
0.75
0.8
0.85
0.9
0.95
1
90 110 130 150 170 190 210 230 250
PF
Vs (Vrms)
Fig. 12. Power factor and circuit efficiency versus the input voltage.
VI. CONCLUSIONS
A novel single-stage electronic ballast for driving MH lamp
with a low-frequency square-wave voltage is presented. It is
suitable for the universal input voltage ranged from 90 Vrms to
264 Vrms. The proposed circuit is derived by integrating a
buck-boost converters, a buck converter and a full-bridge
inverter. The buck-boost converter performs as a power-factor
corrector and operates at DCM to achieve high power factor
and low total current harmonic distortion.
The circuit operations are described and the design equations
are derived. A prototype circuit designed for a 70-W MH lamp
was built and measured to verify the theoretical analyses.
Experimental results show that the electronic ballast performs
satisfactorily. A nearly unity power factor and low THD can be
achieved. The lamp is driven by a low-frequency square-wave
current to avoid the occurrence of acoustic resonance.
REFERENCES
[1] C. M. Huang, T. J. Liang, R. L.
IEEE Trans. Power
Electron.
[2] K. F. Kwok, K. W. Eric Cheng,
, November 2006, pp.
182-185.
[3] H. J. Faehnrich and E. Rasch,
J. Illum. Eng. Soc., pp. 131-140, 1988.
Proc.
IEEE IAS, October 2005, vol. 2, pp. 1198-1204.
[5] Y. T. Huang, S. T. Chen, C. R. Lee,
Implementation of the Dimmable Electronic Ballast for Metal-Halide
Proc. IEEE IECON, November 2007, pp. 1352-1356.
[6] C. M. Huang, T. J. Liang, R. L.
IEEE Trans. Power
Electron.
[7] J. H. Chen, K. S. Ng, C. S. Moo,
Proc. IEEE ISIE, 2006, vol. 2, pp.
[8] M. Ponce, A. Lopez, J. Correa, J.
ballast for HID lamps with high frequency square waveform to avoid
Proc. IEEE Applied Power Electronic Conf., 2001,
tection workbench for HID
IEEE Trans. Ind. Appl., vol. 43, no. 5, pp. 1191-1198, Sep./Oct.
2007.
IEEE
Trans. Ind. Appl., vol. 39, No. 2, pp. 424-430, March/April 2003.
Resonance-Free High-Frequency Electronic Ballast for Metal Halide
IEEE Trans. Ind. Elect., vol.55, no. 10, pp. 3653-3660, October
2008.
eliminating acoustic resonance in small wattage
Conf. Rec. IEEE-IAS Annu.
Meeting
ow frequency square wave electronic
S. Patent 5 428 268, June 27, 1995.
Patent 6 188 183 B1, Feb. 13, 2001.
IEEE Trans. Ind. Appl., vol.
IEEE Trans. Ind. Appl., vol.41, no.5,
pp.1401-1408, Sep./Oct. 2005.
[17] I. Batarseh, Power Electronic Circuits, NJ: John Wiley & Sons, 2004.
98年度專題研究計畫研究成果彙整表 
計畫主持人：鄭宏良 計畫編號：98-2221-E-214-071- 
計畫名稱：綠色能源發電系統之分析與研製--應用直流電源之節能照明系統 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 20%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 10% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 1 1 50%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 1 1 30%  
研究報告/技術報告 0 0 100%  
研討會論文 2 2 30% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 2 2 80%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
