{"sha": "e4ecb9228b6efa6dba32179361c1186bcaddee1d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTRlY2I5MjI4YjZlZmE2ZGJhMzIxNzkzNjFjMTE4NmJjYWRkZWUxZA==", "commit": {"author": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2012-11-06T18:53:21Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2012-11-06T18:53:21Z"}, "message": "* config/i386/sse.md\n\t(<avx_avx2>_maskstore<ssemodesuffix><avxsizesuffix>): Mark operand 0\n\tas read and written by the instruction.\n\nFrom-SVN: r193256", "tree": {"sha": "c1901e72d6a0d119445c4a981df936b8323c5c1b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c1901e72d6a0d119445c4a981df936b8323c5c1b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e4ecb9228b6efa6dba32179361c1186bcaddee1d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e4ecb9228b6efa6dba32179361c1186bcaddee1d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e4ecb9228b6efa6dba32179361c1186bcaddee1d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e4ecb9228b6efa6dba32179361c1186bcaddee1d/comments", "author": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "8273ed8077dfb58c5df5b8a5e2f8b65fb52b56be", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8273ed8077dfb58c5df5b8a5e2f8b65fb52b56be", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8273ed8077dfb58c5df5b8a5e2f8b65fb52b56be"}], "stats": {"total": 8, "additions": 7, "deletions": 1}, "files": [{"sha": "26a38c51fc99369360086ecec3a390152bb4ae95", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e4ecb9228b6efa6dba32179361c1186bcaddee1d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e4ecb9228b6efa6dba32179361c1186bcaddee1d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e4ecb9228b6efa6dba32179361c1186bcaddee1d", "patch": "@@ -1,3 +1,9 @@\n+2012-11-06  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/sse.md\n+\t(<avx_avx2>_maskstore<ssemodesuffix><avxsizesuffix>): Mark operand 0\n+\tas read and written by the instruction.\n+\n 2012-11-06  Alexandre Oliva <aoliva@redhat.com>\n \n \tPR debug/54693"}, {"sha": "94f1beada9ef692c5e99117a1eb25085885ad5ff", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e4ecb9228b6efa6dba32179361c1186bcaddee1d/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e4ecb9228b6efa6dba32179361c1186bcaddee1d/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=e4ecb9228b6efa6dba32179361c1186bcaddee1d", "patch": "@@ -11067,7 +11067,7 @@\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n (define_insn \"<avx_avx2>_maskstore<ssemodesuffix><avxsizesuffix>\"\n-  [(set (match_operand:V48_AVX2 0 \"memory_operand\" \"=m\")\n+  [(set (match_operand:V48_AVX2 0 \"memory_operand\" \"+m\")\n \t(unspec:V48_AVX2\n \t  [(match_operand:<sseintvecmode> 1 \"register_operand\" \"x\")\n \t   (match_operand:V48_AVX2 2 \"register_operand\" \"x\")"}]}