INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/UART_Testing/UART_Testing.sim/sim_1/synth/func/xsim/UART_TB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-311] analyzing module UART_Wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/UART_Testing/UART_Testing.srcs/sim_1/new/UART_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TB
