{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 14:05:21 2020 " "Info: Processing started: Mon Jan 20 14:05:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~104 " "Warning: Node \"my_ram~104\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~72 " "Warning: Node \"my_ram~72\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~88 " "Warning: Node \"my_ram~88\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~120 " "Warning: Node \"my_ram~120\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~84 " "Warning: Node \"my_ram~84\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~68 " "Warning: Node \"my_ram~68\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~100 " "Warning: Node \"my_ram~100\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~116 " "Warning: Node \"my_ram~116\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~96 " "Warning: Node \"my_ram~96\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~64 " "Warning: Node \"my_ram~64\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~80 " "Warning: Node \"my_ram~80\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~112 " "Warning: Node \"my_ram~112\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~92 " "Warning: Node \"my_ram~92\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~76 " "Warning: Node \"my_ram~76\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~108 " "Warning: Node \"my_ram~108\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~124 " "Warning: Node \"my_ram~124\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~36 " "Warning: Node \"my_ram~36\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~32 " "Warning: Node \"my_ram~32\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~44 " "Warning: Node \"my_ram~44\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~40 " "Warning: Node \"my_ram~40\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~16 " "Warning: Node \"my_ram~16\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~24 " "Warning: Node \"my_ram~24\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~28 " "Warning: Node \"my_ram~28\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~20 " "Warning: Node \"my_ram~20\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~0 " "Warning: Node \"my_ram~0\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~4 " "Warning: Node \"my_ram~4\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~8 " "Warning: Node \"my_ram~8\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~12 " "Warning: Node \"my_ram~12\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~48 " "Warning: Node \"my_ram~48\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~56 " "Warning: Node \"my_ram~56\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~52 " "Warning: Node \"my_ram~52\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~60 " "Warning: Node \"my_ram~60\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~101 " "Warning: Node \"my_ram~101\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~69 " "Warning: Node \"my_ram~69\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~117 " "Warning: Node \"my_ram~117\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~85 " "Warning: Node \"my_ram~85\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~89 " "Warning: Node \"my_ram~89\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~73 " "Warning: Node \"my_ram~73\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~105 " "Warning: Node \"my_ram~105\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~121 " "Warning: Node \"my_ram~121\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~81 " "Warning: Node \"my_ram~81\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~65 " "Warning: Node \"my_ram~65\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~113 " "Warning: Node \"my_ram~113\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~97 " "Warning: Node \"my_ram~97\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~77 " "Warning: Node \"my_ram~77\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~109 " "Warning: Node \"my_ram~109\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~93 " "Warning: Node \"my_ram~93\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~125 " "Warning: Node \"my_ram~125\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~17 " "Warning: Node \"my_ram~17\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~21 " "Warning: Node \"my_ram~21\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~25 " "Warning: Node \"my_ram~25\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~29 " "Warning: Node \"my_ram~29\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~41 " "Warning: Node \"my_ram~41\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~33 " "Warning: Node \"my_ram~33\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~37 " "Warning: Node \"my_ram~37\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~45 " "Warning: Node \"my_ram~45\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~1 " "Warning: Node \"my_ram~1\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~9 " "Warning: Node \"my_ram~9\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~13 " "Warning: Node \"my_ram~13\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~5 " "Warning: Node \"my_ram~5\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~53 " "Warning: Node \"my_ram~53\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~49 " "Warning: Node \"my_ram~49\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~57 " "Warning: Node \"my_ram~57\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~61 " "Warning: Node \"my_ram~61\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~106 " "Warning: Node \"my_ram~106\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~74 " "Warning: Node \"my_ram~74\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~122 " "Warning: Node \"my_ram~122\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~90 " "Warning: Node \"my_ram~90\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~70 " "Warning: Node \"my_ram~70\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~86 " "Warning: Node \"my_ram~86\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~118 " "Warning: Node \"my_ram~118\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~102 " "Warning: Node \"my_ram~102\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~66 " "Warning: Node \"my_ram~66\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~98 " "Warning: Node \"my_ram~98\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~114 " "Warning: Node \"my_ram~114\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~82 " "Warning: Node \"my_ram~82\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~78 " "Warning: Node \"my_ram~78\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~94 " "Warning: Node \"my_ram~94\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~110 " "Warning: Node \"my_ram~110\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~126 " "Warning: Node \"my_ram~126\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~34 " "Warning: Node \"my_ram~34\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~38 " "Warning: Node \"my_ram~38\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~42 " "Warning: Node \"my_ram~42\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~46 " "Warning: Node \"my_ram~46\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~26 " "Warning: Node \"my_ram~26\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~18 " "Warning: Node \"my_ram~18\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~22 " "Warning: Node \"my_ram~22\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~30 " "Warning: Node \"my_ram~30\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~2 " "Warning: Node \"my_ram~2\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~6 " "Warning: Node \"my_ram~6\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~10 " "Warning: Node \"my_ram~10\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~14 " "Warning: Node \"my_ram~14\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~58 " "Warning: Node \"my_ram~58\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~50 " "Warning: Node \"my_ram~50\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~62 " "Warning: Node \"my_ram~62\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~54 " "Warning: Node \"my_ram~54\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~103 " "Warning: Node \"my_ram~103\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~71 " "Warning: Node \"my_ram~71\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~119 " "Warning: Node \"my_ram~119\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~87 " "Warning: Node \"my_ram~87\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~91 " "Warning: Node \"my_ram~91\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~75 " "Warning: Node \"my_ram~75\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~123 " "Warning: Node \"my_ram~123\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~107 " "Warning: Node \"my_ram~107\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~83 " "Warning: Node \"my_ram~83\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~67 " "Warning: Node \"my_ram~67\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~115 " "Warning: Node \"my_ram~115\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~99 " "Warning: Node \"my_ram~99\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~111 " "Warning: Node \"my_ram~111\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~79 " "Warning: Node \"my_ram~79\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~127 " "Warning: Node \"my_ram~127\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~95 " "Warning: Node \"my_ram~95\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~19 " "Warning: Node \"my_ram~19\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~23 " "Warning: Node \"my_ram~23\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~27 " "Warning: Node \"my_ram~27\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~31 " "Warning: Node \"my_ram~31\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~35 " "Warning: Node \"my_ram~35\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~43 " "Warning: Node \"my_ram~43\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~39 " "Warning: Node \"my_ram~39\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~47 " "Warning: Node \"my_ram~47\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~11 " "Warning: Node \"my_ram~11\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~3 " "Warning: Node \"my_ram~3\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~15 " "Warning: Node \"my_ram~15\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~7 " "Warning: Node \"my_ram~7\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~51 " "Warning: Node \"my_ram~51\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~55 " "Warning: Node \"my_ram~55\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~63 " "Warning: Node \"my_ram~63\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~59 " "Warning: Node \"my_ram~59\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[0\] " "Info: Assuming node \"addr\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[3\] " "Info: Assuming node \"addr\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[1\] " "Info: Assuming node \"addr\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[2\] " "Info: Assuming node \"addr\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RW " "Info: Assuming node \"RW\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[4\] " "Info: Assuming node \"addr\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CS " "Info: Assuming node \"CS\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "48 " "Warning: Found 48 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "rtl~15 " "Info: Detected gated clock \"rtl~15\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~12 " "Info: Detected gated clock \"rtl~12\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~13 " "Info: Detected gated clock \"rtl~13\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~14 " "Info: Detected gated clock \"rtl~14\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~11 " "Info: Detected gated clock \"rtl~11\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~8 " "Info: Detected gated clock \"rtl~8\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~10 " "Info: Detected gated clock \"rtl~10\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~9 " "Info: Detected gated clock \"rtl~9\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~4 " "Info: Detected gated clock \"rtl~4\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~7 " "Info: Detected gated clock \"rtl~7\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~5 " "Info: Detected gated clock \"rtl~5\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~6 " "Info: Detected gated clock \"rtl~6\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~0 " "Info: Detected gated clock \"rtl~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~3 " "Info: Detected gated clock \"rtl~3\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~2 " "Info: Detected gated clock \"rtl~2\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~1 " "Info: Detected gated clock \"rtl~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~227 " "Info: Detected gated clock \"my_ram~227\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~227" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~224 " "Info: Detected gated clock \"my_ram~224\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~224" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~31 " "Info: Detected gated clock \"rtl~31\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~28 " "Info: Detected gated clock \"rtl~28\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~226 " "Info: Detected gated clock \"my_ram~226\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~226" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~225 " "Info: Detected gated clock \"my_ram~225\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~225" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~30 " "Info: Detected gated clock \"rtl~30\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~29 " "Info: Detected gated clock \"rtl~29\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~223 " "Info: Detected gated clock \"my_ram~223\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~223" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~220 " "Info: Detected gated clock \"my_ram~220\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~220" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~27 " "Info: Detected gated clock \"rtl~27\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~24 " "Info: Detected gated clock \"rtl~24\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~222 " "Info: Detected gated clock \"my_ram~222\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~222" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~221 " "Info: Detected gated clock \"my_ram~221\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~221" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~26 " "Info: Detected gated clock \"rtl~26\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~25 " "Info: Detected gated clock \"rtl~25\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~216 " "Info: Detected gated clock \"my_ram~216\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~216" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~219 " "Info: Detected gated clock \"my_ram~219\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~219" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~20 " "Info: Detected gated clock \"rtl~20\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~23 " "Info: Detected gated clock \"rtl~23\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~218 " "Info: Detected gated clock \"my_ram~218\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~218" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~217 " "Info: Detected gated clock \"my_ram~217\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~217" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~22 " "Info: Detected gated clock \"rtl~22\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~21 " "Info: Detected gated clock \"rtl~21\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~215 " "Info: Detected gated clock \"my_ram~215\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~215" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~212 " "Info: Detected gated clock \"my_ram~212\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~212" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~19 " "Info: Detected gated clock \"rtl~19\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~16 " "Info: Detected gated clock \"rtl~16\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~214 " "Info: Detected gated clock \"my_ram~214\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~214" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~213 " "Info: Detected gated clock \"my_ram~213\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~213" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~18 " "Info: Detected gated clock \"rtl~18\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~17 " "Info: Detected gated clock \"rtl~17\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "my_ram~44 data_in\[0\] RW 5.447 ns register " "Info: tsu for register \"my_ram~44\" (data pin = \"data_in\[0\]\", clock pin = \"RW\") is 5.447 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.421 ns + Longest pin register " "Info: + Longest pin to register delay is 7.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns data_in\[0\] 1 PIN PIN_C16 32 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 32; PIN Node = 'data_in\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.151 ns) + CELL(0.420 ns) 7.421 ns my_ram~44 2 REG LCCOMB_X41_Y22_N10 1 " "Info: 2: + IC(6.151 ns) + CELL(0.420 ns) = 7.421 ns; Loc. = LCCOMB_X41_Y22_N10; Fanout = 1; REG Node = 'my_ram~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.571 ns" { data_in[0] my_ram~44 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.270 ns ( 17.11 % ) " "Info: Total cell delay = 1.270 ns ( 17.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.151 ns ( 82.89 % ) " "Info: Total interconnect delay = 6.151 ns ( 82.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { data_in[0] my_ram~44 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { data_in[0] {} data_in[0]~combout {} my_ram~44 {} } { 0.000ns 0.000ns 6.151ns } { 0.000ns 0.850ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.865 ns + " "Info: + Micro setup delay of destination is 0.865 ns" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RW destination 2.839 ns - Shortest register " "Info: - Shortest clock path from clock \"RW\" to destination register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns RW 1 CLK PIN_M22 33 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M22; Fanout = 33; CLK Node = 'RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.150 ns) 2.426 ns rtl~3 2 COMB LCCOMB_X41_Y22_N6 4 " "Info: 2: + IC(1.444 ns) + CELL(0.150 ns) = 2.426 ns; Loc. = LCCOMB_X41_Y22_N6; Fanout = 4; COMB Node = 'rtl~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { RW rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.839 ns my_ram~44 3 REG LCCOMB_X41_Y22_N10 1 " "Info: 3: + IC(0.263 ns) + CELL(0.150 ns) = 2.839 ns; Loc. = LCCOMB_X41_Y22_N10; Fanout = 1; REG Node = 'my_ram~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { rtl~3 my_ram~44 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.132 ns ( 39.87 % ) " "Info: Total cell delay = 1.132 ns ( 39.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.707 ns ( 60.13 % ) " "Info: Total interconnect delay = 1.707 ns ( 60.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { RW rtl~3 my_ram~44 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { RW {} RW~combout {} rtl~3 {} my_ram~44 {} } { 0.000ns 0.000ns 1.444ns 0.263ns } { 0.000ns 0.832ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { data_in[0] my_ram~44 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { data_in[0] {} data_in[0]~combout {} my_ram~44 {} } { 0.000ns 0.000ns 6.151ns } { 0.000ns 0.850ns 0.420ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { RW rtl~3 my_ram~44 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { RW {} RW~combout {} rtl~3 {} my_ram~44 {} } { 0.000ns 0.000ns 1.444ns 0.263ns } { 0.000ns 0.832ns 0.150ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "addr\[3\] data_out\[0\] my_ram~68 17.538 ns register " "Info: tco from clock \"addr\[3\]\" to destination pin \"data_out\[0\]\" through register \"my_ram~68\" is 17.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "addr\[3\] source 7.747 ns + Longest register " "Info: + Longest clock path from clock \"addr\[3\]\" to source register is 7.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns addr\[3\] 1 CLK PIN_D13 46 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 46; CLK Node = 'addr\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.275 ns) 3.088 ns my_ram~218 2 COMB LCCOMB_X40_Y22_N18 2 " "Info: 2: + IC(1.834 ns) + CELL(0.275 ns) = 3.088 ns; Loc. = LCCOMB_X40_Y22_N18; Fanout = 2; COMB Node = 'my_ram~218'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { addr[3] my_ram~218 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.437 ns) 4.216 ns rtl~22 3 COMB LCCOMB_X38_Y22_N30 1 " "Info: 3: + IC(0.691 ns) + CELL(0.437 ns) = 4.216 ns; Loc. = LCCOMB_X38_Y22_N30; Fanout = 1; COMB Node = 'rtl~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { my_ram~218 rtl~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(0.000 ns) 6.135 ns rtl~22clkctrl 4 COMB CLKCTRL_G15 4 " "Info: 4: + IC(1.919 ns) + CELL(0.000 ns) = 6.135 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'rtl~22clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { rtl~22 rtl~22clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.275 ns) 7.747 ns my_ram~68 5 REG LCCOMB_X38_Y23_N0 1 " "Info: 5: + IC(1.337 ns) + CELL(0.275 ns) = 7.747 ns; Loc. = LCCOMB_X38_Y23_N0; Fanout = 1; REG Node = 'my_ram~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { rtl~22clkctrl my_ram~68 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.966 ns ( 25.38 % ) " "Info: Total cell delay = 1.966 ns ( 25.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.781 ns ( 74.62 % ) " "Info: Total interconnect delay = 5.781 ns ( 74.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.747 ns" { addr[3] my_ram~218 rtl~22 rtl~22clkctrl my_ram~68 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.747 ns" { addr[3] {} addr[3]~combout {} my_ram~218 {} rtl~22 {} rtl~22clkctrl {} my_ram~68 {} } { 0.000ns 0.000ns 1.834ns 0.691ns 1.919ns 1.337ns } { 0.000ns 0.979ns 0.275ns 0.437ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.791 ns + Longest register pin " "Info: + Longest register to pin delay is 9.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_ram~68 1 REG LCCOMB_X38_Y23_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X38_Y23_N0; Fanout = 1; REG Node = 'my_ram~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_ram~68 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.420 ns) 1.185 ns my_ram~130 2 COMB LCCOMB_X37_Y20_N2 1 " "Info: 2: + IC(0.765 ns) + CELL(0.420 ns) = 1.185 ns; Loc. = LCCOMB_X37_Y20_N2; Fanout = 1; COMB Node = 'my_ram~130'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { my_ram~68 my_ram~130 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.585 ns my_ram~131 3 COMB LCCOMB_X37_Y20_N20 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 1.585 ns; Loc. = LCCOMB_X37_Y20_N20; Fanout = 1; COMB Node = 'my_ram~131'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { my_ram~130 my_ram~131 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.437 ns) 2.296 ns my_ram~134 4 COMB LCCOMB_X37_Y20_N0 1 " "Info: 4: + IC(0.274 ns) + CELL(0.437 ns) = 2.296 ns; Loc. = LCCOMB_X37_Y20_N0; Fanout = 1; COMB Node = 'my_ram~134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { my_ram~131 my_ram~134 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.420 ns) 3.394 ns my_ram~137 5 COMB LCCOMB_X41_Y20_N20 1 " "Info: 5: + IC(0.678 ns) + CELL(0.420 ns) = 3.394 ns; Loc. = LCCOMB_X41_Y20_N20; Fanout = 1; COMB Node = 'my_ram~137'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { my_ram~134 my_ram~137 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.438 ns) 4.837 ns my_ram~148 6 COMB LCCOMB_X37_Y23_N28 1 " "Info: 6: + IC(1.005 ns) + CELL(0.438 ns) = 4.837 ns; Loc. = LCCOMB_X37_Y23_N28; Fanout = 1; COMB Node = 'my_ram~148'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { my_ram~137 my_ram~148 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.176 ns) + CELL(2.778 ns) 9.791 ns data_out\[0\] 7 PIN PIN_Y13 0 " "Info: 7: + IC(2.176 ns) + CELL(2.778 ns) = 9.791 ns; Loc. = PIN_Y13; Fanout = 0; PIN Node = 'data_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { my_ram~148 data_out[0] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.643 ns ( 47.42 % ) " "Info: Total cell delay = 4.643 ns ( 47.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.148 ns ( 52.58 % ) " "Info: Total interconnect delay = 5.148 ns ( 52.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.791 ns" { my_ram~68 my_ram~130 my_ram~131 my_ram~134 my_ram~137 my_ram~148 data_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.791 ns" { my_ram~68 {} my_ram~130 {} my_ram~131 {} my_ram~134 {} my_ram~137 {} my_ram~148 {} data_out[0] {} } { 0.000ns 0.765ns 0.250ns 0.274ns 0.678ns 1.005ns 2.176ns } { 0.000ns 0.420ns 0.150ns 0.437ns 0.420ns 0.438ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.747 ns" { addr[3] my_ram~218 rtl~22 rtl~22clkctrl my_ram~68 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.747 ns" { addr[3] {} addr[3]~combout {} my_ram~218 {} rtl~22 {} rtl~22clkctrl {} my_ram~68 {} } { 0.000ns 0.000ns 1.834ns 0.691ns 1.919ns 1.337ns } { 0.000ns 0.979ns 0.275ns 0.437ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.791 ns" { my_ram~68 my_ram~130 my_ram~131 my_ram~134 my_ram~137 my_ram~148 data_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.791 ns" { my_ram~68 {} my_ram~130 {} my_ram~131 {} my_ram~134 {} my_ram~137 {} my_ram~148 {} data_out[0] {} } { 0.000ns 0.765ns 0.250ns 0.274ns 0.678ns 1.005ns 2.176ns } { 0.000ns 0.420ns 0.150ns 0.437ns 0.420ns 0.438ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[1\] data_out\[2\] 15.152 ns Longest " "Info: Longest tpd from source pin \"addr\[1\]\" to destination pin \"data_out\[2\]\" is 15.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns addr\[1\] 1 CLK PIN_A17 46 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A17; Fanout = 46; CLK Node = 'addr\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.190 ns) + CELL(0.150 ns) 7.190 ns my_ram~184 2 COMB LCCOMB_X37_Y24_N10 1 " "Info: 2: + IC(6.190 ns) + CELL(0.150 ns) = 7.190 ns; Loc. = LCCOMB_X37_Y24_N10; Fanout = 1; COMB Node = 'my_ram~184'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.340 ns" { addr[1] my_ram~184 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 7.899 ns my_ram~185 3 COMB LCCOMB_X37_Y24_N4 1 " "Info: 3: + IC(0.271 ns) + CELL(0.438 ns) = 7.899 ns; Loc. = LCCOMB_X37_Y24_N4; Fanout = 1; COMB Node = 'my_ram~185'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { my_ram~184 my_ram~185 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.419 ns) 8.580 ns my_ram~186 4 COMB LCCOMB_X37_Y24_N30 1 " "Info: 4: + IC(0.262 ns) + CELL(0.419 ns) = 8.580 ns; Loc. = LCCOMB_X37_Y24_N30; Fanout = 1; COMB Node = 'my_ram~186'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { my_ram~185 my_ram~186 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 9.248 ns my_ram~189 5 COMB LCCOMB_X37_Y24_N28 1 " "Info: 5: + IC(0.248 ns) + CELL(0.420 ns) = 9.248 ns; Loc. = LCCOMB_X37_Y24_N28; Fanout = 1; COMB Node = 'my_ram~189'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { my_ram~186 my_ram~189 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.438 ns) 10.455 ns my_ram~190 6 COMB LCCOMB_X36_Y20_N18 1 " "Info: 6: + IC(0.769 ns) + CELL(0.438 ns) = 10.455 ns; Loc. = LCCOMB_X36_Y20_N18; Fanout = 1; COMB Node = 'my_ram~190'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { my_ram~189 my_ram~190 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(2.788 ns) 15.152 ns data_out\[2\] 7 PIN PIN_AE15 0 " "Info: 7: + IC(1.909 ns) + CELL(2.788 ns) = 15.152 ns; Loc. = PIN_AE15; Fanout = 0; PIN Node = 'data_out\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { my_ram~190 data_out[2] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.503 ns ( 36.32 % ) " "Info: Total cell delay = 5.503 ns ( 36.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.649 ns ( 63.68 % ) " "Info: Total interconnect delay = 9.649 ns ( 63.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.152 ns" { addr[1] my_ram~184 my_ram~185 my_ram~186 my_ram~189 my_ram~190 data_out[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.152 ns" { addr[1] {} addr[1]~combout {} my_ram~184 {} my_ram~185 {} my_ram~186 {} my_ram~189 {} my_ram~190 {} data_out[2] {} } { 0.000ns 0.000ns 6.190ns 0.271ns 0.262ns 0.248ns 0.769ns 1.909ns } { 0.000ns 0.850ns 0.150ns 0.438ns 0.419ns 0.420ns 0.438ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "my_ram~69 data_in\[1\] addr\[3\] 1.166 ns register " "Info: th for register \"my_ram~69\" (data pin = \"data_in\[1\]\", clock pin = \"addr\[3\]\") is 1.166 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "addr\[3\] destination 7.723 ns + Longest register " "Info: + Longest clock path from clock \"addr\[3\]\" to destination register is 7.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns addr\[3\] 1 CLK PIN_D13 46 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 46; CLK Node = 'addr\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.275 ns) 3.088 ns my_ram~218 2 COMB LCCOMB_X40_Y22_N18 2 " "Info: 2: + IC(1.834 ns) + CELL(0.275 ns) = 3.088 ns; Loc. = LCCOMB_X40_Y22_N18; Fanout = 2; COMB Node = 'my_ram~218'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { addr[3] my_ram~218 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.437 ns) 4.216 ns rtl~22 3 COMB LCCOMB_X38_Y22_N30 1 " "Info: 3: + IC(0.691 ns) + CELL(0.437 ns) = 4.216 ns; Loc. = LCCOMB_X38_Y22_N30; Fanout = 1; COMB Node = 'rtl~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { my_ram~218 rtl~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(0.000 ns) 6.135 ns rtl~22clkctrl 4 COMB CLKCTRL_G15 4 " "Info: 4: + IC(1.919 ns) + CELL(0.000 ns) = 6.135 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'rtl~22clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { rtl~22 rtl~22clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.275 ns) 7.723 ns my_ram~69 5 REG LCCOMB_X36_Y23_N12 1 " "Info: 5: + IC(1.313 ns) + CELL(0.275 ns) = 7.723 ns; Loc. = LCCOMB_X36_Y23_N12; Fanout = 1; REG Node = 'my_ram~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { rtl~22clkctrl my_ram~69 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.966 ns ( 25.46 % ) " "Info: Total cell delay = 1.966 ns ( 25.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.757 ns ( 74.54 % ) " "Info: Total interconnect delay = 5.757 ns ( 74.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.723 ns" { addr[3] my_ram~218 rtl~22 rtl~22clkctrl my_ram~69 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.723 ns" { addr[3] {} addr[3]~combout {} my_ram~218 {} rtl~22 {} rtl~22clkctrl {} my_ram~69 {} } { 0.000ns 0.000ns 1.834ns 0.691ns 1.919ns 1.313ns } { 0.000ns 0.979ns 0.275ns 0.437ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.557 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns data_in\[1\] 1 PIN PIN_B16 32 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B16; Fanout = 32; PIN Node = 'data_in\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[1] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.288 ns) + CELL(0.419 ns) 6.557 ns my_ram~69 2 REG LCCOMB_X36_Y23_N12 1 " "Info: 2: + IC(5.288 ns) + CELL(0.419 ns) = 6.557 ns; Loc. = LCCOMB_X36_Y23_N12; Fanout = 1; REG Node = 'my_ram~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.707 ns" { data_in[1] my_ram~69 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.269 ns ( 19.35 % ) " "Info: Total cell delay = 1.269 ns ( 19.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.288 ns ( 80.65 % ) " "Info: Total interconnect delay = 5.288 ns ( 80.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.557 ns" { data_in[1] my_ram~69 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.557 ns" { data_in[1] {} data_in[1]~combout {} my_ram~69 {} } { 0.000ns 0.000ns 5.288ns } { 0.000ns 0.850ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.723 ns" { addr[3] my_ram~218 rtl~22 rtl~22clkctrl my_ram~69 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.723 ns" { addr[3] {} addr[3]~combout {} my_ram~218 {} rtl~22 {} rtl~22clkctrl {} my_ram~69 {} } { 0.000ns 0.000ns 1.834ns 0.691ns 1.919ns 1.313ns } { 0.000ns 0.979ns 0.275ns 0.437ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.557 ns" { data_in[1] my_ram~69 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.557 ns" { data_in[1] {} data_in[1]~combout {} my_ram~69 {} } { 0.000ns 0.000ns 5.288ns } { 0.000ns 0.850ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 131 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 14:05:22 2020 " "Info: Processing ended: Mon Jan 20 14:05:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
