
Final_Test_nonOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001be8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08001d88  08001d88  00002d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e10  08001e10  000031dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001e10  08001e10  00002e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001e18  08001e18  000031dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e18  08001e18  00002e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001e1c  08001e1c  00002e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08001e20  00003000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00001fe4  200001dc  08001ffc  000031dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200021c0  08001ffc  000041c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000031dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002e32  00000000  00000000  0000320c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000c13  00000000  00000000  0000603e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003c0  00000000  00000000  00006c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002ae  00000000  00000000  00007018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014e80  00000000  00000000  000072c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003fe2  00000000  00000000  0001c146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083043  00000000  00000000  00020128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a316b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000013fc  00000000  00000000  000a31b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000a45ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001d64 	.word	0x08001d64

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08001d64 	.word	0x08001d64

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2f>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a34:	bf24      	itt	cs
 8000a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3e:	d90d      	bls.n	8000a5c <__aeabi_d2f+0x30>
 8000a40:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a54:	bf08      	it	eq
 8000a56:	f020 0001 	biceq.w	r0, r0, #1
 8000a5a:	4770      	bx	lr
 8000a5c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a60:	d121      	bne.n	8000aa6 <__aeabi_d2f+0x7a>
 8000a62:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a66:	bfbc      	itt	lt
 8000a68:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a6c:	4770      	bxlt	lr
 8000a6e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a76:	f1c2 0218 	rsb	r2, r2, #24
 8000a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a82:	fa20 f002 	lsr.w	r0, r0, r2
 8000a86:	bf18      	it	ne
 8000a88:	f040 0001 	orrne.w	r0, r0, #1
 8000a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a98:	ea40 000c 	orr.w	r0, r0, ip
 8000a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa4:	e7cc      	b.n	8000a40 <__aeabi_d2f+0x14>
 8000aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aaa:	d107      	bne.n	8000abc <__aeabi_d2f+0x90>
 8000aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab0:	bf1e      	ittt	ne
 8000ab2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aba:	4770      	bxne	lr
 8000abc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	db0b      	blt.n	8000af6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ade:	79fb      	ldrb	r3, [r7, #7]
 8000ae0:	f003 021f 	and.w	r2, r3, #31
 8000ae4:	4907      	ldr	r1, [pc, #28]	@ (8000b04 <__NVIC_EnableIRQ+0x38>)
 8000ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aea:	095b      	lsrs	r3, r3, #5
 8000aec:	2001      	movs	r0, #1
 8000aee:	fa00 f202 	lsl.w	r2, r0, r2
 8000af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000af6:	bf00      	nop
 8000af8:	370c      	adds	r7, #12
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	e000e100 	.word	0xe000e100

08000b08 <GPIO_Init>:

char tx_buffer[32]; // luu chuoi ky tu tra ve nhiet do
char rx_char; // ky tu stm32 nhan duoc

// gpio configuration
void GPIO_Init(void){
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
    // enable clock gpiob and gpiod
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIODEN;
 8000b0c:	4b17      	ldr	r3, [pc, #92]	@ (8000b6c <GPIO_Init+0x64>)
 8000b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b10:	4a16      	ldr	r2, [pc, #88]	@ (8000b6c <GPIO_Init+0x64>)
 8000b12:	f043 030a 	orr.w	r3, r3, #10
 8000b16:	6313      	str	r3, [r2, #48]	@ 0x30

    // PB6 (TX), PB7 (RX) -> alternate function
    GPIOB->MODER &= ~((0b11 << (6 * 2)) | (0b11 << (7 * 2)));
 8000b18:	4b15      	ldr	r3, [pc, #84]	@ (8000b70 <GPIO_Init+0x68>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a14      	ldr	r2, [pc, #80]	@ (8000b70 <GPIO_Init+0x68>)
 8000b1e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000b22:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  ((0b10 << (6 * 2)) | (0b10 << (7 * 2)));
 8000b24:	4b12      	ldr	r3, [pc, #72]	@ (8000b70 <GPIO_Init+0x68>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a11      	ldr	r2, [pc, #68]	@ (8000b70 <GPIO_Init+0x68>)
 8000b2a:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 8000b2e:	6013      	str	r3, [r2, #0]

    // alternate function mode AF7 0111 for PB6 and PB7
    GPIOB->AFR[0] &= ~((0xF << (6 * 4)) | (0xF << (7 * 4)));
 8000b30:	4b0f      	ldr	r3, [pc, #60]	@ (8000b70 <GPIO_Init+0x68>)
 8000b32:	6a1b      	ldr	r3, [r3, #32]
 8000b34:	4a0e      	ldr	r2, [pc, #56]	@ (8000b70 <GPIO_Init+0x68>)
 8000b36:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8000b3a:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |=  ((0x7 << (6 * 4)) | (0x7 << (7 * 4)));
 8000b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b70 <GPIO_Init+0x68>)
 8000b3e:	6a1b      	ldr	r3, [r3, #32]
 8000b40:	4a0b      	ldr	r2, [pc, #44]	@ (8000b70 <GPIO_Init+0x68>)
 8000b42:	f043 43ee 	orr.w	r3, r3, #1996488704	@ 0x77000000
 8000b46:	6213      	str	r3, [r2, #32]

    // PD12–PD15 → Output (on/off led)
    GPIOD->MODER &= ~(0xFF << (12 * 2));
 8000b48:	4b0a      	ldr	r3, [pc, #40]	@ (8000b74 <GPIO_Init+0x6c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a09      	ldr	r2, [pc, #36]	@ (8000b74 <GPIO_Init+0x6c>)
 8000b4e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8000b52:	6013      	str	r3, [r2, #0]
    GPIOD->MODER |=  (0x55 << (12 * 2));
 8000b54:	4b07      	ldr	r3, [pc, #28]	@ (8000b74 <GPIO_Init+0x6c>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a06      	ldr	r2, [pc, #24]	@ (8000b74 <GPIO_Init+0x6c>)
 8000b5a:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8000b5e:	6013      	str	r3, [r2, #0]
}
 8000b60:	bf00      	nop
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40020400 	.word	0x40020400
 8000b74:	40020c00 	.word	0x40020c00

08000b78 <USART1_Init>:

// usart1 configuration
void USART1_Init(void){
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8000b7c:	4b14      	ldr	r3, [pc, #80]	@ (8000bd0 <USART1_Init+0x58>)
 8000b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b80:	4a13      	ldr	r2, [pc, #76]	@ (8000bd0 <USART1_Init+0x58>)
 8000b82:	f043 0310 	orr.w	r3, r3, #16
 8000b86:	6453      	str	r3, [r2, #68]	@ 0x44

    // Baudrate = 9600 ;  f = 16MHz
    USART1->BRR = 0x683;
 8000b88:	4b12      	ldr	r3, [pc, #72]	@ (8000bd4 <USART1_Init+0x5c>)
 8000b8a:	f240 6283 	movw	r2, #1667	@ 0x683
 8000b8e:	609a      	str	r2, [r3, #8]

    USART1->CR1 &= ~USART_CR1_M;     // 8 bit
 8000b90:	4b10      	ldr	r3, [pc, #64]	@ (8000bd4 <USART1_Init+0x5c>)
 8000b92:	68db      	ldr	r3, [r3, #12]
 8000b94:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd4 <USART1_Init+0x5c>)
 8000b96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000b9a:	60d3      	str	r3, [r2, #12]
    USART1->CR1 &= ~USART_CR1_PCE;   // No parity
 8000b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd4 <USART1_Init+0x5c>)
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	4a0c      	ldr	r2, [pc, #48]	@ (8000bd4 <USART1_Init+0x5c>)
 8000ba2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000ba6:	60d3      	str	r3, [r2, #12]
    USART1->CR2 &= ~USART_CR2_STOP;  // 1 stop bit
 8000ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd4 <USART1_Init+0x5c>)
 8000baa:	691b      	ldr	r3, [r3, #16]
 8000bac:	4a09      	ldr	r2, [pc, #36]	@ (8000bd4 <USART1_Init+0x5c>)
 8000bae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000bb2:	6113      	str	r3, [r2, #16]

    USART1->CR1 |= USART_CR1_RE | USART_CR1_TE | USART_CR1_RXNEIE | USART_CR1_UE;
 8000bb4:	4b07      	ldr	r3, [pc, #28]	@ (8000bd4 <USART1_Init+0x5c>)
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	4a06      	ldr	r2, [pc, #24]	@ (8000bd4 <USART1_Init+0x5c>)
 8000bba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000bbe:	f043 032c 	orr.w	r3, r3, #44	@ 0x2c
 8000bc2:	60d3      	str	r3, [r2, #12]
    NVIC_EnableIRQ(USART1_IRQn);
 8000bc4:	2025      	movs	r0, #37	@ 0x25
 8000bc6:	f7ff ff81 	bl	8000acc <__NVIC_EnableIRQ>
}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40023800 	.word	0x40023800
 8000bd4:	40011000 	.word	0x40011000

08000bd8 <ADC1_Init>:

// adc configuration
void ADC1_Init(void){
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8000bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c1c <ADC1_Init+0x44>)
 8000bde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000be0:	4a0e      	ldr	r2, [pc, #56]	@ (8000c1c <ADC1_Init+0x44>)
 8000be2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000be6:	6453      	str	r3, [r2, #68]	@ 0x44

    ADC->CCR |= ADC_CCR_TSVREFE;       // Enable temp sensor
 8000be8:	4b0d      	ldr	r3, [pc, #52]	@ (8000c20 <ADC1_Init+0x48>)
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	4a0c      	ldr	r2, [pc, #48]	@ (8000c20 <ADC1_Init+0x48>)
 8000bee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000bf2:	6053      	str	r3, [r2, #4]
    ADC1->SQR3 = 16;                   // Channel 16 = Temp sensor
 8000bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8000c24 <ADC1_Init+0x4c>)
 8000bf6:	2210      	movs	r2, #16
 8000bf8:	635a      	str	r2, [r3, #52]	@ 0x34
    ADC1->SMPR1 |= (0b111 << 18);      // Sample time 480 cycles
 8000bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8000c24 <ADC1_Init+0x4c>)
 8000bfc:	68db      	ldr	r3, [r3, #12]
 8000bfe:	4a09      	ldr	r2, [pc, #36]	@ (8000c24 <ADC1_Init+0x4c>)
 8000c00:	f443 13e0 	orr.w	r3, r3, #1835008	@ 0x1c0000
 8000c04:	60d3      	str	r3, [r2, #12]
    ADC1->CR2 |= ADC_CR2_ADON;         // Enable ADC1
 8000c06:	4b07      	ldr	r3, [pc, #28]	@ (8000c24 <ADC1_Init+0x4c>)
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	4a06      	ldr	r2, [pc, #24]	@ (8000c24 <ADC1_Init+0x4c>)
 8000c0c:	f043 0301 	orr.w	r3, r3, #1
 8000c10:	6093      	str	r3, [r2, #8]
}
 8000c12:	bf00      	nop
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	40023800 	.word	0x40023800
 8000c20:	40012300 	.word	0x40012300
 8000c24:	40012000 	.word	0x40012000

08000c28 <Timer2_Init>:

// timer 2 configuration
void Timer2_Init(void){
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000c2c:	4b12      	ldr	r3, [pc, #72]	@ (8000c78 <Timer2_Init+0x50>)
 8000c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c30:	4a11      	ldr	r2, [pc, #68]	@ (8000c78 <Timer2_Init+0x50>)
 8000c32:	f043 0301 	orr.w	r3, r3, #1
 8000c36:	6413      	str	r3, [r2, #64]	@ 0x40

    TIM2->PSC = 16000 - 1;             // 1ms tick
 8000c38:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c3c:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000c40:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = 1000 - 1;              // 1s interval
 8000c42:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c46:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c4a:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM2->DIER |= TIM_DIER_UIE;        // Enable update interrupt
 8000c4c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c50:	68db      	ldr	r3, [r3, #12]
 8000c52:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c56:	f043 0301 	orr.w	r3, r3, #1
 8000c5a:	60d3      	str	r3, [r2, #12]
    TIM2->CR1 |= TIM_CR1_CEN;          // Start timer
 8000c5c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c66:	f043 0301 	orr.w	r3, r3, #1
 8000c6a:	6013      	str	r3, [r2, #0]
    NVIC_EnableIRQ(TIM2_IRQn);
 8000c6c:	201c      	movs	r0, #28
 8000c6e:	f7ff ff2d 	bl	8000acc <__NVIC_EnableIRQ>
}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40023800 	.word	0x40023800

08000c7c <USART_SendChar>:

// send char from stm32
void USART_SendChar(char c){
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	71fb      	strb	r3, [r7, #7]
    while (!(USART1->SR & USART_SR_TXE));
 8000c86:	bf00      	nop
 8000c88:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb8 <USART_SendChar+0x3c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d0f9      	beq.n	8000c88 <USART_SendChar+0xc>
    USART1->DR = c;
 8000c94:	4a08      	ldr	r2, [pc, #32]	@ (8000cb8 <USART_SendChar+0x3c>)
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	6053      	str	r3, [r2, #4]
    while (!(USART1->SR & USART_SR_TC));
 8000c9a:	bf00      	nop
 8000c9c:	4b06      	ldr	r3, [pc, #24]	@ (8000cb8 <USART_SendChar+0x3c>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d0f9      	beq.n	8000c9c <USART_SendChar+0x20>
}
 8000ca8:	bf00      	nop
 8000caa:	bf00      	nop
 8000cac:	370c      	adds	r7, #12
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	40011000 	.word	0x40011000

08000cbc <USART_SendString>:

// send string from stm32
void USART_SendString(char* str){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
    while (*str){
 8000cc4:	e006      	b.n	8000cd4 <USART_SendString+0x18>
        USART_SendChar(*str++);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	1c5a      	adds	r2, r3, #1
 8000cca:	607a      	str	r2, [r7, #4]
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff ffd4 	bl	8000c7c <USART_SendChar>
    while (*str){
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d1f4      	bne.n	8000cc6 <USART_SendString+0xa>
    }
}
 8000cdc:	bf00      	nop
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
	...

08000ce8 <uart_send>:



#define UART1_BASE_ADDR 0x40011000
void uart_send(char data)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	71fb      	strb	r3, [r7, #7]
    uint32_t* UART_DR = (uint32_t*)(UART1_BASE_ADDR + 0x04);  // Thanh ghi dữ liệu
 8000cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <uart_send+0x38>)
 8000cf4:	60fb      	str	r3, [r7, #12]
    *UART_DR = data;  // Gửi dữ liệu
 8000cf6:	79fa      	ldrb	r2, [r7, #7]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	601a      	str	r2, [r3, #0]

    // Chờ cho đến khi việc truyền hoàn tất (bit 6 TXE trong SR = 1)
    uint32_t* UART_SR = (uint32_t*)(UART1_BASE_ADDR + 0x00);  // Thanh ghi trạng thái
 8000cfc:	4b09      	ldr	r3, [pc, #36]	@ (8000d24 <uart_send+0x3c>)
 8000cfe:	60bb      	str	r3, [r7, #8]
    while (((*UART_SR >> 6) & 1) == 0);
 8000d00:	bf00      	nop
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	099b      	lsrs	r3, r3, #6
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d0f8      	beq.n	8000d02 <uart_send+0x1a>
}
 8000d10:	bf00      	nop
 8000d12:	bf00      	nop
 8000d14:	3714      	adds	r7, #20
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	40011004 	.word	0x40011004
 8000d24:	40011000 	.word	0x40011000

08000d28 <DMA2_Stream2_IRQHandler>:
    *DMA_S2CR |= 1 << 0;

}

char receive_new_fw = 0;
void DMA2_Stream2_IRQHandler(){
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
    __asm("NOP");
 8000d2e:	bf00      	nop
	uint32_t* DMA_LIFCR = (uint32_t*)(DMA2_BASE_ADDR + 0x08);
 8000d30:	4b08      	ldr	r3, [pc, #32]	@ (8000d54 <DMA2_Stream2_IRQHandler+0x2c>)
 8000d32:	607b      	str	r3, [r7, #4]
	*DMA_LIFCR |= 1 << 21;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	601a      	str	r2, [r3, #0]
	receive_new_fw = 1;
 8000d40:	4b05      	ldr	r3, [pc, #20]	@ (8000d58 <DMA2_Stream2_IRQHandler+0x30>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	701a      	strb	r2, [r3, #0]
}
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	40026408 	.word	0x40026408
 8000d58:	2000206c 	.word	0x2000206c

08000d5c <my_printf>:

#include <string.h>
#include <stdarg.h>

void my_printf(char* str, ...)
{
 8000d5c:	b40f      	push	{r0, r1, r2, r3}
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b0a4      	sub	sp, #144	@ 0x90
 8000d62:	af00      	add	r7, sp, #0
    va_list list;
    va_start(list, str);
 8000d64:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

    char print_buf[128] = {0};                // Bộ đệm lưu chuỗi sau khi format
 8000d6c:	1d3b      	adds	r3, r7, #4
 8000d6e:	2280      	movs	r2, #128	@ 0x80
 8000d70:	2100      	movs	r1, #0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 fb78 	bl	8001468 <memset>
    vsprintf(print_buf, str, list);           // Format chuỗi với tham số biến
 8000d78:	1d3b      	adds	r3, r7, #4
 8000d7a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000d7e:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000d82:	4618      	mov	r0, r3
 8000d84:	f000 fb66 	bl	8001454 <vsiprintf>

    int len = strlen(print_buf);
 8000d88:	1d3b      	adds	r3, r7, #4
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff fa28 	bl	80001e0 <strlen>
 8000d90:	4603      	mov	r3, r0
 8000d92:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    for (int i = 0; i < len; i++)
 8000d96:	2300      	movs	r3, #0
 8000d98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000d9c:	e00c      	b.n	8000db8 <my_printf+0x5c>
    {
        uart_send(print_buf[i]);              // Gửi từng ký tự qua UART
 8000d9e:	1d3a      	adds	r2, r7, #4
 8000da0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000da4:	4413      	add	r3, r2
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff ff9d 	bl	8000ce8 <uart_send>
    for (int i = 0; i < len; i++)
 8000dae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000db2:	3301      	adds	r3, #1
 8000db4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000db8:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8000dbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	dbec      	blt.n	8000d9e <my_printf+0x42>
    }

    va_end(list);
}
 8000dc4:	bf00      	nop
 8000dc6:	bf00      	nop
 8000dc8:	3790      	adds	r7, #144	@ 0x90
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000dd0:	b004      	add	sp, #16
 8000dd2:	4770      	bx	lr
 8000dd4:	0000      	movs	r0, r0
	...

08000dd8 <Read_temperature>:

//#endif
// ======================== ket thuc update firmware =====================

// read temperature
float Read_temperature(void){
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
    ADC1->CR2 |= ADC_CR2_SWSTART;
 8000dde:	4b28      	ldr	r3, [pc, #160]	@ (8000e80 <Read_temperature+0xa8>)
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	4a27      	ldr	r2, [pc, #156]	@ (8000e80 <Read_temperature+0xa8>)
 8000de4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000de8:	6093      	str	r3, [r2, #8]
    while (!(ADC1->SR & ADC_SR_EOC));
 8000dea:	bf00      	nop
 8000dec:	4b24      	ldr	r3, [pc, #144]	@ (8000e80 <Read_temperature+0xa8>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f003 0302 	and.w	r3, r3, #2
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d0f9      	beq.n	8000dec <Read_temperature+0x14>
    uint16_t data_temp = ADC1->DR;
 8000df8:	4b21      	ldr	r3, [pc, #132]	@ (8000e80 <Read_temperature+0xa8>)
 8000dfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dfc:	81fb      	strh	r3, [r7, #14]

//    float V_sense =((data_temp * 3) / 4095);
//    float temperature = ((V_sense - 0.76) / 0.0025) + 25;
//    return temperature;

    float V_sense = (float)(data_temp * 3) / 4095;
 8000dfe:	89fa      	ldrh	r2, [r7, #14]
 8000e00:	4613      	mov	r3, r2
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	4413      	add	r3, r2
 8000e06:	ee07 3a90 	vmov	s15, r3
 8000e0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e0e:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8000e84 <Read_temperature+0xac>
 8000e12:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e16:	edc7 7a02 	vstr	s15, [r7, #8]
    float temperature = (float)(((V_sense - 0.76) / 0.0025) + 25);
 8000e1a:	68b8      	ldr	r0, [r7, #8]
 8000e1c:	f7ff fb9c 	bl	8000558 <__aeabi_f2d>
 8000e20:	a313      	add	r3, pc, #76	@ (adr r3, 8000e70 <Read_temperature+0x98>)
 8000e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e26:	f7ff fa37 	bl	8000298 <__aeabi_dsub>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	4610      	mov	r0, r2
 8000e30:	4619      	mov	r1, r3
 8000e32:	a311      	add	r3, pc, #68	@ (adr r3, 8000e78 <Read_temperature+0xa0>)
 8000e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e38:	f7ff fd10 	bl	800085c <__aeabi_ddiv>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	460b      	mov	r3, r1
 8000e40:	4610      	mov	r0, r2
 8000e42:	4619      	mov	r1, r3
 8000e44:	f04f 0200 	mov.w	r2, #0
 8000e48:	4b0f      	ldr	r3, [pc, #60]	@ (8000e88 <Read_temperature+0xb0>)
 8000e4a:	f7ff fa27 	bl	800029c <__adddf3>
 8000e4e:	4602      	mov	r2, r0
 8000e50:	460b      	mov	r3, r1
 8000e52:	4610      	mov	r0, r2
 8000e54:	4619      	mov	r1, r3
 8000e56:	f7ff fde9 	bl	8000a2c <__aeabi_d2f>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	607b      	str	r3, [r7, #4]
    return temperature;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	ee07 3a90 	vmov	s15, r3
}
 8000e64:	eeb0 0a67 	vmov.f32	s0, s15
 8000e68:	3710      	adds	r7, #16
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	851eb852 	.word	0x851eb852
 8000e74:	3fe851eb 	.word	0x3fe851eb
 8000e78:	47ae147b 	.word	0x47ae147b
 8000e7c:	3f647ae1 	.word	0x3f647ae1
 8000e80:	40012000 	.word	0x40012000
 8000e84:	457ff000 	.word	0x457ff000
 8000e88:	40390000 	.word	0x40390000

08000e8c <Led_on_off>:

// led control
void Led_on_off(uint8_t state){
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	71fb      	strb	r3, [r7, #7]
    if (state){
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d006      	beq.n	8000eaa <Led_on_off+0x1e>
        GPIOD->ODR |= (0xF << 12);  // led on
 8000e9c:	4b09      	ldr	r3, [pc, #36]	@ (8000ec4 <Led_on_off+0x38>)
 8000e9e:	695b      	ldr	r3, [r3, #20]
 8000ea0:	4a08      	ldr	r2, [pc, #32]	@ (8000ec4 <Led_on_off+0x38>)
 8000ea2:	f443 4370 	orr.w	r3, r3, #61440	@ 0xf000
 8000ea6:	6153      	str	r3, [r2, #20]
    } else {
        GPIOD->ODR &= ~(0xF << 12); // led off
    }
}
 8000ea8:	e005      	b.n	8000eb6 <Led_on_off+0x2a>
        GPIOD->ODR &= ~(0xF << 12); // led off
 8000eaa:	4b06      	ldr	r3, [pc, #24]	@ (8000ec4 <Led_on_off+0x38>)
 8000eac:	695b      	ldr	r3, [r3, #20]
 8000eae:	4a05      	ldr	r2, [pc, #20]	@ (8000ec4 <Led_on_off+0x38>)
 8000eb0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000eb4:	6153      	str	r3, [r2, #20]
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	40020c00 	.word	0x40020c00

08000ec8 <USART1_IRQHandler>:

// receive signal and give feedback
void USART1_IRQHandler(void){
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
    if (USART1->SR & USART_SR_RXNE){
 8000ecc:	4b12      	ldr	r3, [pc, #72]	@ (8000f18 <USART1_IRQHandler+0x50>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f003 0320 	and.w	r3, r3, #32
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d01d      	beq.n	8000f14 <USART1_IRQHandler+0x4c>
        rx_char = USART1->DR;
 8000ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8000f18 <USART1_IRQHandler+0x50>)
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	b2da      	uxtb	r2, r3
 8000ede:	4b0f      	ldr	r3, [pc, #60]	@ (8000f1c <USART1_IRQHandler+0x54>)
 8000ee0:	701a      	strb	r2, [r3, #0]

        if (rx_char == '1'){
 8000ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f1c <USART1_IRQHandler+0x54>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	2b31      	cmp	r3, #49	@ 0x31
 8000ee8:	d106      	bne.n	8000ef8 <USART1_IRQHandler+0x30>
            Led_on_off(1);
 8000eea:	2001      	movs	r0, #1
 8000eec:	f7ff ffce 	bl	8000e8c <Led_on_off>
            USART_SendString("LED ON\r\n");
 8000ef0:	480b      	ldr	r0, [pc, #44]	@ (8000f20 <USART1_IRQHandler+0x58>)
 8000ef2:	f7ff fee3 	bl	8000cbc <USART_SendString>
        }
        else {
            USART_SendString("GUI LAI!!!\r\n");
        }
    }
}
 8000ef6:	e00d      	b.n	8000f14 <USART1_IRQHandler+0x4c>
        else if (rx_char == '0'){
 8000ef8:	4b08      	ldr	r3, [pc, #32]	@ (8000f1c <USART1_IRQHandler+0x54>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b30      	cmp	r3, #48	@ 0x30
 8000efe:	d106      	bne.n	8000f0e <USART1_IRQHandler+0x46>
            Led_on_off(0);
 8000f00:	2000      	movs	r0, #0
 8000f02:	f7ff ffc3 	bl	8000e8c <Led_on_off>
            USART_SendString("LED OFF\r\n");
 8000f06:	4807      	ldr	r0, [pc, #28]	@ (8000f24 <USART1_IRQHandler+0x5c>)
 8000f08:	f7ff fed8 	bl	8000cbc <USART_SendString>
}
 8000f0c:	e002      	b.n	8000f14 <USART1_IRQHandler+0x4c>
            USART_SendString("GUI LAI!!!\r\n");
 8000f0e:	4806      	ldr	r0, [pc, #24]	@ (8000f28 <USART1_IRQHandler+0x60>)
 8000f10:	f7ff fed4 	bl	8000cbc <USART_SendString>
}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40011000 	.word	0x40011000
 8000f1c:	20000218 	.word	0x20000218
 8000f20:	08001d88 	.word	0x08001d88
 8000f24:	08001d94 	.word	0x08001d94
 8000f28:	08001da0 	.word	0x08001da0

08000f2c <TIM2_IRQHandler>:

// timer 2 gui nhiet do voi chu ky 1 giay
void TIM2_IRQHandler(void){
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
    if (TIM2->SR & TIM_SR_UIF){
 8000f32:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f36:	691b      	ldr	r3, [r3, #16]
 8000f38:	f003 0301 	and.w	r3, r3, #1
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d018      	beq.n	8000f72 <TIM2_IRQHandler+0x46>
        TIM2->SR &= ~TIM_SR_UIF;
 8000f40:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f44:	691b      	ldr	r3, [r3, #16]
 8000f46:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f4a:	f023 0301 	bic.w	r3, r3, #1
 8000f4e:	6113      	str	r3, [r2, #16]

        // lay nhiet do tu Read_Temperature
        // in ra man hinh
        int temp = (int)Read_temperature();
 8000f50:	f7ff ff42 	bl	8000dd8 <Read_temperature>
 8000f54:	eef0 7a40 	vmov.f32	s15, s0
 8000f58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f5c:	ee17 3a90 	vmov	r3, s15
 8000f60:	607b      	str	r3, [r7, #4]
        //
        sprintf(tx_buffer, "Nhiet do STM32: %d do C\r\n", temp);
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	4905      	ldr	r1, [pc, #20]	@ (8000f7c <TIM2_IRQHandler+0x50>)
 8000f66:	4806      	ldr	r0, [pc, #24]	@ (8000f80 <TIM2_IRQHandler+0x54>)
 8000f68:	f000 fa3c 	bl	80013e4 <siprintf>
        USART_SendString(tx_buffer);
 8000f6c:	4804      	ldr	r0, [pc, #16]	@ (8000f80 <TIM2_IRQHandler+0x54>)
 8000f6e:	f7ff fea5 	bl	8000cbc <USART_SendString>
    }
}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	08001db0 	.word	0x08001db0
 8000f80:	200001f8 	.word	0x200001f8

08000f84 <main>:

int main(void){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
	HAL_Init();
 8000f88:	f000 f8e0 	bl	800114c <HAL_Init>
    GPIO_Init();
 8000f8c:	f7ff fdbc 	bl	8000b08 <GPIO_Init>
    USART1_Init();
 8000f90:	f7ff fdf2 	bl	8000b78 <USART1_Init>
    ADC1_Init();
 8000f94:	f7ff fe20 	bl	8000bd8 <ADC1_Init>
    Timer2_Init();
 8000f98:	f7ff fe46 	bl	8000c28 <Timer2_Init>
    my_printf("firmware 333333\n");
 8000f9c:	4804      	ldr	r0, [pc, #16]	@ (8000fb0 <main+0x2c>)
 8000f9e:	f7ff fedd 	bl	8000d5c <my_printf>

    while(1)
    {
    	if (receive_new_fw == 1)
 8000fa2:	4b04      	ldr	r3, [pc, #16]	@ (8000fb4 <main+0x30>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d1fb      	bne.n	8000fa2 <main+0x1e>
    	{
    		update();
 8000faa:	f000 fee9 	bl	8001d80 <__update_veneer>
    	if (receive_new_fw == 1)
 8000fae:	e7f8      	b.n	8000fa2 <main+0x1e>
 8000fb0:	08001dcc 	.word	0x08001dcc
 8000fb4:	2000206c 	.word	0x2000206c

08000fb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <HAL_MspInit+0x4c>)
 8000fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc6:	4a0f      	ldr	r2, [pc, #60]	@ (8001004 <HAL_MspInit+0x4c>)
 8000fc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fce:	4b0d      	ldr	r3, [pc, #52]	@ (8001004 <HAL_MspInit+0x4c>)
 8000fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	603b      	str	r3, [r7, #0]
 8000fde:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <HAL_MspInit+0x4c>)
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe2:	4a08      	ldr	r2, [pc, #32]	@ (8001004 <HAL_MspInit+0x4c>)
 8000fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fea:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <HAL_MspInit+0x4c>)
 8000fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff2:	603b      	str	r3, [r7, #0]
 8000ff4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	40023800 	.word	0x40023800

08001008 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800100c:	bf00      	nop
 800100e:	e7fd      	b.n	800100c <NMI_Handler+0x4>

08001010 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <HardFault_Handler+0x4>

08001018 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <MemManage_Handler+0x4>

08001020 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <BusFault_Handler+0x4>

08001028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <UsageFault_Handler+0x4>

08001030 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr

0800103e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800103e:	b480      	push	{r7}
 8001040:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001042:	bf00      	nop
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800105e:	f000 f8c7 	bl	80011f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001070:	4a14      	ldr	r2, [pc, #80]	@ (80010c4 <_sbrk+0x5c>)
 8001072:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <_sbrk+0x60>)
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800107c:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <_sbrk+0x64>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d102      	bne.n	800108a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001084:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <_sbrk+0x64>)
 8001086:	4a12      	ldr	r2, [pc, #72]	@ (80010d0 <_sbrk+0x68>)
 8001088:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800108a:	4b10      	ldr	r3, [pc, #64]	@ (80010cc <_sbrk+0x64>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4413      	add	r3, r2
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	429a      	cmp	r2, r3
 8001096:	d207      	bcs.n	80010a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001098:	f000 f9ee 	bl	8001478 <__errno>
 800109c:	4603      	mov	r3, r0
 800109e:	220c      	movs	r2, #12
 80010a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010a2:	f04f 33ff 	mov.w	r3, #4294967295
 80010a6:	e009      	b.n	80010bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010a8:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <_sbrk+0x64>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ae:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <_sbrk+0x64>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4413      	add	r3, r2
 80010b6:	4a05      	ldr	r2, [pc, #20]	@ (80010cc <_sbrk+0x64>)
 80010b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ba:	68fb      	ldr	r3, [r7, #12]
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3718      	adds	r7, #24
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20020000 	.word	0x20020000
 80010c8:	00000400 	.word	0x00000400
 80010cc:	20002070 	.word	0x20002070
 80010d0:	200021c0 	.word	0x200021c0

080010d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010d8:	4b06      	ldr	r3, [pc, #24]	@ (80010f4 <SystemInit+0x20>)
 80010da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010de:	4a05      	ldr	r2, [pc, #20]	@ (80010f4 <SystemInit+0x20>)
 80010e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80010f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001130 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010fc:	f7ff ffea 	bl	80010d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001100:	480c      	ldr	r0, [pc, #48]	@ (8001134 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001102:	490d      	ldr	r1, [pc, #52]	@ (8001138 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001104:	4a0d      	ldr	r2, [pc, #52]	@ (800113c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001106:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001108:	e002      	b.n	8001110 <LoopCopyDataInit>

0800110a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800110a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800110c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800110e:	3304      	adds	r3, #4

08001110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001114:	d3f9      	bcc.n	800110a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001116:	4a0a      	ldr	r2, [pc, #40]	@ (8001140 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001118:	4c0a      	ldr	r4, [pc, #40]	@ (8001144 <LoopFillZerobss+0x22>)
  movs r3, #0
 800111a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800111c:	e001      	b.n	8001122 <LoopFillZerobss>

0800111e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800111e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001120:	3204      	adds	r2, #4

08001122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001124:	d3fb      	bcc.n	800111e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001126:	f000 f9ad 	bl	8001484 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800112a:	f7ff ff2b 	bl	8000f84 <main>
  bx  lr    
 800112e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001130:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001138:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800113c:	08001e20 	.word	0x08001e20
  ldr r2, =_sbss
 8001140:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001144:	200021c0 	.word	0x200021c0

08001148 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001148:	e7fe      	b.n	8001148 <ADC_IRQHandler>
	...

0800114c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001150:	4b0e      	ldr	r3, [pc, #56]	@ (800118c <HAL_Init+0x40>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a0d      	ldr	r2, [pc, #52]	@ (800118c <HAL_Init+0x40>)
 8001156:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800115a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800115c:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <HAL_Init+0x40>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <HAL_Init+0x40>)
 8001162:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001166:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001168:	4b08      	ldr	r3, [pc, #32]	@ (800118c <HAL_Init+0x40>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a07      	ldr	r2, [pc, #28]	@ (800118c <HAL_Init+0x40>)
 800116e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001172:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001174:	2003      	movs	r0, #3
 8001176:	f000 f901 	bl	800137c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800117a:	200f      	movs	r0, #15
 800117c:	f000 f808 	bl	8001190 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001180:	f7ff ff1a 	bl	8000fb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40023c00 	.word	0x40023c00

08001190 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001198:	4b12      	ldr	r3, [pc, #72]	@ (80011e4 <HAL_InitTick+0x54>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4b12      	ldr	r3, [pc, #72]	@ (80011e8 <HAL_InitTick+0x58>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	4619      	mov	r1, r3
 80011a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 f90b 	bl	80013ca <HAL_SYSTICK_Config>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e00e      	b.n	80011dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b0f      	cmp	r3, #15
 80011c2:	d80a      	bhi.n	80011da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011c4:	2200      	movs	r2, #0
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	f04f 30ff 	mov.w	r0, #4294967295
 80011cc:	f000 f8e1 	bl	8001392 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d0:	4a06      	ldr	r2, [pc, #24]	@ (80011ec <HAL_InitTick+0x5c>)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011d6:	2300      	movs	r3, #0
 80011d8:	e000      	b.n	80011dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	20000000 	.word	0x20000000
 80011e8:	20000008 	.word	0x20000008
 80011ec:	20000004 	.word	0x20000004

080011f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011f4:	4b06      	ldr	r3, [pc, #24]	@ (8001210 <HAL_IncTick+0x20>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b06      	ldr	r3, [pc, #24]	@ (8001214 <HAL_IncTick+0x24>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4413      	add	r3, r2
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <HAL_IncTick+0x24>)
 8001202:	6013      	str	r3, [r2, #0]
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000008 	.word	0x20000008
 8001214:	20002074 	.word	0x20002074

08001218 <__NVIC_SetPriorityGrouping>:
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	f003 0307 	and.w	r3, r3, #7
 8001226:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001228:	4b0c      	ldr	r3, [pc, #48]	@ (800125c <__NVIC_SetPriorityGrouping+0x44>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800122e:	68ba      	ldr	r2, [r7, #8]
 8001230:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001234:	4013      	ands	r3, r2
 8001236:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001240:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001244:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001248:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800124a:	4a04      	ldr	r2, [pc, #16]	@ (800125c <__NVIC_SetPriorityGrouping+0x44>)
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	60d3      	str	r3, [r2, #12]
}
 8001250:	bf00      	nop
 8001252:	3714      	adds	r7, #20
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <__NVIC_GetPriorityGrouping>:
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001264:	4b04      	ldr	r3, [pc, #16]	@ (8001278 <__NVIC_GetPriorityGrouping+0x18>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	0a1b      	lsrs	r3, r3, #8
 800126a:	f003 0307 	and.w	r3, r3, #7
}
 800126e:	4618      	mov	r0, r3
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	e000ed00 	.word	0xe000ed00

0800127c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	6039      	str	r1, [r7, #0]
 8001286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128c:	2b00      	cmp	r3, #0
 800128e:	db0a      	blt.n	80012a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	b2da      	uxtb	r2, r3
 8001294:	490c      	ldr	r1, [pc, #48]	@ (80012c8 <__NVIC_SetPriority+0x4c>)
 8001296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800129a:	0112      	lsls	r2, r2, #4
 800129c:	b2d2      	uxtb	r2, r2
 800129e:	440b      	add	r3, r1
 80012a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012a4:	e00a      	b.n	80012bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	4908      	ldr	r1, [pc, #32]	@ (80012cc <__NVIC_SetPriority+0x50>)
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	f003 030f 	and.w	r3, r3, #15
 80012b2:	3b04      	subs	r3, #4
 80012b4:	0112      	lsls	r2, r2, #4
 80012b6:	b2d2      	uxtb	r2, r2
 80012b8:	440b      	add	r3, r1
 80012ba:	761a      	strb	r2, [r3, #24]
}
 80012bc:	bf00      	nop
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	e000e100 	.word	0xe000e100
 80012cc:	e000ed00 	.word	0xe000ed00

080012d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b089      	sub	sp, #36	@ 0x24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	f003 0307 	and.w	r3, r3, #7
 80012e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	f1c3 0307 	rsb	r3, r3, #7
 80012ea:	2b04      	cmp	r3, #4
 80012ec:	bf28      	it	cs
 80012ee:	2304      	movcs	r3, #4
 80012f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	3304      	adds	r3, #4
 80012f6:	2b06      	cmp	r3, #6
 80012f8:	d902      	bls.n	8001300 <NVIC_EncodePriority+0x30>
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	3b03      	subs	r3, #3
 80012fe:	e000      	b.n	8001302 <NVIC_EncodePriority+0x32>
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001304:	f04f 32ff 	mov.w	r2, #4294967295
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	fa02 f303 	lsl.w	r3, r2, r3
 800130e:	43da      	mvns	r2, r3
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	401a      	ands	r2, r3
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001318:	f04f 31ff 	mov.w	r1, #4294967295
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	fa01 f303 	lsl.w	r3, r1, r3
 8001322:	43d9      	mvns	r1, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001328:	4313      	orrs	r3, r2
         );
}
 800132a:	4618      	mov	r0, r3
 800132c:	3724      	adds	r7, #36	@ 0x24
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
	...

08001338 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3b01      	subs	r3, #1
 8001344:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001348:	d301      	bcc.n	800134e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800134a:	2301      	movs	r3, #1
 800134c:	e00f      	b.n	800136e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800134e:	4a0a      	ldr	r2, [pc, #40]	@ (8001378 <SysTick_Config+0x40>)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	3b01      	subs	r3, #1
 8001354:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001356:	210f      	movs	r1, #15
 8001358:	f04f 30ff 	mov.w	r0, #4294967295
 800135c:	f7ff ff8e 	bl	800127c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001360:	4b05      	ldr	r3, [pc, #20]	@ (8001378 <SysTick_Config+0x40>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001366:	4b04      	ldr	r3, [pc, #16]	@ (8001378 <SysTick_Config+0x40>)
 8001368:	2207      	movs	r2, #7
 800136a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	e000e010 	.word	0xe000e010

0800137c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff ff47 	bl	8001218 <__NVIC_SetPriorityGrouping>
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001392:	b580      	push	{r7, lr}
 8001394:	b086      	sub	sp, #24
 8001396:	af00      	add	r7, sp, #0
 8001398:	4603      	mov	r3, r0
 800139a:	60b9      	str	r1, [r7, #8]
 800139c:	607a      	str	r2, [r7, #4]
 800139e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013a0:	2300      	movs	r3, #0
 80013a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013a4:	f7ff ff5c 	bl	8001260 <__NVIC_GetPriorityGrouping>
 80013a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	68b9      	ldr	r1, [r7, #8]
 80013ae:	6978      	ldr	r0, [r7, #20]
 80013b0:	f7ff ff8e 	bl	80012d0 <NVIC_EncodePriority>
 80013b4:	4602      	mov	r2, r0
 80013b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ba:	4611      	mov	r1, r2
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff ff5d 	bl	800127c <__NVIC_SetPriority>
}
 80013c2:	bf00      	nop
 80013c4:	3718      	adds	r7, #24
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}

080013ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b082      	sub	sp, #8
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7ff ffb0 	bl	8001338 <SysTick_Config>
 80013d8:	4603      	mov	r3, r0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
	...

080013e4 <siprintf>:
 80013e4:	b40e      	push	{r1, r2, r3}
 80013e6:	b510      	push	{r4, lr}
 80013e8:	b09d      	sub	sp, #116	@ 0x74
 80013ea:	ab1f      	add	r3, sp, #124	@ 0x7c
 80013ec:	9002      	str	r0, [sp, #8]
 80013ee:	9006      	str	r0, [sp, #24]
 80013f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80013f4:	480a      	ldr	r0, [pc, #40]	@ (8001420 <siprintf+0x3c>)
 80013f6:	9107      	str	r1, [sp, #28]
 80013f8:	9104      	str	r1, [sp, #16]
 80013fa:	490a      	ldr	r1, [pc, #40]	@ (8001424 <siprintf+0x40>)
 80013fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8001400:	9105      	str	r1, [sp, #20]
 8001402:	2400      	movs	r4, #0
 8001404:	a902      	add	r1, sp, #8
 8001406:	6800      	ldr	r0, [r0, #0]
 8001408:	9301      	str	r3, [sp, #4]
 800140a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800140c:	f000 f9b4 	bl	8001778 <_svfiprintf_r>
 8001410:	9b02      	ldr	r3, [sp, #8]
 8001412:	701c      	strb	r4, [r3, #0]
 8001414:	b01d      	add	sp, #116	@ 0x74
 8001416:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800141a:	b003      	add	sp, #12
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	2000000c 	.word	0x2000000c
 8001424:	ffff0208 	.word	0xffff0208

08001428 <_vsiprintf_r>:
 8001428:	b510      	push	{r4, lr}
 800142a:	b09a      	sub	sp, #104	@ 0x68
 800142c:	2400      	movs	r4, #0
 800142e:	9100      	str	r1, [sp, #0]
 8001430:	9104      	str	r1, [sp, #16]
 8001432:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8001436:	9105      	str	r1, [sp, #20]
 8001438:	9102      	str	r1, [sp, #8]
 800143a:	4905      	ldr	r1, [pc, #20]	@ (8001450 <_vsiprintf_r+0x28>)
 800143c:	9103      	str	r1, [sp, #12]
 800143e:	4669      	mov	r1, sp
 8001440:	9419      	str	r4, [sp, #100]	@ 0x64
 8001442:	f000 f999 	bl	8001778 <_svfiprintf_r>
 8001446:	9b00      	ldr	r3, [sp, #0]
 8001448:	701c      	strb	r4, [r3, #0]
 800144a:	b01a      	add	sp, #104	@ 0x68
 800144c:	bd10      	pop	{r4, pc}
 800144e:	bf00      	nop
 8001450:	ffff0208 	.word	0xffff0208

08001454 <vsiprintf>:
 8001454:	4613      	mov	r3, r2
 8001456:	460a      	mov	r2, r1
 8001458:	4601      	mov	r1, r0
 800145a:	4802      	ldr	r0, [pc, #8]	@ (8001464 <vsiprintf+0x10>)
 800145c:	6800      	ldr	r0, [r0, #0]
 800145e:	f7ff bfe3 	b.w	8001428 <_vsiprintf_r>
 8001462:	bf00      	nop
 8001464:	2000000c 	.word	0x2000000c

08001468 <memset>:
 8001468:	4402      	add	r2, r0
 800146a:	4603      	mov	r3, r0
 800146c:	4293      	cmp	r3, r2
 800146e:	d100      	bne.n	8001472 <memset+0xa>
 8001470:	4770      	bx	lr
 8001472:	f803 1b01 	strb.w	r1, [r3], #1
 8001476:	e7f9      	b.n	800146c <memset+0x4>

08001478 <__errno>:
 8001478:	4b01      	ldr	r3, [pc, #4]	@ (8001480 <__errno+0x8>)
 800147a:	6818      	ldr	r0, [r3, #0]
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	2000000c 	.word	0x2000000c

08001484 <__libc_init_array>:
 8001484:	b570      	push	{r4, r5, r6, lr}
 8001486:	4d0d      	ldr	r5, [pc, #52]	@ (80014bc <__libc_init_array+0x38>)
 8001488:	4c0d      	ldr	r4, [pc, #52]	@ (80014c0 <__libc_init_array+0x3c>)
 800148a:	1b64      	subs	r4, r4, r5
 800148c:	10a4      	asrs	r4, r4, #2
 800148e:	2600      	movs	r6, #0
 8001490:	42a6      	cmp	r6, r4
 8001492:	d109      	bne.n	80014a8 <__libc_init_array+0x24>
 8001494:	4d0b      	ldr	r5, [pc, #44]	@ (80014c4 <__libc_init_array+0x40>)
 8001496:	4c0c      	ldr	r4, [pc, #48]	@ (80014c8 <__libc_init_array+0x44>)
 8001498:	f000 fc64 	bl	8001d64 <_init>
 800149c:	1b64      	subs	r4, r4, r5
 800149e:	10a4      	asrs	r4, r4, #2
 80014a0:	2600      	movs	r6, #0
 80014a2:	42a6      	cmp	r6, r4
 80014a4:	d105      	bne.n	80014b2 <__libc_init_array+0x2e>
 80014a6:	bd70      	pop	{r4, r5, r6, pc}
 80014a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80014ac:	4798      	blx	r3
 80014ae:	3601      	adds	r6, #1
 80014b0:	e7ee      	b.n	8001490 <__libc_init_array+0xc>
 80014b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80014b6:	4798      	blx	r3
 80014b8:	3601      	adds	r6, #1
 80014ba:	e7f2      	b.n	80014a2 <__libc_init_array+0x1e>
 80014bc:	08001e18 	.word	0x08001e18
 80014c0:	08001e18 	.word	0x08001e18
 80014c4:	08001e18 	.word	0x08001e18
 80014c8:	08001e1c 	.word	0x08001e1c

080014cc <__retarget_lock_acquire_recursive>:
 80014cc:	4770      	bx	lr

080014ce <__retarget_lock_release_recursive>:
 80014ce:	4770      	bx	lr

080014d0 <_free_r>:
 80014d0:	b538      	push	{r3, r4, r5, lr}
 80014d2:	4605      	mov	r5, r0
 80014d4:	2900      	cmp	r1, #0
 80014d6:	d041      	beq.n	800155c <_free_r+0x8c>
 80014d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80014dc:	1f0c      	subs	r4, r1, #4
 80014de:	2b00      	cmp	r3, #0
 80014e0:	bfb8      	it	lt
 80014e2:	18e4      	addlt	r4, r4, r3
 80014e4:	f000 f8e0 	bl	80016a8 <__malloc_lock>
 80014e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001560 <_free_r+0x90>)
 80014ea:	6813      	ldr	r3, [r2, #0]
 80014ec:	b933      	cbnz	r3, 80014fc <_free_r+0x2c>
 80014ee:	6063      	str	r3, [r4, #4]
 80014f0:	6014      	str	r4, [r2, #0]
 80014f2:	4628      	mov	r0, r5
 80014f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80014f8:	f000 b8dc 	b.w	80016b4 <__malloc_unlock>
 80014fc:	42a3      	cmp	r3, r4
 80014fe:	d908      	bls.n	8001512 <_free_r+0x42>
 8001500:	6820      	ldr	r0, [r4, #0]
 8001502:	1821      	adds	r1, r4, r0
 8001504:	428b      	cmp	r3, r1
 8001506:	bf01      	itttt	eq
 8001508:	6819      	ldreq	r1, [r3, #0]
 800150a:	685b      	ldreq	r3, [r3, #4]
 800150c:	1809      	addeq	r1, r1, r0
 800150e:	6021      	streq	r1, [r4, #0]
 8001510:	e7ed      	b.n	80014ee <_free_r+0x1e>
 8001512:	461a      	mov	r2, r3
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	b10b      	cbz	r3, 800151c <_free_r+0x4c>
 8001518:	42a3      	cmp	r3, r4
 800151a:	d9fa      	bls.n	8001512 <_free_r+0x42>
 800151c:	6811      	ldr	r1, [r2, #0]
 800151e:	1850      	adds	r0, r2, r1
 8001520:	42a0      	cmp	r0, r4
 8001522:	d10b      	bne.n	800153c <_free_r+0x6c>
 8001524:	6820      	ldr	r0, [r4, #0]
 8001526:	4401      	add	r1, r0
 8001528:	1850      	adds	r0, r2, r1
 800152a:	4283      	cmp	r3, r0
 800152c:	6011      	str	r1, [r2, #0]
 800152e:	d1e0      	bne.n	80014f2 <_free_r+0x22>
 8001530:	6818      	ldr	r0, [r3, #0]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	6053      	str	r3, [r2, #4]
 8001536:	4408      	add	r0, r1
 8001538:	6010      	str	r0, [r2, #0]
 800153a:	e7da      	b.n	80014f2 <_free_r+0x22>
 800153c:	d902      	bls.n	8001544 <_free_r+0x74>
 800153e:	230c      	movs	r3, #12
 8001540:	602b      	str	r3, [r5, #0]
 8001542:	e7d6      	b.n	80014f2 <_free_r+0x22>
 8001544:	6820      	ldr	r0, [r4, #0]
 8001546:	1821      	adds	r1, r4, r0
 8001548:	428b      	cmp	r3, r1
 800154a:	bf04      	itt	eq
 800154c:	6819      	ldreq	r1, [r3, #0]
 800154e:	685b      	ldreq	r3, [r3, #4]
 8001550:	6063      	str	r3, [r4, #4]
 8001552:	bf04      	itt	eq
 8001554:	1809      	addeq	r1, r1, r0
 8001556:	6021      	streq	r1, [r4, #0]
 8001558:	6054      	str	r4, [r2, #4]
 800155a:	e7ca      	b.n	80014f2 <_free_r+0x22>
 800155c:	bd38      	pop	{r3, r4, r5, pc}
 800155e:	bf00      	nop
 8001560:	200021bc 	.word	0x200021bc

08001564 <sbrk_aligned>:
 8001564:	b570      	push	{r4, r5, r6, lr}
 8001566:	4e0f      	ldr	r6, [pc, #60]	@ (80015a4 <sbrk_aligned+0x40>)
 8001568:	460c      	mov	r4, r1
 800156a:	6831      	ldr	r1, [r6, #0]
 800156c:	4605      	mov	r5, r0
 800156e:	b911      	cbnz	r1, 8001576 <sbrk_aligned+0x12>
 8001570:	f000 fba4 	bl	8001cbc <_sbrk_r>
 8001574:	6030      	str	r0, [r6, #0]
 8001576:	4621      	mov	r1, r4
 8001578:	4628      	mov	r0, r5
 800157a:	f000 fb9f 	bl	8001cbc <_sbrk_r>
 800157e:	1c43      	adds	r3, r0, #1
 8001580:	d103      	bne.n	800158a <sbrk_aligned+0x26>
 8001582:	f04f 34ff 	mov.w	r4, #4294967295
 8001586:	4620      	mov	r0, r4
 8001588:	bd70      	pop	{r4, r5, r6, pc}
 800158a:	1cc4      	adds	r4, r0, #3
 800158c:	f024 0403 	bic.w	r4, r4, #3
 8001590:	42a0      	cmp	r0, r4
 8001592:	d0f8      	beq.n	8001586 <sbrk_aligned+0x22>
 8001594:	1a21      	subs	r1, r4, r0
 8001596:	4628      	mov	r0, r5
 8001598:	f000 fb90 	bl	8001cbc <_sbrk_r>
 800159c:	3001      	adds	r0, #1
 800159e:	d1f2      	bne.n	8001586 <sbrk_aligned+0x22>
 80015a0:	e7ef      	b.n	8001582 <sbrk_aligned+0x1e>
 80015a2:	bf00      	nop
 80015a4:	200021b8 	.word	0x200021b8

080015a8 <_malloc_r>:
 80015a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80015ac:	1ccd      	adds	r5, r1, #3
 80015ae:	f025 0503 	bic.w	r5, r5, #3
 80015b2:	3508      	adds	r5, #8
 80015b4:	2d0c      	cmp	r5, #12
 80015b6:	bf38      	it	cc
 80015b8:	250c      	movcc	r5, #12
 80015ba:	2d00      	cmp	r5, #0
 80015bc:	4606      	mov	r6, r0
 80015be:	db01      	blt.n	80015c4 <_malloc_r+0x1c>
 80015c0:	42a9      	cmp	r1, r5
 80015c2:	d904      	bls.n	80015ce <_malloc_r+0x26>
 80015c4:	230c      	movs	r3, #12
 80015c6:	6033      	str	r3, [r6, #0]
 80015c8:	2000      	movs	r0, #0
 80015ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80015ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80016a4 <_malloc_r+0xfc>
 80015d2:	f000 f869 	bl	80016a8 <__malloc_lock>
 80015d6:	f8d8 3000 	ldr.w	r3, [r8]
 80015da:	461c      	mov	r4, r3
 80015dc:	bb44      	cbnz	r4, 8001630 <_malloc_r+0x88>
 80015de:	4629      	mov	r1, r5
 80015e0:	4630      	mov	r0, r6
 80015e2:	f7ff ffbf 	bl	8001564 <sbrk_aligned>
 80015e6:	1c43      	adds	r3, r0, #1
 80015e8:	4604      	mov	r4, r0
 80015ea:	d158      	bne.n	800169e <_malloc_r+0xf6>
 80015ec:	f8d8 4000 	ldr.w	r4, [r8]
 80015f0:	4627      	mov	r7, r4
 80015f2:	2f00      	cmp	r7, #0
 80015f4:	d143      	bne.n	800167e <_malloc_r+0xd6>
 80015f6:	2c00      	cmp	r4, #0
 80015f8:	d04b      	beq.n	8001692 <_malloc_r+0xea>
 80015fa:	6823      	ldr	r3, [r4, #0]
 80015fc:	4639      	mov	r1, r7
 80015fe:	4630      	mov	r0, r6
 8001600:	eb04 0903 	add.w	r9, r4, r3
 8001604:	f000 fb5a 	bl	8001cbc <_sbrk_r>
 8001608:	4581      	cmp	r9, r0
 800160a:	d142      	bne.n	8001692 <_malloc_r+0xea>
 800160c:	6821      	ldr	r1, [r4, #0]
 800160e:	1a6d      	subs	r5, r5, r1
 8001610:	4629      	mov	r1, r5
 8001612:	4630      	mov	r0, r6
 8001614:	f7ff ffa6 	bl	8001564 <sbrk_aligned>
 8001618:	3001      	adds	r0, #1
 800161a:	d03a      	beq.n	8001692 <_malloc_r+0xea>
 800161c:	6823      	ldr	r3, [r4, #0]
 800161e:	442b      	add	r3, r5
 8001620:	6023      	str	r3, [r4, #0]
 8001622:	f8d8 3000 	ldr.w	r3, [r8]
 8001626:	685a      	ldr	r2, [r3, #4]
 8001628:	bb62      	cbnz	r2, 8001684 <_malloc_r+0xdc>
 800162a:	f8c8 7000 	str.w	r7, [r8]
 800162e:	e00f      	b.n	8001650 <_malloc_r+0xa8>
 8001630:	6822      	ldr	r2, [r4, #0]
 8001632:	1b52      	subs	r2, r2, r5
 8001634:	d420      	bmi.n	8001678 <_malloc_r+0xd0>
 8001636:	2a0b      	cmp	r2, #11
 8001638:	d917      	bls.n	800166a <_malloc_r+0xc2>
 800163a:	1961      	adds	r1, r4, r5
 800163c:	42a3      	cmp	r3, r4
 800163e:	6025      	str	r5, [r4, #0]
 8001640:	bf18      	it	ne
 8001642:	6059      	strne	r1, [r3, #4]
 8001644:	6863      	ldr	r3, [r4, #4]
 8001646:	bf08      	it	eq
 8001648:	f8c8 1000 	streq.w	r1, [r8]
 800164c:	5162      	str	r2, [r4, r5]
 800164e:	604b      	str	r3, [r1, #4]
 8001650:	4630      	mov	r0, r6
 8001652:	f000 f82f 	bl	80016b4 <__malloc_unlock>
 8001656:	f104 000b 	add.w	r0, r4, #11
 800165a:	1d23      	adds	r3, r4, #4
 800165c:	f020 0007 	bic.w	r0, r0, #7
 8001660:	1ac2      	subs	r2, r0, r3
 8001662:	bf1c      	itt	ne
 8001664:	1a1b      	subne	r3, r3, r0
 8001666:	50a3      	strne	r3, [r4, r2]
 8001668:	e7af      	b.n	80015ca <_malloc_r+0x22>
 800166a:	6862      	ldr	r2, [r4, #4]
 800166c:	42a3      	cmp	r3, r4
 800166e:	bf0c      	ite	eq
 8001670:	f8c8 2000 	streq.w	r2, [r8]
 8001674:	605a      	strne	r2, [r3, #4]
 8001676:	e7eb      	b.n	8001650 <_malloc_r+0xa8>
 8001678:	4623      	mov	r3, r4
 800167a:	6864      	ldr	r4, [r4, #4]
 800167c:	e7ae      	b.n	80015dc <_malloc_r+0x34>
 800167e:	463c      	mov	r4, r7
 8001680:	687f      	ldr	r7, [r7, #4]
 8001682:	e7b6      	b.n	80015f2 <_malloc_r+0x4a>
 8001684:	461a      	mov	r2, r3
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	42a3      	cmp	r3, r4
 800168a:	d1fb      	bne.n	8001684 <_malloc_r+0xdc>
 800168c:	2300      	movs	r3, #0
 800168e:	6053      	str	r3, [r2, #4]
 8001690:	e7de      	b.n	8001650 <_malloc_r+0xa8>
 8001692:	230c      	movs	r3, #12
 8001694:	6033      	str	r3, [r6, #0]
 8001696:	4630      	mov	r0, r6
 8001698:	f000 f80c 	bl	80016b4 <__malloc_unlock>
 800169c:	e794      	b.n	80015c8 <_malloc_r+0x20>
 800169e:	6005      	str	r5, [r0, #0]
 80016a0:	e7d6      	b.n	8001650 <_malloc_r+0xa8>
 80016a2:	bf00      	nop
 80016a4:	200021bc 	.word	0x200021bc

080016a8 <__malloc_lock>:
 80016a8:	4801      	ldr	r0, [pc, #4]	@ (80016b0 <__malloc_lock+0x8>)
 80016aa:	f7ff bf0f 	b.w	80014cc <__retarget_lock_acquire_recursive>
 80016ae:	bf00      	nop
 80016b0:	200021b4 	.word	0x200021b4

080016b4 <__malloc_unlock>:
 80016b4:	4801      	ldr	r0, [pc, #4]	@ (80016bc <__malloc_unlock+0x8>)
 80016b6:	f7ff bf0a 	b.w	80014ce <__retarget_lock_release_recursive>
 80016ba:	bf00      	nop
 80016bc:	200021b4 	.word	0x200021b4

080016c0 <__ssputs_r>:
 80016c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80016c4:	688e      	ldr	r6, [r1, #8]
 80016c6:	461f      	mov	r7, r3
 80016c8:	42be      	cmp	r6, r7
 80016ca:	680b      	ldr	r3, [r1, #0]
 80016cc:	4682      	mov	sl, r0
 80016ce:	460c      	mov	r4, r1
 80016d0:	4690      	mov	r8, r2
 80016d2:	d82d      	bhi.n	8001730 <__ssputs_r+0x70>
 80016d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80016d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80016dc:	d026      	beq.n	800172c <__ssputs_r+0x6c>
 80016de:	6965      	ldr	r5, [r4, #20]
 80016e0:	6909      	ldr	r1, [r1, #16]
 80016e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80016e6:	eba3 0901 	sub.w	r9, r3, r1
 80016ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80016ee:	1c7b      	adds	r3, r7, #1
 80016f0:	444b      	add	r3, r9
 80016f2:	106d      	asrs	r5, r5, #1
 80016f4:	429d      	cmp	r5, r3
 80016f6:	bf38      	it	cc
 80016f8:	461d      	movcc	r5, r3
 80016fa:	0553      	lsls	r3, r2, #21
 80016fc:	d527      	bpl.n	800174e <__ssputs_r+0x8e>
 80016fe:	4629      	mov	r1, r5
 8001700:	f7ff ff52 	bl	80015a8 <_malloc_r>
 8001704:	4606      	mov	r6, r0
 8001706:	b360      	cbz	r0, 8001762 <__ssputs_r+0xa2>
 8001708:	6921      	ldr	r1, [r4, #16]
 800170a:	464a      	mov	r2, r9
 800170c:	f000 fae6 	bl	8001cdc <memcpy>
 8001710:	89a3      	ldrh	r3, [r4, #12]
 8001712:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001716:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800171a:	81a3      	strh	r3, [r4, #12]
 800171c:	6126      	str	r6, [r4, #16]
 800171e:	6165      	str	r5, [r4, #20]
 8001720:	444e      	add	r6, r9
 8001722:	eba5 0509 	sub.w	r5, r5, r9
 8001726:	6026      	str	r6, [r4, #0]
 8001728:	60a5      	str	r5, [r4, #8]
 800172a:	463e      	mov	r6, r7
 800172c:	42be      	cmp	r6, r7
 800172e:	d900      	bls.n	8001732 <__ssputs_r+0x72>
 8001730:	463e      	mov	r6, r7
 8001732:	6820      	ldr	r0, [r4, #0]
 8001734:	4632      	mov	r2, r6
 8001736:	4641      	mov	r1, r8
 8001738:	f000 faa6 	bl	8001c88 <memmove>
 800173c:	68a3      	ldr	r3, [r4, #8]
 800173e:	1b9b      	subs	r3, r3, r6
 8001740:	60a3      	str	r3, [r4, #8]
 8001742:	6823      	ldr	r3, [r4, #0]
 8001744:	4433      	add	r3, r6
 8001746:	6023      	str	r3, [r4, #0]
 8001748:	2000      	movs	r0, #0
 800174a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800174e:	462a      	mov	r2, r5
 8001750:	f000 fad2 	bl	8001cf8 <_realloc_r>
 8001754:	4606      	mov	r6, r0
 8001756:	2800      	cmp	r0, #0
 8001758:	d1e0      	bne.n	800171c <__ssputs_r+0x5c>
 800175a:	6921      	ldr	r1, [r4, #16]
 800175c:	4650      	mov	r0, sl
 800175e:	f7ff feb7 	bl	80014d0 <_free_r>
 8001762:	230c      	movs	r3, #12
 8001764:	f8ca 3000 	str.w	r3, [sl]
 8001768:	89a3      	ldrh	r3, [r4, #12]
 800176a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800176e:	81a3      	strh	r3, [r4, #12]
 8001770:	f04f 30ff 	mov.w	r0, #4294967295
 8001774:	e7e9      	b.n	800174a <__ssputs_r+0x8a>
	...

08001778 <_svfiprintf_r>:
 8001778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800177c:	4698      	mov	r8, r3
 800177e:	898b      	ldrh	r3, [r1, #12]
 8001780:	061b      	lsls	r3, r3, #24
 8001782:	b09d      	sub	sp, #116	@ 0x74
 8001784:	4607      	mov	r7, r0
 8001786:	460d      	mov	r5, r1
 8001788:	4614      	mov	r4, r2
 800178a:	d510      	bpl.n	80017ae <_svfiprintf_r+0x36>
 800178c:	690b      	ldr	r3, [r1, #16]
 800178e:	b973      	cbnz	r3, 80017ae <_svfiprintf_r+0x36>
 8001790:	2140      	movs	r1, #64	@ 0x40
 8001792:	f7ff ff09 	bl	80015a8 <_malloc_r>
 8001796:	6028      	str	r0, [r5, #0]
 8001798:	6128      	str	r0, [r5, #16]
 800179a:	b930      	cbnz	r0, 80017aa <_svfiprintf_r+0x32>
 800179c:	230c      	movs	r3, #12
 800179e:	603b      	str	r3, [r7, #0]
 80017a0:	f04f 30ff 	mov.w	r0, #4294967295
 80017a4:	b01d      	add	sp, #116	@ 0x74
 80017a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017aa:	2340      	movs	r3, #64	@ 0x40
 80017ac:	616b      	str	r3, [r5, #20]
 80017ae:	2300      	movs	r3, #0
 80017b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80017b2:	2320      	movs	r3, #32
 80017b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80017b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80017bc:	2330      	movs	r3, #48	@ 0x30
 80017be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800195c <_svfiprintf_r+0x1e4>
 80017c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80017c6:	f04f 0901 	mov.w	r9, #1
 80017ca:	4623      	mov	r3, r4
 80017cc:	469a      	mov	sl, r3
 80017ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80017d2:	b10a      	cbz	r2, 80017d8 <_svfiprintf_r+0x60>
 80017d4:	2a25      	cmp	r2, #37	@ 0x25
 80017d6:	d1f9      	bne.n	80017cc <_svfiprintf_r+0x54>
 80017d8:	ebba 0b04 	subs.w	fp, sl, r4
 80017dc:	d00b      	beq.n	80017f6 <_svfiprintf_r+0x7e>
 80017de:	465b      	mov	r3, fp
 80017e0:	4622      	mov	r2, r4
 80017e2:	4629      	mov	r1, r5
 80017e4:	4638      	mov	r0, r7
 80017e6:	f7ff ff6b 	bl	80016c0 <__ssputs_r>
 80017ea:	3001      	adds	r0, #1
 80017ec:	f000 80a7 	beq.w	800193e <_svfiprintf_r+0x1c6>
 80017f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80017f2:	445a      	add	r2, fp
 80017f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80017f6:	f89a 3000 	ldrb.w	r3, [sl]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	f000 809f 	beq.w	800193e <_svfiprintf_r+0x1c6>
 8001800:	2300      	movs	r3, #0
 8001802:	f04f 32ff 	mov.w	r2, #4294967295
 8001806:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800180a:	f10a 0a01 	add.w	sl, sl, #1
 800180e:	9304      	str	r3, [sp, #16]
 8001810:	9307      	str	r3, [sp, #28]
 8001812:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001816:	931a      	str	r3, [sp, #104]	@ 0x68
 8001818:	4654      	mov	r4, sl
 800181a:	2205      	movs	r2, #5
 800181c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001820:	484e      	ldr	r0, [pc, #312]	@ (800195c <_svfiprintf_r+0x1e4>)
 8001822:	f7fe fce5 	bl	80001f0 <memchr>
 8001826:	9a04      	ldr	r2, [sp, #16]
 8001828:	b9d8      	cbnz	r0, 8001862 <_svfiprintf_r+0xea>
 800182a:	06d0      	lsls	r0, r2, #27
 800182c:	bf44      	itt	mi
 800182e:	2320      	movmi	r3, #32
 8001830:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001834:	0711      	lsls	r1, r2, #28
 8001836:	bf44      	itt	mi
 8001838:	232b      	movmi	r3, #43	@ 0x2b
 800183a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800183e:	f89a 3000 	ldrb.w	r3, [sl]
 8001842:	2b2a      	cmp	r3, #42	@ 0x2a
 8001844:	d015      	beq.n	8001872 <_svfiprintf_r+0xfa>
 8001846:	9a07      	ldr	r2, [sp, #28]
 8001848:	4654      	mov	r4, sl
 800184a:	2000      	movs	r0, #0
 800184c:	f04f 0c0a 	mov.w	ip, #10
 8001850:	4621      	mov	r1, r4
 8001852:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001856:	3b30      	subs	r3, #48	@ 0x30
 8001858:	2b09      	cmp	r3, #9
 800185a:	d94b      	bls.n	80018f4 <_svfiprintf_r+0x17c>
 800185c:	b1b0      	cbz	r0, 800188c <_svfiprintf_r+0x114>
 800185e:	9207      	str	r2, [sp, #28]
 8001860:	e014      	b.n	800188c <_svfiprintf_r+0x114>
 8001862:	eba0 0308 	sub.w	r3, r0, r8
 8001866:	fa09 f303 	lsl.w	r3, r9, r3
 800186a:	4313      	orrs	r3, r2
 800186c:	9304      	str	r3, [sp, #16]
 800186e:	46a2      	mov	sl, r4
 8001870:	e7d2      	b.n	8001818 <_svfiprintf_r+0xa0>
 8001872:	9b03      	ldr	r3, [sp, #12]
 8001874:	1d19      	adds	r1, r3, #4
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	9103      	str	r1, [sp, #12]
 800187a:	2b00      	cmp	r3, #0
 800187c:	bfbb      	ittet	lt
 800187e:	425b      	neglt	r3, r3
 8001880:	f042 0202 	orrlt.w	r2, r2, #2
 8001884:	9307      	strge	r3, [sp, #28]
 8001886:	9307      	strlt	r3, [sp, #28]
 8001888:	bfb8      	it	lt
 800188a:	9204      	strlt	r2, [sp, #16]
 800188c:	7823      	ldrb	r3, [r4, #0]
 800188e:	2b2e      	cmp	r3, #46	@ 0x2e
 8001890:	d10a      	bne.n	80018a8 <_svfiprintf_r+0x130>
 8001892:	7863      	ldrb	r3, [r4, #1]
 8001894:	2b2a      	cmp	r3, #42	@ 0x2a
 8001896:	d132      	bne.n	80018fe <_svfiprintf_r+0x186>
 8001898:	9b03      	ldr	r3, [sp, #12]
 800189a:	1d1a      	adds	r2, r3, #4
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	9203      	str	r2, [sp, #12]
 80018a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80018a4:	3402      	adds	r4, #2
 80018a6:	9305      	str	r3, [sp, #20]
 80018a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800196c <_svfiprintf_r+0x1f4>
 80018ac:	7821      	ldrb	r1, [r4, #0]
 80018ae:	2203      	movs	r2, #3
 80018b0:	4650      	mov	r0, sl
 80018b2:	f7fe fc9d 	bl	80001f0 <memchr>
 80018b6:	b138      	cbz	r0, 80018c8 <_svfiprintf_r+0x150>
 80018b8:	9b04      	ldr	r3, [sp, #16]
 80018ba:	eba0 000a 	sub.w	r0, r0, sl
 80018be:	2240      	movs	r2, #64	@ 0x40
 80018c0:	4082      	lsls	r2, r0
 80018c2:	4313      	orrs	r3, r2
 80018c4:	3401      	adds	r4, #1
 80018c6:	9304      	str	r3, [sp, #16]
 80018c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018cc:	4824      	ldr	r0, [pc, #144]	@ (8001960 <_svfiprintf_r+0x1e8>)
 80018ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80018d2:	2206      	movs	r2, #6
 80018d4:	f7fe fc8c 	bl	80001f0 <memchr>
 80018d8:	2800      	cmp	r0, #0
 80018da:	d036      	beq.n	800194a <_svfiprintf_r+0x1d2>
 80018dc:	4b21      	ldr	r3, [pc, #132]	@ (8001964 <_svfiprintf_r+0x1ec>)
 80018de:	bb1b      	cbnz	r3, 8001928 <_svfiprintf_r+0x1b0>
 80018e0:	9b03      	ldr	r3, [sp, #12]
 80018e2:	3307      	adds	r3, #7
 80018e4:	f023 0307 	bic.w	r3, r3, #7
 80018e8:	3308      	adds	r3, #8
 80018ea:	9303      	str	r3, [sp, #12]
 80018ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80018ee:	4433      	add	r3, r6
 80018f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80018f2:	e76a      	b.n	80017ca <_svfiprintf_r+0x52>
 80018f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80018f8:	460c      	mov	r4, r1
 80018fa:	2001      	movs	r0, #1
 80018fc:	e7a8      	b.n	8001850 <_svfiprintf_r+0xd8>
 80018fe:	2300      	movs	r3, #0
 8001900:	3401      	adds	r4, #1
 8001902:	9305      	str	r3, [sp, #20]
 8001904:	4619      	mov	r1, r3
 8001906:	f04f 0c0a 	mov.w	ip, #10
 800190a:	4620      	mov	r0, r4
 800190c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001910:	3a30      	subs	r2, #48	@ 0x30
 8001912:	2a09      	cmp	r2, #9
 8001914:	d903      	bls.n	800191e <_svfiprintf_r+0x1a6>
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0c6      	beq.n	80018a8 <_svfiprintf_r+0x130>
 800191a:	9105      	str	r1, [sp, #20]
 800191c:	e7c4      	b.n	80018a8 <_svfiprintf_r+0x130>
 800191e:	fb0c 2101 	mla	r1, ip, r1, r2
 8001922:	4604      	mov	r4, r0
 8001924:	2301      	movs	r3, #1
 8001926:	e7f0      	b.n	800190a <_svfiprintf_r+0x192>
 8001928:	ab03      	add	r3, sp, #12
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	462a      	mov	r2, r5
 800192e:	4b0e      	ldr	r3, [pc, #56]	@ (8001968 <_svfiprintf_r+0x1f0>)
 8001930:	a904      	add	r1, sp, #16
 8001932:	4638      	mov	r0, r7
 8001934:	f3af 8000 	nop.w
 8001938:	1c42      	adds	r2, r0, #1
 800193a:	4606      	mov	r6, r0
 800193c:	d1d6      	bne.n	80018ec <_svfiprintf_r+0x174>
 800193e:	89ab      	ldrh	r3, [r5, #12]
 8001940:	065b      	lsls	r3, r3, #25
 8001942:	f53f af2d 	bmi.w	80017a0 <_svfiprintf_r+0x28>
 8001946:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001948:	e72c      	b.n	80017a4 <_svfiprintf_r+0x2c>
 800194a:	ab03      	add	r3, sp, #12
 800194c:	9300      	str	r3, [sp, #0]
 800194e:	462a      	mov	r2, r5
 8001950:	4b05      	ldr	r3, [pc, #20]	@ (8001968 <_svfiprintf_r+0x1f0>)
 8001952:	a904      	add	r1, sp, #16
 8001954:	4638      	mov	r0, r7
 8001956:	f000 f879 	bl	8001a4c <_printf_i>
 800195a:	e7ed      	b.n	8001938 <_svfiprintf_r+0x1c0>
 800195c:	08001ddd 	.word	0x08001ddd
 8001960:	08001de7 	.word	0x08001de7
 8001964:	00000000 	.word	0x00000000
 8001968:	080016c1 	.word	0x080016c1
 800196c:	08001de3 	.word	0x08001de3

08001970 <_printf_common>:
 8001970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001974:	4616      	mov	r6, r2
 8001976:	4698      	mov	r8, r3
 8001978:	688a      	ldr	r2, [r1, #8]
 800197a:	690b      	ldr	r3, [r1, #16]
 800197c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001980:	4293      	cmp	r3, r2
 8001982:	bfb8      	it	lt
 8001984:	4613      	movlt	r3, r2
 8001986:	6033      	str	r3, [r6, #0]
 8001988:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800198c:	4607      	mov	r7, r0
 800198e:	460c      	mov	r4, r1
 8001990:	b10a      	cbz	r2, 8001996 <_printf_common+0x26>
 8001992:	3301      	adds	r3, #1
 8001994:	6033      	str	r3, [r6, #0]
 8001996:	6823      	ldr	r3, [r4, #0]
 8001998:	0699      	lsls	r1, r3, #26
 800199a:	bf42      	ittt	mi
 800199c:	6833      	ldrmi	r3, [r6, #0]
 800199e:	3302      	addmi	r3, #2
 80019a0:	6033      	strmi	r3, [r6, #0]
 80019a2:	6825      	ldr	r5, [r4, #0]
 80019a4:	f015 0506 	ands.w	r5, r5, #6
 80019a8:	d106      	bne.n	80019b8 <_printf_common+0x48>
 80019aa:	f104 0a19 	add.w	sl, r4, #25
 80019ae:	68e3      	ldr	r3, [r4, #12]
 80019b0:	6832      	ldr	r2, [r6, #0]
 80019b2:	1a9b      	subs	r3, r3, r2
 80019b4:	42ab      	cmp	r3, r5
 80019b6:	dc26      	bgt.n	8001a06 <_printf_common+0x96>
 80019b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80019bc:	6822      	ldr	r2, [r4, #0]
 80019be:	3b00      	subs	r3, #0
 80019c0:	bf18      	it	ne
 80019c2:	2301      	movne	r3, #1
 80019c4:	0692      	lsls	r2, r2, #26
 80019c6:	d42b      	bmi.n	8001a20 <_printf_common+0xb0>
 80019c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80019cc:	4641      	mov	r1, r8
 80019ce:	4638      	mov	r0, r7
 80019d0:	47c8      	blx	r9
 80019d2:	3001      	adds	r0, #1
 80019d4:	d01e      	beq.n	8001a14 <_printf_common+0xa4>
 80019d6:	6823      	ldr	r3, [r4, #0]
 80019d8:	6922      	ldr	r2, [r4, #16]
 80019da:	f003 0306 	and.w	r3, r3, #6
 80019de:	2b04      	cmp	r3, #4
 80019e0:	bf02      	ittt	eq
 80019e2:	68e5      	ldreq	r5, [r4, #12]
 80019e4:	6833      	ldreq	r3, [r6, #0]
 80019e6:	1aed      	subeq	r5, r5, r3
 80019e8:	68a3      	ldr	r3, [r4, #8]
 80019ea:	bf0c      	ite	eq
 80019ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80019f0:	2500      	movne	r5, #0
 80019f2:	4293      	cmp	r3, r2
 80019f4:	bfc4      	itt	gt
 80019f6:	1a9b      	subgt	r3, r3, r2
 80019f8:	18ed      	addgt	r5, r5, r3
 80019fa:	2600      	movs	r6, #0
 80019fc:	341a      	adds	r4, #26
 80019fe:	42b5      	cmp	r5, r6
 8001a00:	d11a      	bne.n	8001a38 <_printf_common+0xc8>
 8001a02:	2000      	movs	r0, #0
 8001a04:	e008      	b.n	8001a18 <_printf_common+0xa8>
 8001a06:	2301      	movs	r3, #1
 8001a08:	4652      	mov	r2, sl
 8001a0a:	4641      	mov	r1, r8
 8001a0c:	4638      	mov	r0, r7
 8001a0e:	47c8      	blx	r9
 8001a10:	3001      	adds	r0, #1
 8001a12:	d103      	bne.n	8001a1c <_printf_common+0xac>
 8001a14:	f04f 30ff 	mov.w	r0, #4294967295
 8001a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a1c:	3501      	adds	r5, #1
 8001a1e:	e7c6      	b.n	80019ae <_printf_common+0x3e>
 8001a20:	18e1      	adds	r1, r4, r3
 8001a22:	1c5a      	adds	r2, r3, #1
 8001a24:	2030      	movs	r0, #48	@ 0x30
 8001a26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001a2a:	4422      	add	r2, r4
 8001a2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001a30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001a34:	3302      	adds	r3, #2
 8001a36:	e7c7      	b.n	80019c8 <_printf_common+0x58>
 8001a38:	2301      	movs	r3, #1
 8001a3a:	4622      	mov	r2, r4
 8001a3c:	4641      	mov	r1, r8
 8001a3e:	4638      	mov	r0, r7
 8001a40:	47c8      	blx	r9
 8001a42:	3001      	adds	r0, #1
 8001a44:	d0e6      	beq.n	8001a14 <_printf_common+0xa4>
 8001a46:	3601      	adds	r6, #1
 8001a48:	e7d9      	b.n	80019fe <_printf_common+0x8e>
	...

08001a4c <_printf_i>:
 8001a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001a50:	7e0f      	ldrb	r7, [r1, #24]
 8001a52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001a54:	2f78      	cmp	r7, #120	@ 0x78
 8001a56:	4691      	mov	r9, r2
 8001a58:	4680      	mov	r8, r0
 8001a5a:	460c      	mov	r4, r1
 8001a5c:	469a      	mov	sl, r3
 8001a5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001a62:	d807      	bhi.n	8001a74 <_printf_i+0x28>
 8001a64:	2f62      	cmp	r7, #98	@ 0x62
 8001a66:	d80a      	bhi.n	8001a7e <_printf_i+0x32>
 8001a68:	2f00      	cmp	r7, #0
 8001a6a:	f000 80d1 	beq.w	8001c10 <_printf_i+0x1c4>
 8001a6e:	2f58      	cmp	r7, #88	@ 0x58
 8001a70:	f000 80b8 	beq.w	8001be4 <_printf_i+0x198>
 8001a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001a78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001a7c:	e03a      	b.n	8001af4 <_printf_i+0xa8>
 8001a7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001a82:	2b15      	cmp	r3, #21
 8001a84:	d8f6      	bhi.n	8001a74 <_printf_i+0x28>
 8001a86:	a101      	add	r1, pc, #4	@ (adr r1, 8001a8c <_printf_i+0x40>)
 8001a88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001a8c:	08001ae5 	.word	0x08001ae5
 8001a90:	08001af9 	.word	0x08001af9
 8001a94:	08001a75 	.word	0x08001a75
 8001a98:	08001a75 	.word	0x08001a75
 8001a9c:	08001a75 	.word	0x08001a75
 8001aa0:	08001a75 	.word	0x08001a75
 8001aa4:	08001af9 	.word	0x08001af9
 8001aa8:	08001a75 	.word	0x08001a75
 8001aac:	08001a75 	.word	0x08001a75
 8001ab0:	08001a75 	.word	0x08001a75
 8001ab4:	08001a75 	.word	0x08001a75
 8001ab8:	08001bf7 	.word	0x08001bf7
 8001abc:	08001b23 	.word	0x08001b23
 8001ac0:	08001bb1 	.word	0x08001bb1
 8001ac4:	08001a75 	.word	0x08001a75
 8001ac8:	08001a75 	.word	0x08001a75
 8001acc:	08001c19 	.word	0x08001c19
 8001ad0:	08001a75 	.word	0x08001a75
 8001ad4:	08001b23 	.word	0x08001b23
 8001ad8:	08001a75 	.word	0x08001a75
 8001adc:	08001a75 	.word	0x08001a75
 8001ae0:	08001bb9 	.word	0x08001bb9
 8001ae4:	6833      	ldr	r3, [r6, #0]
 8001ae6:	1d1a      	adds	r2, r3, #4
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	6032      	str	r2, [r6, #0]
 8001aec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001af0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001af4:	2301      	movs	r3, #1
 8001af6:	e09c      	b.n	8001c32 <_printf_i+0x1e6>
 8001af8:	6833      	ldr	r3, [r6, #0]
 8001afa:	6820      	ldr	r0, [r4, #0]
 8001afc:	1d19      	adds	r1, r3, #4
 8001afe:	6031      	str	r1, [r6, #0]
 8001b00:	0606      	lsls	r6, r0, #24
 8001b02:	d501      	bpl.n	8001b08 <_printf_i+0xbc>
 8001b04:	681d      	ldr	r5, [r3, #0]
 8001b06:	e003      	b.n	8001b10 <_printf_i+0xc4>
 8001b08:	0645      	lsls	r5, r0, #25
 8001b0a:	d5fb      	bpl.n	8001b04 <_printf_i+0xb8>
 8001b0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001b10:	2d00      	cmp	r5, #0
 8001b12:	da03      	bge.n	8001b1c <_printf_i+0xd0>
 8001b14:	232d      	movs	r3, #45	@ 0x2d
 8001b16:	426d      	negs	r5, r5
 8001b18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001b1c:	4858      	ldr	r0, [pc, #352]	@ (8001c80 <_printf_i+0x234>)
 8001b1e:	230a      	movs	r3, #10
 8001b20:	e011      	b.n	8001b46 <_printf_i+0xfa>
 8001b22:	6821      	ldr	r1, [r4, #0]
 8001b24:	6833      	ldr	r3, [r6, #0]
 8001b26:	0608      	lsls	r0, r1, #24
 8001b28:	f853 5b04 	ldr.w	r5, [r3], #4
 8001b2c:	d402      	bmi.n	8001b34 <_printf_i+0xe8>
 8001b2e:	0649      	lsls	r1, r1, #25
 8001b30:	bf48      	it	mi
 8001b32:	b2ad      	uxthmi	r5, r5
 8001b34:	2f6f      	cmp	r7, #111	@ 0x6f
 8001b36:	4852      	ldr	r0, [pc, #328]	@ (8001c80 <_printf_i+0x234>)
 8001b38:	6033      	str	r3, [r6, #0]
 8001b3a:	bf14      	ite	ne
 8001b3c:	230a      	movne	r3, #10
 8001b3e:	2308      	moveq	r3, #8
 8001b40:	2100      	movs	r1, #0
 8001b42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001b46:	6866      	ldr	r6, [r4, #4]
 8001b48:	60a6      	str	r6, [r4, #8]
 8001b4a:	2e00      	cmp	r6, #0
 8001b4c:	db05      	blt.n	8001b5a <_printf_i+0x10e>
 8001b4e:	6821      	ldr	r1, [r4, #0]
 8001b50:	432e      	orrs	r6, r5
 8001b52:	f021 0104 	bic.w	r1, r1, #4
 8001b56:	6021      	str	r1, [r4, #0]
 8001b58:	d04b      	beq.n	8001bf2 <_printf_i+0x1a6>
 8001b5a:	4616      	mov	r6, r2
 8001b5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8001b60:	fb03 5711 	mls	r7, r3, r1, r5
 8001b64:	5dc7      	ldrb	r7, [r0, r7]
 8001b66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001b6a:	462f      	mov	r7, r5
 8001b6c:	42bb      	cmp	r3, r7
 8001b6e:	460d      	mov	r5, r1
 8001b70:	d9f4      	bls.n	8001b5c <_printf_i+0x110>
 8001b72:	2b08      	cmp	r3, #8
 8001b74:	d10b      	bne.n	8001b8e <_printf_i+0x142>
 8001b76:	6823      	ldr	r3, [r4, #0]
 8001b78:	07df      	lsls	r7, r3, #31
 8001b7a:	d508      	bpl.n	8001b8e <_printf_i+0x142>
 8001b7c:	6923      	ldr	r3, [r4, #16]
 8001b7e:	6861      	ldr	r1, [r4, #4]
 8001b80:	4299      	cmp	r1, r3
 8001b82:	bfde      	ittt	le
 8001b84:	2330      	movle	r3, #48	@ 0x30
 8001b86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001b8a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001b8e:	1b92      	subs	r2, r2, r6
 8001b90:	6122      	str	r2, [r4, #16]
 8001b92:	f8cd a000 	str.w	sl, [sp]
 8001b96:	464b      	mov	r3, r9
 8001b98:	aa03      	add	r2, sp, #12
 8001b9a:	4621      	mov	r1, r4
 8001b9c:	4640      	mov	r0, r8
 8001b9e:	f7ff fee7 	bl	8001970 <_printf_common>
 8001ba2:	3001      	adds	r0, #1
 8001ba4:	d14a      	bne.n	8001c3c <_printf_i+0x1f0>
 8001ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8001baa:	b004      	add	sp, #16
 8001bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bb0:	6823      	ldr	r3, [r4, #0]
 8001bb2:	f043 0320 	orr.w	r3, r3, #32
 8001bb6:	6023      	str	r3, [r4, #0]
 8001bb8:	4832      	ldr	r0, [pc, #200]	@ (8001c84 <_printf_i+0x238>)
 8001bba:	2778      	movs	r7, #120	@ 0x78
 8001bbc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001bc0:	6823      	ldr	r3, [r4, #0]
 8001bc2:	6831      	ldr	r1, [r6, #0]
 8001bc4:	061f      	lsls	r7, r3, #24
 8001bc6:	f851 5b04 	ldr.w	r5, [r1], #4
 8001bca:	d402      	bmi.n	8001bd2 <_printf_i+0x186>
 8001bcc:	065f      	lsls	r7, r3, #25
 8001bce:	bf48      	it	mi
 8001bd0:	b2ad      	uxthmi	r5, r5
 8001bd2:	6031      	str	r1, [r6, #0]
 8001bd4:	07d9      	lsls	r1, r3, #31
 8001bd6:	bf44      	itt	mi
 8001bd8:	f043 0320 	orrmi.w	r3, r3, #32
 8001bdc:	6023      	strmi	r3, [r4, #0]
 8001bde:	b11d      	cbz	r5, 8001be8 <_printf_i+0x19c>
 8001be0:	2310      	movs	r3, #16
 8001be2:	e7ad      	b.n	8001b40 <_printf_i+0xf4>
 8001be4:	4826      	ldr	r0, [pc, #152]	@ (8001c80 <_printf_i+0x234>)
 8001be6:	e7e9      	b.n	8001bbc <_printf_i+0x170>
 8001be8:	6823      	ldr	r3, [r4, #0]
 8001bea:	f023 0320 	bic.w	r3, r3, #32
 8001bee:	6023      	str	r3, [r4, #0]
 8001bf0:	e7f6      	b.n	8001be0 <_printf_i+0x194>
 8001bf2:	4616      	mov	r6, r2
 8001bf4:	e7bd      	b.n	8001b72 <_printf_i+0x126>
 8001bf6:	6833      	ldr	r3, [r6, #0]
 8001bf8:	6825      	ldr	r5, [r4, #0]
 8001bfa:	6961      	ldr	r1, [r4, #20]
 8001bfc:	1d18      	adds	r0, r3, #4
 8001bfe:	6030      	str	r0, [r6, #0]
 8001c00:	062e      	lsls	r6, r5, #24
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	d501      	bpl.n	8001c0a <_printf_i+0x1be>
 8001c06:	6019      	str	r1, [r3, #0]
 8001c08:	e002      	b.n	8001c10 <_printf_i+0x1c4>
 8001c0a:	0668      	lsls	r0, r5, #25
 8001c0c:	d5fb      	bpl.n	8001c06 <_printf_i+0x1ba>
 8001c0e:	8019      	strh	r1, [r3, #0]
 8001c10:	2300      	movs	r3, #0
 8001c12:	6123      	str	r3, [r4, #16]
 8001c14:	4616      	mov	r6, r2
 8001c16:	e7bc      	b.n	8001b92 <_printf_i+0x146>
 8001c18:	6833      	ldr	r3, [r6, #0]
 8001c1a:	1d1a      	adds	r2, r3, #4
 8001c1c:	6032      	str	r2, [r6, #0]
 8001c1e:	681e      	ldr	r6, [r3, #0]
 8001c20:	6862      	ldr	r2, [r4, #4]
 8001c22:	2100      	movs	r1, #0
 8001c24:	4630      	mov	r0, r6
 8001c26:	f7fe fae3 	bl	80001f0 <memchr>
 8001c2a:	b108      	cbz	r0, 8001c30 <_printf_i+0x1e4>
 8001c2c:	1b80      	subs	r0, r0, r6
 8001c2e:	6060      	str	r0, [r4, #4]
 8001c30:	6863      	ldr	r3, [r4, #4]
 8001c32:	6123      	str	r3, [r4, #16]
 8001c34:	2300      	movs	r3, #0
 8001c36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001c3a:	e7aa      	b.n	8001b92 <_printf_i+0x146>
 8001c3c:	6923      	ldr	r3, [r4, #16]
 8001c3e:	4632      	mov	r2, r6
 8001c40:	4649      	mov	r1, r9
 8001c42:	4640      	mov	r0, r8
 8001c44:	47d0      	blx	sl
 8001c46:	3001      	adds	r0, #1
 8001c48:	d0ad      	beq.n	8001ba6 <_printf_i+0x15a>
 8001c4a:	6823      	ldr	r3, [r4, #0]
 8001c4c:	079b      	lsls	r3, r3, #30
 8001c4e:	d413      	bmi.n	8001c78 <_printf_i+0x22c>
 8001c50:	68e0      	ldr	r0, [r4, #12]
 8001c52:	9b03      	ldr	r3, [sp, #12]
 8001c54:	4298      	cmp	r0, r3
 8001c56:	bfb8      	it	lt
 8001c58:	4618      	movlt	r0, r3
 8001c5a:	e7a6      	b.n	8001baa <_printf_i+0x15e>
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	4632      	mov	r2, r6
 8001c60:	4649      	mov	r1, r9
 8001c62:	4640      	mov	r0, r8
 8001c64:	47d0      	blx	sl
 8001c66:	3001      	adds	r0, #1
 8001c68:	d09d      	beq.n	8001ba6 <_printf_i+0x15a>
 8001c6a:	3501      	adds	r5, #1
 8001c6c:	68e3      	ldr	r3, [r4, #12]
 8001c6e:	9903      	ldr	r1, [sp, #12]
 8001c70:	1a5b      	subs	r3, r3, r1
 8001c72:	42ab      	cmp	r3, r5
 8001c74:	dcf2      	bgt.n	8001c5c <_printf_i+0x210>
 8001c76:	e7eb      	b.n	8001c50 <_printf_i+0x204>
 8001c78:	2500      	movs	r5, #0
 8001c7a:	f104 0619 	add.w	r6, r4, #25
 8001c7e:	e7f5      	b.n	8001c6c <_printf_i+0x220>
 8001c80:	08001dee 	.word	0x08001dee
 8001c84:	08001dff 	.word	0x08001dff

08001c88 <memmove>:
 8001c88:	4288      	cmp	r0, r1
 8001c8a:	b510      	push	{r4, lr}
 8001c8c:	eb01 0402 	add.w	r4, r1, r2
 8001c90:	d902      	bls.n	8001c98 <memmove+0x10>
 8001c92:	4284      	cmp	r4, r0
 8001c94:	4623      	mov	r3, r4
 8001c96:	d807      	bhi.n	8001ca8 <memmove+0x20>
 8001c98:	1e43      	subs	r3, r0, #1
 8001c9a:	42a1      	cmp	r1, r4
 8001c9c:	d008      	beq.n	8001cb0 <memmove+0x28>
 8001c9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001ca2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001ca6:	e7f8      	b.n	8001c9a <memmove+0x12>
 8001ca8:	4402      	add	r2, r0
 8001caa:	4601      	mov	r1, r0
 8001cac:	428a      	cmp	r2, r1
 8001cae:	d100      	bne.n	8001cb2 <memmove+0x2a>
 8001cb0:	bd10      	pop	{r4, pc}
 8001cb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001cb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001cba:	e7f7      	b.n	8001cac <memmove+0x24>

08001cbc <_sbrk_r>:
 8001cbc:	b538      	push	{r3, r4, r5, lr}
 8001cbe:	4d06      	ldr	r5, [pc, #24]	@ (8001cd8 <_sbrk_r+0x1c>)
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	4604      	mov	r4, r0
 8001cc4:	4608      	mov	r0, r1
 8001cc6:	602b      	str	r3, [r5, #0]
 8001cc8:	f7ff f9ce 	bl	8001068 <_sbrk>
 8001ccc:	1c43      	adds	r3, r0, #1
 8001cce:	d102      	bne.n	8001cd6 <_sbrk_r+0x1a>
 8001cd0:	682b      	ldr	r3, [r5, #0]
 8001cd2:	b103      	cbz	r3, 8001cd6 <_sbrk_r+0x1a>
 8001cd4:	6023      	str	r3, [r4, #0]
 8001cd6:	bd38      	pop	{r3, r4, r5, pc}
 8001cd8:	200021b0 	.word	0x200021b0

08001cdc <memcpy>:
 8001cdc:	440a      	add	r2, r1
 8001cde:	4291      	cmp	r1, r2
 8001ce0:	f100 33ff 	add.w	r3, r0, #4294967295
 8001ce4:	d100      	bne.n	8001ce8 <memcpy+0xc>
 8001ce6:	4770      	bx	lr
 8001ce8:	b510      	push	{r4, lr}
 8001cea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001cee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001cf2:	4291      	cmp	r1, r2
 8001cf4:	d1f9      	bne.n	8001cea <memcpy+0xe>
 8001cf6:	bd10      	pop	{r4, pc}

08001cf8 <_realloc_r>:
 8001cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cfc:	4607      	mov	r7, r0
 8001cfe:	4614      	mov	r4, r2
 8001d00:	460d      	mov	r5, r1
 8001d02:	b921      	cbnz	r1, 8001d0e <_realloc_r+0x16>
 8001d04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001d08:	4611      	mov	r1, r2
 8001d0a:	f7ff bc4d 	b.w	80015a8 <_malloc_r>
 8001d0e:	b92a      	cbnz	r2, 8001d1c <_realloc_r+0x24>
 8001d10:	f7ff fbde 	bl	80014d0 <_free_r>
 8001d14:	4625      	mov	r5, r4
 8001d16:	4628      	mov	r0, r5
 8001d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d1c:	f000 f81a 	bl	8001d54 <_malloc_usable_size_r>
 8001d20:	4284      	cmp	r4, r0
 8001d22:	4606      	mov	r6, r0
 8001d24:	d802      	bhi.n	8001d2c <_realloc_r+0x34>
 8001d26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8001d2a:	d8f4      	bhi.n	8001d16 <_realloc_r+0x1e>
 8001d2c:	4621      	mov	r1, r4
 8001d2e:	4638      	mov	r0, r7
 8001d30:	f7ff fc3a 	bl	80015a8 <_malloc_r>
 8001d34:	4680      	mov	r8, r0
 8001d36:	b908      	cbnz	r0, 8001d3c <_realloc_r+0x44>
 8001d38:	4645      	mov	r5, r8
 8001d3a:	e7ec      	b.n	8001d16 <_realloc_r+0x1e>
 8001d3c:	42b4      	cmp	r4, r6
 8001d3e:	4622      	mov	r2, r4
 8001d40:	4629      	mov	r1, r5
 8001d42:	bf28      	it	cs
 8001d44:	4632      	movcs	r2, r6
 8001d46:	f7ff ffc9 	bl	8001cdc <memcpy>
 8001d4a:	4629      	mov	r1, r5
 8001d4c:	4638      	mov	r0, r7
 8001d4e:	f7ff fbbf 	bl	80014d0 <_free_r>
 8001d52:	e7f1      	b.n	8001d38 <_realloc_r+0x40>

08001d54 <_malloc_usable_size_r>:
 8001d54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001d58:	1f18      	subs	r0, r3, #4
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	bfbc      	itt	lt
 8001d5e:	580b      	ldrlt	r3, [r1, r0]
 8001d60:	18c0      	addlt	r0, r0, r3
 8001d62:	4770      	bx	lr

08001d64 <_init>:
 8001d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d66:	bf00      	nop
 8001d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d6a:	bc08      	pop	{r3}
 8001d6c:	469e      	mov	lr, r3
 8001d6e:	4770      	bx	lr

08001d70 <_fini>:
 8001d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d72:	bf00      	nop
 8001d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d76:	bc08      	pop	{r3}
 8001d78:	469e      	mov	lr, r3
 8001d7a:	4770      	bx	lr
 8001d7c:	0000      	movs	r0, r0
	...

08001d80 <__update_veneer>:
 8001d80:	f85f f000 	ldr.w	pc, [pc]	@ 8001d84 <__update_veneer+0x4>
 8001d84:	20000179 	.word	0x20000179

Disassembly of section .data:

20000000 <SystemCoreClock>:
20000000:	00f42400                                .$..

20000004 <uwTickPrio>:
20000004:	00000010                                ....

20000008 <uwTickFreq>:
20000008:	00000001                                ....

2000000c <_impure_ptr>:
2000000c:	20000010                                ... 

20000010 <_impure_data>:
20000010:	00000000 20002078 200020e0 20002148     ....x . . . H!. 
	...

2000005c <flash_erase_sector>:
{
2000005c:	b480      	push	{r7}
2000005e:	b087      	sub	sp, #28
20000060:	af00      	add	r7, sp, #0
20000062:	6078      	str	r0, [r7, #4]
    uint32_t* FLASH_SR = (uint32_t*)(FLASH_INTERFACE_BASE_ADDR + 0x0C);
20000064:	4b1e      	ldr	r3, [pc, #120]	@ (200000e0 <flash_erase_sector+0x84>)
20000066:	617b      	str	r3, [r7, #20]
    uint32_t* FLASH_CR = (uint32_t*)(FLASH_INTERFACE_BASE_ADDR + 0x10);
20000068:	4b1e      	ldr	r3, [pc, #120]	@ (200000e4 <flash_erase_sector+0x88>)
2000006a:	613b      	str	r3, [r7, #16]
    if (((*FLASH_CR) >> 31) == 1)
2000006c:	693b      	ldr	r3, [r7, #16]
2000006e:	681b      	ldr	r3, [r3, #0]
20000070:	0fdb      	lsrs	r3, r3, #31
20000072:	2b01      	cmp	r3, #1
20000074:	d107      	bne.n	20000086 <flash_erase_sector+0x2a>
        uint32_t* FLASH_KEYR = (uint32_t*)(FLASH_INTERFACE_BASE_ADDR + 0x04);
20000076:	4b1c      	ldr	r3, [pc, #112]	@ (200000e8 <flash_erase_sector+0x8c>)
20000078:	60fb      	str	r3, [r7, #12]
        *FLASH_KEYR = 0x45670123;
2000007a:	68fb      	ldr	r3, [r7, #12]
2000007c:	4a1b      	ldr	r2, [pc, #108]	@ (200000ec <flash_erase_sector+0x90>)
2000007e:	601a      	str	r2, [r3, #0]
        *FLASH_KEYR = 0xCDEF89AB;
20000080:	68fb      	ldr	r3, [r7, #12]
20000082:	4a1b      	ldr	r2, [pc, #108]	@ (200000f0 <flash_erase_sector+0x94>)
20000084:	601a      	str	r2, [r3, #0]
    if (sec_num > 7)
20000086:	687b      	ldr	r3, [r7, #4]
20000088:	2b07      	cmp	r3, #7
2000008a:	dc23      	bgt.n	200000d4 <flash_erase_sector+0x78>
    while (((*FLASH_SR >> 16) & 1) == 1);
2000008c:	bf00      	nop
2000008e:	697b      	ldr	r3, [r7, #20]
20000090:	681b      	ldr	r3, [r3, #0]
20000092:	0c1b      	lsrs	r3, r3, #16
20000094:	f003 0301 	and.w	r3, r3, #1
20000098:	2b00      	cmp	r3, #0
2000009a:	d1f8      	bne.n	2000008e <flash_erase_sector+0x32>
    *FLASH_CR |= (1 << 1);              // SER = 1
2000009c:	693b      	ldr	r3, [r7, #16]
2000009e:	681b      	ldr	r3, [r3, #0]
200000a0:	f043 0202 	orr.w	r2, r3, #2
200000a4:	693b      	ldr	r3, [r7, #16]
200000a6:	601a      	str	r2, [r3, #0]
    *FLASH_CR |= (sec_num << 3);        // SNB[3:0] = sector number
200000a8:	693b      	ldr	r3, [r7, #16]
200000aa:	681a      	ldr	r2, [r3, #0]
200000ac:	687b      	ldr	r3, [r7, #4]
200000ae:	00db      	lsls	r3, r3, #3
200000b0:	431a      	orrs	r2, r3
200000b2:	693b      	ldr	r3, [r7, #16]
200000b4:	601a      	str	r2, [r3, #0]
    *FLASH_CR |= (1 << 16);             // STRT = 1
200000b6:	693b      	ldr	r3, [r7, #16]
200000b8:	681b      	ldr	r3, [r3, #0]
200000ba:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
200000be:	693b      	ldr	r3, [r7, #16]
200000c0:	601a      	str	r2, [r3, #0]
    while (((*FLASH_SR >> 16) & 1) == 1);
200000c2:	bf00      	nop
200000c4:	697b      	ldr	r3, [r7, #20]
200000c6:	681b      	ldr	r3, [r3, #0]
200000c8:	0c1b      	lsrs	r3, r3, #16
200000ca:	f003 0301 	and.w	r3, r3, #1
200000ce:	2b00      	cmp	r3, #0
200000d0:	d1f8      	bne.n	200000c4 <flash_erase_sector+0x68>
200000d2:	e000      	b.n	200000d6 <flash_erase_sector+0x7a>
        return;
200000d4:	bf00      	nop
}
200000d6:	371c      	adds	r7, #28
200000d8:	46bd      	mov	sp, r7
200000da:	f85d 7b04 	ldr.w	r7, [sp], #4
200000de:	4770      	bx	lr
200000e0:	40023c0c 	.word	0x40023c0c
200000e4:	40023c10 	.word	0x40023c10
200000e8:	40023c04 	.word	0x40023c04
200000ec:	45670123 	.word	0x45670123
200000f0:	cdef89ab 	.word	0xcdef89ab

200000f4 <flash_program>:
{
200000f4:	b480      	push	{r7}
200000f6:	b087      	sub	sp, #28
200000f8:	af00      	add	r7, sp, #0
200000fa:	6078      	str	r0, [r7, #4]
200000fc:	460b      	mov	r3, r1
200000fe:	70fb      	strb	r3, [r7, #3]
    uint32_t* FLASH_SR = (uint32_t*)(FLASH_INTERFACE_BASE_ADDR + 0x0C);
20000100:	4b18      	ldr	r3, [pc, #96]	@ (20000164 <flash_program+0x70>)
20000102:	617b      	str	r3, [r7, #20]
    uint32_t* FLASH_CR = (uint32_t*)(FLASH_INTERFACE_BASE_ADDR + 0x10);
20000104:	4b18      	ldr	r3, [pc, #96]	@ (20000168 <flash_program+0x74>)
20000106:	613b      	str	r3, [r7, #16]
    if (((*FLASH_CR) >> 31) == 1)
20000108:	693b      	ldr	r3, [r7, #16]
2000010a:	681b      	ldr	r3, [r3, #0]
2000010c:	0fdb      	lsrs	r3, r3, #31
2000010e:	2b01      	cmp	r3, #1
20000110:	d107      	bne.n	20000122 <flash_program+0x2e>
        uint32_t* FLASH_KEYR = (uint32_t*)(FLASH_INTERFACE_BASE_ADDR + 0x04);
20000112:	4b16      	ldr	r3, [pc, #88]	@ (2000016c <flash_program+0x78>)
20000114:	60fb      	str	r3, [r7, #12]
        *FLASH_KEYR = 0x45670123;   // KEY1
20000116:	68fb      	ldr	r3, [r7, #12]
20000118:	4a15      	ldr	r2, [pc, #84]	@ (20000170 <flash_program+0x7c>)
2000011a:	601a      	str	r2, [r3, #0]
        *FLASH_KEYR = 0xCDEF89AB;   // KEY2
2000011c:	68fb      	ldr	r3, [r7, #12]
2000011e:	4a15      	ldr	r2, [pc, #84]	@ (20000174 <flash_program+0x80>)
20000120:	601a      	str	r2, [r3, #0]
    while (((*FLASH_SR >> 16) & 1) == 1);
20000122:	bf00      	nop
20000124:	697b      	ldr	r3, [r7, #20]
20000126:	681b      	ldr	r3, [r3, #0]
20000128:	0c1b      	lsrs	r3, r3, #16
2000012a:	f003 0301 	and.w	r3, r3, #1
2000012e:	2b00      	cmp	r3, #0
20000130:	d1f8      	bne.n	20000124 <flash_program+0x30>
    *FLASH_CR |= (1 << 0);
20000132:	693b      	ldr	r3, [r7, #16]
20000134:	681b      	ldr	r3, [r3, #0]
20000136:	f043 0201 	orr.w	r2, r3, #1
2000013a:	693b      	ldr	r3, [r7, #16]
2000013c:	601a      	str	r2, [r3, #0]
    *addr = val;
2000013e:	687b      	ldr	r3, [r7, #4]
20000140:	78fa      	ldrb	r2, [r7, #3]
20000142:	701a      	strb	r2, [r3, #0]
    while (((*FLASH_SR >> 16) & 1) == 1);
20000144:	bf00      	nop
20000146:	697b      	ldr	r3, [r7, #20]
20000148:	681b      	ldr	r3, [r3, #0]
2000014a:	0c1b      	lsrs	r3, r3, #16
2000014c:	f003 0301 	and.w	r3, r3, #1
20000150:	2b00      	cmp	r3, #0
20000152:	d1f8      	bne.n	20000146 <flash_program+0x52>
}
20000154:	bf00      	nop
20000156:	bf00      	nop
20000158:	371c      	adds	r7, #28
2000015a:	46bd      	mov	sp, r7
2000015c:	f85d 7b04 	ldr.w	r7, [sp], #4
20000160:	4770      	bx	lr
20000162:	bf00      	nop
20000164:	40023c0c 	.word	0x40023c0c
20000168:	40023c10 	.word	0x40023c10
2000016c:	40023c04 	.word	0x40023c04
20000170:	45670123 	.word	0x45670123
20000174:	cdef89ab 	.word	0xcdef89ab

20000178 <update>:
{
20000178:	b580      	push	{r7, lr}
2000017a:	b082      	sub	sp, #8
2000017c:	af00      	add	r7, sp, #0
	__asm("CPSID i");
2000017e:	b672      	cpsid	i
	if (receive_new_fw == 1)
20000180:	4b12      	ldr	r3, [pc, #72]	@ (200001cc <update+0x54>)
20000182:	781b      	ldrb	r3, [r3, #0]
20000184:	2b01      	cmp	r3, #1
20000186:	d11d      	bne.n	200001c4 <update+0x4c>
	    		flash_erase_sector(0);
20000188:	2000      	movs	r0, #0
2000018a:	f7ff ff67 	bl	2000005c <flash_erase_sector>
	    		for (int i = 0; i < sizeof(rx_buf); i++)
2000018e:	2300      	movs	r3, #0
20000190:	607b      	str	r3, [r7, #4]
20000192:	e00d      	b.n	200001b0 <update+0x38>
	    			flash_program(0x08000000 + i, rx_buf[i]);
20000194:	687b      	ldr	r3, [r7, #4]
20000196:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
2000019a:	4618      	mov	r0, r3
2000019c:	4a0c      	ldr	r2, [pc, #48]	@ (200001d0 <update+0x58>)
2000019e:	687b      	ldr	r3, [r7, #4]
200001a0:	4413      	add	r3, r2
200001a2:	781b      	ldrb	r3, [r3, #0]
200001a4:	4619      	mov	r1, r3
200001a6:	f7ff ffa5 	bl	200000f4 <flash_program>
	    		for (int i = 0; i < sizeof(rx_buf); i++)
200001aa:	687b      	ldr	r3, [r7, #4]
200001ac:	3301      	adds	r3, #1
200001ae:	607b      	str	r3, [r7, #4]
200001b0:	687b      	ldr	r3, [r7, #4]
200001b2:	f641 624f 	movw	r2, #7759	@ 0x1e4f
200001b6:	4293      	cmp	r3, r2
200001b8:	d9ec      	bls.n	20000194 <update+0x1c>
	    		uint32_t* AIRCR = (uint32_t*)(0xE000ED0C);
200001ba:	4b06      	ldr	r3, [pc, #24]	@ (200001d4 <update+0x5c>)
200001bc:	603b      	str	r3, [r7, #0]
	    		*AIRCR = (0x5FA << 16) | (1 << 2);
200001be:	683b      	ldr	r3, [r7, #0]
200001c0:	4a05      	ldr	r2, [pc, #20]	@ (200001d8 <update+0x60>)
200001c2:	601a      	str	r2, [r3, #0]
}
200001c4:	bf00      	nop
200001c6:	3708      	adds	r7, #8
200001c8:	46bd      	mov	sp, r7
200001ca:	bd80      	pop	{r7, pc}
200001cc:	2000206c 	.word	0x2000206c
200001d0:	2000021c 	.word	0x2000021c
200001d4:	e000ed0c 	.word	0xe000ed0c
200001d8:	05fa0004 	.word	0x05fa0004
