<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: csitx_soc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('csitx__soc_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">csitx_soc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="csitx__soc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  Copyright (c) Texas Instruments Incorporated 2020-2022</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *  All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#ifndef CSITX_SOC_H_</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define CSITX_SOC_H_</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/*                             Include Files                                  */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* None */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/*                           Macros &amp; Typedefs                                */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gaea8c1cc5fcb2aefb731ca08c7854f4bf">   72</a></span>&#160;<span class="preprocessor">#define CSITX_INSTANCE_ID_0               ((uint32_t) 0x0U)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#if defined (SOC_J721S2) || defined (SOC_J784S4)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define CSITX_INSTANCE_ID_1               ((uint32_t) 0x1U)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#if defined (SOC_J721S2) || defined (SOC_J784S4)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define CSITX_INSTANCE_ID_MAX             ((uint32_t)CSITX_INSTANCE_ID_1 + 1U)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga70fb7b55bf0d3691d29b9b7278f95f7a">   81</a></span>&#160;<span class="preprocessor">#define CSITX_INSTANCE_ID_MAX             ((uint32_t)CSITX_INSTANCE_ID_0 + 1U)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gaadb3ab2555f85ab227461c54a026ceb2">   94</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_STRMS_TX                       ((uint32_t) 1U)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gaa75b95f3f8c9cf88785747bee6658dce">   97</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_STRMS_COLORBAR                 ((uint32_t) 1U)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#if defined (SOC_J721E)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define CSITX_NUM_STRMS_LPBK                     ((uint32_t) 2U)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#elif defined (SOC_J721S2) || defined (SOC_J784S4)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define CSITX_NUM_STRMS_LPBK                     ((uint32_t) 1U)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga6233c4021353550af0fcbff0c159783b">  105</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_CH_TX                          ((uint32_t) 32U)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gae6e96b68ecfa9f490702a72423d10c42">  107</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_CH_LPBK                        ((uint32_t) 4U)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gac5a0bfaa8abafda48220cce033083290">  109</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_CH_TX_MAX                      ((uint32_t) (CSITX_NUM_CH_TX *\</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">                                                        CSITX_INSTANCE_ID_MAX))</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga66997e1358b09e3c9f7e586b8c6c3f57">  112</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_CH_COLORBAR_MAX                ((uint32_t) 1U)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gaa478a651b957b3ff5d84b8200ce1d412">  117</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_CH_LPBK_MAX                    ((uint32_t) (CSITX_NUM_CH_LPBK * \</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">                                                             CSITX_NUM_STRMS_LPBK))</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga016fed5bdeada220fc37f1df93bceff4">  122</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_CH_MAX         ((uint32_t) (CSITX_NUM_CH_TX +\</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">                                              CSITX_NUM_CH_COLORBAR_MAX +\</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">                                              CSITX_NUM_CH_LPBK_MAX))</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga07df222698087f900a18fb2647b70c9b">  127</a></span>&#160;<span class="preprocessor">#define CSITX_TX_DATA_LANES_MAX                  ((uint32_t)4U)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga38757c869af3c436e23ed0ee359495ab">  130</a></span>&#160;<span class="preprocessor">#define CSITX_TX_CLK_LANES_MAX                   ((uint32_t)1U)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga02489ae1af5dd8c1007833a65cd1b2a3">  132</a></span>&#160;<span class="preprocessor">#define CSITX_TX_VC_CFG_MAX                      ((uint32_t)16U)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gad9b8ad7f14b8dd4c3859734105cdea55">  134</a></span>&#160;<span class="preprocessor">#define CSITX_TX_DT_CFG_MAX                      ((uint32_t)16U)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga4ce507045f07e794f2651674f4d0b962">  136</a></span>&#160;<span class="preprocessor">#define CSITX_TX_STRM_NUM_MAX                    ((uint32_t)4U)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga6ab6bd5bf57a8ed0264000ffd12baf3b">  139</a></span>&#160;<span class="preprocessor">#define CSITX_TX_STRM_FIFO_FILL_LVL              ((uint32_t)720U)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga7437a8669a6624b5696391069568d0b1">  141</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_STRMS_TX_ID                    ((uint32_t) 0U)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga070d71149bb2eab18624652018b06b59">  143</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_STRMS_TX_COLORBAR              ((uint32_t) 1U)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gaaba34aa4c25fc3b47fd8eb2717d9cd50">  145</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_STRMS_TX_RETRANS_0             ((uint32_t) 2U)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gaedfdf2e01982b78e549a3c4206eb26c2">  147</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_STRMS_TX_RETRANS_1             ((uint32_t) 3U)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#if defined (SOC_J721S2) || defined (SOC_J784S4)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define CSI_TX_IF0_VBUS2APBCSI2TX_BASE      (CSL_CSI_TX_IF_V2_0_VBUS2APB_WRAP_VBUSP_APB_CSI2TX_V2_BASE)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define CSI_TX_IF0_TX_SHIM_CSI2TXIF_BASE    (CSL_CSI_TX_IF_V2_0_TX_SHIM_VBUSP_MMR_CSI2TXIF_V2_BASE)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define CSI_TX_IF1_VBUS2APBCSI2TX_BASE      (CSL_CSI_TX_IF_V2_1_VBUS2APB_WRAP_VBUSP_APB_CSI2TX_V2_BASE)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define CSI_TX_IF1_TX_SHIM_CSI2TXIF_BASE    (CSL_CSI_TX_IF_V2_1_TX_SHIM_VBUSP_MMR_CSI2TXIF_V2_BASE)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga8a029084920d99b7c10e055c588d7896">  156</a></span>&#160;<span class="preprocessor">#define CSI_TX_IF0_VBUS2APBCSI2TX_BASE      (CSL_CSI_TX_IF0_VBUS2APB_WRAP_VBUSP_APB_CSI2TX_BASE)</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga4489257a1ed7b56e483f8121d2b207eb">  157</a></span>&#160;<span class="preprocessor">#define CSI_TX_IF0_TX_SHIM_CSI2TXIF_BASE    (CSL_CSI_TX_IF0_TX_SHIM_VBUSP_MMR_CSI2TXIF_BASE)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga88907625dab245ec3fbc1f303ea57447">  168</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_80_TO_100_MBPS              ((uint32_t) 0x00U)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga21fc331dd4ae21eecd28f3005b9303b8">  170</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_100_TO_120_MBPS             ((uint32_t) 0x01U)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga64bef9326cd0e0b03e240ba62b9b77b4">  172</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_120_TO_160_MBPS             ((uint32_t) 0x02U)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga4c3c56da9e3dc1b46e96c2277857b648">  174</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_160_TO_200_MBPS             ((uint32_t) 0x03U)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga2902cd2685433b469b32d916c2d81e65">  176</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_200_TO_240_MBPS             ((uint32_t) 0x04U)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gad399f6780ee93426364162e60c244991">  178</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_240_TO_320_MBPS             ((uint32_t) 0x05U)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga8089d7c7f1d367e1e71b036935841ae6">  180</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_320_TO_390_MBPS             ((uint32_t) 0x06U)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga4d2625918d5481220b7395ec5e5face5">  182</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_390_TO_450_MBPS             ((uint32_t) 0x07U)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gab2824431d0e8776fbf8c78a8dce971d5">  184</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_450_TO_510_MBPS             ((uint32_t) 0x08U)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga1815490f329f8e12025ef92ed1fe4fc8">  186</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_510_TO_560_MBPS             ((uint32_t) 0x09U)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga5abb739fb7b3e423a354b7ee1035f374">  188</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_560_TO_640_MBPS             ((uint32_t) 0x0AU)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gae0591adea460eb92610393442fde943e">  190</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_640_TO_690_MBPS             ((uint32_t) 0x0BU)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gadcef612845c04c97439ac084e06709d3">  192</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_690_TO_770_MBPS             ((uint32_t) 0x0CU)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gacde64df6424ed9140cb6dc7c367cf240">  194</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_770_TO_870_MBPS             ((uint32_t) 0x0DU)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gae6557c836acbd6a1a5cda7d729dfe5a1">  196</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_870_TO_950_MBPS             ((uint32_t) 0x0EU)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gaa830692b3bd52bafb5e07cd44dd1140e">  198</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_950_TO_1000_MBPS            ((uint32_t) 0x0FU)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga35a6c9c9519621eb2a2dd4afbce6b382">  200</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_1000_TO_1200_MBPS           ((uint32_t) 0x10U)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga0b418f979d64abff68dc2d6f9aeba878">  202</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_1200_TO_1400_MBPS           ((uint32_t) 0x11U)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga82a71280bd5b199a9d4bb5706d209fcb">  204</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_1400_TO_1600_MBPS           ((uint32_t) 0x12U)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga310ebd95225066d49ad75ffec3bf6d0d">  206</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_1600_TO_1800_MBPS           ((uint32_t) 0x13U)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga9e3d122dc590fa04efab08a247d03327">  208</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_1800_TO_2000_MBPS           ((uint32_t) 0x14U)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gaf87725a75a2d20a9210434ff43196ed7">  210</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_2000_TO_2200_MBPS           ((uint32_t) 0x15U)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga290e9dcd1d47d1be623016336d03d23d">  212</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_2200_TO_2500_MBPS           ((uint32_t) 0x16U)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga094dcbbe45fb914fbe15dde8b1feeebe">  214</a></span>&#160;<span class="preprocessor">#define CSITX_LANE_BAND_SPEED_RESERVED                    ((uint32_t) 0x17U)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gaf92f09613985319f5fe5c6b7bac66a60">  225</a></span>&#160;<span class="preprocessor">#define CSITX_CLK_MODE_CONTINUOUS                         ((uint32_t) 0x0U)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga71a67cbdfae6b9f00ba910ee26a7c323">  227</a></span>&#160;<span class="preprocessor">#define CSITX_CLK_MODE_NON_CONTINUOUS                     ((uint32_t) 0x1U)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga257997077183d70c51a1e7a9683ecad4">  238</a></span>&#160;<span class="preprocessor">#define CSITX_DPHY_MODE_ULP                               ((uint32_t) 0x0U)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga4fdd807d180ef5a477c0021d0da10a88">  240</a></span>&#160;<span class="preprocessor">#define CSITX_DPHY_MODE_HIGH_SPEED                        ((uint32_t) 0x1U)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gac5f4939ac094813dbddab717b367be35">  242</a></span>&#160;<span class="preprocessor">#define CSITX_DPHY_MODE_LOW_POWER                         ((uint32_t) 0x2U)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gafd9da7298b3b235cbfabeb186864f006">  246</a></span>&#160;<span class="preprocessor">#define CSITX_NUM_STREAM                             (1U)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#if defined (SOC_J721S2) || defined (SOC_J784S4)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#if defined (BUILD_MCU2_0)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_0_TX_INTR                (CSLR_R5FSS0_CORE0_INTR_CSI_TX_IF_V2_0_CSI_INTERRUPT_0)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_0_LVL_INTR               (CSLR_R5FSS0_CORE0_INTR_CSI_TX_IF_V2_0_CSI_LEVEL_0)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_1_TX_INTR                (CSLR_R5FSS0_CORE0_INTR_CSI_TX_IF_V2_1_CSI_INTERRUPT_0)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_1_LVL_INTR               (CSLR_R5FSS0_CORE0_INTR_CSI_TX_IF_V2_1_CSI_LEVEL_0)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#elif defined (BUILD_MCU2_1)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_0_TX_INTR                (CSLR_R5FSS0_CORE1_INTR_CSI_TX_IF_V2_0_CSI_INTERRUPT_0)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_0_LVL_INTR               (CSLR_R5FSS0_CORE1_INTR_CSI_TX_IF_V2_0_CSI_LEVEL_0)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_1_TX_INTR                (CSLR_R5FSS0_CORE1_INTR_CSI_TX_IF_V2_1_CSI_INTERRUPT_0)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_1_LVL_INTR               (CSLR_R5FSS0_CORE1_INTR_CSI_TX_IF_V2_1_CSI_LEVEL_0)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#elif defined (BUILD_MPU1_0)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">// TODO: Need to figure these out.</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span><span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_0_TX_INTR                (CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CSI_TX_IF_V2_0_CSI_INTERRUPT_0)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_0_LVL_INTR               (CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CSI_TX_IF_V2_0_CSI_LEVEL_0)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_1_TX_INTR                (CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CSI_TX_IF_V2_1_CSI_INTERRUPT_0)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_1_LVL_INTR               (CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CSI_TX_IF_V2_1_CSI_LEVEL_0)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* BUILD_MCU2_0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#if defined (BUILD_MCU2_0) || defined (BUILD_MCU2_1)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_0_TX_INTR                (267U)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_0_LVL_INTR               (268U)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#if defined (BUILD_MPU1_0)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_0_TX_INTR                (180U)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define CSITX_CORE_INTR_NUM_MOD_0_LVL_INTR               (181U)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (BUILD_MCU2_0) || defined (BUILD_MCU2_1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SOC_J721S2 || SOC_J784S4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gaf5488f0bfad7d88d052b6ad0dc12d9d1">  317</a></span>&#160;<span class="preprocessor">#define CSITX_STREAM_ID_INST_0_STRM_0                      ((uint32_t) 0x0U)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gac334257633146779ecfb264ceaf0bc53">  319</a></span>&#160;<span class="preprocessor">#define CSITX_STREAM_ID_INST_0_STRM_1                      ((uint32_t) 0x1U)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gab45d11271c83a51c4b4080bd50a6ab49">  321</a></span>&#160;<span class="preprocessor">#define CSITX_STREAM_ID_INST_0_STRM_2                      ((uint32_t) 0x2U)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga62209f2f319bc8de148727fc27dee538">  323</a></span>&#160;<span class="preprocessor">#define CSITX_STREAM_ID_INST_0_STRM_3                      ((uint32_t) 0x3U)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga12119abc613b51693e32b00c2994f136">  325</a></span>&#160;<span class="preprocessor">#define CSITX_STREAM_ID_INST_1_STRM_0                      ((uint32_t) 0x4U)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gaba1b7dc97ae64c2180edb403621f8ed0">  327</a></span>&#160;<span class="preprocessor">#define CSITX_STREAM_ID_INST_1_STRM_1                      ((uint32_t) 0x5U)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#ga3785026661f01581eba3fa7ccd186f50">  329</a></span>&#160;<span class="preprocessor">#define CSITX_STREAM_ID_INST_1_STRM_2                      ((uint32_t) 0x6U)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__DRV__CSITX__SOC__MODULE.html#gaae5ee2c9e6db75e877442b34aa97bd74">  331</a></span>&#160;<span class="preprocessor">#define CSITX_STREAM_ID_INST_1_STRM_3                      ((uint32_t) 0x7U)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/*                         Structure Declarations                             */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html">  340</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;{</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a467b1c222b9bd105798066a75b6bcb67">  342</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a467b1c222b9bd105798066a75b6bcb67">inst</a>;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a0c73c2c1592dc04e0a5430db93e86272">  345</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a0c73c2c1592dc04e0a5430db93e86272">psmClkFreqDiv</a>;</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a6f97750c861588d995ffc20178d4f690">  348</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a6f97750c861588d995ffc20178d4f690">pllByteClkDiv</a>;</div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a59633b60d8edcd5c4a1d695f1dba57eb">  358</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a59633b60d8edcd5c4a1d695f1dba57eb">pwmCtrlDivLow</a>;</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#aba8ce6298cba0657ad74eb031d51b9a7">  361</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#aba8ce6298cba0657ad74eb031d51b9a7">pwmCtrlDivHigh</a>;</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a2052363971b50a48e453017c02f413e6">  364</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a2052363971b50a48e453017c02f413e6">pllLockThreshold</a>;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#abb34e2a408174e2bc93d63b3cd3faeae">  367</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#abb34e2a408174e2bc93d63b3cd3faeae">pllLockStart</a>;</div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#abeb69eeb2f00f81188f13b6cb6cca690">  370</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#abeb69eeb2f00f81188f13b6cb6cca690">pllIpDiv</a>;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a6ea7b60cea4f8a559bd6cf1b146588b4">  373</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a6ea7b60cea4f8a559bd6cf1b146588b4">pllOpDiv</a>;</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a4d3c572f6430cf3bb3db9c6021618937">  376</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a4d3c572f6430cf3bb3db9c6021618937">pllFbDiv</a>;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a41a6990fafdb341c4ca2099412b940a2">  379</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a41a6990fafdb341c4ca2099412b940a2">pllPd</a>;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a0a8fa28657e13f08879997a17dde1a67">  382</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a0a8fa28657e13f08879997a17dde1a67">laneBandSpeed</a>;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#abc8e81b9e34c6bfae4e91cb870322d0f">  388</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#abc8e81b9e34c6bfae4e91cb870322d0f">waitBurstTime</a>;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a88a192cc137c82b930d31baabd048f25">  392</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a88a192cc137c82b930d31baabd048f25">txClkExitTime</a>;</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a1f6685d3f5ca0ff436828cda93e2e98c">  396</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a1f6685d3f5ca0ff436828cda93e2e98c">dlWkupTime</a>;</div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a6a03160e5ef866ddb6a90bd7104413fb">  399</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a6a03160e5ef866ddb6a90bd7104413fb">clWkupTime</a>;</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a419e8860ddd420d3c1e7b6103f6c5883">  402</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a419e8860ddd420d3c1e7b6103f6c5883">clkMode</a>;</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a3042ee9dbbc2f7ae10e2835b54ef92f1">  405</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a3042ee9dbbc2f7ae10e2835b54ef92f1">dphyMode</a>;</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#aff8ed8decbe85ebb89ded34b1012e47e">  410</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#aff8ed8decbe85ebb89ded34b1012e47e">clSlewRateCtrl</a>;</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a619d9bc6c40fcea227998782bc092522">  419</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a619d9bc6c40fcea227998782bc092522">dlSlewRateCtrl</a>;</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="structCsitx__DPhyCfg.html#a8e067f3b172970d7214e08b7095adf0d">  428</a></span>&#160;    uint32_t <a class="code" href="structCsitx__DPhyCfg.html#a8e067f3b172970d7214e08b7095adf0d">laneSpeedMbps</a>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;} <a class="code" href="structCsitx__DPhyCfg.html">Csitx_DPhyCfg</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/*                            Global Variables                                */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/* None */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/*                          Function Declarations                             */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__CSITX__SOC__MODULE.html#gae21927db041ebb6b856eae26c3c88eed">Csitx_initDPhyCfgParams</a>(<a class="code" href="structCsitx__DPhyCfg.html">Csitx_DPhyCfg</a> *dphyCfg);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/*                       Static Function Definitions                          */</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* None */</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;}</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #ifndef CSITX_SOC_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* @} */</span></div><div class="ttc" id="structCsitx__DPhyCfg_html_a59633b60d8edcd5c4a1d695f1dba57eb"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a59633b60d8edcd5c4a1d695f1dba57eb">Csitx_DPhyCfg::pwmCtrlDivLow</a></div><div class="ttdeci">uint32_t pwmCtrlDivLow</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:358</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a88a192cc137c82b930d31baabd048f25"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a88a192cc137c82b930d31baabd048f25">Csitx_DPhyCfg::txClkExitTime</a></div><div class="ttdeci">uint32_t txClkExitTime</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:392</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_abb34e2a408174e2bc93d63b3cd3faeae"><div class="ttname"><a href="structCsitx__DPhyCfg.html#abb34e2a408174e2bc93d63b3cd3faeae">Csitx_DPhyCfg::pllLockStart</a></div><div class="ttdeci">uint32_t pllLockStart</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:367</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a619d9bc6c40fcea227998782bc092522"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a619d9bc6c40fcea227998782bc092522">Csitx_DPhyCfg::dlSlewRateCtrl</a></div><div class="ttdeci">uint32_t dlSlewRateCtrl</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:419</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a0c73c2c1592dc04e0a5430db93e86272"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a0c73c2c1592dc04e0a5430db93e86272">Csitx_DPhyCfg::psmClkFreqDiv</a></div><div class="ttdeci">uint32_t psmClkFreqDiv</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:345</div></div>
<div class="ttc" id="group__DRV__CSITX__SOC__MODULE_html_gae21927db041ebb6b856eae26c3c88eed"><div class="ttname"><a href="group__DRV__CSITX__SOC__MODULE.html#gae21927db041ebb6b856eae26c3c88eed">Csitx_initDPhyCfgParams</a></div><div class="ttdeci">void Csitx_initDPhyCfgParams(Csitx_DPhyCfg *dphyCfg)</div><div class="ttdoc">Csitx_DPhyCfg structure init function.</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a2052363971b50a48e453017c02f413e6"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a2052363971b50a48e453017c02f413e6">Csitx_DPhyCfg::pllLockThreshold</a></div><div class="ttdeci">uint32_t pllLockThreshold</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:364</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a3042ee9dbbc2f7ae10e2835b54ef92f1"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a3042ee9dbbc2f7ae10e2835b54ef92f1">Csitx_DPhyCfg::dphyMode</a></div><div class="ttdeci">uint32_t dphyMode</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:405</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_abc8e81b9e34c6bfae4e91cb870322d0f"><div class="ttname"><a href="structCsitx__DPhyCfg.html#abc8e81b9e34c6bfae4e91cb870322d0f">Csitx_DPhyCfg::waitBurstTime</a></div><div class="ttdeci">uint32_t waitBurstTime</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:388</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a4d3c572f6430cf3bb3db9c6021618937"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a4d3c572f6430cf3bb3db9c6021618937">Csitx_DPhyCfg::pllFbDiv</a></div><div class="ttdeci">uint32_t pllFbDiv</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:376</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a419e8860ddd420d3c1e7b6103f6c5883"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a419e8860ddd420d3c1e7b6103f6c5883">Csitx_DPhyCfg::clkMode</a></div><div class="ttdeci">uint32_t clkMode</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:402</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a6ea7b60cea4f8a559bd6cf1b146588b4"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a6ea7b60cea4f8a559bd6cf1b146588b4">Csitx_DPhyCfg::pllOpDiv</a></div><div class="ttdeci">uint32_t pllOpDiv</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:373</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a41a6990fafdb341c4ca2099412b940a2"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a41a6990fafdb341c4ca2099412b940a2">Csitx_DPhyCfg::pllPd</a></div><div class="ttdeci">uint32_t pllPd</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:379</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a8e067f3b172970d7214e08b7095adf0d"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a8e067f3b172970d7214e08b7095adf0d">Csitx_DPhyCfg::laneSpeedMbps</a></div><div class="ttdeci">uint32_t laneSpeedMbps</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:428</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_aba8ce6298cba0657ad74eb031d51b9a7"><div class="ttname"><a href="structCsitx__DPhyCfg.html#aba8ce6298cba0657ad74eb031d51b9a7">Csitx_DPhyCfg::pwmCtrlDivHigh</a></div><div class="ttdeci">uint32_t pwmCtrlDivHigh</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:361</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html"><div class="ttname"><a href="structCsitx__DPhyCfg.html">Csitx_DPhyCfg</a></div><div class="ttdoc">D-PHY configuration structure.</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:340</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_abeb69eeb2f00f81188f13b6cb6cca690"><div class="ttname"><a href="structCsitx__DPhyCfg.html#abeb69eeb2f00f81188f13b6cb6cca690">Csitx_DPhyCfg::pllIpDiv</a></div><div class="ttdeci">uint32_t pllIpDiv</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:370</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_aff8ed8decbe85ebb89ded34b1012e47e"><div class="ttname"><a href="structCsitx__DPhyCfg.html#aff8ed8decbe85ebb89ded34b1012e47e">Csitx_DPhyCfg::clSlewRateCtrl</a></div><div class="ttdeci">uint32_t clSlewRateCtrl</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:410</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a0a8fa28657e13f08879997a17dde1a67"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a0a8fa28657e13f08879997a17dde1a67">Csitx_DPhyCfg::laneBandSpeed</a></div><div class="ttdeci">uint32_t laneBandSpeed</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:382</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a467b1c222b9bd105798066a75b6bcb67"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a467b1c222b9bd105798066a75b6bcb67">Csitx_DPhyCfg::inst</a></div><div class="ttdeci">uint32_t inst</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:342</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a6f97750c861588d995ffc20178d4f690"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a6f97750c861588d995ffc20178d4f690">Csitx_DPhyCfg::pllByteClkDiv</a></div><div class="ttdeci">uint32_t pllByteClkDiv</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:348</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a1f6685d3f5ca0ff436828cda93e2e98c"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a1f6685d3f5ca0ff436828cda93e2e98c">Csitx_DPhyCfg::dlWkupTime</a></div><div class="ttdeci">uint32_t dlWkupTime</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:396</div></div>
<div class="ttc" id="structCsitx__DPhyCfg_html_a6a03160e5ef866ddb6a90bd7104413fb"><div class="ttname"><a href="structCsitx__DPhyCfg.html#a6a03160e5ef866ddb6a90bd7104413fb">Csitx_DPhyCfg::clWkupTime</a></div><div class="ttdeci">uint32_t clWkupTime</div><div class="ttdef"><b>Definition:</b> csitx_soc.h:399</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_93501a11e921083efbd154e0cdff5f10.html">packages</a></li><li class="navelem"><a class="el" href="dir_b59fa847594ba2e55d37d32c1afb17da.html">ti</a></li><li class="navelem"><a class="el" href="dir_942fd6eb55710291a36b82388287297e.html">drv</a></li><li class="navelem"><a class="el" href="dir_f960e7af1b9f4f87aeb4b6450316ee0e.html">csitx</a></li><li class="navelem"><a class="el" href="dir_22ee32286fe24ca11ccd0e78eda1df08.html">soc</a></li><li class="navelem"><a class="el" href="dir_c462d315ae8a78a36564e63f16fb1990.html">V0</a></li><li class="navelem"><a class="el" href="csitx__soc_8h.html">csitx_soc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
