module dff(Q,D,RST,CLK);
input CLK,RST,D;
output reg Q;

always@(posedge CLK,negedge RST)begin
if(!RST)begin
Q=0;
end else begin 
Q=D;
end
end
endmodule
