*************************************************
   ChampSim Multicore Out-of-Order Simulator
   Last compiled: Aug 24 2024 09:33:30
*************************************************

trace_0 ./LLM_Traces/2B_Traces_SelfAttention_Phythia-70M-Seq1024-07-08-0125.champsim.xz
CPU 0 L2C IP-based stride prefetcher
warmup_instructions 0
simulation_instructions 1000000
champsim_seed 200

num_cpus 1
cpu_freq 4000
dram_io_freq 2400
page_size 4096
block_size 64
max_read_per_cycle 8
max_fill_per_cycle 1
dram_channels 1
dram_ranks 1
dram_banks 8
dram_rows 65536
dram_columns 128
dram_row_size 8
dram_size 4096
dram_pages 1048576

fetch_width 6
decode_width 6
exec_width 4
lq_width 2
sq_width 2
retire_width 4
scheduler_size 128
branch_mispredict_penalty 20
rob_size 256
lq_size 72
sq_size 56
num_instr_destinations_sparc 4
num_instr_destinations 2
num_instr_sources 4

itlb_set 16
itlb_way 8
itlb_rq_size 16
itlb_wq_size 16
itlb_pq_size 0
itlb_mshr_size 8
itlb_latency 1

dtlb_set 16
dtlb_way 4
dtlb_rq_size 16
dtlb_wq_size 16
dtlb_pq_size 0
dtlb_mshr_size 8
dtlb_latency 1

stlb_set 128
stlb_way 12
stlb_rq_size 32
stlb_wq_size 32
stlb_pq_size 0
stlb_mshr_size 16
stlb_latency 8

l1i_size 32
l1i_set 64
l1i_way 8
l1i_rq_size 64
l1i_wq_size 64
l1i_pq_size 8
l1i_mshr_size 8
l1i_latency 1

l1d_size 32
l1d_set 64
l1d_way 8
l1d_rq_size 64
l1d_wq_size 64
l1d_pq_size 8
l1d_mshr_size 16
l1d_latency 4

l2c_size 512
l2c_set 1024
l2c_way 8
l2c_rq_size 32
l2c_wq_size 32
l2c_pq_size 16
l2c_mshr_size 32
l2c_latency 10

llc_size 2048
llc_set 2048
llc_way 16
llc_rq_size 32
llc_wq_size 32
llc_pq_size 32
llc_mshr_size 64
llc_latency 20

dram_channel_width 8
dram_wq_size 64
dram_rq_size 64
tRP 15
tRCD 15
tCAS 12.5
dram_dbus_turn_around_time 30
dram_write_high_wm 56
dram_write_low_wm 48
min_dram_writes_per_switch 16
dram_mtps 2400
dram_dbus_return_time 13


CPU 0 L2C next line prefetcher initialized


Cache Size: 512
number of cache lines: 8192

Warmup complete CPU  0 instructions:          4 cycles:          8 (Simulation time: 0 hr 0 min 0 sec) 

Heartbeat CPU  0 instr:    1000001 cyc:     859567 curr IPC: 1.16338 AVG IPC: 1.16338 (Sim:0h0m14s) 
Finished CPU 0 instr: 1000001 cyc: 859560 AVG IPC: 1.16339 (Sim time: 0h0m14s

ChampSim completed all CPUs

[ROI Statistics]
Core_0_instructions 1000001
Core_0_cycles 859560
Core_0_IPC 1.16339

Core_0_branch_prediction_accuracy 94.70182
Core_0_branch_MPKI 0.42200
Core_0_average_ROB_occupancy_at_mispredict 215.74645

Core_0_L1D_total_access 124462
Core_0_L1D_total_hit 94042 L1D_total_Hit Ratio: 0.75559
Core_0_L1D_total_miss 30420
Core_0_L1D_loads 121754
Core_0_L1D_load_hit 93874 L1D_load_Hit Ratio: 0.77101
Core_0_L1D_load_miss 27880
Core_0_L1D_RFOs 2708
Core_0_L1D_RFO_hit 168 L1D_RFO_Hit Ratio: 0.06204
Core_0_L1D_RFO_miss 2540
Core_0_L1D_prefetches 0
Core_0_L1D_prefetch_hit 0 L1D_prefetch_Hit Ratio: -nan
Core_0_L1D_prefetch_miss 0
Core_0_L1D_writebacks 0
Core_0_L1D_writeback_hit 0 L1D_writeback_Hit Ratio: -nan
Core_0_L1D_writeback_miss 0
Core_0_L1D_prefetch_requested 0
Core_0_L1D_prefetch_issued 0
Core_0_L1D_prefetch_useful 0 L1D_Total_Hit Ratio: -nan
Core_0_L1D_prefetch_useless 0
Core_0_L1D_prefetch_late 0
Core_0_L1D_average_miss_latency 53.10273

Core_0_L1I_total_access 229317
Core_0_L1I_total_hit 229252 L1I_total_Hit Ratio: 0.99972
Core_0_L1I_total_miss 65
Core_0_L1I_loads 229317
Core_0_L1I_load_hit 229252 L1I_load_Hit Ratio: 0.99972
Core_0_L1I_load_miss 65
Core_0_L1I_RFOs 0
Core_0_L1I_RFO_hit 0 L1I_RFO_Hit Ratio: -nan
Core_0_L1I_RFO_miss 0
Core_0_L1I_prefetches 0
Core_0_L1I_prefetch_hit 0 L1I_prefetch_Hit Ratio: -nan
Core_0_L1I_prefetch_miss 0
Core_0_L1I_writebacks 0
Core_0_L1I_writeback_hit 0 L1I_writeback_Hit Ratio: -nan
Core_0_L1I_writeback_miss 0
Core_0_L1I_prefetch_requested 0
Core_0_L1I_prefetch_issued 0
Core_0_L1I_prefetch_useful 0 L1I_Total_Hit Ratio: -nan
Core_0_L1I_prefetch_useless 0
Core_0_L1I_prefetch_late 0
Core_0_L1I_average_miss_latency 185.13846

Core_0_L2C_total_access 101273
Core_0_L2C_total_hit 85755 L2C_total_Hit Ratio: 0.84677
Core_0_L2C_total_miss 15518
Core_0_L2C_loads 27945
Core_0_L2C_load_hit 24847 L2C_load_Hit Ratio: 0.88914
Core_0_L2C_load_miss 3098
Core_0_L2C_RFOs 2540
Core_0_L2C_RFO_hit 2358 L2C_RFO_Hit Ratio: 0.92835
Core_0_L2C_RFO_miss 182
Core_0_L2C_prefetches 68210
Core_0_L2C_prefetch_hit 55972 L2C_prefetch_Hit Ratio: 0.82058
Core_0_L2C_prefetch_miss 12238
Core_0_L2C_writebacks 2578
Core_0_L2C_writeback_hit 2578 L2C_writeback_Hit Ratio: 1.00000
Core_0_L2C_writeback_miss 0
Core_0_L2C_prefetch_requested 118190
Core_0_L2C_prefetch_issued 78395
Core_0_L2C_prefetch_useful 7807 L2C_Total_Hit Ratio: 0.09959
Core_0_L2C_prefetch_useless 3792
Core_0_L2C_prefetch_late 400
Core_0_L2C_average_miss_latency 276.42583

Core_0_LLC_total_access 17904
Core_0_LLC_total_hit 2670 LLC_total_Hit Ratio: 0.14913
Core_0_LLC_total_miss 15234
Core_0_LLC_loads 2698
Core_0_LLC_load_hit 47 LLC_load_Hit Ratio: 0.01742
Core_0_LLC_load_miss 2651
Core_0_LLC_RFOs 182
Core_0_LLC_RFO_hit 8 LLC_RFO_Hit Ratio: 0.04396
Core_0_LLC_RFO_miss 174
Core_0_LLC_prefetches 12659
Core_0_LLC_prefetch_hit 250 LLC_prefetch_Hit Ratio: 0.01975
Core_0_LLC_prefetch_miss 12409
Core_0_LLC_writebacks 2365
Core_0_LLC_writeback_hit 2365 LLC_writeback_Hit Ratio: 1.00000
Core_0_LLC_writeback_miss 0
Core_0_LLC_prefetch_requested 0
Core_0_LLC_prefetch_issued 0
Core_0_LLC_prefetch_useful 28 LLC_Total_Hit Ratio: inf
Core_0_LLC_prefetch_useless 3164
Core_0_LLC_prefetch_late 0
Core_0_LLC_average_miss_latency 240.82992

Core_0_major_page_fault 0
Core_0_minor_page_fault 1678

CPU 0 L2C PC-based stride prefetcher final stats
Hit Total: 49424 Coverage: 56.05576%
 		NxtLine: 24116 	Stride: 7471 	Markov: 17837
Hit Ratio: 	NxtLine: 48.79411% 	Stride: 15.11614% 	Markov: 36.08975%
Channel_0_RQ_row_buffer_hit 6720
Channel_0_RQ_row_buffer_miss 8513
Channel_0_WQ_row_buffer_hit 1025
Channel_0_WQ_row_buffer_miss 745
Channel_0_WQ_full 0
Channel_0_dbus_congested 7883

avg_congested_cycle 9
