Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Tue Apr  8 16:19:28 2025
| Host         : OptiPlex-4440118170 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
CKBF-1     Warning           connects_I_driver_BUFR                                            1           
DPIR-1     Warning           Asynchronous driver check                                         21          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        144         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1218)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10777)
5. checking no_input_delay (8)
6. checking no_output_delay (6)
7. checking multiple_clock (157)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1218)
---------------------------
 There are 1218 register/latch pins with no clock driven by root clock pin: hdmi_rx_clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10777)
----------------------------------------------------
 There are 10771 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (157)
--------------------------------
 There are 157 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.120        0.000                      0                  342        0.054        0.000                      0                  342        0.264        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.120        0.000                      0                  339        0.122        0.000                      0                  339        0.264        0.000                       0                   160  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.121        0.000                      0                  339        0.122        0.000                      0                  339        0.264        0.000                       0                   160  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.120        0.000                      0                  339        0.054        0.000                      0                  339  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.120        0.000                      0                  339        0.054        0.000                      0                  339  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          3.315        0.000                      0                    3        0.451        0.000                      0                    3  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.315        0.000                      0                    3        0.383        0.000                      0                    3  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.315        0.000                      0                    3        0.383        0.000                      0                    3  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        3.316        0.000                      0                    3        0.451        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.966ns (24.980%)  route 2.901ns (75.020%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 2.891 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.086 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.015    -1.071    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X159Y131       LUT3 (Prop_lut3_I1_O)        0.299    -0.772 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10/O
                         net (fo=8, routed)           1.051     0.279    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.403 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.836     1.238    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.124     1.362 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.362    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.701     2.891    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.421     2.469    
                         clock uncertainty           -0.067     2.402    
    SLICE_X158Y131       FDRE (Setup_fdre_C_D)        0.081     2.483    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.483    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.064ns (30.836%)  route 2.387ns (69.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.635     0.946    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X159Y130       FDRE (Setup_fdre_C_CE)      -0.205     2.196    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.064ns (30.836%)  route 2.387ns (69.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.635     0.946    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X159Y130       FDRE (Setup_fdre_C_CE)      -0.205     2.196    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.966ns (26.884%)  route 2.627ns (73.116%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.107ns = ( 2.893 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.086 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.015    -1.071    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X159Y131       LUT3 (Prop_lut3_I1_O)        0.299    -0.772 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10/O
                         net (fo=8, routed)           1.051     0.279    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.403 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.562     0.964    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I2_O)        0.124     1.088 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.088    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X158Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.703     2.893    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.419     2.473    
                         clock uncertainty           -0.067     2.406    
    SLICE_X158Y132       FDRE (Setup_fdre_C_D)        0.077     2.483    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.483    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.704ns (21.598%)  route 2.556ns (78.402%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.275ns = ( 2.725 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.658    -2.668    dvi2rgb/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X89Y138        FDRE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.212 r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/Q
                         net (fo=2, routed)           1.020    -1.192    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[8]
    SLICE_X88Y138        LUT4 (Prop_lut4_I0_O)        0.124    -1.068 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=2, routed)           1.005    -0.063    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X88Y139        LUT6 (Prop_lut6_I4_O)        0.124     0.061 r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.531     0.592    dvi2rgb/U0/DataDecoders[1].DecoderX/sel
    SLICE_X89Y136        FDRE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.535     2.725    dvi2rgb/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X89Y136        FDRE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.419     2.305    
                         clock uncertainty           -0.067     2.238    
    SLICE_X89Y136        FDRE (Setup_fdre_C_CE)      -0.205     2.033    dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.033    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  1.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.576    -0.672    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.531 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.475    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.845    -0.448    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.224    -0.672    
    SLICE_X93Y135        FDPE (Hold_fdpe_C_D)         0.075    -0.597    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.580    -0.668    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y140        FDPE (Prop_fdpe_C_Q)         0.141    -0.527 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.471    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.851    -0.442    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.668    
    SLICE_X97Y140        FDPE (Hold_fdpe_C_D)         0.075    -0.593    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.639    -0.609    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.412    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.609    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.075    -0.534    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.639    -0.609    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.412    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.609    
    SLICE_X163Y120       FDRE (Hold_fdre_C_D)         0.075    -0.534    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.635    -0.613    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.141    -0.472 r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.416    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.225    -0.613    
    SLICE_X163Y125       FDPE (Hold_fdpe_C_D)         0.075    -0.538    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.639    -0.609    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.412    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.609    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.071    -0.538    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.575    -0.673    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.509 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.453    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.846    -0.447    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.673    
    SLICE_X90Y140        FDPE (Hold_fdpe_C_D)         0.060    -0.613    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.612    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.164    -0.448 r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.392    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.906    -0.387    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.225    -0.612    
    SLICE_X162Y123       FDPE (Hold_fdpe_C_D)         0.060    -0.552    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.312%)  route 0.122ns (39.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.640    -0.608    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.122    -0.344    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_1/O
                         net (fo=1, routed)           0.000    -0.299    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iDone
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.911    -0.382    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                         clock pessimism             -0.213    -0.595    
    SLICE_X158Y131       FDRE (Hold_fdre_C_D)         0.120    -0.475    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.638    -0.610    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.403    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X162Y122       LUT2 (Prop_lut2_I1_O)        0.098    -0.305 r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.385    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.610    
    SLICE_X162Y122       FDPE (Hold_fdpe_C_D)         0.120    -0.490    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   clk_wiz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y130    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y130    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y130    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y130    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y130    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.966ns (24.980%)  route 2.901ns (75.020%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 2.891 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.086 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.015    -1.071    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X159Y131       LUT3 (Prop_lut3_I1_O)        0.299    -0.772 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10/O
                         net (fo=8, routed)           1.051     0.279    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.403 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.836     1.238    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.124     1.362 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.362    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.701     2.891    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.421     2.469    
                         clock uncertainty           -0.067     2.403    
    SLICE_X158Y131       FDRE (Setup_fdre_C_D)        0.081     2.484    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.484    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.064ns (30.836%)  route 2.387ns (69.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.635     0.946    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.402    
    SLICE_X159Y130       FDRE (Setup_fdre_C_CE)      -0.205     2.197    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.197    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.064ns (30.836%)  route 2.387ns (69.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.635     0.946    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.402    
    SLICE_X159Y130       FDRE (Setup_fdre_C_CE)      -0.205     2.197    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.197    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.402    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.233    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.402    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.233    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.402    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.233    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.402    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.233    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.402    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.233    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.966ns (26.884%)  route 2.627ns (73.116%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.107ns = ( 2.893 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.086 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.015    -1.071    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X159Y131       LUT3 (Prop_lut3_I1_O)        0.299    -0.772 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10/O
                         net (fo=8, routed)           1.051     0.279    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.403 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.562     0.964    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I2_O)        0.124     1.088 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.088    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X158Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.703     2.893    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.419     2.473    
                         clock uncertainty           -0.067     2.407    
    SLICE_X158Y132       FDRE (Setup_fdre_C_D)        0.077     2.484    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.484    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.704ns (21.598%)  route 2.556ns (78.402%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.275ns = ( 2.725 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.658    -2.668    dvi2rgb/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X89Y138        FDRE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.212 r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/Q
                         net (fo=2, routed)           1.020    -1.192    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[8]
    SLICE_X88Y138        LUT4 (Prop_lut4_I0_O)        0.124    -1.068 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=2, routed)           1.005    -0.063    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X88Y139        LUT6 (Prop_lut6_I4_O)        0.124     0.061 r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.531     0.592    dvi2rgb/U0/DataDecoders[1].DecoderX/sel
    SLICE_X89Y136        FDRE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.535     2.725    dvi2rgb/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X89Y136        FDRE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.419     2.305    
                         clock uncertainty           -0.067     2.239    
    SLICE_X89Y136        FDRE (Setup_fdre_C_CE)      -0.205     2.034    dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.034    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  1.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.576    -0.672    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.531 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.475    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.845    -0.448    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.224    -0.672    
    SLICE_X93Y135        FDPE (Hold_fdpe_C_D)         0.075    -0.597    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.580    -0.668    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y140        FDPE (Prop_fdpe_C_Q)         0.141    -0.527 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.471    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.851    -0.442    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.668    
    SLICE_X97Y140        FDPE (Hold_fdpe_C_D)         0.075    -0.593    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.639    -0.609    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.412    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.609    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.075    -0.534    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.639    -0.609    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.412    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.609    
    SLICE_X163Y120       FDRE (Hold_fdre_C_D)         0.075    -0.534    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.635    -0.613    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.141    -0.472 r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.416    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.225    -0.613    
    SLICE_X163Y125       FDPE (Hold_fdpe_C_D)         0.075    -0.538    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.639    -0.609    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.412    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.609    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.071    -0.538    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.575    -0.673    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.509 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.453    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.846    -0.447    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.673    
    SLICE_X90Y140        FDPE (Hold_fdpe_C_D)         0.060    -0.613    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.612    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.164    -0.448 r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.392    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.906    -0.387    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.225    -0.612    
    SLICE_X162Y123       FDPE (Hold_fdpe_C_D)         0.060    -0.552    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.312%)  route 0.122ns (39.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.640    -0.608    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.122    -0.344    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_1/O
                         net (fo=1, routed)           0.000    -0.299    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iDone
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.911    -0.382    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                         clock pessimism             -0.213    -0.595    
    SLICE_X158Y131       FDRE (Hold_fdre_C_D)         0.120    -0.475    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.638    -0.610    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.403    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X162Y122       LUT2 (Prop_lut2_I1_O)        0.098    -0.305 r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.385    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.610    
    SLICE_X162Y122       FDPE (Hold_fdpe_C_D)         0.120    -0.490    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   clk_wiz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y130    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y130    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y130    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y130    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y130    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y132    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X92Y133    dvi2rgb/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.966ns (24.980%)  route 2.901ns (75.020%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 2.891 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.086 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.015    -1.071    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X159Y131       LUT3 (Prop_lut3_I1_O)        0.299    -0.772 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10/O
                         net (fo=8, routed)           1.051     0.279    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.403 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.836     1.238    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.124     1.362 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.362    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.701     2.891    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.421     2.469    
                         clock uncertainty           -0.067     2.402    
    SLICE_X158Y131       FDRE (Setup_fdre_C_D)        0.081     2.483    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.483    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.064ns (30.836%)  route 2.387ns (69.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.635     0.946    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X159Y130       FDRE (Setup_fdre_C_CE)      -0.205     2.196    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.064ns (30.836%)  route 2.387ns (69.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.635     0.946    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X159Y130       FDRE (Setup_fdre_C_CE)      -0.205     2.196    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.966ns (26.884%)  route 2.627ns (73.116%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.107ns = ( 2.893 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.086 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.015    -1.071    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X159Y131       LUT3 (Prop_lut3_I1_O)        0.299    -0.772 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10/O
                         net (fo=8, routed)           1.051     0.279    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.403 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.562     0.964    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I2_O)        0.124     1.088 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.088    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X158Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.703     2.893    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.419     2.473    
                         clock uncertainty           -0.067     2.406    
    SLICE_X158Y132       FDRE (Setup_fdre_C_D)        0.077     2.483    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.483    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.704ns (21.598%)  route 2.556ns (78.402%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.275ns = ( 2.725 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.658    -2.668    dvi2rgb/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X89Y138        FDRE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.212 r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/Q
                         net (fo=2, routed)           1.020    -1.192    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[8]
    SLICE_X88Y138        LUT4 (Prop_lut4_I0_O)        0.124    -1.068 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=2, routed)           1.005    -0.063    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X88Y139        LUT6 (Prop_lut6_I4_O)        0.124     0.061 r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.531     0.592    dvi2rgb/U0/DataDecoders[1].DecoderX/sel
    SLICE_X89Y136        FDRE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.535     2.725    dvi2rgb/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X89Y136        FDRE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.419     2.305    
                         clock uncertainty           -0.067     2.238    
    SLICE_X89Y136        FDRE (Setup_fdre_C_CE)      -0.205     2.033    dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.033    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  1.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.576    -0.672    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.531 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.475    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.845    -0.448    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.224    -0.672    
                         clock uncertainty            0.067    -0.604    
    SLICE_X93Y135        FDPE (Hold_fdpe_C_D)         0.075    -0.529    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.580    -0.668    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y140        FDPE (Prop_fdpe_C_Q)         0.141    -0.527 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.471    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.851    -0.442    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.668    
                         clock uncertainty            0.067    -0.600    
    SLICE_X97Y140        FDPE (Hold_fdpe_C_D)         0.075    -0.525    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.639    -0.609    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.412    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.609    
                         clock uncertainty            0.067    -0.541    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.075    -0.466    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.639    -0.609    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.412    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.609    
                         clock uncertainty            0.067    -0.541    
    SLICE_X163Y120       FDRE (Hold_fdre_C_D)         0.075    -0.466    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.635    -0.613    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.141    -0.472 r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.416    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.225    -0.613    
                         clock uncertainty            0.067    -0.545    
    SLICE_X163Y125       FDPE (Hold_fdpe_C_D)         0.075    -0.470    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.639    -0.609    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.412    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.609    
                         clock uncertainty            0.067    -0.541    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.071    -0.470    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.575    -0.673    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.509 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.453    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.846    -0.447    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.673    
                         clock uncertainty            0.067    -0.605    
    SLICE_X90Y140        FDPE (Hold_fdpe_C_D)         0.060    -0.545    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.612    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.164    -0.448 r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.392    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.906    -0.387    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.225    -0.612    
                         clock uncertainty            0.067    -0.544    
    SLICE_X162Y123       FDPE (Hold_fdpe_C_D)         0.060    -0.484    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.312%)  route 0.122ns (39.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.640    -0.608    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.122    -0.344    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_1/O
                         net (fo=1, routed)           0.000    -0.299    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iDone
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.911    -0.382    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                         clock pessimism             -0.213    -0.595    
                         clock uncertainty            0.067    -0.527    
    SLICE_X158Y131       FDRE (Hold_fdre_C_D)         0.120    -0.407    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.638    -0.610    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.403    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X162Y122       LUT2 (Prop_lut2_I1_O)        0.098    -0.305 r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.385    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.610    
                         clock uncertainty            0.067    -0.542    
    SLICE_X162Y122       FDPE (Hold_fdpe_C_D)         0.120    -0.422    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.966ns (24.980%)  route 2.901ns (75.020%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 2.891 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.086 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.015    -1.071    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X159Y131       LUT3 (Prop_lut3_I1_O)        0.299    -0.772 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10/O
                         net (fo=8, routed)           1.051     0.279    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.403 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.836     1.238    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.124     1.362 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.362    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.701     2.891    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.421     2.469    
                         clock uncertainty           -0.067     2.402    
    SLICE_X158Y131       FDRE (Setup_fdre_C_D)        0.081     2.483    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.483    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.064ns (30.836%)  route 2.387ns (69.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.635     0.946    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X159Y130       FDRE (Setup_fdre_C_CE)      -0.205     2.196    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.064ns (30.836%)  route 2.387ns (69.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.635     0.946    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y130       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X159Y130       FDRE (Setup_fdre_C_CE)      -0.205     2.196    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.064ns (31.413%)  route 2.323ns (68.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 2.890 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.050    -0.999    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.152    -0.847 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.266    -0.581    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.332    -0.249 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.436     0.187    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.124     0.311 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.571     0.882    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.700     2.890    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.421     2.468    
                         clock uncertainty           -0.067     2.401    
    SLICE_X158Y129       FDRE (Setup_fdre_C_CE)      -0.169     2.232    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.966ns (26.884%)  route 2.627ns (73.116%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.107ns = ( 2.893 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.821    -2.505    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.086 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.015    -1.071    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X159Y131       LUT3 (Prop_lut3_I1_O)        0.299    -0.772 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10/O
                         net (fo=8, routed)           1.051     0.279    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_10_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     0.403 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.562     0.964    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I2_O)        0.124     1.088 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.088    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X158Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.703     2.893    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.419     2.473    
                         clock uncertainty           -0.067     2.406    
    SLICE_X158Y132       FDRE (Setup_fdre_C_D)        0.077     2.483    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.483    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.704ns (21.598%)  route 2.556ns (78.402%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.275ns = ( 2.725 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.658    -2.668    dvi2rgb/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X89Y138        FDRE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.212 r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/Q
                         net (fo=2, routed)           1.020    -1.192    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[8]
    SLICE_X88Y138        LUT4 (Prop_lut4_I0_O)        0.124    -1.068 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=2, routed)           1.005    -0.063    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_5
    SLICE_X88Y139        LUT6 (Prop_lut6_I4_O)        0.124     0.061 r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.531     0.592    dvi2rgb/U0/DataDecoders[1].DecoderX/sel
    SLICE_X89Y136        FDRE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.535     2.725    dvi2rgb/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X89Y136        FDRE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.419     2.305    
                         clock uncertainty           -0.067     2.238    
    SLICE_X89Y136        FDRE (Setup_fdre_C_CE)      -0.205     2.033    dvi2rgb/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.033    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  1.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.576    -0.672    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.531 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.475    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.845    -0.448    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.224    -0.672    
                         clock uncertainty            0.067    -0.604    
    SLICE_X93Y135        FDPE (Hold_fdpe_C_D)         0.075    -0.529    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.580    -0.668    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y140        FDPE (Prop_fdpe_C_Q)         0.141    -0.527 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.471    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.851    -0.442    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.668    
                         clock uncertainty            0.067    -0.600    
    SLICE_X97Y140        FDPE (Hold_fdpe_C_D)         0.075    -0.525    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.639    -0.609    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.412    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.609    
                         clock uncertainty            0.067    -0.541    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.075    -0.466    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.639    -0.609    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.412    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.609    
                         clock uncertainty            0.067    -0.541    
    SLICE_X163Y120       FDRE (Hold_fdre_C_D)         0.075    -0.466    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.635    -0.613    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.141    -0.472 r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.416    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.225    -0.613    
                         clock uncertainty            0.067    -0.545    
    SLICE_X163Y125       FDPE (Hold_fdpe_C_D)         0.075    -0.470    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.639    -0.609    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.412    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.609    
                         clock uncertainty            0.067    -0.541    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.071    -0.470    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.575    -0.673    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y140        FDPE (Prop_fdpe_C_Q)         0.164    -0.509 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.453    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.846    -0.447    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.226    -0.673    
                         clock uncertainty            0.067    -0.605    
    SLICE_X90Y140        FDPE (Hold_fdpe_C_D)         0.060    -0.545    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.612    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.164    -0.448 r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.392    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.906    -0.387    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.225    -0.612    
                         clock uncertainty            0.067    -0.544    
    SLICE_X162Y123       FDPE (Hold_fdpe_C_D)         0.060    -0.484    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.312%)  route 0.122ns (39.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.640    -0.608    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.122    -0.344    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_1/O
                         net (fo=1, routed)           0.000    -0.299    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iDone
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.911    -0.382    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y131       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                         clock pessimism             -0.213    -0.595    
                         clock uncertainty            0.067    -0.527    
    SLICE_X158Y131       FDRE (Hold_fdre_C_D)         0.120    -0.407    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.638    -0.610    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.403    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X162Y122       LUT2 (Prop_lut2_I1_O)        0.098    -0.305 r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.385    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.610    
                         clock uncertainty            0.067    -0.542    
    SLICE_X162Y122       FDPE (Hold_fdpe_C_D)         0.120    -0.422    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.048%)  route 0.682ns (61.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 2.886 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.812    -2.514    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.682    -1.413    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X162Y125       FDCE                                         f  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.696     2.886    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.421     2.464    
                         clock uncertainty           -0.067     2.397    
    SLICE_X162Y125       FDCE (Recov_fdce_C_CLR)     -0.494     1.903    dvi2rgb/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.903    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 2.889 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.814    -2.512    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.534    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699     2.889    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.421     2.467    
                         clock uncertainty           -0.067     2.400    
    SLICE_X162Y122       FDPE (Recov_fdpe_C_PRE)     -0.532     1.868    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.868    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 2.889 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.814    -2.512    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.534    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699     2.889    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.421     2.467    
                         clock uncertainty           -0.067     2.400    
    SLICE_X162Y122       FDPE (Recov_fdpe_C_PRE)     -0.490     1.910    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  3.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.612    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.270    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.385    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.212    -0.597    
    SLICE_X162Y122       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.721    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.612    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.270    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.385    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.212    -0.597    
    SLICE_X162Y122       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.721    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.531%)  route 0.291ns (69.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.635    -0.613    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.128    -0.485 f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.291    -0.194    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X162Y125       FDCE                                         f  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X162Y125       FDCE (Remov_fdce_C_CLR)     -0.121    -0.721    dvi2rgb/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.527    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.048%)  route 0.682ns (61.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 2.886 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.812    -2.514    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.682    -1.413    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X162Y125       FDCE                                         f  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.696     2.886    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.421     2.464    
                         clock uncertainty           -0.067     2.397    
    SLICE_X162Y125       FDCE (Recov_fdce_C_CLR)     -0.494     1.903    dvi2rgb/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.903    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 2.889 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.814    -2.512    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.534    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699     2.889    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.421     2.467    
                         clock uncertainty           -0.067     2.400    
    SLICE_X162Y122       FDPE (Recov_fdpe_C_PRE)     -0.532     1.868    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.868    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 2.889 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.814    -2.512    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.534    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699     2.889    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.421     2.467    
                         clock uncertainty           -0.067     2.400    
    SLICE_X162Y122       FDPE (Recov_fdpe_C_PRE)     -0.490     1.910    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  3.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.612    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.270    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.385    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.212    -0.597    
                         clock uncertainty            0.067    -0.529    
    SLICE_X162Y122       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.653    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.612    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.270    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.385    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.212    -0.597    
                         clock uncertainty            0.067    -0.529    
    SLICE_X162Y122       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.653    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.531%)  route 0.291ns (69.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.635    -0.613    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.128    -0.485 f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.291    -0.194    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X162Y125       FDCE                                         f  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.067    -0.532    
    SLICE_X162Y125       FDCE (Remov_fdce_C_CLR)     -0.121    -0.653    dvi2rgb/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.048%)  route 0.682ns (61.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 2.886 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.812    -2.514    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.682    -1.413    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X162Y125       FDCE                                         f  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.696     2.886    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.421     2.464    
                         clock uncertainty           -0.067     2.397    
    SLICE_X162Y125       FDCE (Recov_fdce_C_CLR)     -0.494     1.903    dvi2rgb/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.903    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 2.889 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.814    -2.512    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.534    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699     2.889    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.421     2.467    
                         clock uncertainty           -0.067     2.400    
    SLICE_X162Y122       FDPE (Recov_fdpe_C_PRE)     -0.532     1.868    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.868    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 2.889 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.814    -2.512    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.534    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699     2.889    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.421     2.467    
                         clock uncertainty           -0.067     2.400    
    SLICE_X162Y122       FDPE (Recov_fdpe_C_PRE)     -0.490     1.910    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  3.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.612    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.270    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.385    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.212    -0.597    
                         clock uncertainty            0.067    -0.529    
    SLICE_X162Y122       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.653    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.612    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.270    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.385    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.212    -0.597    
                         clock uncertainty            0.067    -0.529    
    SLICE_X162Y122       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.653    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.531%)  route 0.291ns (69.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.635    -0.613    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.128    -0.485 f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.291    -0.194    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X162Y125       FDCE                                         f  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.067    -0.532    
    SLICE_X162Y125       FDCE (Remov_fdce_C_CLR)     -0.121    -0.653    dvi2rgb/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.048%)  route 0.682ns (61.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 2.886 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.812    -2.514    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.682    -1.413    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X162Y125       FDCE                                         f  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.696     2.886    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.421     2.464    
                         clock uncertainty           -0.067     2.398    
    SLICE_X162Y125       FDCE (Recov_fdce_C_CLR)     -0.494     1.904    dvi2rgb/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.904    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 2.889 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.814    -2.512    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.534    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699     2.889    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.421     2.467    
                         clock uncertainty           -0.067     2.401    
    SLICE_X162Y122       FDPE (Recov_fdpe_C_PRE)     -0.532     1.869    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.869    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 2.889 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.814    -2.512    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.534    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -0.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.098    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.189 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699     2.889    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.421     2.467    
                         clock uncertainty           -0.067     2.401    
    SLICE_X162Y122       FDPE (Recov_fdpe_C_PRE)     -0.490     1.911    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.911    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  3.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.612    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.270    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.385    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.212    -0.597    
    SLICE_X162Y122       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.721    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.636    -0.612    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.270    dvi2rgb/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X162Y122       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.908    -0.385    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y122       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.212    -0.597    
    SLICE_X162Y122       FDPE (Remov_fdpe_C_PRE)     -0.124    -0.721    dvi2rgb/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.531%)  route 0.291ns (69.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.635    -0.613    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDPE (Prop_fdpe_C_Q)         0.128    -0.485 f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.291    -0.194    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X162Y125       FDCE                                         f  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X162Y125       FDCE (Remov_fdce_C_CLR)     -0.121    -0.721    dvi2rgb/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.527    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 1.067ns (8.467%)  route 11.540ns (91.533%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=78, routed)         11.540    12.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y96        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 1.067ns (8.467%)  route 11.540ns (91.533%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=78, routed)         11.540    12.607    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y96        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.801ns  (logic 0.419ns (8.728%)  route 4.382ns (91.272%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          4.382     4.801    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X97Y139        FDCE                                         f  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.801ns  (logic 0.419ns (8.728%)  route 4.382ns (91.272%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          4.382     4.801    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X97Y139        FDCE                                         f  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.801ns  (logic 0.419ns (8.728%)  route 4.382ns (91.272%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          4.382     4.801    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/oSyncStages_reg[1][0]
    SLICE_X97Y139        FDPE                                         f  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.475ns  (logic 0.419ns (9.363%)  route 4.056ns (90.637%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          4.056     4.475    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X91Y139        FDCE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.475ns  (logic 0.419ns (9.363%)  route 4.056ns (90.637%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          4.056     4.475    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X91Y139        FDCE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.191ns  (logic 0.419ns (9.997%)  route 3.772ns (90.003%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.772     4.191    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/AS[0]
    SLICE_X91Y140        FDPE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.006ns  (logic 0.124ns (3.095%)  route 3.882ns (96.905%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.354     3.354    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X162Y113       LUT1 (Prop_lut1_I0_O)        0.124     3.478 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.529     4.006    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y113       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.006ns  (logic 0.124ns (3.095%)  route 3.882ns (96.905%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.354     3.354    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X162Y113       LUT1 (Prop_lut1_I0_O)        0.124     3.478 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.529     4.006    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y113       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.030ns  (logic 0.000ns (0.000%)  route 1.030ns (100.000%))
  Logic Levels:           0  
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.030     1.030    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X163Y95        FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.462ns  (logic 0.128ns (8.754%)  route 1.334ns (91.246%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.334     1.462    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X95Y132        FDCE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.462ns  (logic 0.128ns (8.754%)  route 1.334ns (91.246%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.334     1.462    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X95Y132        FDCE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.604ns  (logic 0.045ns (2.805%)  route 1.559ns (97.195%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.386     1.386    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X162Y113       LUT1 (Prop_lut1_I0_O)        0.045     1.431 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.174     1.604    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y113       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.604ns  (logic 0.045ns (2.805%)  route 1.559ns (97.195%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.386     1.386    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X162Y113       LUT1 (Prop_lut1_I0_O)        0.045     1.431 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.174     1.604    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y113       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 0.128ns (7.572%)  route 1.563ns (92.428%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.563     1.691    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/AS[0]
    SLICE_X93Y134        FDPE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 0.128ns (6.899%)  route 1.727ns (93.101%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.727     1.855    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/AS[0]
    SLICE_X91Y140        FDPE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 0.128ns (6.588%)  route 1.815ns (93.412%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.815     1.943    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X91Y139        FDCE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 0.128ns (6.588%)  route 1.815ns (93.412%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.815     1.943    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X91Y139        FDCE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 0.128ns (6.042%)  route 1.991ns (93.958%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.991     2.119    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X97Y139        FDCE                                         f  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.260ns (38.138%)  route 0.422ns (61.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y125       FDCE (Prop_fdce_C_Q)         0.204    -0.184 r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.218     0.034    dvi2rgb/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X161Y125       LUT1 (Prop_lut1_I0_O)        0.056     0.090 f  dvi2rgb/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.204     0.294    dvi2rgb/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X161Y125       FDPE                                         f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.260ns (38.138%)  route 0.422ns (61.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y125       FDCE (Prop_fdce_C_Q)         0.204    -0.184 r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.218     0.034    dvi2rgb/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X161Y125       LUT1 (Prop_lut1_I0_O)        0.056     0.090 f  dvi2rgb/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.204     0.294    dvi2rgb/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X161Y125       FDPE                                         f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.175ns (30.327%)  route 0.402ns (69.673%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.850    -0.443    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X97Y138        FDCE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y138        FDCE (Prop_fdce_C_Q)         0.175    -0.268 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.402     0.134    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X97Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.204ns (50.580%)  route 0.199ns (49.420%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.842    -0.451    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X88Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDCE (Prop_fdce_C_Q)         0.204    -0.247 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.199    -0.048    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X91Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.175ns (49.956%)  route 0.175ns (50.044%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.841    -0.452    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X93Y131        FDCE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131        FDCE (Prop_fdce_C_Q)         0.175    -0.277 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.175    -0.102    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X95Y132        FDCE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.735ns  (logic 0.367ns (49.911%)  route 0.368ns (50.089%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.537    -2.273    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X93Y131        FDCE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131        FDCE (Prop_fdce_C_Q)         0.367    -1.906 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.368    -1.538    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X95Y132        FDCE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.833ns  (logic 0.418ns (50.161%)  route 0.415ns (49.839%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.538    -2.272    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X88Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDCE (Prop_fdce_C_Q)         0.418    -1.854 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.415    -1.439    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X91Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.144ns  (logic 0.367ns (32.079%)  route 0.777ns (67.921%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.548    -2.262    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X97Y138        FDCE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y138        FDCE (Prop_fdce_C_Q)         0.367    -1.895 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.777    -1.118    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X97Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.426ns  (logic 0.518ns (36.332%)  route 0.908ns (63.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.696    -2.114    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y125       FDCE (Prop_fdce_C_Q)         0.418    -1.696 r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.467    -1.229    dvi2rgb/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X161Y125       LUT1 (Prop_lut1_I0_O)        0.100    -1.129 f  dvi2rgb/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.441    -0.689    dvi2rgb/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X161Y125       FDPE                                         f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.426ns  (logic 0.518ns (36.332%)  route 0.908ns (63.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.696    -2.114    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y125       FDCE (Prop_fdce_C_Q)         0.418    -1.696 r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.467    -1.229    dvi2rgb/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X161Y125       LUT1 (Prop_lut1_I0_O)        0.100    -1.129 f  dvi2rgb/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.441    -0.689    dvi2rgb/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X161Y125       FDPE                                         f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.260ns (38.138%)  route 0.422ns (61.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y125       FDCE (Prop_fdce_C_Q)         0.204    -0.184 r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.218     0.034    dvi2rgb/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X161Y125       LUT1 (Prop_lut1_I0_O)        0.056     0.090 f  dvi2rgb/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.204     0.294    dvi2rgb/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X161Y125       FDPE                                         f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.260ns (38.138%)  route 0.422ns (61.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y125       FDCE (Prop_fdce_C_Q)         0.204    -0.184 r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.218     0.034    dvi2rgb/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X161Y125       LUT1 (Prop_lut1_I0_O)        0.056     0.090 f  dvi2rgb/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.204     0.294    dvi2rgb/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X161Y125       FDPE                                         f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.175ns (30.327%)  route 0.402ns (69.673%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.850    -0.443    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X97Y138        FDCE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y138        FDCE (Prop_fdce_C_Q)         0.175    -0.268 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.402     0.134    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X97Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.204ns (50.580%)  route 0.199ns (49.420%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.842    -0.451    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X88Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDCE (Prop_fdce_C_Q)         0.204    -0.247 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.199    -0.048    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X91Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.175ns (49.956%)  route 0.175ns (50.044%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.841    -0.452    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X93Y131        FDCE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131        FDCE (Prop_fdce_C_Q)         0.175    -0.277 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.175    -0.102    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X95Y132        FDCE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.735ns  (logic 0.367ns (49.911%)  route 0.368ns (50.089%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.537    -2.273    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X93Y131        FDCE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131        FDCE (Prop_fdce_C_Q)         0.367    -1.906 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.368    -1.538    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X95Y132        FDCE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.833ns  (logic 0.418ns (50.161%)  route 0.415ns (49.839%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.538    -2.272    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X88Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDCE (Prop_fdce_C_Q)         0.418    -1.854 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.415    -1.439    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X91Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.144ns  (logic 0.367ns (32.079%)  route 0.777ns (67.921%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.548    -2.262    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X97Y138        FDCE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y138        FDCE (Prop_fdce_C_Q)         0.367    -1.895 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.777    -1.118    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X97Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.426ns  (logic 0.518ns (36.332%)  route 0.908ns (63.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.696    -2.114    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y125       FDCE (Prop_fdce_C_Q)         0.418    -1.696 r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.467    -1.229    dvi2rgb/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X161Y125       LUT1 (Prop_lut1_I0_O)        0.100    -1.129 f  dvi2rgb/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.441    -0.689    dvi2rgb/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X161Y125       FDPE                                         f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.426ns  (logic 0.518ns (36.332%)  route 0.908ns (63.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.696    -2.114    dvi2rgb/U0/TMDS_ClockingX/RefClk
    SLICE_X162Y125       FDCE                                         r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y125       FDCE (Prop_fdce_C_Q)         0.418    -1.696 r  dvi2rgb/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.467    -1.229    dvi2rgb/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X161Y125       LUT1 (Prop_lut1_I0_O)        0.100    -1.129 f  dvi2rgb/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.441    -0.689    dvi2rgb/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X161Y125       FDPE                                         f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.490ns  (logic 1.067ns (9.291%)  route 10.422ns (90.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=78, routed)         10.422    11.490    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y123       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.698    -2.112    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.490ns  (logic 1.067ns (9.291%)  route 10.422ns (90.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=78, routed)         10.422    11.490    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y123       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.698    -2.112    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.931ns  (logic 0.419ns (8.498%)  route 4.512ns (91.502%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          4.512     4.931    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/oSyncStages_reg[1][0]
    SLICE_X97Y138        FDCE                                         f  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.548    -2.262    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X97Y138        FDCE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 0.419ns (9.032%)  route 4.220ns (90.968%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          4.220     4.639    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X97Y140        FDPE                                         f  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549    -2.261    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 0.419ns (9.032%)  route 4.220ns (90.968%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          4.220     4.639    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X97Y140        FDPE                                         f  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549    -2.261    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.419ns (9.997%)  route 3.772ns (90.003%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.772     4.191    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X90Y140        FDPE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.542    -2.268    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.419ns (9.997%)  route 3.772ns (90.003%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.772     4.191    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X90Y140        FDPE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.542    -2.268    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 0.419ns (10.037%)  route 3.755ns (89.963%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.755     4.174    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X88Y139        FDCE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.538    -2.272    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X88Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.958ns  (logic 0.419ns (10.586%)  route 3.539ns (89.414%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.539     3.958    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X93Y135        FDPE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.542    -2.268    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.958ns  (logic 0.419ns (10.586%)  route 3.539ns (89.414%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.539     3.958    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X93Y135        FDPE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.542    -2.268    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.267%)  route 0.170ns (54.733%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y140        FDPE                         0.000     0.000 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X91Y140        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.170     0.311    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.846    -0.447    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.697%)  route 0.197ns (58.303%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y134        FDPE                         0.000     0.000 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X93Y134        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.197     0.338    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.845    -0.448    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.151%)  route 0.210ns (59.849%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y139        FDPE                         0.000     0.000 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X97Y139        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.210     0.351    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.851    -0.442    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.045ns (6.934%)  route 0.604ns (93.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y2      IDELAYCTRL                   0.000     0.000 r  dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.431     0.431    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X163Y125       LUT1 (Prop_lut1_I0_O)        0.045     0.476 f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.649    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y125       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.045ns (6.934%)  route 0.604ns (93.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y2      IDELAYCTRL                   0.000     0.000 r  dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.431     0.431    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X163Y125       LUT1 (Prop_lut1_I0_O)        0.045     0.476 f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.649    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y125       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.128ns (9.198%)  route 1.264ns (90.802%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.264     1.392    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X93Y131        FDCE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.841    -0.452    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X93Y131        FDCE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.128ns (7.340%)  route 1.616ns (92.660%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.616     1.744    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X93Y135        FDPE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.845    -0.448    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.128ns (7.340%)  route 1.616ns (92.660%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.616     1.744    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X93Y135        FDPE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.845    -0.448    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.128ns (6.989%)  route 1.703ns (93.011%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.703     1.831    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X88Y139        FDCE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.842    -0.451    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X88Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.128ns (6.899%)  route 1.727ns (93.101%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.727     1.855    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X90Y140        FDPE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.846    -0.447    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.490ns  (logic 1.067ns (9.291%)  route 10.422ns (90.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=78, routed)         10.422    11.490    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y123       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.698    -2.112    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.490ns  (logic 1.067ns (9.291%)  route 10.422ns (90.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=78, routed)         10.422    11.490    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X162Y123       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.698    -2.112    dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X162Y123       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.931ns  (logic 0.419ns (8.498%)  route 4.512ns (91.502%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          4.512     4.931    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/oSyncStages_reg[1][0]
    SLICE_X97Y138        FDCE                                         f  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.548    -2.262    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X97Y138        FDCE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 0.419ns (9.032%)  route 4.220ns (90.968%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          4.220     4.639    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X97Y140        FDPE                                         f  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549    -2.261    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 0.419ns (9.032%)  route 4.220ns (90.968%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          4.220     4.639    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X97Y140        FDPE                                         f  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.549    -2.261    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.419ns (9.997%)  route 3.772ns (90.003%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.772     4.191    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X90Y140        FDPE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.542    -2.268    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.419ns (9.997%)  route 3.772ns (90.003%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.772     4.191    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X90Y140        FDPE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.542    -2.268    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 0.419ns (10.037%)  route 3.755ns (89.963%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.755     4.174    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X88Y139        FDCE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.538    -2.272    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X88Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.958ns  (logic 0.419ns (10.586%)  route 3.539ns (89.414%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.539     3.958    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X93Y135        FDPE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.542    -2.268    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.958ns  (logic 0.419ns (10.586%)  route 3.539ns (89.414%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.539     3.958    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X93Y135        FDPE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.542    -2.268    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.267%)  route 0.170ns (54.733%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y140        FDPE                         0.000     0.000 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X91Y140        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.170     0.311    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.846    -0.447    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.697%)  route 0.197ns (58.303%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y134        FDPE                         0.000     0.000 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X93Y134        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.197     0.338    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.845    -0.448    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.151%)  route 0.210ns (59.849%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y139        FDPE                         0.000     0.000 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X97Y139        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.210     0.351    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.851    -0.442    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X97Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.045ns (6.934%)  route 0.604ns (93.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y2      IDELAYCTRL                   0.000     0.000 r  dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.431     0.431    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X163Y125       LUT1 (Prop_lut1_I0_O)        0.045     0.476 f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.649    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y125       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.045ns (6.934%)  route 0.604ns (93.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y2      IDELAYCTRL                   0.000     0.000 r  dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.431     0.431    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X163Y125       LUT1 (Prop_lut1_I0_O)        0.045     0.476 f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.649    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y125       FDPE                                         f  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.905    -0.388    dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X163Y125       FDPE                                         r  dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.128ns (9.198%)  route 1.264ns (90.802%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.264     1.392    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X93Y131        FDCE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.841    -0.452    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X93Y131        FDCE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.128ns (7.340%)  route 1.616ns (92.660%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.616     1.744    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X93Y135        FDPE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.845    -0.448    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.128ns (7.340%)  route 1.616ns (92.660%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.616     1.744    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X93Y135        FDPE                                         f  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.845    -0.448    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X93Y135        FDPE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.128ns (6.989%)  route 1.703ns (93.011%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.703     1.831    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X88Y139        FDCE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.842    -0.451    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X88Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.128ns (6.899%)  route 1.727ns (93.101%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.727     1.855    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X90Y140        FDPE                                         f  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.846    -0.447    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X90Y140        FDPE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         10783 Endpoints
Min Delay         10783 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serdes/rgb_ser/p_y_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serdes/memory/pixel_reg_4_0/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.275ns  (logic 4.556ns (13.692%)  route 28.719ns (86.308%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDCE                         0.000     0.000 r  serdes/rgb_ser/p_y_reg[9]/C
    SLICE_X75Y116        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  serdes/rgb_ser/p_y_reg[9]/Q
                         net (fo=1, routed)           0.763     1.182    serdes/memory/Q[9]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.013     5.195 f  serdes/memory/data_out1/P[15]
                         net (fo=362, routed)        26.275    31.470    serdes/memory/data_out1_n_90
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.124    31.594 r  serdes/memory/pixel_reg_4_0_ENBWREN_cooolgate_en_gate_94_LOPT_REMAP/O
                         net (fo=1, routed)           1.681    33.275    serdes/memory/pixel_reg_4_0_ENBWREN_cooolgate_en_sig_50
    RAMB36_X0Y1          RAMB36E1                                     r  serdes/memory/pixel_reg_4_0/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serdes/rgb_ser/p_y_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serdes/memory/pixel_reg_4_1/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.953ns  (logic 4.582ns (13.904%)  route 28.371ns (86.096%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDCE                         0.000     0.000 r  serdes/rgb_ser/p_y_reg[9]/C
    SLICE_X75Y116        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  serdes/rgb_ser/p_y_reg[9]/Q
                         net (fo=1, routed)           0.763     1.182    serdes/memory/Q[9]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.013     5.195 f  serdes/memory/data_out1/P[15]
                         net (fo=362, routed)        26.275    31.470    serdes/memory/data_out1_n_90
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.150    31.620 r  serdes/memory/pixel_reg_4_1_ENBWREN_cooolgate_en_gate_96_LOPT_REMAP/O
                         net (fo=1, routed)           1.333    32.953    serdes/memory/pixel_reg_4_1_ENBWREN_cooolgate_en_sig_51
    RAMB36_X0Y3          RAMB36E1                                     r  serdes/memory/pixel_reg_4_1/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serdes/rgb_ser/p_y_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serdes/memory/pixel_reg_4_0/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.842ns  (logic 4.432ns (13.495%)  route 28.410ns (86.505%))
  Logic Levels:           2  (DSP48E1=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDCE                         0.000     0.000 r  serdes/rgb_ser/p_y_reg[9]/C
    SLICE_X75Y116        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  serdes/rgb_ser/p_y_reg[9]/Q
                         net (fo=1, routed)           0.763     1.182    serdes/memory/Q[9]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.013     5.195 r  serdes/memory/data_out1/P[15]
                         net (fo=362, routed)        27.647    32.842    serdes/memory/data_out1_n_90
    RAMB36_X0Y1          RAMB36E1                                     r  serdes/memory/pixel_reg_4_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serdes/rgb_ser/p_y_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serdes/memory/pixel_reg_5_0/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.499ns  (logic 4.432ns (13.637%)  route 28.067ns (86.363%))
  Logic Levels:           2  (DSP48E1=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDCE                         0.000     0.000 r  serdes/rgb_ser/p_y_reg[9]/C
    SLICE_X75Y116        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  serdes/rgb_ser/p_y_reg[9]/Q
                         net (fo=1, routed)           0.763     1.182    serdes/memory/Q[9]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.013     5.195 r  serdes/memory/data_out1/P[15]
                         net (fo=362, routed)        27.304    32.499    serdes/memory/data_out1_n_90
    RAMB36_X0Y2          RAMB36E1                                     r  serdes/memory/pixel_reg_5_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serdes/rgb_ser/p_y_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serdes/memory/pixel_reg_4_1/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.346ns  (logic 4.432ns (13.702%)  route 27.914ns (86.298%))
  Logic Levels:           2  (DSP48E1=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDCE                         0.000     0.000 r  serdes/rgb_ser/p_y_reg[9]/C
    SLICE_X75Y116        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  serdes/rgb_ser/p_y_reg[9]/Q
                         net (fo=1, routed)           0.763     1.182    serdes/memory/Q[9]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.013     5.195 r  serdes/memory/data_out1/P[15]
                         net (fo=362, routed)        27.151    32.346    serdes/memory/data_out1_n_90
    RAMB36_X0Y3          RAMB36E1                                     r  serdes/memory/pixel_reg_4_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serdes/rgb_ser/p_y_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serdes/memory/pixel_reg_2_1/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.066ns  (logic 4.556ns (14.208%)  route 27.510ns (85.792%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDCE                         0.000     0.000 r  serdes/rgb_ser/p_y_reg[9]/C
    SLICE_X75Y116        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  serdes/rgb_ser/p_y_reg[9]/Q
                         net (fo=1, routed)           0.763     1.182    serdes/memory/Q[9]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.013     5.195 f  serdes/memory/data_out1/P[15]
                         net (fo=362, routed)        25.441    30.636    serdes/memory/data_out1_n_90
    SLICE_X8Y52          LUT5 (Prop_lut5_I4_O)        0.124    30.760 r  serdes/memory/pixel_reg_2_1_ENBWREN_cooolgate_en_gate_50_LOPT_REMAP/O
                         net (fo=1, routed)           1.306    32.066    serdes/memory/pixel_reg_2_1_ENBWREN_cooolgate_en_sig_27
    RAMB36_X0Y5          RAMB36E1                                     r  serdes/memory/pixel_reg_2_1/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serdes/rgb_ser/p_y_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serdes/memory/pixel_reg_5_1/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.990ns  (logic 4.432ns (13.854%)  route 27.558ns (86.146%))
  Logic Levels:           2  (DSP48E1=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDCE                         0.000     0.000 r  serdes/rgb_ser/p_y_reg[9]/C
    SLICE_X75Y116        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  serdes/rgb_ser/p_y_reg[9]/Q
                         net (fo=1, routed)           0.763     1.182    serdes/memory/Q[9]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.013     5.195 r  serdes/memory/data_out1/P[15]
                         net (fo=362, routed)        26.795    31.990    serdes/memory/data_out1_n_90
    RAMB36_X0Y4          RAMB36E1                                     r  serdes/memory/pixel_reg_5_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serdes/rgb_ser/p_y_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serdes/memory/pixel_reg_6_0/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.959ns  (logic 4.556ns (14.256%)  route 27.403ns (85.744%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDCE                         0.000     0.000 r  serdes/rgb_ser/p_y_reg[9]/C
    SLICE_X75Y116        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  serdes/rgb_ser/p_y_reg[9]/Q
                         net (fo=1, routed)           0.763     1.182    serdes/memory/Q[9]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.013     5.195 f  serdes/memory/data_out1/P[15]
                         net (fo=362, routed)        25.745    30.941    serdes/memory/data_out1_n_90
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.124    31.065 r  serdes/memory/pixel_reg_6_0_ENBWREN_cooolgate_en_gate_140_LOPT_REMAP/O
                         net (fo=1, routed)           0.894    31.959    serdes/memory/pixel_reg_6_0_ENBWREN_cooolgate_en_sig_74
    RAMB36_X0Y7          RAMB36E1                                     r  serdes/memory/pixel_reg_6_0/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serdes/rgb_ser/p_y_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serdes/memory/pixel_reg_2_1/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.806ns  (logic 4.432ns (13.934%)  route 27.374ns (86.066%))
  Logic Levels:           2  (DSP48E1=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDCE                         0.000     0.000 r  serdes/rgb_ser/p_y_reg[9]/C
    SLICE_X75Y116        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  serdes/rgb_ser/p_y_reg[9]/Q
                         net (fo=1, routed)           0.763     1.182    serdes/memory/Q[9]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.013     5.195 r  serdes/memory/data_out1/P[15]
                         net (fo=362, routed)        26.611    31.806    serdes/memory/data_out1_n_90
    RAMB36_X0Y5          RAMB36E1                                     r  serdes/memory/pixel_reg_2_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serdes/rgb_ser/p_y_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            serdes/memory/pixel_reg_6_1/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.576ns  (logic 4.582ns (14.511%)  route 26.994ns (85.489%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116        FDCE                         0.000     0.000 r  serdes/rgb_ser/p_y_reg[9]/C
    SLICE_X75Y116        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  serdes/rgb_ser/p_y_reg[9]/Q
                         net (fo=1, routed)           0.763     1.182    serdes/memory/Q[9]
    DSP48_X4Y46          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.013     5.195 f  serdes/memory/data_out1/P[15]
                         net (fo=362, routed)        25.745    30.941    serdes/memory/data_out1_n_90
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.150    31.091 r  serdes/memory/pixel_reg_6_1_ENBWREN_cooolgate_en_gate_142_LOPT_REMAP/O
                         net (fo=1, routed)           0.486    31.576    serdes/memory/pixel_reg_6_1_ENBWREN_cooolgate_en_sig_75
    RAMB36_X0Y9          RAMB36E1                                     r  serdes/memory/pixel_reg_6_1/ENBWREN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y132        FDCE                         0.000     0.000 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X95Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X95Y132        FDCE                                         r  dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y139        FDCE                         0.000     0.000 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X91Y139        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X91Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y139        FDCE                         0.000     0.000 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X97Y139        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X97Y139        FDCE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDPE                         0.000     0.000 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X161Y125       FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X161Y125       FDPE                                         r  dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y95        FDRE                         0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
    SLICE_X163Y95        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X163Y95        FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y96        FDPE                         0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X162Y96        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X162Y96        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y113       FDPE                         0.000     0.000 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X162Y113       FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X162Y113       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/DataDecoders[2].DecoderX/PhaseAlignX/pTknFlag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dvi2rgb/U0/DataDecoders[2].DecoderX/PhaseAlignX/pTknFlagQ_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y139        FDRE                         0.000     0.000 r  dvi2rgb/U0/DataDecoders[2].DecoderX/PhaseAlignX/pTknFlag_reg/C
    SLICE_X98Y139        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dvi2rgb/U0/DataDecoders[2].DecoderX/PhaseAlignX/pTknFlag_reg/Q
                         net (fo=2, routed)           0.067     0.231    dvi2rgb/U0/DataDecoders[2].DecoderX/PhaseAlignX/pTknFlag
    SLICE_X98Y139        FDRE                                         r  dvi2rgb/U0/DataDecoders[2].DecoderX/PhaseAlignX/pTknFlagQ_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDRE                         0.000     0.000 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
    SLICE_X82Y132        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/Q
                         net (fo=1, routed)           0.118     0.259    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1
    SLICE_X82Y134        FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y133        FDRE                         0.000     0.000 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
    SLICE_X84Y133        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.051     0.215    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X85Y133        LUT2 (Prop_lut2_I1_O)        0.045     0.260 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.260    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X85Y133        FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_rx_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.351ns  (logic 4.594ns (62.499%)  route 2.757ns (37.501%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.817    -2.509    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDRE (Prop_fdre_C_Q)         0.478    -2.031 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/Q
                         net (fo=2, routed)           0.982    -1.048    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[7]
    SLICE_X159Y130       LUT4 (Prop_lut4_I3_O)        0.324    -0.724 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SDA_T_INST_0/O
                         net (fo=1, routed)           1.774     1.050    hdmi_rx_sda_iobuf/T
    AB5                  OBUFT (TriStatE_obuft_T_O)
                                                      3.792     4.842 r  hdmi_rx_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.842    hdmi_rx_sda
    AB5                                                               r  hdmi_rx_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.432ns  (logic 0.029ns (2.025%)  route 1.403ns (97.975%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    R4                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     2.931 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.412    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828     0.584 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.178    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.207 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.809     2.016    dvi2rgb/U0/TMDS_ClockingX/RefClk
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   f  dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.210ns  (logic 0.091ns (2.834%)  route 3.119ns (97.166%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.401    -2.409    dvi2rgb/U0/TMDS_ClockingX/RefClk
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   r  dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_rx_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.075ns (55.785%)  route 0.852ns (44.215%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.641    -0.607    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/Q
                         net (fo=21, routed)          0.211    -0.255    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[0]
    SLICE_X159Y130       LUT4 (Prop_lut4_I0_O)        0.048    -0.207 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SDA_T_INST_0/O
                         net (fo=1, routed)           0.641     0.434    hdmi_rx_sda_iobuf/T
    AB5                  OBUFT (TriStatD_obuft_T_O)
                                                      0.886     1.320 r  hdmi_rx_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     1.320    hdmi_rx_sda
    AB5                                                               r  hdmi_rx_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_rx_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.351ns  (logic 4.594ns (62.499%)  route 2.757ns (37.501%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.817    -2.509    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X158Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDRE (Prop_fdre_C_Q)         0.478    -2.031 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/Q
                         net (fo=2, routed)           0.982    -1.048    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[7]
    SLICE_X159Y130       LUT4 (Prop_lut4_I3_O)        0.324    -0.724 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SDA_T_INST_0/O
                         net (fo=1, routed)           1.774     1.050    hdmi_rx_sda_iobuf/T
    AB5                  OBUFT (TriStatE_obuft_T_O)
                                                      3.792     4.842 r  hdmi_rx_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.842    hdmi_rx_sda
    AB5                                                               r  hdmi_rx_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.432ns  (logic 0.029ns (2.025%)  route 1.403ns (97.975%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      2.500     2.500 f  
    R4                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     2.931 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.412    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828     0.584 f  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.178    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.207 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.809     2.016    dvi2rgb/U0/TMDS_ClockingX/RefClk
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   f  dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.210ns  (logic 0.091ns (2.834%)  route 3.119ns (97.166%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.401    -2.409    dvi2rgb/U0/TMDS_ClockingX/RefClk
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   r  dvi2rgb/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_rx_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.075ns (55.785%)  route 0.852ns (44.215%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.641    -0.607    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X159Y132       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/Q
                         net (fo=21, routed)          0.211    -0.255    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[0]
    SLICE_X159Y130       LUT4 (Prop_lut4_I0_O)        0.048    -0.207 r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SDA_T_INST_0/O
                         net (fo=1, routed)           0.641     0.434    hdmi_rx_sda_iobuf/T
    AB5                  OBUFT (TriStatD_obuft_T_O)
                                                      0.886     1.320 r  hdmi_rx_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     1.320    hdmi_rx_sda
    AB5                                                               r  hdmi_rx_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.029ns (1.933%)  route 1.471ns (98.067%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.912    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828     3.084 f  clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.595     3.678    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.707 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.877     4.584    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  clk_wiz/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.455ns  (logic 0.091ns (2.633%)  route 3.364ns (97.367%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.646    -2.164    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  clk_wiz/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.029ns (1.933%)  route 1.471ns (98.067%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.912    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828     3.084 f  clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.595     3.678    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.707 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.877     4.584    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  clk_wiz/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.455ns  (logic 0.091ns (2.633%)  route 3.364ns (97.367%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.646    -2.164    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  clk_wiz/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_rx_scl
                            (input port)
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.504ns  (logic 1.501ns (59.945%)  route 1.003ns (40.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  hdmi_rx_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_rx_scl_iobuf/IO
    Y4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  hdmi_rx_scl_iobuf/IBUF/O
                         net (fo=1, routed)           1.003     2.504    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SCL_I
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.702    -2.108    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_rx_sda
                            (input port)
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 1.520ns (64.117%)  route 0.851ns (35.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  hdmi_rx_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_rx_sda_iobuf/IO
    AB5                  IBUF (Prop_ibuf_I_O)         1.520     1.520 r  hdmi_rx_sda_iobuf/IBUF/O
                         net (fo=1, routed)           0.851     2.371    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SDA_I
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.702    -2.108    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.313ns  (logic 0.000ns (0.000%)  route 1.313ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           1.313     1.313    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.702    -2.108    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.000ns (0.000%)  route 0.542ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           0.542     0.542    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_rx_sda
                            (input port)
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.287ns (46.126%)  route 0.336ns (53.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  hdmi_rx_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_rx_sda_iobuf/IO
    AB5                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  hdmi_rx_sda_iobuf/IBUF/O
                         net (fo=1, routed)           0.336     0.623    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SDA_I
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_rx_scl
                            (input port)
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.269ns (40.247%)  route 0.399ns (59.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  hdmi_rx_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_rx_scl_iobuf/IO
    Y4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  hdmi_rx_scl_iobuf/IBUF/O
                         net (fo=1, routed)           0.399     0.668    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SCL_I
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_rx_scl
                            (input port)
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.504ns  (logic 1.501ns (59.945%)  route 1.003ns (40.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  hdmi_rx_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_rx_scl_iobuf/IO
    Y4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  hdmi_rx_scl_iobuf/IBUF/O
                         net (fo=1, routed)           1.003     2.504    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SCL_I
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.702    -2.108    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_rx_sda
                            (input port)
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 1.520ns (64.117%)  route 0.851ns (35.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  hdmi_rx_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_rx_sda_iobuf/IO
    AB5                  IBUF (Prop_ibuf_I_O)         1.520     1.520 r  hdmi_rx_sda_iobuf/IBUF/O
                         net (fo=1, routed)           0.851     2.371    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SDA_I
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.702    -2.108    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.313ns  (logic 0.000ns (0.000%)  route 1.313ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           1.313     1.313    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         1.702    -2.108    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.000ns (0.000%)  route 0.542ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  dvi2rgb/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           0.542     0.542    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X163Y120       FDRE                                         r  dvi2rgb/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_rx_sda
                            (input port)
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.287ns (46.126%)  route 0.336ns (53.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  hdmi_rx_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_rx_sda_iobuf/IO
    AB5                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  hdmi_rx_sda_iobuf/IBUF/O
                         net (fo=1, routed)           0.336     0.623    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SDA_I
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_rx_scl
                            (input port)
  Destination:            dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.269ns (40.247%)  route 0.399ns (59.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  hdmi_rx_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_rx_scl_iobuf/IO
    Y4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  hdmi_rx_scl_iobuf/IBUF/O
                         net (fo=1, routed)           0.399     0.668    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SCL_I
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=158, routed)         0.910    -0.383    dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X163Y129       FDRE                                         r  dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C





