|STACK32X8BIT
EMPTY <= inst10.DB_MAX_OUTPUT_PORT_TYPE
PUSH/POP => inst.IN0
PUSH/POP => ENBLOCK:inst15.PUSH/POP
PUSH/POP => inst6.IN0
ENABLE => inst.IN1
ENABLE => ENBLOCK:inst15.ENABLE
ENABLE => inst5.IN1
CLK => TOP:inst14.CLK
CLK => TOP_1:inst13.CLK
RESET => TOP:inst14.Reset
RESET => TOP_1:inst13.SET
FULL <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[0] <= RAM32x8bit:inst2.OUT[0]
OUT[1] <= RAM32x8bit:inst2.OUT[1]
OUT[2] <= RAM32x8bit:inst2.OUT[2]
OUT[3] <= RAM32x8bit:inst2.OUT[3]
OUT[4] <= RAM32x8bit:inst2.OUT[4]
OUT[5] <= RAM32x8bit:inst2.OUT[5]
OUT[6] <= RAM32x8bit:inst2.OUT[6]
OUT[7] <= RAM32x8bit:inst2.OUT[7]
IN[0] => RAM32x8bit:inst2.IN[0]
IN[1] => RAM32x8bit:inst2.IN[1]
IN[2] => RAM32x8bit:inst2.IN[2]
IN[3] => RAM32x8bit:inst2.IN[3]
IN[4] => RAM32x8bit:inst2.IN[4]
IN[5] => RAM32x8bit:inst2.IN[5]
IN[6] => RAM32x8bit:inst2.IN[6]
IN[7] => RAM32x8bit:inst2.IN[7]


|STACK32X8BIT|TOP:inst14
Q[0] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst14.ACLR
Reset => inst13.ACLR
Reset => inst12.ACLR
Reset => inst10.ACLR
Reset => inst15.ACLR
CLK => inst14.CLK
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst10.CLK
CLK => inst15.CLK
D => HAS:inst5.Down
D => HAS:inst8.Down
D => HAS:inst6.Down
D => HAS:inst7.Down
D => HAS:inst9.Down
E => HAS:inst8.Cin


|STACK32X8BIT|TOP:inst14|HAS:inst5
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst6.IN0
Cin => inst1.IN2
Cin => inst9.IN1
Down => inst6.IN1
Down => inst.IN0
notQ => inst6.IN2
Q => inst1.IN0
Q => inst9.IN0
D <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|STACK32X8BIT|TOP:inst14|HAS:inst8
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst6.IN0
Cin => inst1.IN2
Cin => inst9.IN1
Down => inst6.IN1
Down => inst.IN0
notQ => inst6.IN2
Q => inst1.IN0
Q => inst9.IN0
D <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|STACK32X8BIT|TOP:inst14|HAS:inst6
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst6.IN0
Cin => inst1.IN2
Cin => inst9.IN1
Down => inst6.IN1
Down => inst.IN0
notQ => inst6.IN2
Q => inst1.IN0
Q => inst9.IN0
D <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|STACK32X8BIT|TOP:inst14|HAS:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst6.IN0
Cin => inst1.IN2
Cin => inst9.IN1
Down => inst6.IN1
Down => inst.IN0
notQ => inst6.IN2
Q => inst1.IN0
Q => inst9.IN0
D <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|STACK32X8BIT|TOP:inst14|HAS:inst9
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst6.IN0
Cin => inst1.IN2
Cin => inst9.IN1
Down => inst6.IN1
Down => inst.IN0
notQ => inst6.IN2
Q => inst1.IN0
Q => inst9.IN0
D <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|STACK32X8BIT|ENBLOCK:inst15
E <= inst6.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => inst6.IN0
PUSH/POP => inst1.IN0
PUSH/POP => inst2.IN0
EMPTY => inst4.IN0
FULL => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2
OUT[0] <= OUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT~0.DB_MAX_OUTPUT_PORT_TYPE
A[0] => RAM16x8bit:inst3.A[0]
A[0] => RAM16x8bit:inst1.A[0]
A[1] => RAM16x8bit:inst3.A[1]
A[1] => RAM16x8bit:inst1.A[1]
A[2] => RAM16x8bit:inst3.A[2]
A[2] => RAM16x8bit:inst1.A[2]
A[3] => RAM16x8bit:inst3.A[3]
A[3] => RAM16x8bit:inst1.A[3]
A[4] => DECODE1_2:inst.A
RWS => RAM16x8bit:inst3.RWS
RWS => RAM16x8bit:inst1.RWS
IN[0] => RAM16x8bit:inst3.IN[0]
IN[0] => RAM16x8bit:inst1.IN[0]
IN[1] => RAM16x8bit:inst3.IN[1]
IN[1] => RAM16x8bit:inst1.IN[1]
IN[2] => RAM16x8bit:inst3.IN[2]
IN[2] => RAM16x8bit:inst1.IN[2]
IN[3] => RAM16x8bit:inst3.IN[3]
IN[3] => RAM16x8bit:inst1.IN[3]
IN[4] => RAM16x8bit:inst3.IN[4]
IN[4] => RAM16x8bit:inst1.IN[4]
IN[5] => RAM16x8bit:inst3.IN[5]
IN[5] => RAM16x8bit:inst1.IN[5]
IN[6] => RAM16x8bit:inst3.IN[6]
IN[6] => RAM16x8bit:inst1.IN[6]
IN[7] => RAM16x8bit:inst3.IN[7]
IN[7] => RAM16x8bit:inst1.IN[7]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3
OUT[0] <= OUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT~0.DB_MAX_OUTPUT_PORT_TYPE
A[0] => RAM4x8bit:inst.A0
A[0] => RAM4x8bit:inst7.A0
A[0] => RAM4x8bit:inst9.A0
A[0] => RAM4x8bit:inst10.A0
A[1] => RAM4x8bit:inst.A1
A[1] => RAM4x8bit:inst7.A1
A[1] => RAM4x8bit:inst9.A1
A[1] => RAM4x8bit:inst10.A1
A[2] => DECODE2_4:inst4.A0
A[3] => DECODE2_4:inst4.A1
CS => inst8.IN0
CS => inst80.IN1
CS => inst70.IN1
CS => inst60.IN1
CS => inst5.IN1
RWS => inst8.IN1
IN[0] => RAM4x8bit:inst.IN[0]
IN[0] => RAM4x8bit:inst7.IN[0]
IN[0] => RAM4x8bit:inst9.IN[0]
IN[0] => RAM4x8bit:inst10.IN[0]
IN[1] => RAM4x8bit:inst.IN[1]
IN[1] => RAM4x8bit:inst7.IN[1]
IN[1] => RAM4x8bit:inst9.IN[1]
IN[1] => RAM4x8bit:inst10.IN[1]
IN[2] => RAM4x8bit:inst.IN[2]
IN[2] => RAM4x8bit:inst7.IN[2]
IN[2] => RAM4x8bit:inst9.IN[2]
IN[2] => RAM4x8bit:inst10.IN[2]
IN[3] => RAM4x8bit:inst.IN[3]
IN[3] => RAM4x8bit:inst7.IN[3]
IN[3] => RAM4x8bit:inst9.IN[3]
IN[3] => RAM4x8bit:inst10.IN[3]
IN[4] => RAM4x8bit:inst.IN[4]
IN[4] => RAM4x8bit:inst7.IN[4]
IN[4] => RAM4x8bit:inst9.IN[4]
IN[4] => RAM4x8bit:inst10.IN[4]
IN[5] => RAM4x8bit:inst.IN[5]
IN[5] => RAM4x8bit:inst7.IN[5]
IN[5] => RAM4x8bit:inst9.IN[5]
IN[5] => RAM4x8bit:inst10.IN[5]
IN[6] => RAM4x8bit:inst.IN[6]
IN[6] => RAM4x8bit:inst7.IN[6]
IN[6] => RAM4x8bit:inst9.IN[6]
IN[6] => RAM4x8bit:inst10.IN[6]
IN[7] => RAM4x8bit:inst.IN[7]
IN[7] => RAM4x8bit:inst7.IN[7]
IN[7] => RAM4x8bit:inst9.IN[7]
IN[7] => RAM4x8bit:inst10.IN[7]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst
OUT[0] <= OUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CS => inst34.IN0
CS => inst36.IN0
CS => inst5.IN1
CS => inst35.IN0
CS => inst37.IN0
A1 => DECODE2_4:inst4.A1
A0 => DECODE2_4:inst4.A0
RWS => inst5.IN0
IN[0] => MCx8:inst3.IN[0]
IN[0] => MCx8:inst2.IN[0]
IN[0] => MCx8:inst1.IN[0]
IN[0] => MCx8:inst.IN[0]
IN[1] => MCx8:inst3.IN[1]
IN[1] => MCx8:inst2.IN[1]
IN[1] => MCx8:inst1.IN[1]
IN[1] => MCx8:inst.IN[1]
IN[2] => MCx8:inst3.IN[2]
IN[2] => MCx8:inst2.IN[2]
IN[2] => MCx8:inst1.IN[2]
IN[2] => MCx8:inst.IN[2]
IN[3] => MCx8:inst3.IN[3]
IN[3] => MCx8:inst2.IN[3]
IN[3] => MCx8:inst1.IN[3]
IN[3] => MCx8:inst.IN[3]
IN[4] => MCx8:inst3.IN[4]
IN[4] => MCx8:inst2.IN[4]
IN[4] => MCx8:inst1.IN[4]
IN[4] => MCx8:inst.IN[4]
IN[5] => MCx8:inst3.IN[5]
IN[5] => MCx8:inst2.IN[5]
IN[5] => MCx8:inst1.IN[5]
IN[5] => MCx8:inst.IN[5]
IN[6] => MCx8:inst3.IN[6]
IN[6] => MCx8:inst2.IN[6]
IN[6] => MCx8:inst1.IN[6]
IN[6] => MCx8:inst.IN[6]
IN[7] => MCx8:inst3.IN[7]
IN[7] => MCx8:inst2.IN[7]
IN[7] => MCx8:inst1.IN[7]
IN[7] => MCx8:inst.IN[7]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst3
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst3|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst3|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst3|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst3|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst3|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst3|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst3|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst3|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst3|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst3|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|DECODE2_4:inst4
D[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst1.IN0
A1 => inst4.IN0
A1 => inst5.IN0
A0 => inst2.IN0
A0 => inst3.IN1
A0 => inst5.IN1


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst2
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst2|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst2|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst2|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst2|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst2|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst2|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst2|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst2|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst2|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst2|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst1
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst1|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst1|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst1|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst1|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst1|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst1|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst1|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst1|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst1|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst1|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst|MCx8:inst|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|DECODE2_4:inst4
D[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst1.IN0
A1 => inst4.IN0
A1 => inst5.IN0
A0 => inst2.IN0
A0 => inst3.IN1
A0 => inst5.IN1


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7
OUT[0] <= OUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CS => inst34.IN0
CS => inst36.IN0
CS => inst5.IN1
CS => inst35.IN0
CS => inst37.IN0
A1 => DECODE2_4:inst4.A1
A0 => DECODE2_4:inst4.A0
RWS => inst5.IN0
IN[0] => MCx8:inst3.IN[0]
IN[0] => MCx8:inst2.IN[0]
IN[0] => MCx8:inst1.IN[0]
IN[0] => MCx8:inst.IN[0]
IN[1] => MCx8:inst3.IN[1]
IN[1] => MCx8:inst2.IN[1]
IN[1] => MCx8:inst1.IN[1]
IN[1] => MCx8:inst.IN[1]
IN[2] => MCx8:inst3.IN[2]
IN[2] => MCx8:inst2.IN[2]
IN[2] => MCx8:inst1.IN[2]
IN[2] => MCx8:inst.IN[2]
IN[3] => MCx8:inst3.IN[3]
IN[3] => MCx8:inst2.IN[3]
IN[3] => MCx8:inst1.IN[3]
IN[3] => MCx8:inst.IN[3]
IN[4] => MCx8:inst3.IN[4]
IN[4] => MCx8:inst2.IN[4]
IN[4] => MCx8:inst1.IN[4]
IN[4] => MCx8:inst.IN[4]
IN[5] => MCx8:inst3.IN[5]
IN[5] => MCx8:inst2.IN[5]
IN[5] => MCx8:inst1.IN[5]
IN[5] => MCx8:inst.IN[5]
IN[6] => MCx8:inst3.IN[6]
IN[6] => MCx8:inst2.IN[6]
IN[6] => MCx8:inst1.IN[6]
IN[6] => MCx8:inst.IN[6]
IN[7] => MCx8:inst3.IN[7]
IN[7] => MCx8:inst2.IN[7]
IN[7] => MCx8:inst1.IN[7]
IN[7] => MCx8:inst.IN[7]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst3
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|DECODE2_4:inst4
D[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst1.IN0
A1 => inst4.IN0
A1 => inst5.IN0
A0 => inst2.IN0
A0 => inst3.IN1
A0 => inst5.IN1


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst2
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst1
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst7|MCx8:inst|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9
OUT[0] <= OUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CS => inst34.IN0
CS => inst36.IN0
CS => inst5.IN1
CS => inst35.IN0
CS => inst37.IN0
A1 => DECODE2_4:inst4.A1
A0 => DECODE2_4:inst4.A0
RWS => inst5.IN0
IN[0] => MCx8:inst3.IN[0]
IN[0] => MCx8:inst2.IN[0]
IN[0] => MCx8:inst1.IN[0]
IN[0] => MCx8:inst.IN[0]
IN[1] => MCx8:inst3.IN[1]
IN[1] => MCx8:inst2.IN[1]
IN[1] => MCx8:inst1.IN[1]
IN[1] => MCx8:inst.IN[1]
IN[2] => MCx8:inst3.IN[2]
IN[2] => MCx8:inst2.IN[2]
IN[2] => MCx8:inst1.IN[2]
IN[2] => MCx8:inst.IN[2]
IN[3] => MCx8:inst3.IN[3]
IN[3] => MCx8:inst2.IN[3]
IN[3] => MCx8:inst1.IN[3]
IN[3] => MCx8:inst.IN[3]
IN[4] => MCx8:inst3.IN[4]
IN[4] => MCx8:inst2.IN[4]
IN[4] => MCx8:inst1.IN[4]
IN[4] => MCx8:inst.IN[4]
IN[5] => MCx8:inst3.IN[5]
IN[5] => MCx8:inst2.IN[5]
IN[5] => MCx8:inst1.IN[5]
IN[5] => MCx8:inst.IN[5]
IN[6] => MCx8:inst3.IN[6]
IN[6] => MCx8:inst2.IN[6]
IN[6] => MCx8:inst1.IN[6]
IN[6] => MCx8:inst.IN[6]
IN[7] => MCx8:inst3.IN[7]
IN[7] => MCx8:inst2.IN[7]
IN[7] => MCx8:inst1.IN[7]
IN[7] => MCx8:inst.IN[7]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst3
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|DECODE2_4:inst4
D[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst1.IN0
A1 => inst4.IN0
A1 => inst5.IN0
A0 => inst2.IN0
A0 => inst3.IN1
A0 => inst5.IN1


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst2
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst1
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst9|MCx8:inst|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10
OUT[0] <= OUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CS => inst34.IN0
CS => inst36.IN0
CS => inst5.IN1
CS => inst35.IN0
CS => inst37.IN0
A1 => DECODE2_4:inst4.A1
A0 => DECODE2_4:inst4.A0
RWS => inst5.IN0
IN[0] => MCx8:inst3.IN[0]
IN[0] => MCx8:inst2.IN[0]
IN[0] => MCx8:inst1.IN[0]
IN[0] => MCx8:inst.IN[0]
IN[1] => MCx8:inst3.IN[1]
IN[1] => MCx8:inst2.IN[1]
IN[1] => MCx8:inst1.IN[1]
IN[1] => MCx8:inst.IN[1]
IN[2] => MCx8:inst3.IN[2]
IN[2] => MCx8:inst2.IN[2]
IN[2] => MCx8:inst1.IN[2]
IN[2] => MCx8:inst.IN[2]
IN[3] => MCx8:inst3.IN[3]
IN[3] => MCx8:inst2.IN[3]
IN[3] => MCx8:inst1.IN[3]
IN[3] => MCx8:inst.IN[3]
IN[4] => MCx8:inst3.IN[4]
IN[4] => MCx8:inst2.IN[4]
IN[4] => MCx8:inst1.IN[4]
IN[4] => MCx8:inst.IN[4]
IN[5] => MCx8:inst3.IN[5]
IN[5] => MCx8:inst2.IN[5]
IN[5] => MCx8:inst1.IN[5]
IN[5] => MCx8:inst.IN[5]
IN[6] => MCx8:inst3.IN[6]
IN[6] => MCx8:inst2.IN[6]
IN[6] => MCx8:inst1.IN[6]
IN[6] => MCx8:inst.IN[6]
IN[7] => MCx8:inst3.IN[7]
IN[7] => MCx8:inst2.IN[7]
IN[7] => MCx8:inst1.IN[7]
IN[7] => MCx8:inst.IN[7]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst3
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|DECODE2_4:inst4
D[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst1.IN0
A1 => inst4.IN0
A1 => inst5.IN0
A0 => inst2.IN0
A0 => inst3.IN1
A0 => inst5.IN1


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst2
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst1
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst3|RAM4x8bit:inst10|MCx8:inst|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|DECODE1_2:inst
D1 <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => D0.DATAIN
D0 <= A.DB_MAX_OUTPUT_PORT_TYPE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1
OUT[0] <= OUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT~0.DB_MAX_OUTPUT_PORT_TYPE
A[0] => RAM4x8bit:inst.A0
A[0] => RAM4x8bit:inst7.A0
A[0] => RAM4x8bit:inst9.A0
A[0] => RAM4x8bit:inst10.A0
A[1] => RAM4x8bit:inst.A1
A[1] => RAM4x8bit:inst7.A1
A[1] => RAM4x8bit:inst9.A1
A[1] => RAM4x8bit:inst10.A1
A[2] => DECODE2_4:inst4.A0
A[3] => DECODE2_4:inst4.A1
CS => inst8.IN0
CS => inst80.IN1
CS => inst70.IN1
CS => inst60.IN1
CS => inst5.IN1
RWS => inst8.IN1
IN[0] => RAM4x8bit:inst.IN[0]
IN[0] => RAM4x8bit:inst7.IN[0]
IN[0] => RAM4x8bit:inst9.IN[0]
IN[0] => RAM4x8bit:inst10.IN[0]
IN[1] => RAM4x8bit:inst.IN[1]
IN[1] => RAM4x8bit:inst7.IN[1]
IN[1] => RAM4x8bit:inst9.IN[1]
IN[1] => RAM4x8bit:inst10.IN[1]
IN[2] => RAM4x8bit:inst.IN[2]
IN[2] => RAM4x8bit:inst7.IN[2]
IN[2] => RAM4x8bit:inst9.IN[2]
IN[2] => RAM4x8bit:inst10.IN[2]
IN[3] => RAM4x8bit:inst.IN[3]
IN[3] => RAM4x8bit:inst7.IN[3]
IN[3] => RAM4x8bit:inst9.IN[3]
IN[3] => RAM4x8bit:inst10.IN[3]
IN[4] => RAM4x8bit:inst.IN[4]
IN[4] => RAM4x8bit:inst7.IN[4]
IN[4] => RAM4x8bit:inst9.IN[4]
IN[4] => RAM4x8bit:inst10.IN[4]
IN[5] => RAM4x8bit:inst.IN[5]
IN[5] => RAM4x8bit:inst7.IN[5]
IN[5] => RAM4x8bit:inst9.IN[5]
IN[5] => RAM4x8bit:inst10.IN[5]
IN[6] => RAM4x8bit:inst.IN[6]
IN[6] => RAM4x8bit:inst7.IN[6]
IN[6] => RAM4x8bit:inst9.IN[6]
IN[6] => RAM4x8bit:inst10.IN[6]
IN[7] => RAM4x8bit:inst.IN[7]
IN[7] => RAM4x8bit:inst7.IN[7]
IN[7] => RAM4x8bit:inst9.IN[7]
IN[7] => RAM4x8bit:inst10.IN[7]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst
OUT[0] <= OUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CS => inst34.IN0
CS => inst36.IN0
CS => inst5.IN1
CS => inst35.IN0
CS => inst37.IN0
A1 => DECODE2_4:inst4.A1
A0 => DECODE2_4:inst4.A0
RWS => inst5.IN0
IN[0] => MCx8:inst3.IN[0]
IN[0] => MCx8:inst2.IN[0]
IN[0] => MCx8:inst1.IN[0]
IN[0] => MCx8:inst.IN[0]
IN[1] => MCx8:inst3.IN[1]
IN[1] => MCx8:inst2.IN[1]
IN[1] => MCx8:inst1.IN[1]
IN[1] => MCx8:inst.IN[1]
IN[2] => MCx8:inst3.IN[2]
IN[2] => MCx8:inst2.IN[2]
IN[2] => MCx8:inst1.IN[2]
IN[2] => MCx8:inst.IN[2]
IN[3] => MCx8:inst3.IN[3]
IN[3] => MCx8:inst2.IN[3]
IN[3] => MCx8:inst1.IN[3]
IN[3] => MCx8:inst.IN[3]
IN[4] => MCx8:inst3.IN[4]
IN[4] => MCx8:inst2.IN[4]
IN[4] => MCx8:inst1.IN[4]
IN[4] => MCx8:inst.IN[4]
IN[5] => MCx8:inst3.IN[5]
IN[5] => MCx8:inst2.IN[5]
IN[5] => MCx8:inst1.IN[5]
IN[5] => MCx8:inst.IN[5]
IN[6] => MCx8:inst3.IN[6]
IN[6] => MCx8:inst2.IN[6]
IN[6] => MCx8:inst1.IN[6]
IN[6] => MCx8:inst.IN[6]
IN[7] => MCx8:inst3.IN[7]
IN[7] => MCx8:inst2.IN[7]
IN[7] => MCx8:inst1.IN[7]
IN[7] => MCx8:inst.IN[7]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst3
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst3|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst3|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst3|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst3|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst3|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst3|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst3|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst3|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst3|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst3|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|DECODE2_4:inst4
D[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst1.IN0
A1 => inst4.IN0
A1 => inst5.IN0
A0 => inst2.IN0
A0 => inst3.IN1
A0 => inst5.IN1


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst2
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst2|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst2|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst2|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst2|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst2|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst2|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst2|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst2|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst2|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst2|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst1
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst1|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst1|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst1|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst1|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst1|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst1|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst1|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst1|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst1|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst1|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst|MCx8:inst|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|DECODE2_4:inst4
D[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst1.IN0
A1 => inst4.IN0
A1 => inst5.IN0
A0 => inst2.IN0
A0 => inst3.IN1
A0 => inst5.IN1


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7
OUT[0] <= OUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CS => inst34.IN0
CS => inst36.IN0
CS => inst5.IN1
CS => inst35.IN0
CS => inst37.IN0
A1 => DECODE2_4:inst4.A1
A0 => DECODE2_4:inst4.A0
RWS => inst5.IN0
IN[0] => MCx8:inst3.IN[0]
IN[0] => MCx8:inst2.IN[0]
IN[0] => MCx8:inst1.IN[0]
IN[0] => MCx8:inst.IN[0]
IN[1] => MCx8:inst3.IN[1]
IN[1] => MCx8:inst2.IN[1]
IN[1] => MCx8:inst1.IN[1]
IN[1] => MCx8:inst.IN[1]
IN[2] => MCx8:inst3.IN[2]
IN[2] => MCx8:inst2.IN[2]
IN[2] => MCx8:inst1.IN[2]
IN[2] => MCx8:inst.IN[2]
IN[3] => MCx8:inst3.IN[3]
IN[3] => MCx8:inst2.IN[3]
IN[3] => MCx8:inst1.IN[3]
IN[3] => MCx8:inst.IN[3]
IN[4] => MCx8:inst3.IN[4]
IN[4] => MCx8:inst2.IN[4]
IN[4] => MCx8:inst1.IN[4]
IN[4] => MCx8:inst.IN[4]
IN[5] => MCx8:inst3.IN[5]
IN[5] => MCx8:inst2.IN[5]
IN[5] => MCx8:inst1.IN[5]
IN[5] => MCx8:inst.IN[5]
IN[6] => MCx8:inst3.IN[6]
IN[6] => MCx8:inst2.IN[6]
IN[6] => MCx8:inst1.IN[6]
IN[6] => MCx8:inst.IN[6]
IN[7] => MCx8:inst3.IN[7]
IN[7] => MCx8:inst2.IN[7]
IN[7] => MCx8:inst1.IN[7]
IN[7] => MCx8:inst.IN[7]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst3
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst3|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|DECODE2_4:inst4
D[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst1.IN0
A1 => inst4.IN0
A1 => inst5.IN0
A0 => inst2.IN0
A0 => inst3.IN1
A0 => inst5.IN1


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst2
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst2|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst1
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst1|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst7|MCx8:inst|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9
OUT[0] <= OUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CS => inst34.IN0
CS => inst36.IN0
CS => inst5.IN1
CS => inst35.IN0
CS => inst37.IN0
A1 => DECODE2_4:inst4.A1
A0 => DECODE2_4:inst4.A0
RWS => inst5.IN0
IN[0] => MCx8:inst3.IN[0]
IN[0] => MCx8:inst2.IN[0]
IN[0] => MCx8:inst1.IN[0]
IN[0] => MCx8:inst.IN[0]
IN[1] => MCx8:inst3.IN[1]
IN[1] => MCx8:inst2.IN[1]
IN[1] => MCx8:inst1.IN[1]
IN[1] => MCx8:inst.IN[1]
IN[2] => MCx8:inst3.IN[2]
IN[2] => MCx8:inst2.IN[2]
IN[2] => MCx8:inst1.IN[2]
IN[2] => MCx8:inst.IN[2]
IN[3] => MCx8:inst3.IN[3]
IN[3] => MCx8:inst2.IN[3]
IN[3] => MCx8:inst1.IN[3]
IN[3] => MCx8:inst.IN[3]
IN[4] => MCx8:inst3.IN[4]
IN[4] => MCx8:inst2.IN[4]
IN[4] => MCx8:inst1.IN[4]
IN[4] => MCx8:inst.IN[4]
IN[5] => MCx8:inst3.IN[5]
IN[5] => MCx8:inst2.IN[5]
IN[5] => MCx8:inst1.IN[5]
IN[5] => MCx8:inst.IN[5]
IN[6] => MCx8:inst3.IN[6]
IN[6] => MCx8:inst2.IN[6]
IN[6] => MCx8:inst1.IN[6]
IN[6] => MCx8:inst.IN[6]
IN[7] => MCx8:inst3.IN[7]
IN[7] => MCx8:inst2.IN[7]
IN[7] => MCx8:inst1.IN[7]
IN[7] => MCx8:inst.IN[7]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst3
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst3|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|DECODE2_4:inst4
D[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst1.IN0
A1 => inst4.IN0
A1 => inst5.IN0
A0 => inst2.IN0
A0 => inst3.IN1
A0 => inst5.IN1


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst2
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst2|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst1
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst1|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst9|MCx8:inst|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10
OUT[0] <= OUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CS => inst34.IN0
CS => inst36.IN0
CS => inst5.IN1
CS => inst35.IN0
CS => inst37.IN0
A1 => DECODE2_4:inst4.A1
A0 => DECODE2_4:inst4.A0
RWS => inst5.IN0
IN[0] => MCx8:inst3.IN[0]
IN[0] => MCx8:inst2.IN[0]
IN[0] => MCx8:inst1.IN[0]
IN[0] => MCx8:inst.IN[0]
IN[1] => MCx8:inst3.IN[1]
IN[1] => MCx8:inst2.IN[1]
IN[1] => MCx8:inst1.IN[1]
IN[1] => MCx8:inst.IN[1]
IN[2] => MCx8:inst3.IN[2]
IN[2] => MCx8:inst2.IN[2]
IN[2] => MCx8:inst1.IN[2]
IN[2] => MCx8:inst.IN[2]
IN[3] => MCx8:inst3.IN[3]
IN[3] => MCx8:inst2.IN[3]
IN[3] => MCx8:inst1.IN[3]
IN[3] => MCx8:inst.IN[3]
IN[4] => MCx8:inst3.IN[4]
IN[4] => MCx8:inst2.IN[4]
IN[4] => MCx8:inst1.IN[4]
IN[4] => MCx8:inst.IN[4]
IN[5] => MCx8:inst3.IN[5]
IN[5] => MCx8:inst2.IN[5]
IN[5] => MCx8:inst1.IN[5]
IN[5] => MCx8:inst.IN[5]
IN[6] => MCx8:inst3.IN[6]
IN[6] => MCx8:inst2.IN[6]
IN[6] => MCx8:inst1.IN[6]
IN[6] => MCx8:inst.IN[6]
IN[7] => MCx8:inst3.IN[7]
IN[7] => MCx8:inst2.IN[7]
IN[7] => MCx8:inst1.IN[7]
IN[7] => MCx8:inst.IN[7]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst3
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst3|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|DECODE2_4:inst4
D[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst1.IN0
A1 => inst4.IN0
A1 => inst5.IN0
A0 => inst2.IN0
A0 => inst3.IN1
A0 => inst5.IN1


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst2
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst2|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst1
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst1|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst
OUT[0] <= MCx4:inst1.OUT[0]
OUT[1] <= MCx4:inst1.OUT[1]
OUT[2] <= MCx4:inst1.OUT[2]
OUT[3] <= MCx4:inst1.OUT[3]
OUT[4] <= MCx4:inst.OUT[0]
OUT[5] <= MCx4:inst.OUT[1]
OUT[6] <= MCx4:inst.OUT[2]
OUT[7] <= MCx4:inst.OUT[3]
RS => MCx4:inst1.RS
RS => MCx4:inst.RS
WE => MCx4:inst1.WE
WE => MCx4:inst.WE
IN[0] => MCx4:inst1.IN[0]
IN[1] => MCx4:inst1.IN[1]
IN[2] => MCx4:inst1.IN[2]
IN[3] => MCx4:inst1.IN[3]
IN[4] => MCx4:inst.IN[0]
IN[5] => MCx4:inst.IN[1]
IN[6] => MCx4:inst.IN[2]
IN[7] => MCx4:inst.IN[3]


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst|MCx4:inst1
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst|MCx4:inst1|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst|MCx4:inst1|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst|MCx4:inst1|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst|MCx4:inst1|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst|MCx4:inst
OUT[0] <= MC:inst6.OUTPUT
OUT[1] <= MC:inst5.OUTPUT
OUT[2] <= MC:inst4.OUTPUT
OUT[3] <= MC:inst.OUTPUT
RS => MC:inst.ROW_SELECT
RS => MC:inst4.ROW_SELECT
RS => MC:inst5.ROW_SELECT
RS => MC:inst6.ROW_SELECT
IN[0] => MC:inst6.INPUT
IN[1] => MC:inst5.INPUT
IN[2] => MC:inst4.INPUT
IN[3] => MC:inst.INPUT
WE => MC:inst.WRITE_ENABLE
WE => MC:inst4.WRITE_ENABLE
WE => MC:inst5.WRITE_ENABLE
WE => MC:inst6.WRITE_ENABLE


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst|MCx4:inst|MC:inst
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst|MCx4:inst|MC:inst4
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst|MCx4:inst|MC:inst5
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|RAM32x8bit:inst2|RAM16x8bit:inst1|RAM4x8bit:inst10|MCx8:inst|MCx4:inst|MC:inst6
OUTPUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst0.DATAIN
ROW_SELECT => inst2.IN0
ROW_SELECT => inst1.IN0
WRITE_ENABLE => inst2.IN1
WRITE_ENABLE => inst3.IN0


|STACK32X8BIT|mux_2:inst11
Y[0] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
SELECT => inst5.IN0
SELECT => inst.IN0
SELECT => inst1.IN0
SELECT => inst2.IN0
SELECT => inst3.IN0
SELECT => inst4.IN0
B[0] => inst6.IN1
B[1] => inst7.IN1
B[2] => inst8.IN1
B[3] => inst9.IN1
B[4] => inst10.IN1
A[0] => inst.IN1
A[1] => inst1.IN1
A[2] => inst2.IN1
A[3] => inst3.IN1
A[4] => inst4.IN1


|STACK32X8BIT|TOP_1:inst13
Q[0] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst14.CLK
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst10.CLK
CLK => inst15.CLK
D => HAS:inst5.Down
D => HAS:inst8.Down
D => HAS:inst6.Down
D => HAS:inst7.Down
D => HAS:inst9.Down
E => HAS:inst8.Cin
SET => inst14.PRESET
SET => inst13.PRESET
SET => inst12.PRESET
SET => inst10.PRESET
SET => inst15.PRESET


|STACK32X8BIT|TOP_1:inst13|HAS:inst5
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst6.IN0
Cin => inst1.IN2
Cin => inst9.IN1
Down => inst6.IN1
Down => inst.IN0
notQ => inst6.IN2
Q => inst1.IN0
Q => inst9.IN0
D <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|STACK32X8BIT|TOP_1:inst13|HAS:inst8
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst6.IN0
Cin => inst1.IN2
Cin => inst9.IN1
Down => inst6.IN1
Down => inst.IN0
notQ => inst6.IN2
Q => inst1.IN0
Q => inst9.IN0
D <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|STACK32X8BIT|TOP_1:inst13|HAS:inst6
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst6.IN0
Cin => inst1.IN2
Cin => inst9.IN1
Down => inst6.IN1
Down => inst.IN0
notQ => inst6.IN2
Q => inst1.IN0
Q => inst9.IN0
D <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|STACK32X8BIT|TOP_1:inst13|HAS:inst7
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst6.IN0
Cin => inst1.IN2
Cin => inst9.IN1
Down => inst6.IN1
Down => inst.IN0
notQ => inst6.IN2
Q => inst1.IN0
Q => inst9.IN0
D <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|STACK32X8BIT|TOP_1:inst13|HAS:inst9
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst6.IN0
Cin => inst1.IN2
Cin => inst9.IN1
Down => inst6.IN1
Down => inst.IN0
notQ => inst6.IN2
Q => inst1.IN0
Q => inst9.IN0
D <= inst9.DB_MAX_OUTPUT_PORT_TYPE


