============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Dec 23 2023  02:28:51 pm
  Module:                 asic_top
  Operating conditions:   tt_025C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

No clocks to report
