{"schemaVersion":{"patch":0,"minor":3,"major":0},"abstract":[{"text":"A check for a clock edge (rising_edge, falling_edge).","type":"text"}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ConditionalExpression"]]},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ConditionalExpression\/edge(value:)"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/conditionalexpression\/edge(value:)"]}],"kind":"symbol","metadata":{"externalID":"s:11VHDLParsing21ConditionalExpressionO4edgeyAcA13EdgeConditionO_tcACmF","title":"ConditionalExpression.edge(value:)","role":"symbol","symbolKind":"case","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"edge","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"EdgeCondition","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13EdgeConditionO"},{"text":")","kind":"text"}],"roleHeading":"Case","modules":[{"name":"VHDLParsing"}]},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"edge"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/EdgeCondition","kind":"typeIdentifier","text":"EdgeCondition","preciseIdentifier":"s:11VHDLParsing13EdgeConditionO"},{"kind":"text","text":")"}]}]}],"sections":[],"references":{"doc://VHDLParsing/documentation/VHDLParsing/EdgeCondition":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"EdgeCondition","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"EdgeCondition","kind":"identifier"}],"type":"topic","title":"EdgeCondition","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/EdgeCondition","abstract":[{"text":"A ","type":"text"},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ConditionalExpression","isActive":true,"type":"reference"},{"text":" that checks for the presence of a clocks edge.","type":"text"}],"url":"\/documentation\/vhdlparsing\/edgecondition"},"doc://VHDLParsing/documentation/VHDLParsing/ConditionalExpression":{"url":"\/documentation\/vhdlparsing\/conditionalexpression","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"ConditionalExpression"}],"type":"topic","title":"ConditionalExpression","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ConditionalExpression"}],"abstract":[{"text":"A type for representing expression that can be used in a conditional statement.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ConditionalExpression","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ConditionalExpression/edge(value:)":{"url":"\/documentation\/vhdlparsing\/conditionalexpression\/edge(value:)","abstract":[{"text":"A check for a clock edge (rising_edge, falling_edge).","type":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ConditionalExpression\/edge(value:)","title":"ConditionalExpression.edge(value:)","kind":"symbol","fragments":[{"kind":"keyword","text":"case"},{"text":" ","kind":"text"},{"text":"edge","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"EdgeCondition","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13EdgeConditionO"},{"text":")","kind":"text"}],"type":"topic"}}}