Running: xsim.dir/uart_transmitter_tb_time_synth/xsimk -simmode gui -wdb uart_transmitter_tb_time_synth.wdb -simrunnum 0 -socket 50893
Design successfully loaded
Design Loading Memory Usage: 34380 KB (Peak: 34380 KB)
Design Loading CPU Usage: 40 ms
Simulation completed
Simulation Memory Usage: 116636 KB (Peak: 181652 KB)
Simulation CPU Usage: 2690 ms
