set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {sig_control.vo sig_control_v.sdo}}
	{{"Fast Model"} {sig_control_fast.vo sig_control_v_fast.sdo}}
}
