# async_fifo
Verilog implementaiton of Asynchronous FIFO 

crearted by - Deepak Sharda 
              dshardan007@gmail.com



![image](https://github.com/dpks2003/async_fifo/assets/98106736/239b13f2-c85f-4593-86ca-c599ca7bf478)

this is the potput for reading clock(8ns) 125Mhz slower than writting clock(100ns), 

