\doxysection{D\+:/\+Projects/\+Raspberrypi\+\_\+pico/pico\+\_\+freertos\+\_\+final/freertos\+\_\+pico2/pico\+\_\+freertos/\+Free\+RTOS-\/\+Kernel/portable/\+GCC/\+RISC-\/\+V/chip\+\_\+specific\+\_\+extensions/\+RISCV\+\_\+no\+\_\+extensions/freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.h File Reference}
\hypertarget{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h}{}\label{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/RISC-\/V/chip\_specific\_extensions/RISCV\_no\_extensions/freertos\_risc\_v\_chip\_specific\_extensions.h@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/RISC-\/V/chip\_specific\_extensions/RISCV\_no\_extensions/freertos\_risc\_v\_chip\_specific\_extensions.h}}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a4acd11d0f60e5f6e9ff3c92f0d34d332}{portasm\+HAS\+\_\+\+SIFIVE\+\_\+\+CLINT}}~0
\item 
\#define \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a8cece78107fce74b824d801a23758568}{portasm\+HAS\+\_\+\+MTIME}}~0
\item 
\#define \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}{portasm\+ADDITIONAL\+\_\+\+CONTEXT\+\_\+\+SIZE}}~0
\end{DoxyCompactItemize}


\label{doc-define-members}
\Hypertarget{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6}\index{freertos\_risc\_v\_chip\_specific\_extensions.h@{freertos\_risc\_v\_chip\_specific\_extensions.h}!portasmADDITIONAL\_CONTEXT\_SIZE@{portasmADDITIONAL\_CONTEXT\_SIZE}}
\index{portasmADDITIONAL\_CONTEXT\_SIZE@{portasmADDITIONAL\_CONTEXT\_SIZE}!freertos\_risc\_v\_chip\_specific\_extensions.h@{freertos\_risc\_v\_chip\_specific\_extensions.h}}
\doxysubsubsection{\texorpdfstring{portasmADDITIONAL\_CONTEXT\_SIZE}{portasmADDITIONAL\_CONTEXT\_SIZE}}
{\footnotesize\ttfamily \label{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a41b22fc6ecbacfe77be96505ed7bb8d6} 
\#define portasm\+ADDITIONAL\+\_\+\+CONTEXT\+\_\+\+SIZE~0}



Definition at line \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_source_l00059}{59}} of file \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_source}{freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}.

\Hypertarget{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a8cece78107fce74b824d801a23758568}\index{freertos\_risc\_v\_chip\_specific\_extensions.h@{freertos\_risc\_v\_chip\_specific\_extensions.h}!portasmHAS\_MTIME@{portasmHAS\_MTIME}}
\index{portasmHAS\_MTIME@{portasmHAS\_MTIME}!freertos\_risc\_v\_chip\_specific\_extensions.h@{freertos\_risc\_v\_chip\_specific\_extensions.h}}
\doxysubsubsection{\texorpdfstring{portasmHAS\_MTIME}{portasmHAS\_MTIME}}
{\footnotesize\ttfamily \label{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a8cece78107fce74b824d801a23758568} 
\#define portasm\+HAS\+\_\+\+MTIME~0}



Definition at line \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_source_l00058}{58}} of file \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_source}{freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}.

\Hypertarget{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a4acd11d0f60e5f6e9ff3c92f0d34d332}\index{freertos\_risc\_v\_chip\_specific\_extensions.h@{freertos\_risc\_v\_chip\_specific\_extensions.h}!portasmHAS\_SIFIVE\_CLINT@{portasmHAS\_SIFIVE\_CLINT}}
\index{portasmHAS\_SIFIVE\_CLINT@{portasmHAS\_SIFIVE\_CLINT}!freertos\_risc\_v\_chip\_specific\_extensions.h@{freertos\_risc\_v\_chip\_specific\_extensions.h}}
\doxysubsubsection{\texorpdfstring{portasmHAS\_SIFIVE\_CLINT}{portasmHAS\_SIFIVE\_CLINT}}
{\footnotesize\ttfamily \label{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_a4acd11d0f60e5f6e9ff3c92f0d34d332} 
\#define portasm\+HAS\+\_\+\+SIFIVE\+\_\+\+CLINT~0}



Definition at line \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_source_l00057}{57}} of file \mbox{\hyperlink{_g_c_c_2_r_i_s_c-_v_2chip__specific__extensions_2_r_i_s_c_v__no__extensions_2freertos__risc__v__chip__specific__extensions_8h_source}{freertos\+\_\+risc\+\_\+v\+\_\+chip\+\_\+specific\+\_\+extensions.\+h}}.

