//ASSIGNMENT 7 D FLIP FLOP
module DFF(D,CLK,RST,Q);
  input CLK,RST,D;
  output reg Q;
  
  always@(posedge CLK)
    begin
      if(RST)
        begin
        Q<=1'b0;
        end
      
      else 
        begin
          Q<=D ;
        end
      
    end
  
endmodule 
