# serbenas.github.counter
here is a RTL design for a counter with test bench and  interface module ,also contains (top module,monitor module ,assertions that check codes functionality of code, randomization process with constraints ,and a coverage group) in system verilog  
