DRM_DEBUG,FUNC_0
R128_AGP_OFFSET,VAR_0
R128_BUS_CNTL,VAR_1
R128_BUS_MASTER_DIS,VAR_2
R128_PM4_BUFFER_ADDR,VAR_3
R128_PM4_BUFFER_DL_RPTR,VAR_4
R128_PM4_BUFFER_DL_WPTR,VAR_5
R128_PM4_BUFFER_OFFSET,VAR_6
R128_PM4_BUFFER_WM_CNTL,VAR_7
R128_READ,FUNC_1
R128_WATERMARK_K,VAR_8
R128_WATERMARK_L,VAR_9
R128_WATERMARK_M,VAR_10
R128_WATERMARK_N,VAR_11
R128_WB_WM_SHIFT,VAR_12
R128_WMA_SHIFT,VAR_13
R128_WMB_SHIFT,VAR_14
R128_WMC_SHIFT,VAR_15
R128_WRITE,FUNC_2
r128_cce_init_ring_buffer,FUNC_3
dev,VAR_16
dev_priv,VAR_17
ring_start,VAR_18
tmp,VAR_19
