

--
-- simple 7 segments CLUT
--
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CLUT7SEG is
	port (
		digit_in    : in  std_logic_vector(3 downto 0);
		segs_o      : out std_logic_vector(7 downto 0);
	);
end entity CLUT7SEG;

architecture logic of CLUT7SEG is

    
begin
    segs_o <=   "01111001" when digit_in = X"0" else	    -- ---t----
                "00100100" when digit_in = X"1" else 	-- |	  |
                "00110000" when digit_in = X"2" else 	-- lt	 rt
                "00011001" when digit_in = X"3" else 	-- |	  |
                "00010010" when digit_in = X"4" else 	-- ---m----
                "00000010" when digit_in = X"5" else 	-- |	  |
                "01111000" when digit_in = X"6" else 	-- lb	 rb
                "00000000" when digit_in = X"7" else 	-- |	  |
                "00011000" when digit_in = X"8" else 	-- ---b----
                "00001000" when digit_in = X"9" else
                "00000011" when digit_in = X"A" else
                "01000110" when digit_in = X"B" else
                "00100001" when digit_in = X"C" else
                "00000110" when digit_in = X"D" else
                "00001110" when digit_in = X"E" else
                "01000000";
        
end architecture;