// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="real_matmul_real_matmul,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=6350001,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=2575,HLS_SYN_LUT=3286,HLS_VERSION=2023_1}" *)

module real_matmul (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] MatA_DRAM;
wire   [63:0] MatB_DRAM;
wire   [63:0] MatC_DRAM;
reg   [63:0] MatC_DRAM_read_reg_603;
reg   [63:0] MatB_DRAM_read_reg_608;
reg   [63:0] MatA_DRAM_read_reg_613;
reg   [12:0] counter_reg_624;
wire    ap_CS_fsm_state2;
wire   [25:0] add_ln27_fu_283_p2;
reg   [25:0] add_ln27_reg_629;
wire   [12:0] counter_2_fu_295_p2;
reg   [12:0] counter_2_reg_637;
wire   [5:0] tmp_fu_301_p4;
reg   [5:0] tmp_reg_642;
wire   [0:0] icmp_ln27_fu_289_p2;
wire   [6:0] shl_ln_fu_311_p3;
reg   [6:0] shl_ln_reg_647;
wire   [15:0] mul_ln33_fu_323_p2;
reg   [15:0] mul_ln33_reg_652;
wire   [6:0] empty_fu_337_p1;
reg   [6:0] empty_reg_657;
wire    ap_CS_fsm_state3;
reg   [62:0] trunc_ln_reg_662;
wire   [14:0] zext_ln33_fu_353_p1;
reg   [14:0] zext_ln33_reg_667;
wire    ap_CS_fsm_state4;
wire   [2:0] add_ln53_1_fu_362_p2;
reg   [2:0] add_ln53_1_reg_675;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln54_fu_374_p2;
reg   [0:0] icmp_ln54_reg_680;
wire   [0:0] icmp_ln53_fu_356_p2;
wire   [1:0] select_ln53_1_fu_380_p3;
reg   [1:0] select_ln53_1_reg_685;
wire   [8:0] mul_ln53_fu_392_p2;
reg   [8:0] mul_ln53_reg_690;
wire   [0:0] trunc_ln53_fu_398_p1;
reg   [0:0] trunc_ln53_reg_695;
wire   [1:0] select_ln53_fu_435_p3;
reg   [1:0] select_ln53_reg_703;
wire    ap_CS_fsm_state6;
wire   [0:0] trunc_ln55_fu_443_p1;
reg   [0:0] trunc_ln55_reg_708;
wire   [1:0] add_ln54_fu_447_p2;
reg   [1:0] add_ln54_reg_716;
wire    ap_CS_fsm_state10;
wire   [14:0] grp_fu_551_p3;
reg  signed [14:0] add_ln33_1_reg_726;
wire    ap_CS_fsm_state11;
reg   [15:0] MatC_BRAM_1_1_1_load_reg_731;
wire    ap_CS_fsm_state12;
reg   [15:0] MatC_BRAM_1_1_9_load_reg_736;
reg   [15:0] MatC_BRAM_1_1_10_load_reg_741;
reg   [15:0] MatC_BRAM_1_1_11_load_reg_746;
wire   [15:0] tmp_2_fu_543_p3;
reg   [15:0] tmp_2_reg_751;
reg   [8:0] MatA_BRAM_address0;
reg    MatA_BRAM_ce0;
reg    MatA_BRAM_we0;
wire   [15:0] MatA_BRAM_q0;
reg   [8:0] MatB_BRAM_address0;
reg    MatB_BRAM_ce0;
reg    MatB_BRAM_we0;
wire   [15:0] MatB_BRAM_q0;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_start;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_done;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_idle;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_ready;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWVALID;
wire   [63:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWADDR;
wire   [0:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWID;
wire   [31:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWLEN;
wire   [2:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWSIZE;
wire   [1:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWBURST;
wire   [1:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWLOCK;
wire   [3:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWCACHE;
wire   [2:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWPROT;
wire   [3:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWQOS;
wire   [3:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWREGION;
wire   [0:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWUSER;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_WVALID;
wire   [15:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_WDATA;
wire   [1:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_WSTRB;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_WLAST;
wire   [0:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_WID;
wire   [0:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_WUSER;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARVALID;
wire   [63:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARADDR;
wire   [0:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARID;
wire   [31:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARLEN;
wire   [2:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARSIZE;
wire   [1:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARBURST;
wire   [1:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARLOCK;
wire   [3:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARCACHE;
wire   [2:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARPROT;
wire   [3:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARQOS;
wire   [3:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARREGION;
wire   [0:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARUSER;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_RREADY;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_BREADY;
wire   [8:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatA_BRAM_address0;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatA_BRAM_ce0;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatA_BRAM_we0;
wire   [15:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatA_BRAM_d0;
wire   [8:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatB_BRAM_address0;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatB_BRAM_ce0;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatB_BRAM_we0;
wire   [15:0] grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatB_BRAM_d0;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_start;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_done;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_idle;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_ready;
wire   [8:0] grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatA_BRAM_address0;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatA_BRAM_ce0;
wire   [8:0] grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatB_BRAM_address0;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatB_BRAM_ce0;
wire   [15:0] grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatC_BRAM_1_0_out;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatC_BRAM_1_0_out_ap_vld;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_start;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_done;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_idle;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_ready;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWVALID;
wire   [63:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWADDR;
wire   [0:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWID;
wire   [31:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWLEN;
wire   [2:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWSIZE;
wire   [1:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWBURST;
wire   [1:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWLOCK;
wire   [3:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWCACHE;
wire   [2:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWPROT;
wire   [3:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWQOS;
wire   [3:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWREGION;
wire   [0:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWUSER;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WVALID;
wire   [15:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WDATA;
wire   [1:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WSTRB;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WLAST;
wire   [0:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WID;
wire   [0:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WUSER;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARVALID;
wire   [63:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARADDR;
wire   [0:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARID;
wire   [31:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARLEN;
wire   [2:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARSIZE;
wire   [1:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARBURST;
wire   [1:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARLOCK;
wire   [3:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARCACHE;
wire   [2:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARPROT;
wire   [3:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARQOS;
wire   [3:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARREGION;
wire   [0:0] grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARUSER;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_RREADY;
wire    grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [15:0] mem_RDATA;
wire   [9:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg   [2:0] indvar_flatten6_reg_176;
wire    ap_CS_fsm_state8;
reg   [1:0] i_1_reg_187;
reg   [1:0] j_reg_198;
reg    grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_start_reg;
reg    grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_start_reg;
wire    ap_CS_fsm_state13;
reg   [12:0] phi_urem_fu_118;
wire   [12:0] select_ln27_fu_414_p3;
reg   [25:0] phi_mul_fu_122;
reg   [12:0] counter_1_fu_126;
reg   [15:0] MatC_BRAM_1_1_1_fu_130;
wire   [15:0] MatC_BRAM_1_1_18_fu_505_p3;
reg   [15:0] MatC_BRAM_1_1_9_fu_134;
wire   [15:0] MatC_BRAM_1_1_17_fu_498_p3;
reg   [15:0] MatC_BRAM_1_1_10_fu_138;
wire   [15:0] MatC_BRAM_1_1_16_fu_491_p3;
reg   [15:0] MatC_BRAM_1_1_11_fu_142;
wire   [15:0] MatC_BRAM_1_1_15_fu_484_p3;
wire   [6:0] mul_ln33_fu_323_p0;
wire   [9:0] mul_ln33_fu_323_p1;
wire   [63:0] zext_ln33_2_fu_329_p1;
wire   [63:0] add_ln33_fu_332_p2;
wire   [1:0] add_ln53_fu_368_p2;
wire   [1:0] mul_ln53_fu_392_p0;
wire   [12:0] add_ln27_2_fu_402_p2;
wire   [0:0] icmp_ln27_1_fu_408_p2;
wire   [15:0] MatC_BRAM_1_1_12_fu_456_p3;
wire   [15:0] MatC_BRAM_1_1_13_fu_463_p3;
wire   [15:0] MatC_BRAM_1_1_fu_470_p3;
wire   [15:0] MatC_BRAM_1_1_14_fu_477_p3;
wire   [13:0] shl_ln33_1_fu_532_p3;
wire   [5:0] grp_fu_551_p0;
wire  signed [8:0] grp_fu_551_p1;
wire   [13:0] grp_fu_551_p2;
reg   [12:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire   [14:0] grp_fu_551_p20;
wire   [15:0] mul_ln33_fu_323_p00;
wire   [8:0] mul_ln53_fu_392_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_start_reg = 1'b0;
#0 grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_start_reg = 1'b0;
#0 grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_start_reg = 1'b0;
end

real_matmul_MatA_BRAM_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
MatA_BRAM_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(MatA_BRAM_address0),
    .ce0(MatA_BRAM_ce0),
    .we0(MatA_BRAM_we0),
    .d0(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatA_BRAM_d0),
    .q0(MatA_BRAM_q0)
);

real_matmul_MatA_BRAM_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
MatB_BRAM_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(MatB_BRAM_address0),
    .ce0(MatB_BRAM_ce0),
    .we0(MatB_BRAM_we0),
    .d0(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatB_BRAM_d0),
    .q0(MatB_BRAM_q0)
);

real_matmul_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2 grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_start),
    .ap_done(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_done),
    .ap_idle(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_idle),
    .ap_ready(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_ready),
    .m_axi_mem_AWVALID(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .rem_i_urem_cast(empty_reg_657),
    .MatA_BRAM_address0(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatA_BRAM_address0),
    .MatA_BRAM_ce0(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatA_BRAM_ce0),
    .MatA_BRAM_we0(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatA_BRAM_we0),
    .MatA_BRAM_d0(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatA_BRAM_d0),
    .MatB_BRAM_address0(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatB_BRAM_address0),
    .MatB_BRAM_ce0(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatB_BRAM_ce0),
    .MatB_BRAM_we0(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatB_BRAM_we0),
    .MatB_BRAM_d0(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatB_BRAM_d0),
    .sext_ln45(trunc_ln_reg_662),
    .MatB_DRAM(MatB_DRAM_read_reg_608)
);

real_matmul_real_matmul_Pipeline_VITIS_LOOP_56_5 grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_start),
    .ap_done(grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_done),
    .ap_idle(grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_idle),
    .ap_ready(grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_ready),
    .mul_ln57_1(mul_ln53_reg_690),
    .MatA_BRAM_address0(grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatA_BRAM_address0),
    .MatA_BRAM_ce0(grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatA_BRAM_ce0),
    .MatA_BRAM_q0(MatA_BRAM_q0),
    .zext_ln54(select_ln53_reg_703),
    .MatB_BRAM_address0(grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatB_BRAM_address0),
    .MatB_BRAM_ce0(grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatB_BRAM_ce0),
    .MatB_BRAM_q0(MatB_BRAM_q0),
    .MatC_BRAM_1_0_out(grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatC_BRAM_1_0_out),
    .MatC_BRAM_1_0_out_ap_vld(grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatC_BRAM_1_0_out_ap_vld)
);

real_matmul_real_matmul_Pipeline_VITIS_LOOP_63_6 grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_start),
    .ap_done(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_done),
    .ap_idle(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_idle),
    .ap_ready(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_ready),
    .m_axi_mem_AWVALID(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(16'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(10'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .shl_ln(shl_ln_reg_647),
    .MatC_DRAM(MatC_DRAM_read_reg_603),
    .sext_ln63(tmp_2_reg_751),
    .MatC_BRAM_1_0_2(MatC_BRAM_1_1_10_load_reg_741),
    .MatC_BRAM_0_0_2(MatC_BRAM_1_1_1_load_reg_731),
    .MatC_BRAM_1_1_2(MatC_BRAM_1_1_11_load_reg_746),
    .MatC_BRAM_0_1_2(MatC_BRAM_1_1_9_load_reg_736)
);

real_matmul_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .MatA_DRAM(MatA_DRAM),
    .MatB_DRAM(MatB_DRAM),
    .MatC_DRAM(MatC_DRAM),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

real_matmul_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARADDR),
    .I_ARLEN(grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWADDR),
    .I_AWLEN(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WDATA),
    .I_WSTRB(grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

real_matmul_mul_7ns_10ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 16 ))
mul_7ns_10ns_16_1_1_U28(
    .din0(mul_ln33_fu_323_p0),
    .din1(mul_ln33_fu_323_p1),
    .dout(mul_ln33_fu_323_p2)
);

real_matmul_mul_2ns_9ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_2ns_9ns_9_1_1_U29(
    .din0(mul_ln53_fu_392_p0),
    .din1(9'd150),
    .dout(mul_ln53_fu_392_p2)
);

real_matmul_mac_muladd_6ns_9s_14ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_6ns_9s_14ns_15_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_551_p0),
    .din1(grp_fu_551_p1),
    .din2(grp_fu_551_p2),
    .ce(1'b1),
    .dout(grp_fu_551_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_start_reg <= 1'b1;
        end else if ((grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_ready == 1'b1)) begin
            grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_start_reg <= 1'b1;
        end else if ((grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_ready == 1'b1)) begin
            grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_start_reg <= 1'b1;
        end else if ((grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_ready == 1'b1)) begin
            grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        counter_1_fu_126 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln53_fu_356_p2 == 1'd1))) begin
        counter_1_fu_126 <= counter_2_reg_637;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_1_reg_187 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        i_1_reg_187 <= select_ln53_1_reg_685;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten6_reg_176 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten6_reg_176 <= add_ln53_1_reg_675;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        j_reg_198 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        j_reg_198 <= add_ln54_reg_716;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_fu_122 <= 26'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln53_fu_356_p2 == 1'd1))) begin
        phi_mul_fu_122 <= add_ln27_reg_629;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_urem_fu_118 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln53_fu_356_p2 == 1'd1))) begin
        phi_urem_fu_118 <= select_ln27_fu_414_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        MatA_DRAM_read_reg_613 <= MatA_DRAM;
        MatB_DRAM_read_reg_608 <= MatB_DRAM;
        MatC_DRAM_read_reg_603 <= MatC_DRAM;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        MatC_BRAM_1_1_10_fu_138 <= MatC_BRAM_1_1_16_fu_491_p3;
        MatC_BRAM_1_1_11_fu_142 <= MatC_BRAM_1_1_15_fu_484_p3;
        MatC_BRAM_1_1_1_fu_130 <= MatC_BRAM_1_1_18_fu_505_p3;
        MatC_BRAM_1_1_9_fu_134 <= MatC_BRAM_1_1_17_fu_498_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        MatC_BRAM_1_1_10_load_reg_741 <= MatC_BRAM_1_1_10_fu_138;
        MatC_BRAM_1_1_11_load_reg_746 <= MatC_BRAM_1_1_11_fu_142;
        MatC_BRAM_1_1_1_load_reg_731 <= MatC_BRAM_1_1_1_fu_130;
        MatC_BRAM_1_1_9_load_reg_736 <= MatC_BRAM_1_1_9_fu_134;
        tmp_2_reg_751[15 : 1] <= tmp_2_fu_543_p3[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln27_reg_629 <= add_ln27_fu_283_p2;
        counter_2_reg_637 <= counter_2_fu_295_p2;
        counter_reg_624 <= counter_1_fu_126;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln33_1_reg_726 <= grp_fu_551_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln53_1_reg_675 <= add_ln53_1_fu_362_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln54_reg_716 <= add_ln54_fu_447_p2;
        select_ln53_reg_703 <= select_ln53_fu_435_p3;
        trunc_ln55_reg_708 <= trunc_ln55_fu_443_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        empty_reg_657 <= empty_fu_337_p1;
        trunc_ln_reg_662 <= {{add_ln33_fu_332_p2[63:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln53_fu_356_p2 == 1'd0))) begin
        icmp_ln54_reg_680 <= icmp_ln54_fu_374_p2;
        mul_ln53_reg_690 <= mul_ln53_fu_392_p2;
        select_ln53_1_reg_685 <= select_ln53_1_fu_380_p3;
        trunc_ln53_reg_695 <= trunc_ln53_fu_398_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln27_fu_289_p2 == 1'd0))) begin
        mul_ln33_reg_652 <= mul_ln33_fu_323_p2;
        shl_ln_reg_647[6 : 1] <= shl_ln_fu_311_p3[6 : 1];
        tmp_reg_642 <= {{phi_mul_fu_122[25:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        zext_ln33_reg_667[5 : 0] <= zext_ln33_fu_353_p1[5 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        MatA_BRAM_address0 = grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatA_BRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        MatA_BRAM_address0 = grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatA_BRAM_address0;
    end else begin
        MatA_BRAM_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        MatA_BRAM_ce0 = grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatA_BRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        MatA_BRAM_ce0 = grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatA_BRAM_ce0;
    end else begin
        MatA_BRAM_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        MatA_BRAM_we0 = grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatA_BRAM_we0;
    end else begin
        MatA_BRAM_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        MatB_BRAM_address0 = grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatB_BRAM_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        MatB_BRAM_address0 = grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatB_BRAM_address0;
    end else begin
        MatB_BRAM_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        MatB_BRAM_ce0 = grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatB_BRAM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        MatB_BRAM_ce0 = grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatB_BRAM_ce0;
    end else begin
        MatB_BRAM_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        MatB_BRAM_we0 = grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_MatB_BRAM_we0;
    end else begin
        MatB_BRAM_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln27_fu_289_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln27_fu_289_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        mem_ARVALID = grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        mem_AWVALID = grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        mem_BREADY = grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        mem_RREADY = grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        mem_WVALID = grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln27_fu_289_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln53_fu_356_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign MatC_BRAM_1_1_12_fu_456_p3 = ((trunc_ln55_reg_708[0:0] == 1'b1) ? grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatC_BRAM_1_0_out : MatC_BRAM_1_1_11_fu_142);

assign MatC_BRAM_1_1_13_fu_463_p3 = ((trunc_ln55_reg_708[0:0] == 1'b1) ? MatC_BRAM_1_1_10_fu_138 : grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatC_BRAM_1_0_out);

assign MatC_BRAM_1_1_14_fu_477_p3 = ((trunc_ln55_reg_708[0:0] == 1'b1) ? MatC_BRAM_1_1_1_fu_130 : grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatC_BRAM_1_0_out);

assign MatC_BRAM_1_1_15_fu_484_p3 = ((trunc_ln53_reg_695[0:0] == 1'b1) ? MatC_BRAM_1_1_12_fu_456_p3 : MatC_BRAM_1_1_11_fu_142);

assign MatC_BRAM_1_1_16_fu_491_p3 = ((trunc_ln53_reg_695[0:0] == 1'b1) ? MatC_BRAM_1_1_13_fu_463_p3 : MatC_BRAM_1_1_10_fu_138);

assign MatC_BRAM_1_1_17_fu_498_p3 = ((trunc_ln53_reg_695[0:0] == 1'b1) ? MatC_BRAM_1_1_9_fu_134 : MatC_BRAM_1_1_fu_470_p3);

assign MatC_BRAM_1_1_18_fu_505_p3 = ((trunc_ln53_reg_695[0:0] == 1'b1) ? MatC_BRAM_1_1_1_fu_130 : MatC_BRAM_1_1_14_fu_477_p3);

assign MatC_BRAM_1_1_fu_470_p3 = ((trunc_ln55_reg_708[0:0] == 1'b1) ? grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_MatC_BRAM_1_0_out : MatC_BRAM_1_1_9_fu_134);

assign add_ln27_2_fu_402_p2 = (phi_urem_fu_118 + 13'd1);

assign add_ln27_fu_283_p2 = (phi_mul_fu_122 + 26'd10486);

assign add_ln33_fu_332_p2 = (zext_ln33_2_fu_329_p1 + MatA_DRAM_read_reg_613);

assign add_ln53_1_fu_362_p2 = (indvar_flatten6_reg_176 + 3'd1);

assign add_ln53_fu_368_p2 = (i_1_reg_187 + 2'd1);

assign add_ln54_fu_447_p2 = (select_ln53_fu_435_p3 + 2'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign counter_2_fu_295_p2 = (counter_1_fu_126 + 13'd1);

assign empty_fu_337_p1 = phi_urem_fu_118[6:0];

assign grp_fu_551_p0 = zext_ln33_reg_667;

assign grp_fu_551_p1 = 15'd32568;

assign grp_fu_551_p2 = grp_fu_551_p20;

assign grp_fu_551_p20 = shl_ln33_1_fu_532_p3;

assign grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_start = grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_start_reg;

assign grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_start = grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_start_reg;

assign grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_start = grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_start_reg;

assign icmp_ln27_1_fu_408_p2 = ((add_ln27_2_fu_402_p2 < 13'd100) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_289_p2 = ((counter_1_fu_126 == 13'd5000) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_356_p2 = ((indvar_flatten6_reg_176 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_374_p2 = ((j_reg_198 == 2'd2) ? 1'b1 : 1'b0);

assign mul_ln33_fu_323_p0 = mul_ln33_fu_323_p00;

assign mul_ln33_fu_323_p00 = shl_ln_fu_311_p3;

assign mul_ln33_fu_323_p1 = 16'd300;

assign mul_ln53_fu_392_p0 = mul_ln53_fu_392_p00;

assign mul_ln53_fu_392_p00 = select_ln53_1_fu_380_p3;

assign select_ln27_fu_414_p3 = ((icmp_ln27_1_fu_408_p2[0:0] == 1'b1) ? add_ln27_2_fu_402_p2 : 13'd0);

assign select_ln53_1_fu_380_p3 = ((icmp_ln54_fu_374_p2[0:0] == 1'b1) ? add_ln53_fu_368_p2 : i_1_reg_187);

assign select_ln53_fu_435_p3 = ((icmp_ln54_reg_680[0:0] == 1'b1) ? 2'd0 : j_reg_198);

assign shl_ln33_1_fu_532_p3 = {{counter_reg_624}, {1'd0}};

assign shl_ln_fu_311_p3 = {{tmp_fu_301_p4}, {1'd0}};

assign tmp_2_fu_543_p3 = {{add_ln33_1_reg_726}, {1'd0}};

assign tmp_fu_301_p4 = {{phi_mul_fu_122[25:20]}};

assign trunc_ln53_fu_398_p1 = select_ln53_1_fu_380_p3[0:0];

assign trunc_ln55_fu_443_p1 = select_ln53_fu_435_p3[0:0];

assign zext_ln33_2_fu_329_p1 = mul_ln33_reg_652;

assign zext_ln33_fu_353_p1 = tmp_reg_642;

always @ (posedge ap_clk) begin
    shl_ln_reg_647[0] <= 1'b0;
    zext_ln33_reg_667[14:6] <= 9'b000000000;
    tmp_2_reg_751[0] <= 1'b0;
end

endmodule //real_matmul
