WARNING | 2018-04-08 20:47:31,566 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:47:31,602 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:47:31,622 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/phsubw_xmm_xmm/phsubw_xmm_xmm.o
IRSB {
   t0:Ity_V128 t1:Ity_V128 t2:Ity_I64 t3:Ity_I64 t4:Ity_I64 t5:Ity_I64 t6:Ity_I64 t7:Ity_I64 t8:Ity_I64 t9:Ity_I64 t10:Ity_I64 t11:Ity_I64 t12:Ity_V128 t13:Ity_I64 t14:Ity_I64 t15:Ity_I64 t16:Ity_I64

   00 | ------ IMark(0x400000, 5, 0) ------
   01 | t0 = GET:V128(xmm1)
   02 | t1 = GET:V128(xmm2)
   03 | t2 = V128HIto64(t0)
   04 | t3 = V128to64(t0)
   05 | t4 = V128HIto64(t1)
   06 | t5 = V128to64(t1)
   07 | t6 = CatOddLanes16x4(t2,t3)
   08 | t7 = CatEvenLanes16x4(t2,t3)
   09 | t8 = Sub16x4(t7,t6)
   10 | t9 = CatOddLanes16x4(t4,t5)
   11 | t10 = CatEvenLanes16x4(t4,t5)
   12 | t11 = Sub16x4(t10,t9)
   13 | t12 = 64HLtoV128(t11,t8)
   14 | PUT(xmm1) = t12
   15 | PUT(pc) = 0x0000000000400005
   16 | ------ IMark(0x400005, 1, 0) ------
   17 | t13 = GET:I64(rsp)
   18 | t14 = LDle:I64(t13)
   19 | t15 = Add64(t13,0x0000000000000008)
   20 | PUT(rsp) = t15
   21 | t16 = Sub64(t15,0x0000000000000080)
   22 | ====== AbiHint(0xt16, 128, t14) ======
   NEXT: PUT(rip) = t14; Ijk_Ret
}
