Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: mcs_basico3_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mcs_basico3_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mcs_basico3_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : mcs_basico3_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\ipcore_dir\microcontrolador_mcs.vhd" into library work
Parsing VHDL file "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\ipcore_dir\cont_16bits.vhd" into library work
Parsing entity <cont_16bits>.
Parsing architecture <cont_16bits_a> of entity <cont_16bits>.
Parsing VHDL file "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\ipcore_dir\dcm_100m_5m.vhd" into library work
Parsing entity <dcm_100m_5m>.
Parsing architecture <xilinx> of entity <dcm_100m_5m>.
Parsing VHDL file "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\bcd_7seg_neg.vhd" into library work
Parsing entity <bcd_7seg_neg>.
Parsing architecture <Behavioral> of entity <bcd_7seg_neg>.
Parsing VHDL file "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\Remote_Lab.vhd" into library work
Parsing entity <Remote_Lab>.
Parsing architecture <Behavioral> of entity <remote_lab>.
Parsing entity <Modulo>.
Parsing architecture <Behavioral> of entity <modulo>.
Parsing entity <Division>.
Parsing architecture <Behavioral> of entity <division>.
Parsing entity <Genera_Tono>.
Parsing architecture <behavioral> of entity <genera_tono>.
Parsing VHDL file "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\iobus_salida.vhf" into library work
Parsing entity <FD8CE_HXILINX_iobus_salida>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_iobus_salida>.
Parsing entity <COMP16_HXILINX_iobus_salida>.
Parsing architecture <COMP16_HXILINX_iobus_salida_V> of entity <comp16_hxilinx_iobus_salida>.
Parsing entity <iobus_salida>.
Parsing architecture <BEHAVIORAL> of entity <iobus_salida>.
Parsing VHDL file "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\displays_7seg_nexys3_RemLab.vhf" into library work
Parsing entity <displays_7seg_nexys3_RemLab>.
Parsing architecture <BEHAVIORAL> of entity <displays_7seg_nexys3_remlab>.
Parsing VHDL file "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" into library work
Parsing entity <FD8CE_HXILINX_mcs_basico3_top>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_mcs_basico3_top>.
Parsing entity <IFD4_HXILINX_mcs_basico3_top>.
Parsing architecture <Behavioral> of entity <ifd4_hxilinx_mcs_basico3_top>.
Parsing entity <IFD8_HXILINX_mcs_basico3_top>.
Parsing architecture <Behavioral> of entity <ifd8_hxilinx_mcs_basico3_top>.
Parsing entity <OFD8_HXILINX_mcs_basico3_top>.
Parsing architecture <Behavioral> of entity <ofd8_hxilinx_mcs_basico3_top>.
Parsing entity <OFD_HXILINX_mcs_basico3_top>.
Parsing architecture <Behavioral> of entity <ofd_hxilinx_mcs_basico3_top>.
Parsing entity <IFD_HXILINX_mcs_basico3_top>.
Parsing architecture <Behavioral> of entity <ifd_hxilinx_mcs_basico3_top>.
Parsing entity <COMP16_HXILINX_mcs_basico3_top>.
Parsing architecture <COMP16_HXILINX_mcs_basico3_top_V> of entity <comp16_hxilinx_mcs_basico3_top>.
Parsing entity <displays_7seg_nexys3_RemLab_MUSER_mcs_basico3_top>.
Parsing architecture <BEHAVIORAL> of entity <displays_7seg_nexys3_remlab_muser_mcs_basico3_top>.
Parsing entity <iobus_salida_MUSER_mcs_basico3_top>.
Parsing architecture <BEHAVIORAL> of entity <iobus_salida_muser_mcs_basico3_top>.
Parsing entity <mcs_basico3_top>.
Parsing architecture <BEHAVIORAL> of entity <mcs_basico3_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mcs_basico3_top> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" Line 850: <microcontrolador_mcs> remains a black-box since it has no binding entity.

Elaborating entity <OFD8_HXILINX_mcs_basico3_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <OFD_HXILINX_mcs_basico3_top> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IFD4_HXILINX_mcs_basico3_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <iobus_salida_MUSER_mcs_basico3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD8CE_HXILINX_mcs_basico3_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <COMP16_HXILINX_mcs_basico3_top> (architecture <COMP16_HXILINX_mcs_basico3_top_V>) from library <work>.

Elaborating entity <IFD_HXILINX_mcs_basico3_top> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IFD8_HXILINX_mcs_basico3_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <Remote_Lab> (architecture <Behavioral>) from library <work>.

Elaborating entity <Modulo> (architecture <Behavioral>) from library <work>.

Elaborating entity <Division> (architecture <Behavioral>) from library <work>.

Elaborating entity <Genera_Tono> (architecture <behavioral>) from library <work>.

Elaborating entity <dcm_100m_5m> (architecture <xilinx>) from library <work>.

Elaborating entity <cont_16bits> (architecture <cont_16bits_a>) from library <work>.

Elaborating entity <displays_7seg_nexys3_RemLab_MUSER_mcs_basico3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bcd_7seg_neg> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" Line 816: Net <fila[4]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" Line 848: Net <XLXI_138_CLK_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" Line 849: Net <XLXI_138_KEYCLEARB_openSignal> does not have a driver.
WARNING:Xst:2972 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1214. All outputs of instance <XLXI_279_1> of block <IFD_HXILINX_mcs_basico3_top> are unconnected in block <mcs_basico3_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1219. All outputs of instance <XLXI_279_2> of block <IFD_HXILINX_mcs_basico3_top> are unconnected in block <mcs_basico3_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1224. All outputs of instance <XLXI_279_3> of block <IFD_HXILINX_mcs_basico3_top> are unconnected in block <mcs_basico3_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1229. All outputs of instance <XLXI_279_4> of block <IFD_HXILINX_mcs_basico3_top> are unconnected in block <mcs_basico3_top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mcs_basico3_top>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf".
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_30>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_30>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_30>.
    Set property "HU_SET = XLXI_35_15" for instance <XLXI_35>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_114_1>.
    Set property "SLEW = SLOW" for instance <XLXI_114_1>.
    Set property "DRIVE = 12" for instance <XLXI_114_1>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_114_2>.
    Set property "SLEW = SLOW" for instance <XLXI_114_2>.
    Set property "DRIVE = 12" for instance <XLXI_114_2>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_114_3>.
    Set property "SLEW = SLOW" for instance <XLXI_114_3>.
    Set property "DRIVE = 12" for instance <XLXI_114_3>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_114_4>.
    Set property "SLEW = SLOW" for instance <XLXI_114_4>.
    Set property "DRIVE = 12" for instance <XLXI_114_4>.
    Set property "INIT = 0" for instance <XLXI_142>.
    Set property "SRTYPE = SYNC" for instance <XLXI_142>.
    Set property "DDR_ALIGNMENT = NONE" for instance <XLXI_142>.
    Set property "HU_SET = XLXI_165_14" for instance <XLXI_165>.
    Set property "HU_SET = XLXI_180_16" for instance <XLXI_180>.
    Set property "HU_SET = XLXI_279_1_9" for instance <XLXI_279_1>.
    Set property "HU_SET = XLXI_279_2_8" for instance <XLXI_279_2>.
    Set property "HU_SET = XLXI_279_3_7" for instance <XLXI_279_3>.
    Set property "HU_SET = XLXI_279_4_6" for instance <XLXI_279_4>.
    Set property "HU_SET = XLXI_288_1_13" for instance <XLXI_288_1>.
    Set property "HU_SET = XLXI_288_2_12" for instance <XLXI_288_2>.
    Set property "HU_SET = XLXI_288_3_11" for instance <XLXI_288_3>.
    Set property "HU_SET = XLXI_288_4_10" for instance <XLXI_288_4>.
    Set property "HU_SET = XLXI_387_17" for instance <XLXI_387>.
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1062: Output port <fit1_toggle> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1062: Output port <fit1_interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1062: Output port <intc_irq> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1157: Output port <CFGCLK> of the instance <XLXI_138> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1157: Output port <CFGMCLK> of the instance <XLXI_138> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1157: Output port <EOS> of the instance <XLXI_138> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1214: Output port <Q> of the instance <XLXI_279_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1219: Output port <Q> of the instance <XLXI_279_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1224: Output port <Q> of the instance <XLXI_279_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1229: Output port <Q> of the instance <XLXI_279_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 1353: Output port <anodo> of the instance <XLXI_873> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <fila> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_138_CLK_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_138_KEYCLEARB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mcs_basico3_top> synthesized.

Synthesizing Unit <OFD8_HXILINX_mcs_basico3_top>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf".
    Set property "IOB = TRUE" for signal <Q>.
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <OFD8_HXILINX_mcs_basico3_top> synthesized.

Synthesizing Unit <OFD_HXILINX_mcs_basico3_top>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf".
        INIT = '0'
    Set property "IOB = TRUE" for signal <Q>.
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <OFD_HXILINX_mcs_basico3_top> synthesized.

Synthesizing Unit <IFD4_HXILINX_mcs_basico3_top>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf".
    Set property "IOB = TRUE" for signal <Q0>.
    Set property "IOB = TRUE" for signal <Q1>.
    Set property "IOB = TRUE" for signal <Q2>.
    Set property "IOB = TRUE" for signal <Q3>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <IFD4_HXILINX_mcs_basico3_top> synthesized.

Synthesizing Unit <iobus_salida_MUSER_mcs_basico3_top>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf".
    Set property "HU_SET = XLXI_5_0" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_52_3" for instance <XLXI_52>.
    Set property "HU_SET = XLXI_54_1" for instance <XLXI_54>.
    Set property "HU_SET = XLXI_56_2" for instance <XLXI_56>.
    Set property "HU_SET = XLXI_82_4" for instance <XLXI_82>.
    Set property "HU_SET = XLXI_88_5" for instance <XLXI_88>.
WARNING:Xst:647 - Input <io_address<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <iobus_salida_MUSER_mcs_basico3_top> synthesized.

Synthesizing Unit <FD8CE_HXILINX_mcs_basico3_top>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8CE_HXILINX_mcs_basico3_top> synthesized.

Synthesizing Unit <COMP16_HXILINX_mcs_basico3_top>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf".
    Summary:
	no macro.
Unit <COMP16_HXILINX_mcs_basico3_top> synthesized.

Synthesizing Unit <IFD8_HXILINX_mcs_basico3_top>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf".
    Set property "IOB = TRUE" for signal <Q>.
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IFD8_HXILINX_mcs_basico3_top> synthesized.

Synthesizing Unit <Remote_Lab>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\Remote_Lab.vhd".
    Found 8-bit register for signal <regEppAdr>.
    Found 8-bit register for signal <regsw>.
    Found 8-bit register for signal <regbtn>.
    Found 17-bit register for signal <cnt>.
    Found 17-bit adder for signal <cnt[16]_GND_16_o_add_9_OUT> created at line 173.
    Found 4x4-bit Read Only RAM for signal <an>
    Found 8-bit 4-to-1 multiplexer for signal <seg_int> created at line 179.
    Found 8-bit 12-to-1 multiplexer for signal <_n0115> created at line 203.
    Found 1-bit tristate buffer for signal <EppDB<7>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<6>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<5>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<4>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<3>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<2>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<1>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<0>> created at line 200
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <Remote_Lab> synthesized.

Synthesizing Unit <Modulo>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\Remote_Lab.vhd".
    Found 1-bit register for signal <led_reg1>.
    Found 1-bit register for signal <led_reg2>.
    Found 1-bit register for signal <guardaDivision>.
    Found 22-bit register for signal <tiempo_on>.
    Found 22-bit register for signal <periodo>.
    Found 4-bit register for signal <tono>.
    Found 22-bit register for signal <counter>.
    Found 22-bit adder for signal <counter[21]_GND_17_o_add_0_OUT> created at line 293.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
Unit <Modulo> synthesized.

Synthesizing Unit <Division>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\Remote_Lab.vhd".
    Summary:
	inferred  36 Multiplexer(s).
Unit <Division> synthesized.

Synthesizing Unit <Genera_Tono>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\Remote_Lab.vhd".
WARNING:Xst:647 - Input <Periodo<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Genera_Tono> synthesized.

Synthesizing Unit <dcm_100m_5m>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\ipcore_dir\dcm_100m_5m.vhd".
    Summary:
	no macro.
Unit <dcm_100m_5m> synthesized.

Synthesizing Unit <displays_7seg_nexys3_RemLab_MUSER_mcs_basico3_top>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf".
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 372: Output port <O> of the instance <XLXI_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\mcs_basico3_top.vhf" line 377: Output port <O> of the instance <XLXI_27> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <displays_7seg_nexys3_RemLab_MUSER_mcs_basico3_top> synthesized.

Synthesizing Unit <bcd_7seg_neg>.
    Related source file is "C:\Users\albertod\Documents\_Doc_\Xilinx\mcs_basico3_rl_2023\bcd_7seg_neg.vhd".
    Found 16x7-bit Read Only RAM for signal <SEGMENTO_NEG>
    Summary:
	inferred   1 RAM(s).
Unit <bcd_7seg_neg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 9
 17-bit adder                                          : 1
 22-bit adder                                          : 8
# Registers                                            : 76
 1-bit register                                        : 33
 17-bit register                                       : 1
 22-bit register                                       : 24
 4-bit register                                        : 8
 8-bit register                                        : 10
# Multiplexers                                         : 291
 4-bit 2-to-1 multiplexer                              : 288
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/microcontrolador_mcs.ngc>.
Reading core <ipcore_dir/cont_16bits.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <microcontrolador_mcs> for timing and area information for instance <mcs_0>.
Loading core <cont_16bits> for timing and area information for instance <XLXI_867>.
WARNING:Xst:1290 - Hierarchical block <XLXI_52> is unconnected in block <XLXI_183>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_54> is unconnected in block <XLXI_183>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_56> is unconnected in block <XLXI_183>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <Q_4> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <Q_5> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <XLXI_5>.

Synthesizing (advanced) Unit <Modulo>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Modulo> synthesized (advanced).

Synthesizing (advanced) Unit <Remote_Lab>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an>            |          |
    -----------------------------------------------------------------------
Unit <Remote_Lab> synthesized (advanced).

Synthesizing (advanced) Unit <bcd_7seg_neg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SEGMENTO_NEG> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEGMENTO_NEG>  |          |
    -----------------------------------------------------------------------
Unit <bcd_7seg_neg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 9
 17-bit up counter                                     : 1
 22-bit up counter                                     : 8
# Registers                                            : 502
 Flip-Flops                                            : 502
# Multiplexers                                         : 298
 1-bit 12-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 288
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IFD8_HXILINX_mcs_basico3_top> ...

Optimizing unit <IFD4_HXILINX_mcs_basico3_top> ...

Optimizing unit <iobus_salida_MUSER_mcs_basico3_top> ...

Optimizing unit <FD8CE_HXILINX_mcs_basico3_top> ...

Optimizing unit <OFD8_HXILINX_mcs_basico3_top> ...

Optimizing unit <OFD_HXILINX_mcs_basico3_top> ...

Optimizing unit <mcs_basico3_top> ...

Optimizing unit <Modulo> ...

Optimizing unit <Division> ...

Optimizing unit <COMP16_HXILINX_mcs_basico3_top> ...

Optimizing unit <displays_7seg_nexys3_RemLab_MUSER_mcs_basico3_top> ...
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_288_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_288_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_288_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_288_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_165>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <XLXI_183/XLXI_56> is unconnected in block <mcs_basico3_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_183/XLXI_54> is unconnected in block <mcs_basico3_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_183/XLXI_52> is unconnected in block <mcs_basico3_top>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <Q_4> of sequential type is unconnected in block <XLXI_183/XLXI_5>.
WARNING:Xst:2677 - Node <Q_5> of sequential type is unconnected in block <XLXI_183/XLXI_5>.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <XLXI_183/XLXI_5>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <XLXI_183/XLXI_5>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mcs_basico3_top, actual ratio is 23.
INFO:Xst:2260 - The FF/Latch <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 26 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 26 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 654
 Flip-Flops                                            : 654

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mcs_basico3_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2519
#      AND2                        : 4
#      AND3                        : 2
#      BUF                         : 4
#      GND                         : 9
#      INV                         : 57
#      LUT1                        : 201
#      LUT2                        : 92
#      LUT3                        : 140
#      LUT4                        : 291
#      LUT5                        : 173
#      LUT6                        : 787
#      LUT6_2                      : 90
#      MULT_AND                    : 3
#      MUXCY                       : 199
#      MUXCY_L                     : 75
#      MUXF5                       : 66
#      MUXF6                       : 1
#      MUXF7                       : 61
#      OR2                         : 1
#      VCC                         : 3
#      XORCY                       : 260
# FlipFlops/Latches                : 1472
#      FD                          : 187
#      FDCE                        : 12
#      FDE                         : 701
#      FDR                         : 356
#      FDRE                        : 186
#      FDS                         : 9
#      FDSE                        : 20
#      ODDR2                       : 1
# RAMS                             : 80
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 16
# Shift Registers                  : 60
#      SRL16E                      : 60
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 66
#      IBUF                        : 17
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 36
#      OBUFT                       : 4
# DCMs                             : 1
#      DCM_SP                      : 1
# Logical                          : 2
#      NAND2                       : 2
# Others                           : 1
#      STARTUP_SPARTAN6            : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1460  out of  18224     8%  
 Number of Slice LUTs:                 2019  out of   9112    22%  
    Number used as Logic:              1831  out of   9112    20%  
    Number used as Memory:              188  out of   2176     8%  
       Number used as RAM:              128
       Number used as SRL:               60

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2930
   Number with an unused Flip Flop:    1470  out of   2930    50%  
   Number with an unused LUT:           911  out of   2930    31%  
   Number of fully used LUT-FF pairs:   549  out of   2930    18%  
   Number of unique control sets:       101

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  66  out of    232    28%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of     32    50%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_867/blk00000001/Q<7>          | BUFG                   | 18    |
ck_100MHz_pad                      | DCM_SP:CLK2X           | 1555  |
EppDSTB                            | IBUF+BUFG              | 16    |
EppASTB                            | IBUF+BUFG              | 8     |
ck_100MHz_pad                      | DCM_SP:CLKFX           | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 14.630ns (Maximum Frequency: 68.352MHz)
   Minimum input arrival time before clock: 3.990ns
   Maximum output required time after clock: 8.089ns
   Maximum combinational path delay: 5.749ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck_100MHz_pad'
  Clock period: 14.630ns (frequency: 68.352MHz)
  Total number of paths / destination ports: 204648 / 4362
-------------------------------------------------------------------------
Delay:               7.315ns (Levels of Logic = 5)
  Source:            mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF (FF)
  Source Clock:      ck_100MHz_pad rising 2.0X
  Destination Clock: ck_100MHz_pad rising 2.0X

  Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             48   0.447   1.519  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>)
     SRL16E:A2->Q         15   0.203   1.210  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<3>)
     LUT3:I0->O           17   0.205   1.028  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[0]_equal_114_o<0>11 (U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[0]_equal_114_o<0>1)
     LUT5:I4->O           16   0.205   1.005  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_take_Intr_Now_Early_AND_179_o1_1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_take_Intr_Now_Early_AND_179_o1)
     LUT3:I2->O           15   0.205   0.982  U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I111 (U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I11)
     LUT6:I5->O            1   0.205   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Mmux_op2_I13 (U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op2_I)
     FDE:D                     0.102          U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF
    ----------------------------------------
    Total                      7.315ns (1.572ns logic, 5.743ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_867/blk00000001/Q<7>'
  Clock period: 1.199ns (frequency: 833.854MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.199ns (Levels of Logic = 0)
  Source:            XLXI_873/XLXI_32 (FF)
  Destination:       XLXI_873/XLXI_7 (FF)
  Source Clock:      XLXI_867/blk00000001/Q<7> rising
  Destination Clock: XLXI_867/blk00000001/Q<7> rising

  Data Path: XLXI_873/XLXI_32 to XLXI_873/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.447   0.650  XLXI_873/XLXI_32 (XLXI_873/anodo_DUMMY<3>)
     FD:D                      0.102          XLXI_873/XLXI_7
    ----------------------------------------
    Total                      1.199ns (0.549ns logic, 0.650ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppDSTB'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.990ns (Levels of Logic = 3)
  Source:            EppWRITE (PAD)
  Destination:       XLXI_865/regbtn_7 (FF)
  Destination Clock: EppDSTB rising

  Data Path: EppWRITE to XLXI_865/regbtn_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  EppWRITE_IBUF (EppWRITE_IBUF)
     LUT4:I3->O            2   0.205   0.617  XLXI_865/_n0129_inv_SW0 (N2)
     LUT6:I5->O            8   0.205   0.802  XLXI_865/_n0129_inv (XLXI_865/_n0129_inv)
     FDE:CE                    0.322          XLXI_865/regbtn_0
    ----------------------------------------
    Total                      3.990ns (1.954ns logic, 2.036ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppASTB'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.370ns (Levels of Logic = 2)
  Source:            EppWRITE (PAD)
  Destination:       XLXI_865/regEppAdr_7 (FF)
  Destination Clock: EppASTB rising

  Data Path: EppWRITE to XLXI_865/regEppAdr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  EppWRITE_IBUF (EppWRITE_IBUF)
     INV:I->O             16   0.206   1.004  XLXI_865/EppWRITE_inv1_INV_0 (XLXI_865/EppWRITE_inv)
     FDE:CE                    0.322          XLXI_865/regEppAdr_0
    ----------------------------------------
    Total                      3.370ns (1.750ns logic, 1.620ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_867/blk00000001/Q<7>'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            sw_pad<0> (PAD)
  Destination:       XLXI_387/Q_0 (FF)
  Destination Clock: XLXI_867/blk00000001/Q<7> rising

  Data Path: sw_pad<0> to XLXI_387/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  sw_pad_0_IBUF (sw_pad_0_IBUF)
     begin scope: 'XLXI_387:D<0>'
     FD:D                      0.102          Q_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck_100MHz_pad'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 3)
  Source:            uart_rx_pad (PAD)
  Destination:       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1 (FF)
  Destination Clock: ck_100MHz_pad rising 2.0X

  Data Path: uart_rx_pad to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  uart_rx_pad_IBUF (uart_rx_pad_IBUF)
     begin scope: 'mcs_0:uart_rx'
     LUT2:I1->O            1   0.205   0.000  U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_RX_PWR_87_o_MUX_4577_o11 (U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_PWR_87_o_MUX_4577_o)
     FD:D                      0.102          U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1
    ----------------------------------------
    Total                      2.109ns (1.529ns logic, 0.580ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ck_100MHz_pad'
  Total number of paths / destination ports: 233 / 29
-------------------------------------------------------------------------
Offset:              8.089ns (Levels of Logic = 6)
  Source:            mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1 (FF)
  Destination:       DB<6> (PAD)
  Source Clock:      ck_100MHz_pad rising 2.0X

  Data Path: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1 to DB<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.447   1.205  U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1 (gpo1<1>)
     end scope: 'mcs_0:gpo1<1>'
     LUT4:I0->O            1   0.203   0.579  XLXI_873/XLXI_16/Mram_SEGMENTO_NEG1 (XLXI_873/XLXI_16/Mram_SEGMENTO_NEG)
     INV:I->O              2   0.568   0.721  XLXI_873/XLXI_50_0 (seg3<0>)
     LUT5:I3->O            1   0.203   0.808  XLXI_865/Mmux_busEppInternal1_SW0 (N18)
     LUT6:I3->O            1   0.205   0.579  XLXI_865/Mmux_busEppInternal1 (XLXI_865/busEppInternal<0>)
     IOBUF:I->IO               2.571          DB_0_IOBUF (DB<0>)
    ----------------------------------------
    Total                      8.089ns (4.197ns logic, 3.892ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppASTB'
  Total number of paths / destination ports: 109 / 8
-------------------------------------------------------------------------
Offset:              6.412ns (Levels of Logic = 4)
  Source:            XLXI_865/regEppAdr_0 (FF)
  Destination:       DB<7> (PAD)
  Source Clock:      EppASTB rising

  Data Path: XLXI_865/regEppAdr_0 to DB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             27   0.447   1.585  XLXI_865/regEppAdr_0 (XLXI_865/regEppAdr_0)
     LUT6:I0->O            1   0.203   0.000  XLXI_865/mux_6 (XLXI_865/mux_6)
     MUXF7:I1->O           1   0.140   0.684  XLXI_865/mux_5_f7 (XLXI_865/mux_5_f7)
     LUT6:I4->O            1   0.203   0.579  XLXI_865/Mmux_busEppInternal1 (XLXI_865/busEppInternal<0>)
     IOBUF:I->IO               2.571          DB_0_IOBUF (DB<0>)
    ----------------------------------------
    Total                      6.412ns (3.564ns logic, 2.848ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppDSTB'
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Offset:              5.682ns (Levels of Logic = 4)
  Source:            XLXI_865/regbtn_4 (FF)
  Destination:       DB<4> (PAD)
  Source Clock:      EppDSTB rising

  Data Path: XLXI_865/regbtn_4 to DB<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.864  XLXI_865/regbtn_4 (XLXI_865/regbtn_4)
     LUT6:I2->O            1   0.203   0.000  XLXI_865/mux4_7 (XLXI_865/mux4_7)
     MUXF7:I0->O           1   0.131   0.684  XLXI_865/mux4_5_f7 (XLXI_865/mux4_5_f7)
     LUT6:I4->O            1   0.203   0.579  XLXI_865/Mmux_busEppInternal5 (XLXI_865/busEppInternal<4>)
     IOBUF:I->IO               2.571          DB_4_IOBUF (DB<4>)
    ----------------------------------------
    Total                      5.682ns (3.555ns logic, 2.127ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 11
-------------------------------------------------------------------------
Delay:               5.749ns (Levels of Logic = 3)
  Source:            EppASTB (PAD)
  Destination:       DB<7> (PAD)

  Data Path: EppASTB to DB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.174  EppASTB_IBUF (EppASTB_IBUF)
     LUT6:I1->O            1   0.203   0.579  XLXI_865/Mmux_busEppInternal2 (XLXI_865/busEppInternal<1>)
     IOBUF:I->IO               2.571          DB_1_IOBUF (DB<1>)
    ----------------------------------------
    Total                      5.749ns (3.996ns logic, 1.753ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock EppDSTB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppASTB        |    3.494|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_867/blk00000001/Q<7>
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_867/blk00000001/Q<7>|    1.199|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ck_100MHz_pad
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
EppDSTB                  |    1.371|         |         |         |
XLXI_867/blk00000001/Q<7>|    1.436|         |         |         |
ck_100MHz_pad            |    7.315|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.25 secs
 
--> 

Total memory usage is 4523196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :   25 (   0 filtered)

