#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-462-gfbd69e1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbcdb40a7f0 .scope module, "OldControlLogic_Test_Bench" "OldControlLogic_Test_Bench" 2 1;
 .timescale 0 0;
v0x7fbcdb426940_0 .net "ALUop", 0 0, L_0x7fbcdb427090;  1 drivers
v0x7fbcdb4269d0_0 .net "ALUsrc", 0 0, v0x7fbcdb425cd0_0;  1 drivers
v0x7fbcdb426a60_0 .net "Beq", 0 0, v0x7fbcdb425d70_0;  1 drivers
v0x7fbcdb426af0_0 .net "Bne", 0 0, v0x7fbcdb425e00_0;  1 drivers
v0x7fbcdb426b80_0 .net "Jump", 0 0, v0x7fbcdb425ea0_0;  1 drivers
v0x7fbcdb426c50_0 .net "MemRead", 0 0, v0x7fbcdb425f80_0;  1 drivers
v0x7fbcdb426ce0_0 .net "MemToReg", 0 0, v0x7fbcdb426020_0;  1 drivers
v0x7fbcdb426d90_0 .net "MemWrite", 0 0, v0x7fbcdb4260c0_0;  1 drivers
v0x7fbcdb426e40_0 .net "RegDst", 0 0, v0x7fbcdb426270_0;  1 drivers
v0x7fbcdb426f70_0 .net "RegWrite", 0 0, v0x7fbcdb426300_0;  1 drivers
v0x7fbcdb427000_0 .var "opcode", 5 0;
L_0x7fbcdb427090 .part v0x7fbcdb416410_0, 0, 1;
S_0x7fbcdb403d70 .scope module, "test" "OldControlLogic" 2 62, 3 1 0, S_0x7fbcdb40a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "ALUsrc"
    .port_info 2 /OUTPUT 2 "ALUop"
    .port_info 3 /OUTPUT 1 "RegDst"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 1 "MemRead"
    .port_info 6 /OUTPUT 1 "Beq"
    .port_info 7 /OUTPUT 1 "Bne"
    .port_info 8 /OUTPUT 1 "Jump"
    .port_info 9 /OUTPUT 1 "MemToReg"
    .port_info 10 /OUTPUT 1 "RegWrite"
v0x7fbcdb416410_0 .var "ALUop", 1 0;
v0x7fbcdb425cd0_0 .var "ALUsrc", 0 0;
v0x7fbcdb425d70_0 .var "Beq", 0 0;
v0x7fbcdb425e00_0 .var "Bne", 0 0;
v0x7fbcdb425ea0_0 .var "Jump", 0 0;
v0x7fbcdb425f80_0 .var "MemRead", 0 0;
v0x7fbcdb426020_0 .var "MemToReg", 0 0;
v0x7fbcdb4260c0_0 .var "MemWrite", 0 0;
v0x7fbcdb426160_0 .var "RFormat", 0 0;
v0x7fbcdb426270_0 .var "RegDst", 0 0;
v0x7fbcdb426300_0 .var "RegWrite", 0 0;
v0x7fbcdb4263a0_0 .var "beq", 0 0;
v0x7fbcdb426440_0 .var "bne", 0 0;
v0x7fbcdb4264e0_0 .var "jmp", 0 0;
v0x7fbcdb426580_0 .var "lw", 0 0;
v0x7fbcdb426620_0 .net "opcode", 5 0, v0x7fbcdb427000_0;  1 drivers
v0x7fbcdb4266d0_0 .var "sw", 0 0;
E_0x7fbcdb403ff0 .event edge, v0x7fbcdb426620_0;
    .scope S_0x7fbcdb403d70;
T_0 ;
    %wait E_0x7fbcdb403ff0;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %assign/vec4 v0x7fbcdb426160_0, 0;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 5, 4;
    %and;
    %assign/vec4 v0x7fbcdb426580_0, 0;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 5, 4;
    %and;
    %assign/vec4 v0x7fbcdb4266d0_0, 0;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %assign/vec4 v0x7fbcdb4263a0_0, 0;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 5, 4;
    %and;
    %assign/vec4 v0x7fbcdb426440_0, 0;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v0x7fbcdb426620_0;
    %parti/s 1, 5, 4;
    %and;
    %assign/vec4 v0x7fbcdb4264e0_0, 0;
    %load/vec4 v0x7fbcdb426580_0;
    %load/vec4 v0x7fbcdb4266d0_0;
    %or;
    %assign/vec4 v0x7fbcdb425cd0_0, 0;
    %load/vec4 v0x7fbcdb426160_0;
    %assign/vec4 v0x7fbcdb426270_0, 0;
    %load/vec4 v0x7fbcdb4266d0_0;
    %assign/vec4 v0x7fbcdb4260c0_0, 0;
    %load/vec4 v0x7fbcdb426580_0;
    %assign/vec4 v0x7fbcdb425f80_0, 0;
    %load/vec4 v0x7fbcdb4263a0_0;
    %assign/vec4 v0x7fbcdb425d70_0, 0;
    %load/vec4 v0x7fbcdb426440_0;
    %assign/vec4 v0x7fbcdb425e00_0, 0;
    %load/vec4 v0x7fbcdb4264e0_0;
    %assign/vec4 v0x7fbcdb425ea0_0, 0;
    %load/vec4 v0x7fbcdb426580_0;
    %assign/vec4 v0x7fbcdb426020_0, 0;
    %load/vec4 v0x7fbcdb426160_0;
    %load/vec4 v0x7fbcdb426580_0;
    %or;
    %assign/vec4 v0x7fbcdb426300_0, 0;
    %load/vec4 v0x7fbcdb426440_0;
    %load/vec4 v0x7fbcdb4263a0_0;
    %or;
    %load/vec4 v0x7fbcdb4264e0_0;
    %or;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbcdb416410_0, 4, 5;
    %load/vec4 v0x7fbcdb426160_0;
    %load/vec4 v0x7fbcdb4264e0_0;
    %or;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fbcdb416410_0, 4, 5;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fbcdb40a7f0;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "wave" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbcdb403d70 {0 0 0};
    %vpi_call 2 15 "$display", "time\011opcode\011ALUsrc\011ALUop\011RegDst\011MemWrite\011MemRead\011Beq\011Bne\011Jump\011MemToRead\011RegWrite" {0 0 0};
    %vpi_call 2 16 "$monitor", "%g\011%b\011%b\011%b\011%b\011%b\011%b\011%b\011%b\011%b\011%b\011%b\011%b", $time, v0x7fbcdb427000_0, v0x7fbcdb4269d0_0, v0x7fbcdb426940_0, v0x7fbcdb426e40_0, v0x7fbcdb426d90_0, v0x7fbcdb426c50_0, v0x7fbcdb426a60_0, v0x7fbcdb426af0_0, v0x7fbcdb426b80_0, v0x7fbcdb426ce0_0, v0x7fbcdb426f70_0 {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fbcdb427000_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7fbcdb427000_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x7fbcdb427000_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7fbcdb427000_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 59, 0, 6;
    %store/vec4 v0x7fbcdb427000_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x7fbcdb427000_0, 0, 6;
    %delay 10, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ControlLogic_tb.v";
    "ControlLogic.v";
