// Seed: 3748921466
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input wire id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    output tri id_8,
    output tri1 id_9,
    input uwire id_10
);
  wire id_12;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input wand id_2,
    input supply0 id_3,
    output tri1 id_4,
    output tri id_5,
    input logic id_6,
    output supply0 id_7,
    input wire id_8
);
  tri0 id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_3,
      id_8,
      id_8,
      id_2,
      id_10,
      id_10,
      id_10,
      id_5,
      id_3
  );
  assign id_10 = id_3;
  initial begin : LABEL_0
    id_1 <= id_6;
  end
  tri id_11;
  assign id_0 = 1'b0;
  wire id_12;
  wand id_13;
  tri0 id_14 = 1 + id_2;
  wire id_15;
  wire id_16;
  or primCall (id_1, id_3, id_6, id_10, id_2, id_8);
endmodule
