
*** Running xst
    with args -ifn mux16_w8.xst -ofn mux16_w8.srp -intstyle ise

Reading design: mux16_w8.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/rbshi/swin_bram/rtl/mux16_w8/mux16_w8.v" into library work
Parsing module <mux16_w8>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mux16_w8>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mux16_w8>.
    Related source file is "/home/rbshi/swin_bram/rtl/mux16_w8/mux16_w8.v".
    Found 8-bit register for signal <data_out>.
    Found 8-bit 16-to-1 multiplexer for signal <sel[3]_data_in[127]_wide_mux_0_OUT> created at line 35.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux16_w8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mux16_w8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mux16_w8, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 1.092ns
   Maximum output required time after clock: 0.575ns
   Maximum combinational path delay: No path found

=========================================================================
