<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<meta http-equiv='Content-Type' content='text/html; charset=UTF-8' /><style type='text/css'>
BODY { color: #00008B;
       font-family: Arial, sans-serif;
       font-size: 11px;
     }
P { margin-left: 20px; margin-top: 0.3em; margin-bottom: 0.3em;  }
H1 { margin-left: 0px; }
TABLE { margin-left: 20px; }
TABLE.noborder TD { padding: 0px 4px 0px 4px; }
TABLE.noborder TH { padding: 0px 4px 0px 4px; }
</style>
<title>Clock/Reset Report &mdash; project_top</title>
<body>
<H1>Clock/Reset Report</H1>

<p>
ACE -- Achronix CAD Environment -- Version 9.0.1 -- Build  405518 -- Date 2023-03-01 00:42<br>
Design: vp_project - impl_1 - project_top
<br>
Device: AC7t1500 C2 0.85V 0C
<br>
Generated on Mon May 15 11:09:44 PDT 2023
<br>
Host: simtool-5

</p>
<ul> 
<li> <A href='#summary'>Clock Summary</A> </li>
<li> <A href='#relations'>Clock Relationships</A> </li>
<li> <A href='#constraints'>Effective Clock Constraints</A> </li>
<li> <A href='#regions'>Clock Regions</A> </li>
<li> <A href='#clock_hubs'>Clock Hub Utilization</A> </li></ul> 
<br><hr><br>
<h2> <A name='summary'>Clock Summary</A> </h2>
<p> This section shows a summary of each clock domain's effective target period, phase, and target frequency.  Clock constraints that were not specified by the user are highlighted in the table below.   <br clear=all></p>

<br>
<table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th> Clock </th><th> Period </th><th> Phase </th><th> Target Frequency (MHz) </th></tr></thead>
<tr>
<td> v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK </td><td> 100.00ns </td><td> 0 </td><td> 10 </td></tr>
<tr>
<td> v_acx_sc_ETH_0_M1_FF_CLK </td><td> 1704.55ps </td><td> 0 </td><td> 586.7 </td></tr>
<tr>
<td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 1704.55ps </td><td> 0 </td><td> 586.7 </td></tr>
<tr>
<td> v_acx_sc_ETH_0_REF_CLK </td><td> 1136.36ps </td><td> 0 </td><td> 880 </td></tr>
<tr>
<td> pll_sw_2_ref1_312p5_clk </td><td> 3200.00ps </td><td> 0 </td><td> 312.5 </td></tr>
<tr>
<td> pll_nw_2_ref0_312p5_clk </td><td> 3200.00ps </td><td> 0 </td><td> 312.5 </td></tr>
<tr>
<td> mcio_vio_45_10_clk </td><td> 100.00ns </td><td> 0 </td><td> 10 </td></tr>
<tr>
<td> i_eth_ts_clk </td><td> 2000.00ps </td><td> 0 </td><td> 500 </td></tr>
<tr>
<td> i_reg_clk </td><td> 5000.00ps </td><td> 0 </td><td> 200 </td></tr>
<tr>
<td> ethernet_0_m1_ff_clk_divby2 </td><td> 3409.09ps </td><td> 0 </td><td> 293.3 </td></tr>
<tr>
<td> ethernet_0_m0_ff_clk_divby2 </td><td> 3409.09ps </td><td> 0 </td><td> 293.3 </td></tr>
<tr>
<td> ethernet_0_ref_clk_divby2 </td><td> 2272.73ps </td><td> 0 </td><td> 440 </td></tr>
<tr>
<td> tck </td><td> 40.00ns </td><td> 0 </td><td> 25 </td></tr>
<tr>
<td> i_clk </td><td> 10.00ns </td><td> 0 </td><td> 100 </td></tr>
</table>

<br><hr><br>
<h2> <A name='relations'>Clock Relationships</A> </h2>
<p> This section shows a table of clock relationships for each clock group, followed by a list of unrelated clock domains (if any).  Entries in the clock relationship tables indicate the frequency ratio of the clock row / clock column. <br clear=all></p>

<br>
<h3> Unrelated clocks </h3>
<table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th> Unrelated Clock </th></tr></thead>
<tr>
<td> v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK </td></tr>
<tr>
<td> v_acx_sc_ETH_0_M1_FF_CLK </td></tr>
<tr>
<td> v_acx_sc_ETH_0_M0_FF_CLK </td></tr>
<tr>
<td> v_acx_sc_ETH_0_REF_CLK </td></tr>
<tr>
<td> pll_sw_2_ref1_312p5_clk </td></tr>
<tr>
<td> pll_nw_2_ref0_312p5_clk </td></tr>
<tr>
<td> mcio_vio_45_10_clk </td></tr>
<tr>
<td> i_eth_ts_clk </td></tr>
<tr>
<td> i_reg_clk </td></tr>
<tr>
<td> ethernet_0_m1_ff_clk_divby2 </td></tr>
<tr>
<td> ethernet_0_m0_ff_clk_divby2 </td></tr>
<tr>
<td> ethernet_0_ref_clk_divby2 </td></tr>
<tr>
<td> tck </td></tr>
<tr>
<td> i_clk </td></tr>
</table>

<br>

<br><hr><br>
<h2> <A name='constraints'>Effective Clock Constraints</A> </h2>
<p> This section shows the set of resolved clock constraints. For set_false_path constraints, only those where both -to and -from are clocks are shown. <br clear=all></p>

<br>
<pre>create_clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -period 100
set_clock_groups -asynchronous -group { v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK }

create_clock v_acx_sc_ETH_0_M1_FF_CLK -period 1.704545455
set_clock_groups -asynchronous -group { v_acx_sc_ETH_0_M1_FF_CLK }

create_clock v_acx_sc_ETH_0_M0_FF_CLK -period 1.704545455
set_clock_groups -asynchronous -group { v_acx_sc_ETH_0_M0_FF_CLK }

create_clock v_acx_sc_ETH_0_REF_CLK -period 1.136363636
set_clock_groups -asynchronous -group { v_acx_sc_ETH_0_REF_CLK }

create_clock pll_sw_2_ref1_312p5_clk -period 3.2
set_clock_groups -asynchronous -group { pll_sw_2_ref1_312p5_clk }

create_clock pll_nw_2_ref0_312p5_clk -period 3.2
set_clock_groups -asynchronous -group { pll_nw_2_ref0_312p5_clk }

create_clock mcio_vio_45_10_clk -period 100
set_clock_groups -asynchronous -group { mcio_vio_45_10_clk }

create_clock i_eth_ts_clk -period 2
set_clock_groups -asynchronous -group { i_eth_ts_clk }

create_clock i_reg_clk -period 5
set_clock_groups -asynchronous -group { i_reg_clk }

create_clock ethernet_0_m1_ff_clk_divby2 -period 3.409090909
set_clock_groups -asynchronous -group { ethernet_0_m1_ff_clk_divby2 }

create_clock ethernet_0_m0_ff_clk_divby2 -period 3.409090909
set_clock_groups -asynchronous -group { ethernet_0_m0_ff_clk_divby2 }

create_clock ethernet_0_ref_clk_divby2 -period 2.272727273
set_clock_groups -asynchronous -group { ethernet_0_ref_clk_divby2 }

create_clock {i_jtag_in[0]} -name tck -period 40
set_clock_groups -asynchronous -group { tck }

create_clock i_clk -period 10
set_clock_groups -asynchronous -group { i_clk }

</pre>

<br>

<br><hr><br>
<h2> <A name='regions'>Clock Region Summary (2 clocks)</A> </h2>
<h3> Legend </h3>
<ul> 
<li> (t) - balanced trunk clock </li>
<li> (m) - mini trunk clock </li>
<li> (b) - branch clock </li>
<li> (/) - divider </li>
<li> (>) - clock gate </li>
<li> (@) - data-generated </li>
<li> (r) - ring connects only (never enters the core) </li>
<li> +   - clock drives data </li>
<li> [.## ] - a '.' for each region this net does not use, '#' for each region where this net is in use ( quick visual reference to see how many regions a net uses )  </li></ul> <table border='1' rules='all' cellpadding='4'>
<tr>
<td> <b>Total , 2 clocks (0 ring connects only)</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> IPIN </td><td> CLK_IPIN </td><td> BRAM </td><td> NAP_S </td><td> Total </td></tr>
<tr>
<td> i_clk_ipin_net     [........##......] </td><td> (t)  </td><td> 601 </td><td> &nbsp; </td><td> 1 </td><td> 1 </td><td> 2 </td><td> 605 </td></tr>
<tr>
<td> debugger.tck_core  [........#.......] </td><td> (t)  </td><td> 503 </td><td> 5 </td><td> 1 </td><td> 1 </td><td> &nbsp; </td><td> 510 </td></tr>
<tr>
<td> <b>Region CLK_REGION_0_1 , 1 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> IPIN </td><td> CLK_IPIN </td><td> BRAM </td><td> NAP_S </td><td> Total </td></tr>
<tr>
<td> i_clk_ipin_net </td><td> (t)  </td><td> 8 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 8 </td></tr>
<tr>
<td> <b>Region CLK_REGION_0_0 , 2 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> IPIN </td><td> CLK_IPIN </td><td> BRAM </td><td> NAP_S </td><td> Total </td></tr>
<tr>
<td> i_clk_ipin_net </td><td> (t)  </td><td> 593 </td><td> &nbsp; </td><td> &nbsp; </td><td> 1 </td><td> 2 </td><td> 596 </td></tr>
<tr>
<td> debugger.tck_core </td><td> (t)  </td><td> 503 </td><td> 5 </td><td> &nbsp; </td><td> 1 </td><td> &nbsp; </td><td> 509 </td></tr>
</table>

<br><hr><br>
<h2> <A name='clock_hubs'>Clock Hub Utilization</A> </h2>
<p> This section shows the utilization of clock hubs that were used by the router. <br clear=all></p>

<br>
<table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th> Clock Hub </th><th> Demand </th><th> Supply </th><th> Utilization </th></tr></thead>
<tr>
<td> H1 </td><td> 1 </td><td> 1 </td><td> 100.00% </td></tr>
<tr>
<td> H2 </td><td> 2 </td><td> 16 </td><td> 12.50% </td></tr>
<tr>
<td> H3 </td><td> 8 </td><td> 80 </td><td> 10.00% </td></tr>
</table>

<br><hr><br>
</body></html>
