{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736066219368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736066219369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  5 02:36:59 2025 " "Processing started: Sun Jan  5 02:36:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736066219369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736066219369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736066219369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736066219711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736066219711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/uart.v 2 2 " "Found 2 design units, including 2 entities, in source file verilog/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmit " "Found entity 1: uart_transmit" {  } { { "Verilog/uart.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736066224950 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_receive " "Found entity 2: uart_receive" {  } { { "Verilog/uart.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736066224950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736066224950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/redstone.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/redstone.v" { { "Info" "ISGN_ENTITY_NAME" "1 redstone " "Found entity 1: redstone" {  } { { "Verilog/redstone.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/redstone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736066224953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736066224953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/components.v 2 2 " "Found 2 design units, including 2 entities, in source file verilog/components.v" { { "Info" "ISGN_ENTITY_NAME" "1 repeater " "Found entity 1: repeater" {  } { { "Verilog/components.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/components.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736066224964 ""} { "Info" "ISGN_ENTITY_NAME" "2 torch " "Found entity 2: torch" {  } { { "Verilog/components.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/components.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736066224964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736066224964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sevseg_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sevseg_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevseg_dec " "Found entity 1: sevseg_dec" {  } { { "Verilog/sevseg_dec.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/sevseg_dec.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736066224970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736066224970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736066224985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736066224985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "Verilog/clk_div.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/clk_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736066224992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736066224992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fclk " "Found entity 1: fclk" {  } { { "fclk.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/fclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736066224994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736066224994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fclk/fclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file fclk/fclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 fclk_0002 " "Found entity 1: fclk_0002" {  } { { "fclk/fclk_0002.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/fclk/fclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736066225002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736066225002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtest.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtest " "Found entity 1: ramtest" {  } { { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/ramtest.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736066225003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736066225003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736066225036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(64) " "Verilog HDL assignment warning at top.v(64): truncated value with size 32 to match size of target (8)" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736066225046 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_LEDs\[9..8\] top.v(5) " "Output port \"o_LEDs\[9..8\]\" at top.v(5) has no driver" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736066225046 "|top"}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin i_switches 1 10 " "Ignored chip_pin synthesis attribute for port \"i_switches\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 10 bit(s)" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1736066225046 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin i_buttons 1 4 " "Ignored chip_pin synthesis attribute for port \"i_buttons\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 4 bit(s)" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 4 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1736066225046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:baud_clk " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:baud_clk\"" {  } { { "Verilog/top.v" "baud_clk" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clk_div.v(29) " "Verilog HDL assignment warning at clk_div.v(29): truncated value with size 32 to match size of target (12)" {  } { { "Verilog/clk_div.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/clk_div.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736066225055 "|top|clk_div:baud_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmit uart_transmit:transmitter " "Elaborating entity \"uart_transmit\" for hierarchy \"uart_transmit:transmitter\"" {  } { { "Verilog/top.v" "transmitter" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive uart_receive:receiver " "Elaborating entity \"uart_receive\" for hierarchy \"uart_receive:receiver\"" {  } { { "Verilog/top.v" "receiver" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fclk fclk:fclk " "Elaborating entity \"fclk\" for hierarchy \"fclk:fclk\"" {  } { { "Verilog/top.v" "fclk" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fclk_0002 fclk:fclk\|fclk_0002:fclk_inst " "Elaborating entity \"fclk_0002\" for hierarchy \"fclk:fclk\|fclk_0002:fclk_inst\"" {  } { { "fclk.v" "fclk_inst" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/fclk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\"" {  } { { "fclk/fclk_0002.v" "altera_pll_i" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/fclk/fclk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225107 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1736066225118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\"" {  } { { "fclk/fclk_0002.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/fclk/fclk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 500.000000 MHz " "Parameter \"output_clock_frequency0\" = \"500.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736066225118 ""}  } { { "fclk/fclk_0002.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/fclk/fclk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736066225118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "redstone redstone:redstone " "Elaborating entity \"redstone\" for hierarchy \"redstone:redstone\"" {  } { { "Verilog/top.v" "redstone" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225119 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outputs\[32\] redstone.v(4) " "Output port \"outputs\[32\]\" at redstone.v(4) has no driver" {  } { { "Verilog/redstone.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/redstone.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736066225129 "|top|redstone:redstone"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "torch redstone:redstone\|torch:c197 " "Elaborating entity \"torch\" for hierarchy \"redstone:redstone\|torch:c197\"" {  } { { "Verilog/redstone.v" "c197" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/redstone.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repeater redstone:redstone\|repeater:c199 " "Elaborating entity \"repeater\" for hierarchy \"redstone:redstone\|repeater:c199\"" {  } { { "Verilog/redstone.v" "c199" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/redstone.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "torch redstone:redstone\|torch:c211 " "Elaborating entity \"torch\" for hierarchy \"redstone:redstone\|torch:c211\"" {  } { { "Verilog/redstone.v" "c211" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/redstone.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repeater redstone:redstone\|repeater:c289 " "Elaborating entity \"repeater\" for hierarchy \"redstone:redstone\|repeater:c289\"" {  } { { "Verilog/redstone.v" "c289" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/redstone.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repeater redstone:redstone\|repeater:c304 " "Elaborating entity \"repeater\" for hierarchy \"redstone:redstone\|repeater:c304\"" {  } { { "Verilog/redstone.v" "c304" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/redstone.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repeater redstone:redstone\|repeater:c305 " "Elaborating entity \"repeater\" for hierarchy \"redstone:redstone\|repeater:c305\"" {  } { { "Verilog/redstone.v" "c305" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/redstone.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repeater redstone:redstone\|repeater:c306 " "Elaborating entity \"repeater\" for hierarchy \"redstone:redstone\|repeater:c306\"" {  } { { "Verilog/redstone.v" "c306" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/redstone.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repeater redstone:redstone\|repeater:c2776 " "Elaborating entity \"repeater\" for hierarchy \"redstone:redstone\|repeater:c2776\"" {  } { { "Verilog/redstone.v" "c2776" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/redstone.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066225176 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1736066225372 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1736066225372 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1736066225584 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[8\] GND " "Pin \"o_LEDs\[8\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736066225676 "|top|o_LEDs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[9\] GND " "Pin \"o_LEDs\[9\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736066225676 "|top|o_LEDs[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736066225676 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736066225726 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736066225857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736066226007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736066226007 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[1\] " "No output dependent on input pin \"i_switches\[1\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736066226066 "|top|i_switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[2\] " "No output dependent on input pin \"i_switches\[2\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736066226066 "|top|i_switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[3\] " "No output dependent on input pin \"i_switches\[3\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736066226066 "|top|i_switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[4\] " "No output dependent on input pin \"i_switches\[4\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736066226066 "|top|i_switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[5\] " "No output dependent on input pin \"i_switches\[5\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736066226066 "|top|i_switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[6\] " "No output dependent on input pin \"i_switches\[6\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736066226066 "|top|i_switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[7\] " "No output dependent on input pin \"i_switches\[7\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736066226066 "|top|i_switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[8\] " "No output dependent on input pin \"i_switches\[8\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736066226066 "|top|i_switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[9\] " "No output dependent on input pin \"i_switches\[9\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736066226066 "|top|i_switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_buttons\[1\] " "No output dependent on input pin \"i_buttons\[1\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736066226066 "|top|i_buttons[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_buttons\[2\] " "No output dependent on input pin \"i_buttons\[2\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736066226066 "|top|i_buttons[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_buttons\[3\] " "No output dependent on input pin \"i_buttons\[3\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736066226066 "|top|i_buttons[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1736066226066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "339 " "Implemented 339 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736066226067 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736066226067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "311 " "Implemented 311 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736066226067 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1736066226067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736066226067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736066226093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  5 02:37:06 2025 " "Processing ended: Sun Jan  5 02:37:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736066226093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736066226093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736066226093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736066226093 ""}
