
ubuntu-preinstalled/partx:     file format elf32-littlearm


Disassembly of section .init:

00001dd8 <.init>:
    1dd8:	push	{r3, lr}
    1ddc:	bl	3f1c <__assert_fail@plt+0x19d8>
    1de0:	pop	{r3, pc}

Disassembly of section .plt:

00001de4 <fdopen@plt-0x14>:
    1de4:	push	{lr}		; (str lr, [sp, #-4]!)
    1de8:	ldr	lr, [pc, #4]	; 1df4 <fdopen@plt-0x4>
    1dec:	add	lr, pc, lr
    1df0:	ldr	pc, [lr, #8]!
    1df4:	andeq	lr, r1, r8, ror #30

00001df8 <fdopen@plt>:
    1df8:			; <UNDEFINED> instruction: 0xe7fd4778
    1dfc:	add	ip, pc, #0, 12
    1e00:	add	ip, ip, #122880	; 0x1e000
    1e04:	ldr	pc, [ip, #3940]!	; 0xf64

00001e08 <calloc@plt>:
    1e08:	add	ip, pc, #0, 12
    1e0c:	add	ip, ip, #122880	; 0x1e000
    1e10:	ldr	pc, [ip, #3932]!	; 0xf5c

00001e14 <strstr@plt>:
    1e14:	add	ip, pc, #0, 12
    1e18:	add	ip, ip, #122880	; 0x1e000
    1e1c:	ldr	pc, [ip, #3924]!	; 0xf54

00001e20 <raise@plt>:
    1e20:	add	ip, pc, #0, 12
    1e24:	add	ip, ip, #122880	; 0x1e000
    1e28:	ldr	pc, [ip, #3916]!	; 0xf4c

00001e2c <blkid_partlist_get_partition_by_partno@plt>:
    1e2c:	add	ip, pc, #0, 12
    1e30:	add	ip, ip, #122880	; 0x1e000
    1e34:	ldr	pc, [ip, #3908]!	; 0xf44

00001e38 <scols_line_set_data@plt>:
    1e38:	add	ip, pc, #0, 12
    1e3c:	add	ip, ip, #122880	; 0x1e000
    1e40:	ldr	pc, [ip, #3900]!	; 0xf3c

00001e44 <fsync@plt>:
    1e44:	add	ip, pc, #0, 12
    1e48:	add	ip, ip, #122880	; 0x1e000
    1e4c:	ldr	pc, [ip, #3892]!	; 0xf34

00001e50 <scols_line_refer_data@plt>:
    1e50:	add	ip, pc, #0, 12
    1e54:	add	ip, ip, #122880	; 0x1e000
    1e58:	ldr	pc, [ip, #3884]!	; 0xf2c

00001e5c <strcmp@plt>:
    1e5c:	add	ip, pc, #0, 12
    1e60:	add	ip, ip, #122880	; 0x1e000
    1e64:	ldr	pc, [ip, #3876]!	; 0xf24

00001e68 <__cxa_finalize@plt>:
    1e68:	add	ip, pc, #0, 12
    1e6c:	add	ip, ip, #122880	; 0x1e000
    1e70:	ldr	pc, [ip, #3868]!	; 0xf1c

00001e74 <rewinddir@plt>:
    1e74:	add	ip, pc, #0, 12
    1e78:	add	ip, ip, #122880	; 0x1e000
    1e7c:	ldr	pc, [ip, #3860]!	; 0xf14

00001e80 <strtol@plt>:
    1e80:	add	ip, pc, #0, 12
    1e84:	add	ip, ip, #122880	; 0x1e000
    1e88:	ldr	pc, [ip, #3852]!	; 0xf0c

00001e8c <strcspn@plt>:
    1e8c:	add	ip, pc, #0, 12
    1e90:	add	ip, ip, #122880	; 0x1e000
    1e94:	ldr	pc, [ip, #3844]!	; 0xf04

00001e98 <__isoc99_fscanf@plt>:
    1e98:	add	ip, pc, #0, 12
    1e9c:	add	ip, ip, #122880	; 0x1e000
    1ea0:	ldr	pc, [ip, #3836]!	; 0xefc

00001ea4 <scols_table_enable_noheadings@plt>:
    1ea4:	add	ip, pc, #0, 12
    1ea8:	add	ip, ip, #122880	; 0x1e000
    1eac:	ldr	pc, [ip, #3828]!	; 0xef4

00001eb0 <read@plt>:
    1eb0:	add	ip, pc, #0, 12
    1eb4:	add	ip, ip, #122880	; 0x1e000
    1eb8:	ldr	pc, [ip, #3820]!	; 0xeec

00001ebc <scols_table_new_column@plt>:
    1ebc:	add	ip, pc, #0, 12
    1ec0:	add	ip, ip, #122880	; 0x1e000
    1ec4:	ldr	pc, [ip, #3812]!	; 0xee4

00001ec8 <getuid@plt>:
    1ec8:	add	ip, pc, #0, 12
    1ecc:	add	ip, ip, #122880	; 0x1e000
    1ed0:	ldr	pc, [ip, #3804]!	; 0xedc

00001ed4 <memmove@plt>:
    1ed4:	add	ip, pc, #0, 12
    1ed8:	add	ip, ip, #122880	; 0x1e000
    1edc:	ldr	pc, [ip, #3796]!	; 0xed4

00001ee0 <free@plt>:
    1ee0:			; <UNDEFINED> instruction: 0xe7fd4778
    1ee4:	add	ip, pc, #0, 12
    1ee8:	add	ip, ip, #122880	; 0x1e000
    1eec:	ldr	pc, [ip, #3784]!	; 0xec8

00001ef0 <fgets@plt>:
    1ef0:	add	ip, pc, #0, 12
    1ef4:	add	ip, ip, #122880	; 0x1e000
    1ef8:	ldr	pc, [ip, #3776]!	; 0xec0

00001efc <nanosleep@plt>:
    1efc:	add	ip, pc, #0, 12
    1f00:	add	ip, ip, #122880	; 0x1e000
    1f04:	ldr	pc, [ip, #3768]!	; 0xeb8

00001f08 <scols_table_enable_raw@plt>:
    1f08:	add	ip, pc, #0, 12
    1f0c:	add	ip, ip, #122880	; 0x1e000
    1f10:	ldr	pc, [ip, #3760]!	; 0xeb0

00001f14 <faccessat@plt>:
    1f14:	add	ip, pc, #0, 12
    1f18:	add	ip, ip, #122880	; 0x1e000
    1f1c:	ldr	pc, [ip, #3752]!	; 0xea8

00001f20 <ferror@plt>:
    1f20:	add	ip, pc, #0, 12
    1f24:	add	ip, ip, #122880	; 0x1e000
    1f28:	ldr	pc, [ip, #3744]!	; 0xea0

00001f2c <strndup@plt>:
    1f2c:			; <UNDEFINED> instruction: 0xe7fd4778
    1f30:	add	ip, pc, #0, 12
    1f34:	add	ip, ip, #122880	; 0x1e000
    1f38:	ldr	pc, [ip, #3732]!	; 0xe94

00001f3c <__openat64_2@plt>:
    1f3c:	add	ip, pc, #0, 12
    1f40:	add	ip, ip, #122880	; 0x1e000
    1f44:	ldr	pc, [ip, #3724]!	; 0xe8c

00001f48 <_exit@plt>:
    1f48:	add	ip, pc, #0, 12
    1f4c:	add	ip, ip, #122880	; 0x1e000
    1f50:	ldr	pc, [ip, #3716]!	; 0xe84

00001f54 <__vsnprintf_chk@plt>:
    1f54:	add	ip, pc, #0, 12
    1f58:	add	ip, ip, #122880	; 0x1e000
    1f5c:	ldr	pc, [ip, #3708]!	; 0xe7c

00001f60 <memcpy@plt>:
    1f60:	add	ip, pc, #0, 12
    1f64:	add	ip, ip, #122880	; 0x1e000
    1f68:	ldr	pc, [ip, #3700]!	; 0xe74

00001f6c <__strtoull_internal@plt>:
    1f6c:	add	ip, pc, #0, 12
    1f70:	add	ip, ip, #122880	; 0x1e000
    1f74:	ldr	pc, [ip, #3692]!	; 0xe6c

00001f78 <blkid_partition_get_type@plt>:
    1f78:	add	ip, pc, #0, 12
    1f7c:	add	ip, ip, #122880	; 0x1e000
    1f80:	ldr	pc, [ip, #3684]!	; 0xe64

00001f84 <uname@plt>:
    1f84:	add	ip, pc, #0, 12
    1f88:	add	ip, ip, #122880	; 0x1e000
    1f8c:	ldr	pc, [ip, #3676]!	; 0xe5c

00001f90 <dcgettext@plt>:
    1f90:	add	ip, pc, #0, 12
    1f94:	add	ip, ip, #122880	; 0x1e000
    1f98:	ldr	pc, [ip, #3668]!	; 0xe54

00001f9c <blkid_probe_set_device@plt>:
    1f9c:	add	ip, pc, #0, 12
    1fa0:	add	ip, ip, #122880	; 0x1e000
    1fa4:	ldr	pc, [ip, #3660]!	; 0xe4c

00001fa8 <__isoc99_vfscanf@plt>:
    1fa8:	add	ip, pc, #0, 12
    1fac:	add	ip, ip, #122880	; 0x1e000
    1fb0:	ldr	pc, [ip, #3652]!	; 0xe44

00001fb4 <strdup@plt>:
    1fb4:			; <UNDEFINED> instruction: 0xe7fd4778
    1fb8:	add	ip, pc, #0, 12
    1fbc:	add	ip, ip, #122880	; 0x1e000
    1fc0:	ldr	pc, [ip, #3640]!	; 0xe38

00001fc4 <__stack_chk_fail@plt>:
    1fc4:	add	ip, pc, #0, 12
    1fc8:	add	ip, ip, #122880	; 0x1e000
    1fcc:	ldr	pc, [ip, #3632]!	; 0xe30

00001fd0 <realloc@plt>:
    1fd0:	add	ip, pc, #0, 12
    1fd4:	add	ip, ip, #122880	; 0x1e000
    1fd8:	ldr	pc, [ip, #3624]!	; 0xe28

00001fdc <dup@plt>:
    1fdc:	add	ip, pc, #0, 12
    1fe0:	add	ip, ip, #122880	; 0x1e000
    1fe4:	ldr	pc, [ip, #3616]!	; 0xe20

00001fe8 <blkid_devno_to_wholedisk@plt>:
    1fe8:	add	ip, pc, #0, 12
    1fec:	add	ip, ip, #122880	; 0x1e000
    1ff0:	ldr	pc, [ip, #3608]!	; 0xe18

00001ff4 <textdomain@plt>:
    1ff4:	add	ip, pc, #0, 12
    1ff8:	add	ip, ip, #122880	; 0x1e000
    1ffc:	ldr	pc, [ip, #3600]!	; 0xe10

00002000 <err@plt>:
    2000:	add	ip, pc, #0, 12
    2004:	add	ip, ip, #122880	; 0x1e000
    2008:	ldr	pc, [ip, #3592]!	; 0xe08

0000200c <geteuid@plt>:
    200c:	add	ip, pc, #0, 12
    2010:	add	ip, ip, #122880	; 0x1e000
    2014:	ldr	pc, [ip, #3584]!	; 0xe00

00002018 <__fxstatat64@plt>:
    2018:	add	ip, pc, #0, 12
    201c:	add	ip, ip, #122880	; 0x1e000
    2020:	ldr	pc, [ip, #3576]!	; 0xdf8

00002024 <__fxstat64@plt>:
    2024:	add	ip, pc, #0, 12
    2028:	add	ip, ip, #122880	; 0x1e000
    202c:	ldr	pc, [ip, #3568]!	; 0xdf0

00002030 <readlink@plt>:
    2030:			; <UNDEFINED> instruction: 0xe7fd4778
    2034:	add	ip, pc, #0, 12
    2038:	add	ip, ip, #122880	; 0x1e000
    203c:	ldr	pc, [ip, #3556]!	; 0xde4

00002040 <getegid@plt>:
    2040:	add	ip, pc, #0, 12
    2044:	add	ip, ip, #122880	; 0x1e000
    2048:	ldr	pc, [ip, #3548]!	; 0xddc

0000204c <mkostemp64@plt>:
    204c:			; <UNDEFINED> instruction: 0xe7fd4778
    2050:	add	ip, pc, #0, 12
    2054:	add	ip, ip, #122880	; 0x1e000
    2058:	ldr	pc, [ip, #3536]!	; 0xdd0

0000205c <ioctl@plt>:
    205c:	add	ip, pc, #0, 12
    2060:	add	ip, ip, #122880	; 0x1e000
    2064:	ldr	pc, [ip, #3528]!	; 0xdc8

00002068 <lseek64@plt>:
    2068:	add	ip, pc, #0, 12
    206c:	add	ip, ip, #122880	; 0x1e000
    2070:	ldr	pc, [ip, #3520]!	; 0xdc0

00002074 <blkid_probe_set_sectorsize@plt>:
    2074:	add	ip, pc, #0, 12
    2078:	add	ip, ip, #122880	; 0x1e000
    207c:	ldr	pc, [ip, #3512]!	; 0xdb8

00002080 <scols_new_table@plt>:
    2080:	add	ip, pc, #0, 12
    2084:	add	ip, ip, #122880	; 0x1e000
    2088:	ldr	pc, [ip, #3504]!	; 0xdb0

0000208c <waitpid@plt>:
    208c:	add	ip, pc, #0, 12
    2090:	add	ip, ip, #122880	; 0x1e000
    2094:	ldr	pc, [ip, #3496]!	; 0xda8

00002098 <blkid_partition_get_name@plt>:
    2098:	add	ip, pc, #0, 12
    209c:	add	ip, ip, #122880	; 0x1e000
    20a0:	ldr	pc, [ip, #3488]!	; 0xda0

000020a4 <blkid_partition_get_size@plt>:
    20a4:	add	ip, pc, #0, 12
    20a8:	add	ip, ip, #122880	; 0x1e000
    20ac:	ldr	pc, [ip, #3480]!	; 0xd98

000020b0 <scols_table_enable_export@plt>:
    20b0:	add	ip, pc, #0, 12
    20b4:	add	ip, ip, #122880	; 0x1e000
    20b8:	ldr	pc, [ip, #3472]!	; 0xd90

000020bc <__fpending@plt>:
    20bc:	add	ip, pc, #0, 12
    20c0:	add	ip, ip, #122880	; 0x1e000
    20c4:	ldr	pc, [ip, #3464]!	; 0xd88

000020c8 <blkid_partition_get_uuid@plt>:
    20c8:	add	ip, pc, #0, 12
    20cc:	add	ip, ip, #122880	; 0x1e000
    20d0:	ldr	pc, [ip, #3456]!	; 0xd80

000020d4 <opendir@plt>:
    20d4:	add	ip, pc, #0, 12
    20d8:	add	ip, ip, #122880	; 0x1e000
    20dc:	ldr	pc, [ip, #3448]!	; 0xd78

000020e0 <open64@plt>:
    20e0:	add	ip, pc, #0, 12
    20e4:	add	ip, ip, #122880	; 0x1e000
    20e8:	ldr	pc, [ip, #3440]!	; 0xd70

000020ec <__asprintf_chk@plt>:
    20ec:	add	ip, pc, #0, 12
    20f0:	add	ip, ip, #122880	; 0x1e000
    20f4:	ldr	pc, [ip, #3432]!	; 0xd68

000020f8 <getenv@plt>:
    20f8:	add	ip, pc, #0, 12
    20fc:	add	ip, ip, #122880	; 0x1e000
    2100:	ldr	pc, [ip, #3424]!	; 0xd60

00002104 <puts@plt>:
    2104:	add	ip, pc, #0, 12
    2108:	add	ip, ip, #122880	; 0x1e000
    210c:	ldr	pc, [ip, #3416]!	; 0xd58

00002110 <setgid@plt>:
    2110:	add	ip, pc, #0, 12
    2114:	add	ip, ip, #122880	; 0x1e000
    2118:	ldr	pc, [ip, #3408]!	; 0xd50

0000211c <malloc@plt>:
    211c:	add	ip, pc, #0, 12
    2120:	add	ip, ip, #122880	; 0x1e000
    2124:	ldr	pc, [ip, #3400]!	; 0xd48

00002128 <__libc_start_main@plt>:
    2128:	add	ip, pc, #0, 12
    212c:	add	ip, ip, #122880	; 0x1e000
    2130:	ldr	pc, [ip, #3392]!	; 0xd40

00002134 <readlinkat@plt>:
    2134:			; <UNDEFINED> instruction: 0xe7fd4778
    2138:	add	ip, pc, #0, 12
    213c:	add	ip, ip, #122880	; 0x1e000
    2140:	ldr	pc, [ip, #3380]!	; 0xd34

00002144 <scols_table_new_line@plt>:
    2144:	add	ip, pc, #0, 12
    2148:	add	ip, ip, #122880	; 0x1e000
    214c:	ldr	pc, [ip, #3372]!	; 0xd2c

00002150 <scols_unref_table@plt>:
    2150:	add	ip, pc, #0, 12
    2154:	add	ip, ip, #122880	; 0x1e000
    2158:	ldr	pc, [ip, #3364]!	; 0xd24

0000215c <__vfprintf_chk@plt>:
    215c:	add	ip, pc, #0, 12
    2160:	add	ip, ip, #122880	; 0x1e000
    2164:	ldr	pc, [ip, #3356]!	; 0xd1c

00002168 <strsep@plt>:
    2168:	add	ip, pc, #0, 12
    216c:	add	ip, ip, #122880	; 0x1e000
    2170:	ldr	pc, [ip, #3348]!	; 0xd14

00002174 <getdtablesize@plt>:
    2174:			; <UNDEFINED> instruction: 0xe7fd4778
    2178:	add	ip, pc, #0, 12
    217c:	add	ip, ip, #122880	; 0x1e000
    2180:	ldr	pc, [ip, #3336]!	; 0xd08

00002184 <__ctype_tolower_loc@plt>:
    2184:	add	ip, pc, #0, 12
    2188:	add	ip, ip, #122880	; 0x1e000
    218c:	ldr	pc, [ip, #3328]!	; 0xd00

00002190 <__gmon_start__@plt>:
    2190:	add	ip, pc, #0, 12
    2194:	add	ip, ip, #122880	; 0x1e000
    2198:	ldr	pc, [ip, #3320]!	; 0xcf8

0000219c <getopt_long@plt>:
    219c:	add	ip, pc, #0, 12
    21a0:	add	ip, ip, #122880	; 0x1e000
    21a4:	ldr	pc, [ip, #3312]!	; 0xcf0

000021a8 <__ctype_b_loc@plt>:
    21a8:	add	ip, pc, #0, 12
    21ac:	add	ip, ip, #122880	; 0x1e000
    21b0:	ldr	pc, [ip, #3304]!	; 0xce8

000021b4 <getcwd@plt>:
    21b4:	add	ip, pc, #0, 12
    21b8:	add	ip, ip, #122880	; 0x1e000
    21bc:	ldr	pc, [ip, #3296]!	; 0xce0

000021c0 <getpid@plt>:
    21c0:	add	ip, pc, #0, 12
    21c4:	add	ip, ip, #122880	; 0x1e000
    21c8:	ldr	pc, [ip, #3288]!	; 0xcd8

000021cc <exit@plt>:
    21cc:	add	ip, pc, #0, 12
    21d0:	add	ip, ip, #122880	; 0x1e000
    21d4:	ldr	pc, [ip, #3280]!	; 0xcd0

000021d8 <syscall@plt>:
    21d8:	add	ip, pc, #0, 12
    21dc:	add	ip, ip, #122880	; 0x1e000
    21e0:	ldr	pc, [ip, #3272]!	; 0xcc8

000021e4 <blkid_probe_get_partitions@plt>:
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #122880	; 0x1e000
    21ec:	ldr	pc, [ip, #3264]!	; 0xcc0

000021f0 <strtoul@plt>:
    21f0:	add	ip, pc, #0, 12
    21f4:	add	ip, ip, #122880	; 0x1e000
    21f8:	ldr	pc, [ip, #3256]!	; 0xcb8

000021fc <strlen@plt>:
    21fc:	add	ip, pc, #0, 12
    2200:	add	ip, ip, #122880	; 0x1e000
    2204:	ldr	pc, [ip, #3248]!	; 0xcb0

00002208 <strchr@plt>:
    2208:	add	ip, pc, #0, 12
    220c:	add	ip, ip, #122880	; 0x1e000
    2210:	ldr	pc, [ip, #3240]!	; 0xca8

00002214 <blkid_partition_get_type_string@plt>:
    2214:	add	ip, pc, #0, 12
    2218:	add	ip, ip, #122880	; 0x1e000
    221c:	ldr	pc, [ip, #3232]!	; 0xca0

00002220 <openat64@plt>:
    2220:	add	ip, pc, #0, 12
    2224:	add	ip, ip, #122880	; 0x1e000
    2228:	ldr	pc, [ip, #3224]!	; 0xc98

0000222c <blkid_partitions_get_name@plt>:
    222c:	add	ip, pc, #0, 12
    2230:	add	ip, ip, #122880	; 0x1e000
    2234:	ldr	pc, [ip, #3216]!	; 0xc90

00002238 <warnx@plt>:
    2238:			; <UNDEFINED> instruction: 0xe7fd4778
    223c:	add	ip, pc, #0, 12
    2240:	add	ip, ip, #122880	; 0x1e000
    2244:	ldr	pc, [ip, #3204]!	; 0xc84

00002248 <__open64_2@plt>:
    2248:	add	ip, pc, #0, 12
    224c:	add	ip, ip, #122880	; 0x1e000
    2250:	ldr	pc, [ip, #3196]!	; 0xc7c

00002254 <__errno_location@plt>:
    2254:	add	ip, pc, #0, 12
    2258:	add	ip, ip, #122880	; 0x1e000
    225c:	ldr	pc, [ip, #3188]!	; 0xc74

00002260 <strncasecmp@plt>:
    2260:	add	ip, pc, #0, 12
    2264:	add	ip, ip, #122880	; 0x1e000
    2268:	ldr	pc, [ip, #3180]!	; 0xc6c

0000226c <__cxa_atexit@plt>:
    226c:			; <UNDEFINED> instruction: 0xe7fd4778
    2270:	add	ip, pc, #0, 12
    2274:	add	ip, ip, #122880	; 0x1e000
    2278:	ldr	pc, [ip, #3168]!	; 0xc60

0000227c <__isoc99_sscanf@plt>:
    227c:	add	ip, pc, #0, 12
    2280:	add	ip, ip, #122880	; 0x1e000
    2284:	ldr	pc, [ip, #3160]!	; 0xc58

00002288 <__vasprintf_chk@plt>:
    2288:	add	ip, pc, #0, 12
    228c:	add	ip, ip, #122880	; 0x1e000
    2290:	ldr	pc, [ip, #3152]!	; 0xc50

00002294 <blkid_new_probe@plt>:
    2294:	add	ip, pc, #0, 12
    2298:	add	ip, ip, #122880	; 0x1e000
    229c:	ldr	pc, [ip, #3144]!	; 0xc48

000022a0 <mkdir@plt>:
    22a0:	add	ip, pc, #0, 12
    22a4:	add	ip, ip, #122880	; 0x1e000
    22a8:	ldr	pc, [ip, #3136]!	; 0xc40

000022ac <getgid@plt>:
    22ac:	add	ip, pc, #0, 12
    22b0:	add	ip, ip, #122880	; 0x1e000
    22b4:	ldr	pc, [ip, #3128]!	; 0xc38

000022b8 <__sched_cpufree@plt>:
    22b8:			; <UNDEFINED> instruction: 0xe7fd4778
    22bc:	add	ip, pc, #0, 12
    22c0:	add	ip, ip, #122880	; 0x1e000
    22c4:	ldr	pc, [ip, #3116]!	; 0xc2c

000022c8 <memset@plt>:
    22c8:	add	ip, pc, #0, 12
    22cc:	add	ip, ip, #122880	; 0x1e000
    22d0:	ldr	pc, [ip, #3108]!	; 0xc24

000022d4 <strncpy@plt>:
    22d4:	add	ip, pc, #0, 12
    22d8:	add	ip, ip, #122880	; 0x1e000
    22dc:	ldr	pc, [ip, #3100]!	; 0xc1c

000022e0 <__xpg_basename@plt>:
    22e0:	add	ip, pc, #0, 12
    22e4:	add	ip, ip, #122880	; 0x1e000
    22e8:	ldr	pc, [ip, #3092]!	; 0xc14

000022ec <blkid_probe_filter_partitions_type@plt>:
    22ec:	add	ip, pc, #0, 12
    22f0:	add	ip, ip, #122880	; 0x1e000
    22f4:	ldr	pc, [ip, #3084]!	; 0xc0c

000022f8 <blkid_partlist_numof_partitions@plt>:
    22f8:	add	ip, pc, #0, 12
    22fc:	add	ip, ip, #122880	; 0x1e000
    2300:	ldr	pc, [ip, #3076]!	; 0xc04

00002304 <blkid_partlist_get_partition@plt>:
    2304:	add	ip, pc, #0, 12
    2308:	add	ip, ip, #122880	; 0x1e000
    230c:	ldr	pc, [ip, #3068]!	; 0xbfc

00002310 <fgetc@plt>:
    2310:	add	ip, pc, #0, 12
    2314:	add	ip, ip, #122880	; 0x1e000
    2318:	ldr	pc, [ip, #3060]!	; 0xbf4

0000231c <__printf_chk@plt>:
    231c:	add	ip, pc, #0, 12
    2320:	add	ip, ip, #122880	; 0x1e000
    2324:	ldr	pc, [ip, #3052]!	; 0xbec

00002328 <strtod@plt>:
    2328:	add	ip, pc, #0, 12
    232c:	add	ip, ip, #122880	; 0x1e000
    2330:	ldr	pc, [ip, #3044]!	; 0xbe4

00002334 <write@plt>:
    2334:	add	ip, pc, #0, 12
    2338:	add	ip, ip, #122880	; 0x1e000
    233c:	ldr	pc, [ip, #3036]!	; 0xbdc

00002340 <__sched_cpualloc@plt>:
    2340:	add	ip, pc, #0, 12
    2344:	add	ip, ip, #122880	; 0x1e000
    2348:	ldr	pc, [ip, #3028]!	; 0xbd4

0000234c <blkid_partlist_get_table@plt>:
    234c:	add	ip, pc, #0, 12
    2350:	add	ip, ip, #122880	; 0x1e000
    2354:	ldr	pc, [ip, #3020]!	; 0xbcc

00002358 <__fprintf_chk@plt>:
    2358:	add	ip, pc, #0, 12
    235c:	add	ip, ip, #122880	; 0x1e000
    2360:	ldr	pc, [ip, #3012]!	; 0xbc4

00002364 <access@plt>:
    2364:	add	ip, pc, #0, 12
    2368:	add	ip, ip, #122880	; 0x1e000
    236c:	ldr	pc, [ip, #3004]!	; 0xbbc

00002370 <fclose@plt>:
    2370:	add	ip, pc, #0, 12
    2374:	add	ip, ip, #122880	; 0x1e000
    2378:	ldr	pc, [ip, #2996]!	; 0xbb4

0000237c <blkid_partition_get_table@plt>:
    237c:	add	ip, pc, #0, 12
    2380:	add	ip, ip, #122880	; 0x1e000
    2384:	ldr	pc, [ip, #2988]!	; 0xbac

00002388 <pipe@plt>:
    2388:	add	ip, pc, #0, 12
    238c:	add	ip, ip, #122880	; 0x1e000
    2390:	ldr	pc, [ip, #2980]!	; 0xba4

00002394 <blkid_partition_get_start@plt>:
    2394:	add	ip, pc, #0, 12
    2398:	add	ip, ip, #122880	; 0x1e000
    239c:	ldr	pc, [ip, #2972]!	; 0xb9c

000023a0 <blkid_parttable_get_type@plt>:
    23a0:	add	ip, pc, #0, 12
    23a4:	add	ip, ip, #122880	; 0x1e000
    23a8:	ldr	pc, [ip, #2964]!	; 0xb94

000023ac <fcntl64@plt>:
    23ac:	add	ip, pc, #0, 12
    23b0:	add	ip, ip, #122880	; 0x1e000
    23b4:	ldr	pc, [ip, #2956]!	; 0xb8c

000023b8 <blkid_partition_is_extended@plt>:
    23b8:	add	ip, pc, #0, 12
    23bc:	add	ip, ip, #122880	; 0x1e000
    23c0:	ldr	pc, [ip, #2948]!	; 0xb84

000023c4 <blkid_free_probe@plt>:
    23c4:	add	ip, pc, #0, 12
    23c8:	add	ip, ip, #122880	; 0x1e000
    23cc:	ldr	pc, [ip, #2940]!	; 0xb7c

000023d0 <setlocale@plt>:
    23d0:	add	ip, pc, #0, 12
    23d4:	add	ip, ip, #122880	; 0x1e000
    23d8:	ldr	pc, [ip, #2932]!	; 0xb74

000023dc <fork@plt>:
    23dc:	add	ip, pc, #0, 12
    23e0:	add	ip, ip, #122880	; 0x1e000
    23e4:	ldr	pc, [ip, #2924]!	; 0xb6c

000023e8 <errx@plt>:
    23e8:	add	ip, pc, #0, 12
    23ec:	add	ip, ip, #122880	; 0x1e000
    23f0:	ldr	pc, [ip, #2916]!	; 0xb64

000023f4 <strrchr@plt>:
    23f4:	add	ip, pc, #0, 12
    23f8:	add	ip, ip, #122880	; 0x1e000
    23fc:	ldr	pc, [ip, #2908]!	; 0xb5c

00002400 <warn@plt>:
    2400:	add	ip, pc, #0, 12
    2404:	add	ip, ip, #122880	; 0x1e000
    2408:	ldr	pc, [ip, #2900]!	; 0xb54

0000240c <scols_print_table@plt>:
    240c:	add	ip, pc, #0, 12
    2410:	add	ip, ip, #122880	; 0x1e000
    2414:	ldr	pc, [ip, #2892]!	; 0xb4c

00002418 <fputc@plt>:
    2418:	add	ip, pc, #0, 12
    241c:	add	ip, ip, #122880	; 0x1e000
    2420:	ldr	pc, [ip, #2884]!	; 0xb44

00002424 <setuid@plt>:
    2424:	add	ip, pc, #0, 12
    2428:	add	ip, ip, #122880	; 0x1e000
    242c:	ldr	pc, [ip, #2876]!	; 0xb3c

00002430 <localeconv@plt>:
    2430:	add	ip, pc, #0, 12
    2434:	add	ip, ip, #122880	; 0x1e000
    2438:	ldr	pc, [ip, #2868]!	; 0xb34

0000243c <readdir64@plt>:
    243c:	add	ip, pc, #0, 12
    2440:	add	ip, ip, #122880	; 0x1e000
    2444:	ldr	pc, [ip, #2860]!	; 0xb2c

00002448 <fdopendir@plt>:
    2448:	add	ip, pc, #0, 12
    244c:	add	ip, ip, #122880	; 0x1e000
    2450:	ldr	pc, [ip, #2852]!	; 0xb24

00002454 <blkid_partition_get_flags@plt>:
    2454:	add	ip, pc, #0, 12
    2458:	add	ip, ip, #122880	; 0x1e000
    245c:	ldr	pc, [ip, #2844]!	; 0xb1c

00002460 <dirfd@plt>:
    2460:	add	ip, pc, #0, 12
    2464:	add	ip, ip, #122880	; 0x1e000
    2468:	ldr	pc, [ip, #2836]!	; 0xb14

0000246c <__strtoll_internal@plt>:
    246c:	add	ip, pc, #0, 12
    2470:	add	ip, ip, #122880	; 0x1e000
    2474:	ldr	pc, [ip, #2828]!	; 0xb0c

00002478 <fopen64@plt>:
    2478:	add	ip, pc, #0, 12
    247c:	add	ip, ip, #122880	; 0x1e000
    2480:	ldr	pc, [ip, #2820]!	; 0xb04

00002484 <blkid_devno_to_devname@plt>:
    2484:	add	ip, pc, #0, 12
    2488:	add	ip, ip, #122880	; 0x1e000
    248c:	ldr	pc, [ip, #2812]!	; 0xafc

00002490 <qsort@plt>:
    2490:	add	ip, pc, #0, 12
    2494:	add	ip, ip, #122880	; 0x1e000
    2498:	ldr	pc, [ip, #2804]!	; 0xaf4

0000249c <bindtextdomain@plt>:
    249c:	add	ip, pc, #0, 12
    24a0:	add	ip, ip, #122880	; 0x1e000
    24a4:	ldr	pc, [ip, #2796]!	; 0xaec

000024a8 <blkid_partition_get_partno@plt>:
    24a8:	add	ip, pc, #0, 12
    24ac:	add	ip, ip, #122880	; 0x1e000
    24b0:	ldr	pc, [ip, #2788]!	; 0xae4

000024b4 <umask@plt>:
    24b4:	add	ip, pc, #0, 12
    24b8:	add	ip, ip, #122880	; 0x1e000
    24bc:	ldr	pc, [ip, #2780]!	; 0xadc

000024c0 <__xstat64@plt>:
    24c0:	add	ip, pc, #0, 12
    24c4:	add	ip, ip, #122880	; 0x1e000
    24c8:	ldr	pc, [ip, #2772]!	; 0xad4

000024cc <fputs@plt>:
    24cc:	add	ip, pc, #0, 12
    24d0:	add	ip, ip, #122880	; 0x1e000
    24d4:	ldr	pc, [ip, #2764]!	; 0xacc

000024d8 <strncmp@plt>:
    24d8:	add	ip, pc, #0, 12
    24dc:	add	ip, ip, #122880	; 0x1e000
    24e0:	ldr	pc, [ip, #2756]!	; 0xac4

000024e4 <abort@plt>:
    24e4:	add	ip, pc, #0, 12
    24e8:	add	ip, ip, #122880	; 0x1e000
    24ec:	ldr	pc, [ip, #2748]!	; 0xabc

000024f0 <realpath@plt>:
    24f0:	add	ip, pc, #0, 12
    24f4:	add	ip, ip, #122880	; 0x1e000
    24f8:	ldr	pc, [ip, #2740]!	; 0xab4

000024fc <close@plt>:
    24fc:	add	ip, pc, #0, 12
    2500:	add	ip, ip, #122880	; 0x1e000
    2504:	ldr	pc, [ip, #2732]!	; 0xaac

00002508 <dcngettext@plt>:
    2508:	add	ip, pc, #0, 12
    250c:	add	ip, ip, #122880	; 0x1e000
    2510:	ldr	pc, [ip, #2724]!	; 0xaa4

00002514 <closedir@plt>:
    2514:	add	ip, pc, #0, 12
    2518:	add	ip, ip, #122880	; 0x1e000
    251c:	ldr	pc, [ip, #2716]!	; 0xa9c

00002520 <__snprintf_chk@plt>:
    2520:	add	ip, pc, #0, 12
    2524:	add	ip, ip, #122880	; 0x1e000
    2528:	ldr	pc, [ip, #2708]!	; 0xa94

0000252c <scols_init_debug@plt>:
    252c:	add	ip, pc, #0, 12
    2530:	add	ip, ip, #122880	; 0x1e000
    2534:	ldr	pc, [ip, #2700]!	; 0xa8c

00002538 <strspn@plt>:
    2538:	add	ip, pc, #0, 12
    253c:	add	ip, ip, #122880	; 0x1e000
    2540:	ldr	pc, [ip, #2692]!	; 0xa84

00002544 <__assert_fail@plt>:
    2544:	add	ip, pc, #0, 12
    2548:	add	ip, ip, #122880	; 0x1e000
    254c:	ldr	pc, [ip, #2684]!	; 0xa7c

Disassembly of section .text:

00002550 <.text>:
    2550:	svcmi	0x00f0e92d
    2554:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    2558:	strmi	r8, [r6], -r4, lsl #22
    255c:	stclgt	8, cr15, [r8], {223}	; 0xdf
    2560:			; <UNDEFINED> instruction: 0xf8df2006
    2564:			; <UNDEFINED> instruction: 0xf04f5cc8
    2568:	ldrbtmi	r0, [ip], #2048	; 0x800
    256c:	stclne	8, cr15, [r0], {223}	; 0xdf
    2570:			; <UNDEFINED> instruction: 0xf8dfb0df
    2574:	blge	51587c <__assert_fail@plt+0x513338>
    2578:	movwls	sl, #51733	; 0xca15
    257c:	andls	r4, sp, #2030043136	; 0x79000000
    2580:			; <UNDEFINED> instruction: 0xf85c447c
    2584:			; <UNDEFINED> instruction: 0xf04f5005
    2588:			; <UNDEFINED> instruction: 0xf8df0900
    258c:	stmdavs	sp!, {r2, r3, r5, r7, sl, fp, ip, sp, pc}
    2590:			; <UNDEFINED> instruction: 0xf04f955d
    2594:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    2598:	ldmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    259c:	ldrls	r4, [r4, #-1706]	; 0xfffff956
    25a0:	ldrls	r4, [r4, #-1275]!	; 0xfffffb05
    25a4:	strls	r9, [lr, #-1333]	; 0xfffffacb
    25a8:	strls	r9, [pc, #-1301]	; 209b <blkid_partition_get_name@plt+0x3>
    25ac:	svc	0x0010f7ff
    25b0:	stcne	8, cr15, [r8], {223}	; 0xdf
    25b4:			; <UNDEFINED> instruction: 0xf8df4620
    25b8:	ldrbtmi	r5, [r9], #-3208	; 0xfffff378
    25bc:	stchi	8, cr15, [r4], {223}	; 0xdf
    25c0:	svc	0x006cf7ff
    25c4:	stcls	8, cr15, [r0], {223}	; 0xdf
    25c8:	ldrbtmi	r4, [sp], #-1568	; 0xfffff9e0
    25cc:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
    25d0:	ldcleq	8, cr15, [r8], #-892	; 0xfffffc84
    25d4:	ldrbtmi	r3, [r8], #1520	; 0x5f0
    25d8:	ldrbtmi	r4, [r8], #-1273	; 0xfffffb07
    25dc:			; <UNDEFINED> instruction: 0xff16f00b
    25e0:	eorge	pc, ip, sp, asr #17
    25e4:	eorge	pc, r0, sp, asr #17
    25e8:	strtmi	r2, [fp], -r0, lsl #4
    25ec:	ldrtmi	r9, [r9], -r0, lsl #4
    25f0:	ldrtmi	r4, [r0], -r2, asr #12
    25f4:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
    25f8:			; <UNDEFINED> instruction: 0xf0001c43
    25fc:	stmdacs	pc, {r0, r2, r3, r4, r5, r8, pc}^	; <UNPREDICTABLE>
    2600:			; <UNDEFINED> instruction: 0xf109bfc4
    2604:	cmpcs	r0, #20, 2
    2608:	addsmi	sp, r8, #12, 26	; 0x300
    260c:			; <UNDEFINED> instruction: 0xf851d042
    2610:	addsmi	r3, r8, #4, 30
    2614:	andcs	fp, r0, #180, 30	; 0x2d0
    2618:	blcs	ae24 <__assert_fail@plt+0x88e0>
    261c:	andcs	fp, r0, #8, 30
    2620:	mvnsle	r2, r0, lsl #20
    2624:	ldmdacs	r1!, {r4, r6, fp, ip, sp}
    2628:	tsthi	sl, #0, 4	; <UNPREDICTABLE>
    262c:			; <UNDEFINED> instruction: 0xf010e8df
    2630:	tsteq	r8, #-1073741819	; 0xc0000005
    2634:	tsteq	r5, r8, lsl r3
    2638:	tsteq	r8, #24, 6	; 0x60000000
    263c:	tsteq	r8, #239	; 0xef
    2640:	tsteq	r8, #24, 6	; 0x60000000
    2644:	tsteq	r8, #24, 6	; 0x60000000
    2648:	tsteq	r8, #24, 6	; 0x60000000
    264c:	tsteq	r8, #24, 6	; 0x60000000
    2650:	tsteq	lr, r8, lsl r3
    2654:	tsteq	r8, #231	; 0xe7
    2658:	tsteq	r8, #1073741832	; 0x40000008
    265c:	rsceq	r0, r2, r8, lsl r3
    2660:	tsteq	r8, #-1006632960	; 0xc4000000
    2664:	tsteq	r8, #24, 6	; 0x60000000
    2668:	tsteq	r8, #223	; 0xdf
    266c:	sbceq	r0, r5, ip, asr #1
    2670:	tsteq	r8, #24, 6	; 0x60000000
    2674:	ldrhteq	r0, [fp], lr
    2678:	ldrhteq	r0, [r1], r4
    267c:	tsteq	r8, #171	; 0xab
    2680:	tsteq	r8, #24, 6	; 0x60000000
    2684:	tsteq	r8, #24, 6	; 0x60000000
    2688:	tsteq	r8, #24, 6	; 0x60000000
    268c:	tsteq	r8, #24, 6	; 0x60000000
    2690:	rsbseq	r0, r9, r8, lsl #1
    2694:	stmdblt	fp, {r2, r4, r5, r8, r9, fp, ip, pc}
    2698:			; <UNDEFINED> instruction: 0xe7c39034
    269c:	smullle	r4, r1, r8, r2
    26a0:	blcc	feb40a24 <__assert_fail@plt+0xfeb3e4e0>
    26a4:			; <UNDEFINED> instruction: 0xf8df2205
    26a8:	andcs	r1, r0, ip, lsr #23
    26ac:	blhi	fea40a30 <__assert_fail@plt+0xfea3e4ec>
    26b0:			; <UNDEFINED> instruction: 0xf85b240f
    26b4:	ldrbtmi	r6, [r9], #-3
    26b8:	blvc	fe840a3c <__assert_fail@plt+0xfe83e4f8>
    26bc:			; <UNDEFINED> instruction: 0xf8df44f8
    26c0:	ldmdavs	r5!, {r5, r7, r8, r9, fp, ip, pc}
    26c4:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    26c8:	blcc	fe640a4c <__assert_fail@plt+0xfe63e508>
    26cc:	ldrbtmi	r2, [pc], #-257	; 26d4 <__assert_fail@plt+0x190>
    26d0:			; <UNDEFINED> instruction: 0xf85b44f9
    26d4:	ldmdavs	fp, {r0, r1, ip, sp}
    26d8:	strtmi	r4, [r8], -r2, lsl #12
    26dc:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
    26e0:	blpl	fe140a64 <__assert_fail@plt+0xfe13e520>
    26e4:	ldrcc	r4, [r4, #-1149]	; 0xfffffb83
    26e8:	bleq	140844 <__assert_fail@plt+0x13e300>
    26ec:			; <UNDEFINED> instruction: 0xf108b190
    26f0:			; <UNDEFINED> instruction: 0x463b02f0
    26f4:			; <UNDEFINED> instruction: 0xf852e004
    26f8:	blcs	12340 <__assert_fail@plt+0xfdfc>
    26fc:	ldrbthi	pc, [lr], #0	; <UNPREDICTABLE>
    2700:	addmi	r6, r8, #13697024	; 0xd10000
    2704:	ldmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2708:	tstcs	r1, sl, asr #12
    270c:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    2710:	mvnle	r3, r1, lsl #24
    2714:	andcs	r6, sl, r1, lsr r8
    2718:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
    271c:			; <UNDEFINED> instruction: 0xf7ff2001
    2720:			; <UNDEFINED> instruction: 0xf8dfed56
    2724:	movwcs	r2, #2888	; 0xb48
    2728:	andcc	r4, r4, #2046820352	; 0x7a000000
    272c:	svccc	0x0004f842
    2730:	blcs	28f33c <__assert_fail@plt+0x28cdf8>
    2734:			; <UNDEFINED> instruction: 0xf8dfd1fa
    2738:	ldrbtmi	r2, [sl], #-2872	; 0xfffff4c8
    273c:	smmla	r3, r3, r3, r6
    2740:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    2744:	ldrmi	r2, [ip], -r0, lsl #6
    2748:	andcc	pc, r0, r8, asr #17
    274c:			; <UNDEFINED> instruction: 0xf8d8e003
    2750:			; <UNDEFINED> instruction: 0xf7ff0000
    2754:			; <UNDEFINED> instruction: 0x4620ecd8
    2758:	strcc	r4, [r1], #-1601	; 0xfffff9bf
    275c:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    2760:	rscsle	r2, r4, r0, lsl #16
    2764:			; <UNDEFINED> instruction: 0xf8df2000
    2768:			; <UNDEFINED> instruction: 0xf8df2b0c
    276c:	ldrbtmi	r3, [sl], #-2752	; 0xfffff540
    2770:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2774:	subsmi	r9, sl, sp, asr fp
    2778:	tsthi	r0, #65	; 0x41	; <UNPREDICTABLE>
    277c:	ldc	0, cr11, [sp], #380	; 0x17c
    2780:	pop	{r2, r8, r9, fp, pc}
    2784:			; <UNDEFINED> instruction: 0xf8df8ff0
    2788:	andcs	r3, r1, #240, 20	; 0xf0000
    278c:	andsvs	r4, sl, fp, ror r4
    2790:	movwcs	lr, #18218	; 0x472a
    2794:	str	r9, [r7, -r8, lsl #6]!
    2798:	bcc	ff840b1c <__assert_fail@plt+0xff83e5d8>
    279c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    27a0:	movwls	r6, #63515	; 0xf81b
    27a4:	movwcs	lr, #10016	; 0x2720
    27a8:	ldr	r9, [sp, -r8, lsl #6]
    27ac:			; <UNDEFINED> instruction: 0xf0439b0b
    27b0:	movwls	r0, #45825	; 0xb301
    27b4:	movwls	r2, #33538	; 0x8302
    27b8:			; <UNDEFINED> instruction: 0xf8dfe716
    27bc:			; <UNDEFINED> instruction: 0xf85b3ac0
    27c0:	ldmdavs	fp, {r0, r1, ip, sp}
    27c4:	str	r9, [pc, -lr, lsl #6]
    27c8:	beq	fec40b4c <__assert_fail@plt+0xfec3e608>
    27cc:	ldmib	sp, {r8, r9, sp}^
    27d0:			; <UNDEFINED> instruction: 0xf85b120c
    27d4:	stmdavs	r0, {}	; <UNPREDICTABLE>
    27d8:			; <UNDEFINED> instruction: 0xff8af002
    27dc:			; <UNDEFINED> instruction: 0xf43f2800
    27e0:			; <UNDEFINED> instruction: 0xf8dfaf03
    27e4:	andcs	r1, r5, #156, 20	; 0x9c000
    27e8:			; <UNDEFINED> instruction: 0xf0014479
    27ec:	movwcs	fp, #6765	; 0x1a6d
    27f0:	ldrbt	r9, [r9], r8, lsl #6
    27f4:			; <UNDEFINED> instruction: 0xf0439b0b
    27f8:	movwls	r0, #45826	; 0xb302
    27fc:			; <UNDEFINED> instruction: 0xf8dfe6f4
    2800:	ldrbtmi	r2, [sl], #-2692	; 0xfffff57c
    2804:			; <UNDEFINED> instruction: 0xf0436853
    2808:	subsvs	r0, r3, r2, lsl #6
    280c:			; <UNDEFINED> instruction: 0xf8dfe6ec
    2810:	andcs	r1, r5, #120, 20	; 0x78000
    2814:	ldrbtmi	r2, [r9], #-0
    2818:	bl	feec081c <__assert_fail@plt+0xfeebe2d8>
    281c:	bcs	1140ba0 <__assert_fail@plt+0x113e65c>
    2820:	bcc	1a40ba4 <__assert_fail@plt+0x1a3e660>
    2824:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    2828:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    282c:	andcs	r4, r1, r1, lsl #12
    2830:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    2834:			; <UNDEFINED> instruction: 0xf7ff2000
    2838:			; <UNDEFINED> instruction: 0xf8dfecca
    283c:	andcs	r3, r5, #64, 20	; 0x40000
    2840:	bne	1340bc4 <__assert_fail@plt+0x133e680>
    2844:			; <UNDEFINED> instruction: 0xf85b2000
    2848:	ldrbtmi	r3, [r9], #-3
    284c:			; <UNDEFINED> instruction: 0xf7ff681c
    2850:	strmi	lr, [r1], -r0, lsr #23
    2854:			; <UNDEFINED> instruction: 0xf0024620
    2858:	strmi	pc, [r2], pc, ror #20
    285c:	blls	2fc374 <__assert_fail@plt+0x2f9e30>
    2860:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    2864:	movwcs	r9, #8971	; 0x230b
    2868:	ldrt	r9, [sp], r8, lsl #6
    286c:	movwls	r2, #33539	; 0x8303
    2870:	movwcs	lr, #22202	; 0x56ba
    2874:	ldrt	r9, [r7], r8, lsl #6
    2878:	strmi	r9, [r4], -r8, lsl #22
    287c:	svceq	0x0005f013
    2880:			; <UNDEFINED> instruction: 0xf8dfd11b
    2884:	ldrbtmi	r3, [fp], #-2576	; 0xfffff5f0
    2888:	stmiblt	r2, {r1, r3, r4, r8, r9, fp, sp, lr}
    288c:	stceq	0, cr15, [r1], {79}	; 0x4f
    2890:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    2894:	andcs	r6, r2, #154	; 0x9a
    2898:	andgt	lr, r3, #3194880	; 0x30c000
    289c:	stmib	r3, {r2, r9, sp}^
    28a0:	andcs	lr, r5, #1342177280	; 0x50000000
    28a4:	andcs	r6, r7, #-2147483594	; 0x80000036
    28a8:	andcs	r6, r6, #1744830464	; 0x68000000
    28ac:	blls	39b11c <__assert_fail@plt+0x398bd8>
    28b0:			; <UNDEFINED> instruction: 0xf0402b00
    28b4:	movwcs	r8, #8979	; 0x2313
    28b8:			; <UNDEFINED> instruction: 0xf8df9308
    28bc:			; <UNDEFINED> instruction: 0x1eb329dc
    28c0:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    28c4:	addsmi	r6, r3, #1179648	; 0x120000
    28c8:	ldrthi	pc, [r3], #-0	; <UNPREDICTABLE>
    28cc:	adcsmi	r3, r2, #1, 28
    28d0:	rsbshi	pc, r1, #65	; 0x41
    28d4:	eorpl	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    28d8:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    28dc:	strbmi	r2, [r2], -r3
    28e0:			; <UNDEFINED> instruction: 0xf7ff4629
    28e4:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    28e8:	subshi	pc, sl, #65	; 0x41
    28ec:			; <UNDEFINED> instruction: 0x6708e9d8
    28f0:	movwls	sl, #2840	; 0xb18
    28f4:	ldrmi	r4, [sl], -r3, lsl #12
    28f8:			; <UNDEFINED> instruction: 0x46394630
    28fc:	bl	1d40900 <__assert_fail@plt+0x1d3e3bc>
    2900:	ldmib	sp, {r4, r5, r8, fp, ip, sp, pc}^
    2904:	adcsmi	r0, r9, #24, 2
    2908:	adcsmi	fp, r0, #8, 30
    290c:	movwhi	pc, #24640	; 0x6040	; <UNPREDICTABLE>
    2910:			; <UNDEFINED> instruction: 0xf0014628
    2914:	stmib	sp, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    2918:	pkhbtmi	r6, r1, r8, lsl #14
    291c:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2920:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2924:			; <UNDEFINED> instruction: 0xf0402b00
    2928:	blls	223854 <__assert_fail@plt+0x221310>
    292c:			; <UNDEFINED> instruction: 0xf0333b03
    2930:			; <UNDEFINED> instruction: 0xf0400302
    2934:			; <UNDEFINED> instruction: 0xf10d80a7
    2938:	strbmi	r0, [r9], -r8, ror #16
    293c:	strbmi	r2, [r2], -r3
    2940:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    2944:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2948:	andshi	pc, ip, #65	; 0x41
    294c:			; <UNDEFINED> instruction: 0x3010f8d8
    2950:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2954:	svcmi	0x0000f5b3
    2958:	msrhi	SPSR_sc, #0
    295c:	svcmi	0x00c0f5b3
    2960:	eorshi	pc, r7, #65	; 0x41
    2964:	strbmi	r4, [r8], -r1, lsl #12
    2968:	bl	feec096c <__assert_fail@plt+0xfeebe428>
    296c:	svccc	0x00fff1b0
    2970:			; <UNDEFINED> instruction: 0xf0004683
    2974:	blls	2237dc <__assert_fail@plt+0x221298>
    2978:			; <UNDEFINED> instruction: 0xf0402b05
    297c:	blls	322bb4 <__assert_fail@plt+0x320670>
    2980:	ldmdavs	ip, {fp, sp}
    2984:	ldmdavs	pc, {r0, r2, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    2988:	tstcs	r8, #3620864	; 0x374000
    298c:	bichi	pc, sp, r1, asr #5
    2990:	svclt	0x00082c00
    2994:	svccs	0x00002401
    2998:	ldrhi	pc, [r5], #-0
    299c:	vmull.s8	q9, d0, d0
    29a0:	svccs	0x00008412
    29a4:	ldrhi	pc, [pc], #-704	; 29ac <__assert_fail@plt+0x468>
    29a8:	blls	2285d0 <__assert_fail@plt+0x22608c>
    29ac:	vqsub.u8	d4, d17, d12
    29b0:			; <UNDEFINED> instruction: 0xf8df814f
    29b4:	svcge	0x004c38ec
    29b8:	bls	fe43e1e0 <__assert_fail@plt+0xfe43bc9c>
    29bc:	ldrbtmi	r4, [fp], #-1697	; 0xfffff95f
    29c0:	blge	f275f8 <__assert_fail@plt+0xf250b4>
    29c4:	andls	sl, sp, #221184	; 0x36000
    29c8:	cdp	2, 0, cr2, cr8, cr0, {0}
    29cc:	andls	r3, lr, #16, 20	; 0x10000
    29d0:	eorscs	r2, ip, #0, 10
    29d4:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
    29d8:	movwcs	r0, #2576	; 0xa10
    29dc:	stmib	sp, {sl, sp}^
    29e0:	stmib	sp, {r1, r3, r4, r5, r8, sl, ip, pc}^
    29e4:	stmib	sp, {r1, r2, r4, r5, sl, ip, sp}^
    29e8:			; <UNDEFINED> instruction: 0xf7ff3438
    29ec:	strtmi	lr, [r9], -lr, ror #24
    29f0:			; <UNDEFINED> instruction: 0x4638223c
    29f4:			; <UNDEFINED> instruction: 0xf7ff954b
    29f8:	blls	37dba0 <__assert_fail@plt+0x37b65c>
    29fc:	vmax.s8	q10, <illegal reg q0.5>, q1
    2a00:	ldrbmi	r2, [r8], -r9, ror #2
    2a04:	cdpeq	0, 0, cr15, cr2, cr15, {2}
    2a08:	andcc	pc, ip, r8, asr #17
    2a0c:			; <UNDEFINED> instruction: 0xf8c82398
    2a10:			; <UNDEFINED> instruction: 0xf8c85004
    2a14:			; <UNDEFINED> instruction: 0xf8c83008
    2a18:			; <UNDEFINED> instruction: 0xf7ffe000
    2a1c:	blls	33d6a4 <__assert_fail@plt+0x33b160>
    2a20:	pkhbtmi	r6, r2, sl, lsl #16
    2a24:			; <UNDEFINED> instruction: 0xf0002800
    2a28:	andls	r8, fp, #1275068417	; 0x4c000001
    2a2c:	ldc	7, cr15, [r2], {255}	; 0xff
    2a30:	stmdavs	r1, {r0, r1, r3, r9, fp, ip, pc}
    2a34:			; <UNDEFINED> instruction: 0xf0002906
    2a38:	bcs	23810 <__assert_fail@plt+0x212cc>
    2a3c:	rsbhi	pc, r1, #64	; 0x40
    2a40:			; <UNDEFINED> instruction: 0xf0002e00
    2a44:	blls	3a37a0 <__assert_fail@plt+0x3a125c>
    2a48:	strbmi	r1, [sl, #-3162]	; 0xfffff3a6
    2a4c:	msrhi	SPSR_s, #0
    2a50:	mrc	6, 0, r4, cr8, cr1, {1}
    2a54:			; <UNDEFINED> instruction: 0x461a0a90
    2a58:	eorsls	pc, r8, sp, asr #17
    2a5c:	mcrr2	0, 0, pc, r6, cr1	; <UNPREDICTABLE>
    2a60:			; <UNDEFINED> instruction: 0xf04f464e
    2a64:	blls	211668 <__assert_fail@plt+0x20f124>
    2a68:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    2a6c:	ble	febd3fa0 <__assert_fail@plt+0xfebd1a5c>
    2a70:			; <UNDEFINED> instruction: 0xf0002e00
    2a74:	mrc	0, 0, r8, cr8, cr13, {6}
    2a78:			; <UNDEFINED> instruction: 0x46310a90
    2a7c:			; <UNDEFINED> instruction: 0xf0019a0e
    2a80:	sbcs	pc, r5, r5, lsr ip	; <UNPREDICTABLE>
    2a84:	strbmi	r2, [r8], -r0, lsl #2
    2a88:	bl	ac0a8c <__assert_fail@plt+0xabe548>
    2a8c:	svccc	0x00fff1b0
    2a90:			; <UNDEFINED> instruction: 0xf0004683
    2a94:			; <UNDEFINED> instruction: 0xf7ff8308
    2a98:			; <UNDEFINED> instruction: 0x9011ebfe
    2a9c:			; <UNDEFINED> instruction: 0xf0002800
    2aa0:	andcs	r8, r0, #184	; 0xb8
    2aa4:	ldrbmi	r2, [r9], -r0, lsl #6
    2aa8:	movwcs	lr, #2509	; 0x9cd
    2aac:	b	1dc0ab0 <__assert_fail@plt+0x1dbe56c>
    2ab0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2ab4:	adchi	pc, sp, r0, asr #32
    2ab8:	svceq	0x0000f1ba
    2abc:	orrshi	pc, pc, #64	; 0x40
    2ac0:	cmplt	fp, pc, lsl #22
    2ac4:	bge	da9708 <__assert_fail@plt+0xda71c4>
    2ac8:	tstcs	r2, r1, lsl r8
    2acc:	ldrls	r2, [r7, #-1280]!	; 0xfffffb00
    2ad0:			; <UNDEFINED> instruction: 0xf7ff9336
    2ad4:	stmdacs	r0, {r2, r3, sl, fp, sp, lr, pc}
    2ad8:	eorhi	pc, r2, r1, asr #32
    2adc:			; <UNDEFINED> instruction: 0xf7ff9811
    2ae0:	vmla.f64	d14, d24, d2
    2ae4:	stmdacs	r0, {r4, r7, r9, fp}
    2ae8:	eorhi	pc, r7, r1
    2aec:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    2af0:	sbfxcc	pc, pc, #17, #17
    2af4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2af8:	tstlt	r3, r5, lsl #12
    2afc:			; <UNDEFINED> instruction: 0xf0402800
    2b00:	blls	323bec <__assert_fail@plt+0x3216a8>
    2b04:	blls	35cb88 <__assert_fail@plt+0x35a644>
    2b08:	movwls	r6, #51227	; 0xc81b
    2b0c:	blcs	e9734 <__assert_fail@plt+0xe71f0>
    2b10:	ldrbhi	pc, [sp], r0	; <UNPREDICTABLE>
    2b14:			; <UNDEFINED> instruction: 0xf0002b04
    2b18:	blcs	a4134 <__assert_fail@plt+0xa1bf0>
    2b1c:	strbhi	pc, [pc], #-0	; 2b24 <__assert_fail@plt+0x5e0>	; <UNPREDICTABLE>
    2b20:			; <UNDEFINED> instruction: 0xf10dab17
    2b24:	tstls	r0, #104, 16	; 0x680000
    2b28:	blls	314394 <__assert_fail@plt+0x311e50>
    2b2c:	beq	fe43e394 <__assert_fail@plt+0xfe43be50>
    2b30:	ldrls	r4, [r7, -r2, asr #12]
    2b34:			; <UNDEFINED> instruction: 0xf001931a
    2b38:	strmi	pc, [r2], r1, asr #22
    2b3c:	cmnle	r4, r0, lsl #16
    2b40:	beq	fe43e3a8 <__assert_fail@plt+0xfe43be64>
    2b44:			; <UNDEFINED> instruction: 0xf7ff46d1
    2b48:			; <UNDEFINED> instruction: 0xf8dfebd8
    2b4c:			; <UNDEFINED> instruction: 0xf8cd375c
    2b50:	cdp	0, 0, cr10, cr9, cr12, {1}
    2b54:	ldrbtmi	fp, [fp], #-2704	; 0xfffff570
    2b58:	cfmadd32	mvax6, mvfx4, mvfx8, mvfx2
    2b5c:			; <UNDEFINED> instruction: 0xf8df3a10
    2b60:	ldrbtmi	r3, [fp], #-1868	; 0xfffff8b4
    2b64:	bcc	43e390 <__assert_fail@plt+0x43be4c>
    2b68:	sub	r9, sl, r8
    2b6c:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx9
    2b70:			; <UNDEFINED> instruction: 0xf7ff0a90
    2b74:	strmi	lr, [r4], -r8, asr #23
    2b78:	ldc	7, cr15, [r6], {255}	; 0xff
    2b7c:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    2b80:			; <UNDEFINED> instruction: 0x46054298
    2b84:	blcs	39390 <__assert_fail@plt+0x36e4c>
    2b88:			; <UNDEFINED> instruction: 0xf8dad139
    2b8c:	addsmi	r3, sp, #0
    2b90:	bllt	fe8f9f98 <__assert_fail@plt+0xfe8f7a54>
    2b94:			; <UNDEFINED> instruction: 0xf7ff4620
    2b98:			; <UNDEFINED> instruction: 0x4607ebfe
    2b9c:	strmi	r4, [fp], r0, lsr #12
    2ba0:	b	fe040ba4 <__assert_fail@plt+0xfe03e660>
    2ba4:	andls	r2, r0, #1342177280	; 0x50000000
    2ba8:	bcs	43e410 <__assert_fail@plt+0x43becc>
    2bac:	strmi	r4, [lr], -r3, lsl #12
    2bb0:	cdp	0, 1, cr2, cr9, cr0, {0}
    2bb4:			; <UNDEFINED> instruction: 0x461c1a10
    2bb8:	stc	7, cr15, [r6], #1020	; 0x3fc
    2bbc:	movwcs	r0, #625	; 0x271
    2bc0:	bicspl	lr, r4, r1, asr #20
    2bc4:	subcs	pc, r0, #68, 4	; 0x40000004
    2bc8:	andeq	pc, pc, #192, 4
    2bcc:	rsbeq	r4, r0, #128, 12	; 0x8000000
    2bd0:	blx	13bec06 <__assert_fail@plt+0x13bc6c2>
    2bd4:	bl	12c90c4 <__assert_fail@plt+0x12c6b80>
    2bd8:			; <UNDEFINED> instruction: 0xf1120306
    2bdc:			; <UNDEFINED> instruction: 0xf14332ff
    2be0:	andls	r3, r2, #-67108861	; 0xfc000003
    2be4:	strtmi	r9, [sl], -r5, lsl #12
    2be8:	movwls	r9, #13316	; 0x3404
    2bec:			; <UNDEFINED> instruction: 0xf8cd9700
    2bf0:	stmib	sp, {r2, ip, sp, pc}^
    2bf4:	strbmi	r0, [r1], -r6, lsl #2
    2bf8:			; <UNDEFINED> instruction: 0xf7ff2001
    2bfc:			; <UNDEFINED> instruction: 0xf109eb90
    2c00:	blls	20500c <__assert_fail@plt+0x202ac8>
    2c04:	cfldr32le	mvfx4, [r1], #300	; 0x12c
    2c08:	blt	fe43e474 <__assert_fail@plt+0xfe43bf30>
    2c0c:	ldrdge	pc, [ip], -sp	; <UNPREDICTABLE>
    2c10:			; <UNDEFINED> instruction: 0xf8dfe00b
    2c14:	andcs	r1, r5, #156, 12	; 0x9c00000
    2c18:			; <UNDEFINED> instruction: 0xf04f2000
    2c1c:	ldrbtmi	r0, [r9], #-2561	; 0xfffff5ff
    2c20:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c24:			; <UNDEFINED> instruction: 0xf7ff4649
    2c28:	ldmdals	r1, {r1, r3, r8, r9, fp, sp, lr, pc}
    2c2c:	bl	ff2c0c30 <__assert_fail@plt+0xff2be6ec>
    2c30:	pkhtbeq	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    2c34:			; <UNDEFINED> instruction: 0xf8d04478
    2c38:	blcs	f400 <__assert_fail@plt+0xcebc>
    2c3c:	addhi	pc, sl, #64	; 0x40
    2c40:			; <UNDEFINED> instruction: 0xf7ff4658
    2c44:	strmi	lr, [r4], -r0, lsl #18
    2c48:			; <UNDEFINED> instruction: 0xf7ff4658
    2c4c:	b	153ddb4 <__assert_fail@plt+0x153b870>
    2c50:			; <UNDEFINED> instruction: 0xf0400300
    2c54:			; <UNDEFINED> instruction: 0xf1ba87c0
    2c58:	svclt	0x00180000
    2c5c:	str	r2, [r2, #1]
    2c60:			; <UNDEFINED> instruction: 0x1654f8df
    2c64:			; <UNDEFINED> instruction: 0xf8df2205
    2c68:	ldrbtmi	r3, [r9], #-1512	; 0xfffffa18
    2c6c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2c70:	ldmdavs	ip, {sp}
    2c74:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c78:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2c7c:			; <UNDEFINED> instruction: 0xf85b2101
    2c80:	ldmdavs	fp, {r0, r1, ip, sp}
    2c84:	strtmi	r4, [r0], -r2, lsl #12
    2c88:	bl	19c0c8c <__assert_fail@plt+0x19be748>
    2c8c:			; <UNDEFINED> instruction: 0xf7ff2001
    2c90:			; <UNDEFINED> instruction: 0xf8dfea9e
    2c94:	andcs	r3, r5, #40, 12	; 0x2800000
    2c98:			; <UNDEFINED> instruction: 0x1624f8df
    2c9c:	strmi	r2, [r6], -r0
    2ca0:			; <UNDEFINED> instruction: 0x5620f8df
    2ca4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2ca8:			; <UNDEFINED> instruction: 0xf8df4479
    2cac:	ldrbtmi	r7, [sp], #-1564	; 0xfffff9e4
    2cb0:			; <UNDEFINED> instruction: 0xf7ff681c
    2cb4:	ldrbtmi	lr, [pc], #-2414	; 2cbc <__assert_fail@plt+0x778>
    2cb8:			; <UNDEFINED> instruction: 0xf7ff4621
    2cbc:			; <UNDEFINED> instruction: 0xf8dfec08
    2cc0:	andcs	r1, r5, #12, 12	; 0xc00000
    2cc4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2cc8:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ccc:	ldrcc	pc, [r4, #2271]	; 0x8df
    2cd0:			; <UNDEFINED> instruction: 0xf85b2101
    2cd4:	ldmdavs	fp, {r0, r1, ip, sp}
    2cd8:	strtmi	r4, [r0], -r2, lsl #12
    2cdc:	bl	f40ce0 <__assert_fail@plt+0xf3e79c>
    2ce0:	andcs	r4, sl, r1, lsr #12
    2ce4:	bl	fe640ce8 <__assert_fail@plt+0xfe63e7a4>
    2ce8:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2cec:	ldrtmi	r2, [r0], -r5, lsl #4
    2cf0:			; <UNDEFINED> instruction: 0xf7ff4479
    2cf4:	strtmi	lr, [r1], -lr, asr #18
    2cf8:	bl	ffa40cfc <__assert_fail@plt+0xffa3e7b8>
    2cfc:	ldrbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    2d00:	ldrtmi	r2, [r0], -r5, lsl #4
    2d04:			; <UNDEFINED> instruction: 0xf7ff4479
    2d08:	strtmi	lr, [r1], -r4, asr #18
    2d0c:	bl	ff7c0d10 <__assert_fail@plt+0xff7be7cc>
    2d10:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    2d14:	ldrtmi	r2, [r0], -r5, lsl #4
    2d18:			; <UNDEFINED> instruction: 0xf7ff4479
    2d1c:			; <UNDEFINED> instruction: 0x4621e93a
    2d20:	bl	ff540d24 <__assert_fail@plt+0xff53e7e0>
    2d24:	ldrne	pc, [r4, #2271]!	; 0x8df
    2d28:	ldrtmi	r2, [r0], -r5, lsl #4
    2d2c:			; <UNDEFINED> instruction: 0xf7ff4479
    2d30:			; <UNDEFINED> instruction: 0x4621e930
    2d34:	bl	ff2c0d38 <__assert_fail@plt+0xff2be7f4>
    2d38:	strne	pc, [r4, #2271]!	; 0x8df
    2d3c:	ldrtmi	r2, [r0], -r5, lsl #4
    2d40:			; <UNDEFINED> instruction: 0xf7ff4479
    2d44:	strtmi	lr, [r1], -r6, lsr #18
    2d48:	bl	ff040d4c <__assert_fail@plt+0xff03e808>
    2d4c:	ldrne	pc, [r4, #2271]	; 0x8df
    2d50:	ldrtmi	r2, [r0], -r5, lsl #4
    2d54:			; <UNDEFINED> instruction: 0xf7ff4479
    2d58:			; <UNDEFINED> instruction: 0x4621e91c
    2d5c:	bl	fedc0d60 <__assert_fail@plt+0xfedbe81c>
    2d60:	strne	pc, [r4, #2271]	; 0x8df
    2d64:	ldrtmi	r2, [r0], -r5, lsl #4
    2d68:			; <UNDEFINED> instruction: 0xf7ff4479
    2d6c:			; <UNDEFINED> instruction: 0x4621e912
    2d70:	bl	feb40d74 <__assert_fail@plt+0xfeb3e830>
    2d74:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2d78:	ldrtmi	r2, [r0], -r5, lsl #4
    2d7c:			; <UNDEFINED> instruction: 0xf7ff4479
    2d80:	strtmi	lr, [r1], -r8, lsl #18
    2d84:	bl	fe8c0d88 <__assert_fail@plt+0xfe8be844>
    2d88:	strbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2d8c:	ldrtmi	r2, [r0], -r5, lsl #4
    2d90:			; <UNDEFINED> instruction: 0xf7ff4479
    2d94:			; <UNDEFINED> instruction: 0x4621e8fe
    2d98:	bl	fe640d9c <__assert_fail@plt+0xfe63e858>
    2d9c:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2da0:	ldrtmi	r2, [r0], -r5, lsl #4
    2da4:			; <UNDEFINED> instruction: 0xf7ff4479
    2da8:			; <UNDEFINED> instruction: 0x4621e8f4
    2dac:	bl	fe3c0db0 <__assert_fail@plt+0xfe3be86c>
    2db0:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2db4:	ldrtmi	r2, [r0], -r5, lsl #4
    2db8:			; <UNDEFINED> instruction: 0xf7ff4479
    2dbc:	strtmi	lr, [r1], -sl, ror #17
    2dc0:	bl	fe140dc4 <__assert_fail@plt+0xfe13e880>
    2dc4:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
    2dc8:	ldrtmi	r2, [r0], -r5, lsl #4
    2dcc:			; <UNDEFINED> instruction: 0xf7ff4479
    2dd0:	strtmi	lr, [r1], -r0, ror #17
    2dd4:	bl	1ec0dd8 <__assert_fail@plt+0x1ebe894>
    2dd8:	strne	pc, [r4, #-2271]!	; 0xfffff721
    2ddc:	ldrtmi	r2, [r0], -r5, lsl #4
    2de0:			; <UNDEFINED> instruction: 0xf7ff4479
    2de4:			; <UNDEFINED> instruction: 0x4621e8d6
    2de8:	bl	1c40dec <__assert_fail@plt+0x1c3e8a8>
    2dec:	ldrne	pc, [r4, #-2271]	; 0xfffff721
    2df0:	ldrtmi	r2, [r0], -r5, lsl #4
    2df4:			; <UNDEFINED> instruction: 0xf7ff4479
    2df8:	strtmi	lr, [r1], -ip, asr #17
    2dfc:	bl	19c0e00 <__assert_fail@plt+0x19be8bc>
    2e00:	strne	pc, [r4, #-2271]	; 0xfffff721
    2e04:	ldrtmi	r2, [r0], -r5, lsl #4
    2e08:			; <UNDEFINED> instruction: 0xf7ff4479
    2e0c:	strtmi	lr, [r1], -r2, asr #17
    2e10:	bl	1740e14 <__assert_fail@plt+0x173e8d0>
    2e14:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2e18:	ldrtmi	r2, [r0], -r5, lsl #4
    2e1c:			; <UNDEFINED> instruction: 0xf7ff4479
    2e20:			; <UNDEFINED> instruction: 0x4621e8b8
    2e24:	bl	14c0e28 <__assert_fail@plt+0x14be8e4>
    2e28:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2e2c:	ldrtmi	r2, [r0], -r5, lsl #4
    2e30:			; <UNDEFINED> instruction: 0xf7ff4479
    2e34:	strtmi	lr, [r1], -lr, lsr #17
    2e38:	bl	1240e3c <__assert_fail@plt+0x123e8f8>
    2e3c:	andcs	r4, sl, r1, lsr #12
    2e40:	b	ffac0e44 <__assert_fail@plt+0xffabe900>
    2e44:	strbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2e48:	ldrtmi	r2, [r0], -r5, lsl #4
    2e4c:			; <UNDEFINED> instruction: 0xf7ff4479
    2e50:			; <UNDEFINED> instruction: 0xf8dfe8a0
    2e54:	andcs	r1, r5, #196, 8	; 0xc4000000
    2e58:			; <UNDEFINED> instruction: 0x46034479
    2e5c:	movwls	r4, #34352	; 0x8630
    2e60:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e64:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2e68:	ldrtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2e6c:	tstls	r0, r9, ror r4
    2e70:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2e74:	blls	214064 <__assert_fail@plt+0x211b20>
    2e78:	andls	r4, r1, r9, ror r4
    2e7c:			; <UNDEFINED> instruction: 0xf7ff2001
    2e80:			; <UNDEFINED> instruction: 0xf8dfea4e
    2e84:	andcs	r1, r5, #164, 8	; 0xa4000000
    2e88:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2e8c:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e90:			; <UNDEFINED> instruction: 0xf7ff4621
    2e94:	stmdavs	fp!, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    2e98:	stmdbvs	r9!, {r0, r2, r9, sp}^
    2e9c:	strcc	r2, [r1], -r0
    2ea0:	movwls	r3, #34072	; 0x8518
    2ea4:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ea8:	ldrtmi	r9, [sl], -r8, lsl #22
    2eac:	andls	r2, r0, r1, lsl #2
    2eb0:			; <UNDEFINED> instruction: 0xf7ff4620
    2eb4:			; <UNDEFINED> instruction: 0x2e0aea52
    2eb8:			; <UNDEFINED> instruction: 0xf8dfd1ed
    2ebc:	andcs	r1, r5, #112, 8	; 0x70000000
    2ec0:	ldrbtmi	r2, [r9], #-0
    2ec4:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ec8:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2ecc:			; <UNDEFINED> instruction: 0x4601447a
    2ed0:			; <UNDEFINED> instruction: 0xf7ff2001
    2ed4:	andcs	lr, r0, r4, lsr #20
    2ed8:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2edc:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2ee0:			; <UNDEFINED> instruction: 0xf8df220a
    2ee4:	ldrbtmi	r3, [r9], #-1108	; 0xfffffbac
    2ee8:	ldrbtmi	r9, [fp], #-2062	; 0xfffff7f2
    2eec:			; <UNDEFINED> instruction: 0xf1019300
    2ef0:	tstcc	r8, r0, lsr r3
    2ef4:	blx	10bef06 <__assert_fail@plt+0x10bc9c2>
    2ef8:			; <UNDEFINED> instruction: 0xf6bf2800
    2efc:	ldrdcs	sl, [r1], -ip
    2f00:			; <UNDEFINED> instruction: 0xf8dfe431
    2f04:			; <UNDEFINED> instruction: 0x46281438
    2f08:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2f0c:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f10:	bne	fe43e778 <__assert_fail@plt+0xfe43c234>
    2f14:			; <UNDEFINED> instruction: 0xf7ff464a
    2f18:	ldr	lr, [r1, #2676]	; 0xa74
    2f1c:	b	fecc0f20 <__assert_fail@plt+0xfecbe9dc>
    2f20:	stmdacs	r0, {r0, r7, r9, sl, lr}
    2f24:	cfldrdge	mvd15, [r4], #252	; 0xfc
    2f28:	bls	369b60 <__assert_fail@plt+0x36761c>
    2f2c:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    2f30:			; <UNDEFINED> instruction: 0xf0404313
    2f34:	b	15a4a54 <__assert_fail@plt+0x15a2510>
    2f38:			; <UNDEFINED> instruction: 0xf0000207
    2f3c:	bge	5a33e8 <__assert_fail@plt+0x5a0ea4>
    2f40:	andls	sl, lr, #376832	; 0x5c000
    2f44:	stmib	sp, {r4, r8, ip, pc}^
    2f48:	movwcs	r3, #790	; 0x316
    2f4c:			; <UNDEFINED> instruction: 0x46394630
    2f50:			; <UNDEFINED> instruction: 0xf008461a
    2f54:	strmi	pc, [r6], -r5, lsr #28
    2f58:			; <UNDEFINED> instruction: 0xf0002800
    2f5c:	bmi	ffe249d8 <__assert_fail@plt+0xffe22494>
    2f60:	ldrbtmi	r9, [sl], #-2318	; 0xfffff6f2
    2f64:			; <UNDEFINED> instruction: 0xff28f007
    2f68:	ldrtmi	r4, [r0], -r7, lsl #12
    2f6c:			; <UNDEFINED> instruction: 0xff0cf006
    2f70:			; <UNDEFINED> instruction: 0xf0002f00
    2f74:	strtmi	r8, [r8], -r1, asr #2
    2f78:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f7c:			; <UNDEFINED> instruction: 0xf7ff1e47
    2f80:	stmibne	lr!, {r2, r4, r8, fp, sp, lr, pc}^
    2f84:	stmdavs	r1, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, lr}
    2f88:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    2f8c:			; <UNDEFINED> instruction: 0xf140051f
    2f90:			; <UNDEFINED> instruction: 0xf8168683
    2f94:			; <UNDEFINED> instruction: 0xf8313c01
    2f98:	ldreq	r3, [r8, #-19]	; 0xffffffed
    2f9c:	cdpne	5, 7, cr13, cr3, cr7, {0}
    2fa0:			; <UNDEFINED> instruction: 0xf813461e
    2fa4:			; <UNDEFINED> instruction: 0xf8312d01
    2fa8:	ldreq	r2, [r2, #-18]	; 0xffffffee
    2fac:			; <UNDEFINED> instruction: 0xf7ffd4f8
    2fb0:			; <UNDEFINED> instruction: 0xf8dde952
    2fb4:	movwcs	r8, #64	; 0x40
    2fb8:	strbmi	r2, [r1], -sl, lsl #4
    2fbc:	strmi	r6, [r7], -r3
    2fc0:			; <UNDEFINED> instruction: 0xf7fe4630
    2fc4:	bls	3bed44 <__assert_fail@plt+0x3bc800>
    2fc8:	andsvs	r6, r0, fp, lsr r8
    2fcc:			; <UNDEFINED> instruction: 0xf0402b00
    2fd0:			; <UNDEFINED> instruction: 0xf8d88663
    2fd4:	blcs	efdc <__assert_fail@plt+0xca98>
    2fd8:	ldrbhi	pc, [lr], -r0	; <UNPREDICTABLE>
    2fdc:	mulcs	r0, r3, r9
    2fe0:			; <UNDEFINED> instruction: 0xf0402a00
    2fe4:	adcsmi	r8, r3, #93323264	; 0x5900000
    2fe8:	ldrbhi	pc, [r6], -r0	; <UNPREDICTABLE>
    2fec:	bls	355f48 <__assert_fail@plt+0x353a04>
    2ff0:	andsvs	r4, r0, fp, ror r4
    2ff4:	bls	31d068 <__assert_fail@plt+0x31ab24>
    2ff8:	blcs	1b040 <__assert_fail@plt+0x18afc>
    2ffc:	cfldrsge	mvf15, [r5], {63}	; 0x3f
    3000:	andcs	r4, r5, #3424256	; 0x344000
    3004:	ldrbtmi	r2, [r9], #-0
    3008:	svc	0x00c2f7fe
    300c:	blls	354818 <__assert_fail@plt+0x3522d4>
    3010:	andcs	r4, r1, sl, lsr #12
    3014:	blls	31d094 <__assert_fail@plt+0x31ab50>
    3018:			; <UNDEFINED> instruction: 0x464b681d
    301c:	strls	r9, [r0, #-1537]	; 0xfffff9ff
    3020:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3024:	blls	23c230 <__assert_fail@plt+0x239cec>
    3028:			; <UNDEFINED> instruction: 0xf0002b05
    302c:			; <UNDEFINED> instruction: 0xf00486a7
    3030:	stmdacs	r0, {r0, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    3034:	ldrhi	pc, [r8], r0
    3038:	ldrtmi	r4, [r1], -r4, asr #27
    303c:			; <UNDEFINED> instruction: 0xf105447d
    3040:			; <UNDEFINED> instruction: 0x46380738
    3044:			; <UNDEFINED> instruction: 0xfff8f002
    3048:	stmdacs	r0, {r7, r9, sl, lr}
    304c:	strhi	pc, [r2], r0, asr #32
    3050:			; <UNDEFINED> instruction: 0xf0054638
    3054:	stmdacs	r0, {r0, r9, sl, fp, ip, sp, lr, pc}
    3058:	ldrbthi	pc, [r6], -r0, asr #32	; <UNPREDICTABLE>
    305c:	blcs	1d110 <__assert_fail@plt+0x1abcc>
    3060:	sbcshi	pc, r2, r0, asr #32
    3064:			; <UNDEFINED> instruction: 0x46494dba
    3068:			; <UNDEFINED> instruction: 0xf105447d
    306c:			; <UNDEFINED> instruction: 0x46380738
    3070:	stc2	0, cr15, [sl, #-16]!
    3074:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3078:	ldrthi	pc, [r8], -r0, asr #32	; <UNPREDICTABLE>
    307c:			; <UNDEFINED> instruction: 0xf0044638
    3080:	mulscc	r0, r9, pc	; <UNPREDICTABLE>
    3084:	strhi	pc, [r4], r0
    3088:	movwcs	r4, #5688	; 0x1638
    308c:	mvnscc	pc, r5, asr #17
    3090:			; <UNDEFINED> instruction: 0xffa8f000
    3094:			; <UNDEFINED> instruction: 0x46814631
    3098:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    309c:	svccc	0x00fff1b0
    30a0:			; <UNDEFINED> instruction: 0xf47f4683
    30a4:	stmibmi	fp!, {r3, r4, r5, r6, r7, sl, fp, sp, pc}
    30a8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    30ac:			; <UNDEFINED> instruction: 0xf7fe2000
    30b0:			; <UNDEFINED> instruction: 0x464aef70
    30b4:	andcs	r4, r1, r1, lsl #12
    30b8:	svc	0x00a2f7fe
    30bc:	andcs	r4, r5, #2719744	; 0x298000
    30c0:	stcmi	0, cr2, [r6]
    30c4:			; <UNDEFINED> instruction: 0xf7fe4479
    30c8:	ldrbtmi	lr, [sp], #-3940	; 0xfffff09c
    30cc:	ldr	r4, [lr, r1, lsl #12]
    30d0:			; <UNDEFINED> instruction: 0xf43f2a00
    30d4:	stmibmi	r2!, {r3, r6, r7, sl, fp, sp, pc}
    30d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    30dc:	svc	0x0058f7fe
    30e0:	bcs	fe43e948 <__assert_fail@plt+0xfe43c404>
    30e4:	strmi	r4, [r1], -fp, asr #12
    30e8:			; <UNDEFINED> instruction: 0xf7ff2001
    30ec:	ldrt	lr, [sl], #2328	; 0x918
    30f0:			; <UNDEFINED> instruction: 0xf04f464e
    30f4:			; <UNDEFINED> instruction: 0xf8cd3aff
    30f8:	ldrt	r9, [r4], #56	; 0x38
    30fc:	msreq	CPSR_c, #160, 2	; 0x28
    3100:			; <UNDEFINED> instruction: 0xf63f2b5d
    3104:	bmi	fe5edd20 <__assert_fail@plt+0xfe5eb7dc>
    3108:	tstcs	r1, r3, lsl #12
    310c:	ldrbtmi	r6, [sl], #-2096	; 0xfffff7d0
    3110:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3114:	blt	fff41118 <__assert_fail@plt+0xfff3ebd4>
    3118:	bcc	fffff25c <__assert_fail@plt+0xffffcd18>
    311c:	eorsls	pc, r8, sp, asr #17
    3120:	bcs	3c3ac <__assert_fail@plt+0x39e68>
    3124:	cfldrsge	mvf15, [pc], {63}	; 0x3f
    3128:	strtmi	r4, [r8], -pc, lsl #19
    312c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3130:			; <UNDEFINED> instruction: 0xf857e7d4
    3134:	addseq	r5, lr, r3, lsr #32
    3138:	strtmi	r4, [r8], -ip, lsl #19
    313c:			; <UNDEFINED> instruction: 0xf7fe4479
    3140:	ldmibne	fp!, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    3144:	stmdblt	r8, {r0, r1, r3, r4, r6, fp, sp, lr}^
    3148:			; <UNDEFINED> instruction: 0xf0004618
    314c:	strmi	pc, [r1], fp, asr #30
    3150:	bllt	ff941154 <__assert_fail@plt+0xff93ec10>
    3154:			; <UNDEFINED> instruction: 0xf0033038
    3158:	ldrb	pc, [r1, #-2657]!	; 0xfffff59f	; <UNPREDICTABLE>
    315c:			; <UNDEFINED> instruction: 0xf0004618
    3160:	strmi	pc, [r1], r1, asr #30
    3164:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3168:	stmdacs	r0, {r1, r9, sl, lr}
    316c:	strbhi	pc, [r8, #0]!	; <UNPREDICTABLE>
    3170:	strtmi	r4, [r8], -r9, asr #12
    3174:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3178:			; <UNDEFINED> instruction: 0xf0402800
    317c:	blls	364908 <__assert_fail@plt+0x3623c4>
    3180:	blls	31d1f0 <__assert_fail@plt+0x31acac>
    3184:	tstmi	r3, #1769472	; 0x1b0000
    3188:	ldrhi	pc, [fp, #64]	; 0x40
    318c:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    3190:	strtmi	r4, [r9], -r2, asr #12
    3194:			; <UNDEFINED> instruction: 0xf7ff2003
    3198:	teqlt	r8, r4	; <illegal shifter operand>
    319c:	ldmdbge	r7, {r1, r2, r4, r9, fp, sp, pc}
    31a0:	andls	r2, lr, #0, 6
    31a4:	stmib	sp, {r4, r8, ip, pc}^
    31a8:	usat	r3, #4, r6, lsl #6
    31ac:			; <UNDEFINED> instruction: 0x6708e9d8
    31b0:	movwls	sl, #60182	; 0xeb16
    31b4:	b	15ada18 <__assert_fail@plt+0x15ab4d4>
    31b8:	andsls	r0, r0, #469762048	; 0x1c000000
    31bc:	andseq	lr, r6, sp, asr #19
    31c0:	mrcge	4, 6, APSR_nzcv, cr9, cr15, {1}
    31c4:	strbmi	lr, [r8], -r1, asr #13
    31c8:			; <UNDEFINED> instruction: 0xff1af000
    31cc:	andls	r2, r8, r0, lsl #30
    31d0:	blls	232df8 <__assert_fail@plt+0x2308b4>
    31d4:	strhi	pc, [r9, #-64]	; 0xffffffc0
    31d8:			; <UNDEFINED> instruction: 0xf6bf2c00
    31dc:	ldrmi	sl, [ip], #-3046	; 0xfffff41a
    31e0:			; <UNDEFINED> instruction: 0xf7ff3401
    31e4:	strbmi	fp, [r8], -r2, ror #23
    31e8:			; <UNDEFINED> instruction: 0xff0af000
    31ec:	blls	227214 <__assert_fail@plt+0x224cd0>
    31f0:	cfldrdne	mvd4, [sl], #-124	; 0xffffff84
    31f4:	strb	r9, [pc, r8, lsl #4]!
    31f8:	ldmdavs	r8, {r1, r2, r3, r8, r9, fp, ip, pc}
    31fc:	ldmdals	r1, {r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    3200:			; <UNDEFINED> instruction: 0xf7fe4651
    3204:	ldrb	lr, [fp], #-3896	; 0xfffff0c8
    3208:	andcs	r4, r5, #1458176	; 0x164000
    320c:			; <UNDEFINED> instruction: 0xf7fe4479
    3210:	andls	lr, lr, r0, asr #29
    3214:			; <UNDEFINED> instruction: 0xf0034638
    3218:	stmdbls	lr, {r0, r4, r5, r7, fp, ip, sp, lr, pc}
    321c:	andcs	r4, r1, r2, lsl #12
    3220:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3224:	svclt	0x0000e71e
    3228:	andeq	lr, r1, lr, ror #15
    322c:	andeq	r0, r0, ip, ror r2
    3230:	andeq	ip, r0, r0, ror #19
    3234:	muleq	r0, r4, r0
    3238:			; <UNDEFINED> instruction: 0x0001e7b8
    323c:	andeq	ip, r0, r6, asr #32
    3240:	andeq	lr, r1, sl, asr #8
    3244:	muleq	r0, r2, r5
    3248:	andeq	ip, r0, r8, asr ip
    324c:	andeq	r1, r0, r7, ror #28
    3250:	andeq	r0, r0, r4, lsl #5
    3254:	andeq	fp, r0, sl, ror #30
    3258:	andeq	lr, r1, r8, asr r3
    325c:	andeq	fp, r0, r2, lsr #30
    3260:	andeq	ip, r0, ip, asr r9
    3264:	muleq	r0, r8, r2
    3268:	andeq	ip, r0, ip, asr #22
    326c:	andeq	lr, r1, ip, ror #17
    3270:	ldrdeq	lr, [r1], -sl
    3274:	andeq	lr, r1, sl, ror #11
    3278:	andeq	lr, r1, r8, lsl #17
    327c:	andeq	r0, r0, r0, lsr #5
    3280:	andeq	fp, r0, r4, ror #28
    3284:	andeq	lr, r1, r2, lsl r8
    3288:	andeq	ip, r0, lr, lsl #6
    328c:	andeq	ip, r0, r8, lsl #6
    3290:	andeq	fp, r0, r6, lsr #28
    3294:	andeq	lr, r1, lr, lsl #15
    3298:	andeq	r0, r0, r0, lsl #5
    329c:	strdeq	lr, [r1], -r4
    32a0:	andeq	lr, r1, r6, asr r6
    32a4:	andeq	lr, r1, r0, lsr #10
    32a8:	ldrdeq	ip, [r0], -lr
    32ac:	strdeq	ip, [r0], -lr
    32b0:	muleq	r0, lr, r1
    32b4:	andeq	lr, r1, r0, ror #7
    32b8:	ldrdeq	fp, [r0], -r6
    32bc:	muleq	r0, r0, r2
    32c0:	andeq	fp, r0, r8, ror #19
    32c4:	andeq	sp, r1, r6, ror #26
    32c8:	andeq	fp, r0, sl, lsr lr
    32cc:	ldrdeq	fp, [r0], -r6
    32d0:	andeq	fp, r0, r4, ror #19
    32d4:	andeq	fp, r0, r4, lsl sl
    32d8:	andeq	fp, r0, ip, lsl #20
    32dc:	andeq	fp, r0, r8, lsr sl
    32e0:	andeq	fp, r0, r8, ror #20
    32e4:	muleq	r0, r8, sl
    32e8:	andeq	fp, r0, ip, lsr #21
    32ec:	andeq	fp, r0, r8, ror #21
    32f0:	andeq	fp, r0, ip, lsl #22
    32f4:	andeq	fp, r0, r0, asr #22
    32f8:	andeq	fp, r0, r8, ror #22
    32fc:	andeq	fp, r0, r0, lsl #23
    3300:	andeq	fp, r0, r4, lsr #23
    3304:	andeq	fp, r0, r0, asr #23
    3308:	andeq	fp, r0, r0, ror #23
    330c:	andeq	fp, r0, r0, lsl #24
    3310:	andeq	fp, r0, ip, lsr #24
    3314:	andeq	fp, r0, r4, lsr ip
    3318:	andeq	fp, r0, ip, lsr ip
    331c:	andeq	fp, r0, r8, asr ip
    3320:	andeq	fp, r0, r0, lsr ip
    3324:	andeq	fp, r0, r8, lsr ip
    3328:	andeq	fp, r0, sl, asr #24
    332c:	andeq	fp, r0, sl, lsr ip
    3330:	andeq	fp, r0, ip, asr #24
    3334:	andeq	lr, r1, lr, lsr #2
    3338:	ldrdeq	r1, [r0], -r7
    333c:	andeq	fp, r0, lr, lsl #29
    3340:			; <UNDEFINED> instruction: 0x0000bcba
    3344:	andeq	lr, r1, r4, lsr #32
    3348:	andeq	ip, r0, lr, lsr #32
    334c:	ldrdeq	sp, [r1], -r8
    3350:	andeq	sp, r1, ip, lsr #31
    3354:	muleq	r0, r6, ip
    3358:	andeq	fp, r0, r0, ror pc
    335c:	andeq	fp, r0, lr, lsr #10
    3360:	andeq	fp, r0, lr, ror ip
    3364:	andeq	fp, r0, r6, lsr r5
    3368:	andeq	fp, r0, r6, asr #24
    336c:	andeq	fp, r0, r4, asr #20
    3370:			; <UNDEFINED> instruction: 0x0000bab0
    3374:	bne	1a416f8 <__assert_fail@plt+0x1a3f1b4>
    3378:	andcs	r2, r0, r5, lsl #4
    337c:			; <UNDEFINED> instruction: 0xf7fe4479
    3380:	andls	lr, lr, r8, lsl #28
    3384:			; <UNDEFINED> instruction: 0xf7ff4628
    3388:	stmdbls	lr, {r2, r3, fp, sp, lr, pc}
    338c:	strmi	r4, [r3], -sl, asr #12
    3390:			; <UNDEFINED> instruction: 0xf7fe2001
    3394:	cdp	15, 1, cr14, cr8, cr4, {6}
    3398:			; <UNDEFINED> instruction: 0xf7fe0a90
    339c:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    33a0:	blge	fec005a4 <__assert_fail@plt+0xfebfe060>
    33a4:	bne	f41728 <__assert_fail@plt+0xf3f1e4>
    33a8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    33ac:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    33b0:	strmi	r4, [r1], -sl, asr #12
    33b4:			; <UNDEFINED> instruction: 0xf7fe2001
    33b8:			; <UNDEFINED> instruction: 0xf7ffefb2
    33bc:	blge	5b224c <__assert_fail@plt+0x5afd08>
    33c0:	blls	328000 <__assert_fail@plt+0x325abc>
    33c4:			; <UNDEFINED> instruction: 0xee18aa17
    33c8:	andsls	r0, r0, #144, 20	; 0x90000
    33cc:	tstls	r7, #5767168	; 0x580000
    33d0:	svc	0x0092f7fe
    33d4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    33d8:	cfstrsge	mvf15, [r7], #-252	; 0xffffff04
    33dc:			; <UNDEFINED> instruction: 0xf7ff2000
    33e0:			; <UNDEFINED> instruction: 0xf7fee8a6
    33e4:	strmi	lr, [r1], lr, asr #28
    33e8:			; <UNDEFINED> instruction: 0xf0002800
    33ec:	svcls	0x000b8474
    33f0:	ldmibpl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    33f4:	tsteq	r1, r7	; <UNPREDICTABLE>
    33f8:	stc	7, cr15, [r6, #1016]	; 0x3f8
    33fc:	orreq	pc, r0, r7, asr #7
    3400:	ldrbtmi	r4, [sp], #-1608	; 0xfffff9b8
    3404:	mrc	7, 2, APSR_nzcv, cr4, cr14, {7}
    3408:	smlalbteq	pc, r0, r7, r3	; <UNPREDICTABLE>
    340c:	ldmibvc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3410:			; <UNDEFINED> instruction: 0xf7fe4648
    3414:	ldrbtmi	lr, [pc], #-3400	; 341c <__assert_fail@plt+0xed8>
    3418:	movweq	pc, #33031	; 0x8107	; <UNPREDICTABLE>
    341c:	ldrmi	r9, [r8], ip, lsl #6
    3420:			; <UNDEFINED> instruction: 0xf858e015
    3424:	blcs	25203c <__assert_fail@plt+0x24faf8>
    3428:	strbhi	pc, [r1], #-768	; 0xfffffd00	; <UNPREDICTABLE>
    342c:			; <UNDEFINED> instruction: 0x46482218
    3430:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    3434:			; <UNDEFINED> instruction: 0x0c03eb05
    3438:	ldc	8, cr5, [ip, #932]	; 0x3a4
    343c:			; <UNDEFINED> instruction: 0xf8dc0b02
    3440:			; <UNDEFINED> instruction: 0xf7fe2010
    3444:	stmdacs	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    3448:	bicshi	pc, fp, #0
    344c:	blvs	ed0c58 <__assert_fail@plt+0xece714>
    3450:	stmiale	r6!, {r0, r1, r4, r5, r7, r9, lr}^
    3454:	beq	fe43ecbc <__assert_fail@plt+0xfe43c778>
    3458:	stmdbls	lr, {r4, r9, fp, ip, pc}
    345c:	cdp2	0, 10, cr15, cr14, cr0, {0}
    3460:	stmdacs	r0, {r2, r9, sl, lr}
    3464:	orrhi	pc, r4, #64	; 0x40
    3468:	stmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    346c:	blt	43ec94 <__assert_fail@plt+0x43c750>
    3470:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3474:	ldrbtmi	r4, [sl], #-1739	; 0xfffff935
    3478:	ldrbtmi	r4, [fp], #-1745	; 0xfffff92f
    347c:	cdp	0, 0, cr9, cr9, cr8, {0}
    3480:			; <UNDEFINED> instruction: 0xf8df2a10
    3484:			; <UNDEFINED> instruction: 0x469a2974
    3488:	ldrbtmi	r9, [sl], #-11
    348c:	bcs	fe43ecb8 <__assert_fail@plt+0xfe43c774>
    3490:	stmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3494:	andls	r4, sp, #2046820352	; 0x7a000000
    3498:	ldrmi	r9, [r9, #2824]	; 0xb08
    349c:	bichi	pc, r3, #64, 6
    34a0:	vnmls.f16	s18, s16, s16
    34a4:			; <UNDEFINED> instruction: 0xf7fe0a90
    34a8:	strmi	lr, [r7], -lr, lsr #30
    34ac:	svc	0x00fcf7fe
    34b0:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
    34b4:	addsmi	fp, r8, #-1073741820	; 0xc0000004
    34b8:	adcshi	pc, r0, r0, asr #5
    34bc:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    34c0:	sfmle	f4, 4, [r2, #-608]	; 0xfffffda0
    34c4:			; <UNDEFINED> instruction: 0xf0402b00
    34c8:	smlatbcs	r0, r9, r0, r8
    34cc:			; <UNDEFINED> instruction: 0xf7fe4658
    34d0:			; <UNDEFINED> instruction: 0x4604ee3a
    34d4:			; <UNDEFINED> instruction: 0xf0002800
    34d8:			; <UNDEFINED> instruction: 0xf8dd840e
    34dc:			; <UNDEFINED> instruction: 0x26008030
    34e0:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
    34e4:			; <UNDEFINED> instruction: 0xf080429e
    34e8:			; <UNDEFINED> instruction: 0xf8588099
    34ec:	vldrge	d3, [sl, #-16]
    34f0:	blcs	24bcf8 <__assert_fail@plt+0x2497b4>
    34f4:	vhadd.u8	d6, d0, d26
    34f8:	blcs	264468 <__assert_fail@plt+0x261f24>
    34fc:	ldm	pc, {r0, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3500:	strvc	pc, [r2], r3
    3504:	svcmi	0x00283f5d
    3508:	ldreq	r5, [r6, #-843]	; 0xfffffcb5
    350c:			; <UNDEFINED> instruction: 0xf7fe4638
    3510:	lsrslt	lr, r6, pc
    3514:	svc	0x0044f7fe
    3518:			; <UNDEFINED> instruction: 0x4602b198
    351c:			; <UNDEFINED> instruction: 0x46204631
    3520:	stc	7, cr15, [sl], {254}	; 0xfe
    3524:			; <UNDEFINED> instruction: 0xf0402800
    3528:			; <UNDEFINED> instruction: 0x36018314
    352c:			; <UNDEFINED> instruction: 0x4638e7d8
    3530:	svc	0x0090f7fe
    3534:	strmi	r4, [fp], -r2, lsl #12
    3538:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx8
    353c:			; <UNDEFINED> instruction: 0xf0001a10
    3540:	stmdavs	sl!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    3544:	rscsle	r2, r0, r0, lsl #20
    3548:			; <UNDEFINED> instruction: 0x46204631
    354c:	stc	7, cr15, [r0], {254}	; 0xfe
    3550:	blls	37d4f8 <__assert_fail@plt+0x37afb4>
    3554:			; <UNDEFINED> instruction: 0xf0106858
    3558:			; <UNDEFINED> instruction: 0xf0000202
    355c:	ldrtmi	r8, [r8], -pc, lsl #6
    3560:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    3564:			; <UNDEFINED> instruction: 0xf8df468c
    3568:			; <UNDEFINED> instruction: 0x46031898
    356c:	mcrrcs	10, 4, lr, ip, cr15
    3570:	ldrbtmi	r0, [r9], #-602	; 0xfffffda6
    3574:	bicspl	lr, r3, #76, 20	; 0x4c000
    3578:			; <UNDEFINED> instruction: 0xf0004628
    357c:	strb	pc, [r0, r1, lsl #29]!	; <UNPREDICTABLE>
    3580:			; <UNDEFINED> instruction: 0xf7fe4638
    3584:			; <UNDEFINED> instruction: 0x460bed90
    3588:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    358c:	strtmi	r4, [r8], -r2, lsl #12
    3590:			; <UNDEFINED> instruction: 0xf0004479
    3594:			; <UNDEFINED> instruction: 0xe7d4fe75
    3598:			; <UNDEFINED> instruction: 0xf7fe4638
    359c:			; <UNDEFINED> instruction: 0xe7bbed96
    35a0:			; <UNDEFINED> instruction: 0xf7fe4638
    35a4:			; <UNDEFINED> instruction: 0xe7b7ed7a
    35a8:			; <UNDEFINED> instruction: 0xf7fe4638
    35ac:	stmdacs	r0, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
    35b0:	msrhi	CPSR_fsxc, #0
    35b4:			; <UNDEFINED> instruction: 0xf7fe4638
    35b8:	str	lr, [sp, lr, lsr #28]!
    35bc:			; <UNDEFINED> instruction: 0xf7fe4638
    35c0:	strmi	lr, [r3], -sl, ror #29
    35c4:	tstls	r2, #56, 12	; 0x3800000
    35c8:			; <UNDEFINED> instruction: 0xf7fe910f
    35cc:	blls	4beb84 <__assert_fail@plt+0x4bc640>
    35d0:	blls	3c9640 <__assert_fail@plt+0x3c70fc>
    35d4:	bl	10d4e7c <__assert_fail@plt+0x10d2938>
    35d8:			; <UNDEFINED> instruction: 0xf1120101
    35dc:			; <UNDEFINED> instruction: 0xf14132ff
    35e0:			; <UNDEFINED> instruction: 0xf8df33ff
    35e4:	ldrbtmi	r1, [r9], #-2084	; 0xfffff7dc
    35e8:	cdp2	0, 4, cr15, cr10, cr0, {0}
    35ec:	ldrtmi	lr, [r8], -r9, lsr #15
    35f0:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    35f4:			; <UNDEFINED> instruction: 0xf8df460b
    35f8:			; <UNDEFINED> instruction: 0x46021814
    35fc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3600:	cdp2	0, 3, cr15, cr14, cr0, {0}
    3604:			; <UNDEFINED> instruction: 0x4638e79d
    3608:	svc	0x004ef7fe
    360c:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3610:			; <UNDEFINED> instruction: 0x46024479
    3614:			; <UNDEFINED> instruction: 0xf0004628
    3618:			; <UNDEFINED> instruction: 0xe792fe33
    361c:	movwcc	r9, #6920	; 0x1b08
    3620:	ldr	r9, [r9, -r8, lsl #6]!
    3624:	svceq	0x0000f1bb
    3628:	ldrmi	lr, [r8, #-2525]	; 0xfffff623
    362c:	msrhi	CPSR_fc, #192, 4
    3630:	beq	fe43ee98 <__assert_fail@plt+0xfe43c954>
    3634:	mcr	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3638:	svccs	0x00009b0c
    363c:	strcs	fp, [r1, -r8, lsl #30]
    3640:	blcs	15048 <__assert_fail@plt+0x12b04>
    3644:	adcshi	pc, r8, #0
    3648:			; <UNDEFINED> instruction: 0xf2c02f00
    364c:	blcs	24128 <__assert_fail@plt+0x21be4>
    3650:	adchi	pc, r3, #192, 4
    3654:	addsmi	r9, pc, #12, 22	; 0x3000
    3658:	cmphi	r9, #0, 6	; <UNPREDICTABLE>
    365c:	sbfxcc	pc, pc, #17, #21
    3660:	beq	3f7a4 <__assert_fail@plt+0x3d260>
    3664:	blt	43ee8c <__assert_fail@plt+0x43c948>
    3668:	eorge	pc, ip, sp, asr #17
    366c:	tstls	r3, #2063597568	; 0x7b000000
    3670:	sbfxcc	pc, pc, #17, #5
    3674:	subge	pc, r0, sp, asr #17
    3678:	ldrbtmi	r4, [fp], #-1738	; 0xfffff936
    367c:	mcr	6, 0, r9, cr9, cr2, {0}
    3680:	rsb	r3, r6, r0, lsl sl
    3684:	mcr	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3688:	strtmi	r4, [r0], -r3, lsl #12
    368c:	smlabtcc	lr, sp, r9, lr
    3690:	stc	7, cr15, [r8, #-1016]	; 0xfffffc08
    3694:	strtmi	r4, [r0], -r3, lsl #12
    3698:	pkhbtmi	r4, r9, r8, lsl #13
    369c:	mcr	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    36a0:			; <UNDEFINED> instruction: 0xf1b9b148
    36a4:	svclt	0x00080f00
    36a8:	svceq	0x0003f1b8
    36ac:			; <UNDEFINED> instruction: 0xf04fbf24
    36b0:			; <UNDEFINED> instruction: 0xf04f0802
    36b4:	blge	f05abc <__assert_fail@plt+0xf03578>
    36b8:	cdpge	5, 4, cr2, cr12, cr0, {0}
    36bc:	ldrmi	r4, [r8], -r9, lsr #12
    36c0:			; <UNDEFINED> instruction: 0xf04f223c
    36c4:			; <UNDEFINED> instruction: 0xf04f0c00
    36c8:	movwls	r0, #56064	; 0xdb00
    36cc:	stmib	sp, {r1, r2, r4, r5, r8, r9, fp, sp, pc}^
    36d0:	ldcge	12, cr11, [sl], {54}	; 0x36
    36d4:			; <UNDEFINED> instruction: 0xbc38e9cd
    36d8:	ldrls	r9, [sl, -r8, lsl #6]!
    36dc:			; <UNDEFINED> instruction: 0xf7fe953b
    36e0:			; <UNDEFINED> instruction: 0x4629edf4
    36e4:			; <UNDEFINED> instruction: 0x4630223c
    36e8:			; <UNDEFINED> instruction: 0xf7fe954b
    36ec:	blls	23eeac <__assert_fail@plt+0x23c968>
    36f0:	beq	43ef58 <__assert_fail@plt+0x43ca14>
    36f4:	vmax.s8	d20, d1, d18
    36f8:			; <UNDEFINED> instruction: 0xf04f2169
    36fc:			; <UNDEFINED> instruction: 0xf04f0c02
    3700:	smlalvs	r0, r3, r8, lr
    3704:			; <UNDEFINED> instruction: 0xf8c46065
    3708:			; <UNDEFINED> instruction: 0xf8c4e008
    370c:			; <UNDEFINED> instruction: 0xf7fec000
    3710:	mcrrne	12, 10, lr, r3, cr6
    3714:	rsbsle	r9, r8, sp, lsl #22
    3718:	eorsle	r2, r3, r0, lsl #16
    371c:	ldmdavs	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
    3720:			; <UNDEFINED> instruction: 0xf0402b00
    3724:	ldmdbls	r2, {r0, r3, r4, r5, r7, pc}
    3728:			; <UNDEFINED> instruction: 0xf0002900
    372c:	bls	2e39f0 <__assert_fail@plt+0x2e14ac>
    3730:	adcsmi	r1, fp, #21248	; 0x5300
    3734:	orrhi	pc, r5, r0
    3738:	smlsdls	fp, r0, r6, r4
    373c:	cdp2	0, 1, cr15, cr14, cr0, {0}
    3740:	mvnscc	pc, #79	; 0x4f
    3744:	tstls	r0, #4718592	; 0x480000
    3748:	strcc	r9, [r1, -ip, lsl #22]
    374c:	vrshr.s64	d20, d27, #64
    3750:	cdp	0, 1, cr8, cr8, cr14, {5}
    3754:			; <UNDEFINED> instruction: 0x46390a90
    3758:	bl	1a41758 <__assert_fail@plt+0x1a3f214>
    375c:	stmdacs	r0, {r2, r9, sl, lr}
    3760:			; <UNDEFINED> instruction: 0xf8dfd190
    3764:	ldrbtmi	r3, [fp], #-1720	; 0xfffff948
    3768:	blcs	1d7dc <__assert_fail@plt+0x1b298>
    376c:			; <UNDEFINED> instruction: 0xf8dfd0ec
    3770:	andcs	r1, r5, #176, 12	; 0xb000000
    3774:			; <UNDEFINED> instruction: 0xf7fe4479
    3778:	ldrtmi	lr, [sl], -ip, lsl #24
    377c:			; <UNDEFINED> instruction: 0xf7fe4651
    3780:	strb	lr, [r1, r0, asr #28]!
    3784:	ldrmi	r9, [r8], -pc, lsl #20
    3788:	strcs	r9, [r0, #-2830]	; 0xfffff4f2
    378c:	b	13d5038 <__assert_fail@plt+0x13d2af4>
    3790:	subseq	r2, r2, #18688	; 0x4900
    3794:	vldmiapl	r8, {s29-s104}
    3798:	sbcspl	lr, r3, #270336	; 0x42000
    379c:	eorscs	r9, ip, #1879048195	; 0x70000003
    37a0:	ldrls	r0, [fp, #-603]!	; 0xfffffda5
    37a4:	b	13e8484 <__assert_fail@plt+0x13e5f40>
    37a8:	ldrls	r2, [sl, -r8, asr #6]!
    37ac:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    37b0:			; <UNDEFINED> instruction: 0x3c38e9cd
    37b4:	stc	7, cr15, [r8, #1016]	; 0x3f8
    37b8:	eorscs	r4, ip, #42991616	; 0x2900000
    37bc:	strbls	r4, [fp, #-1584]	; 0xfffff9d0
    37c0:	stc	7, cr15, [r2, #1016]	; 0x3f8
    37c4:	stcls	0, cr6, [r8, #-404]	; 0xfffffe6c
    37c8:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
    37cc:	vpmin.s8	d16, d1, d0
    37d0:	orrscs	r2, r8, #1073741850	; 0x4000001a
    37d4:	andhi	pc, r0, r4, asr #17
    37d8:	adcvs	r6, r3, r5, ror #1
    37dc:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    37e0:			; <UNDEFINED> instruction: 0xd1b12800
    37e4:			; <UNDEFINED> instruction: 0x363cf8df
    37e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    37ec:	adcle	r2, fp, r0, lsl #22
    37f0:			; <UNDEFINED> instruction: 0x1634f8df
    37f4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    37f8:	bl	ff2c17f8 <__assert_fail@plt+0xff2bf2b4>
    37fc:			; <UNDEFINED> instruction: 0x4652463b
    3800:	strbmi	r4, [r0], -r1, lsl #12
    3804:	stc	7, cr15, [sl, #1016]	; 0x3f8
    3808:			; <UNDEFINED> instruction: 0xf7fee79e
    380c:	blls	37eca4 <__assert_fail@plt+0x37c760>
    3810:	bcs	19d820 <__assert_fail@plt+0x19b2dc>
    3814:	bcs	437af4 <__assert_fail@plt+0x4355b0>
    3818:	bls	3f7e20 <__assert_fail@plt+0x3f58dc>
    381c:			; <UNDEFINED> instruction: 0xf8df4618
    3820:	blls	3b5058 <__assert_fail@plt+0x3b2b14>
    3824:	subseq	r4, r2, #252, 8	; 0xfc000000
    3828:	ldrvc	lr, [sl, #-2509]!	; 0xfffff633
    382c:	sbcspl	lr, r3, #270336	; 0x42000
    3830:	eorsls	r0, r7, #-1879048187	; 0x90000005
    3834:	movtcs	lr, #39503	; 0x9a4f
    3838:	teqls	r6, ip, lsr r2
    383c:	b	10d50e8 <__assert_fail@plt+0x10d2ba4>
    3840:	b	13d87a8 <__assert_fail@plt+0x13d6264>
    3844:	stmib	sp, {r3, r6, fp, sp}^
    3848:			; <UNDEFINED> instruction: 0xf8dc8338
    384c:			; <UNDEFINED> instruction: 0xf7fe8000
    3850:			; <UNDEFINED> instruction: 0x4630ed3c
    3854:			; <UNDEFINED> instruction: 0x4629223c
    3858:	strbls	r2, [fp, #-1688]	; 0xfffff968
    385c:	ldc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    3860:	strtmi	r6, [r2], -r6, lsr #1
    3864:	vceq.f32	d25, d1, d8
    3868:	mufez	f2, f0, #1.0
    386c:	movwcs	r0, #14864	; 0x3a10
    3870:	rscvs	r6, r6, r5, rrx
    3874:			; <UNDEFINED> instruction: 0xf7fe6023
    3878:			; <UNDEFINED> instruction: 0x4604ebf2
    387c:	svceq	0x0000f1b8
    3880:	bicshi	pc, r6, r0, asr #32
    3884:			; <UNDEFINED> instruction: 0xf47f2800
    3888:	ldrb	sl, [sp, -lr, asr #30]
    388c:	mvnscc	pc, #79	; 0x4f
    3890:	ldrls	r9, [r2, -fp, lsl #14]
    3894:	smmla	r7, r0, r3, r9
    3898:	bne	43f104 <__assert_fail@plt+0x43cbc0>
    389c:	andcs	r2, r0, r5, lsl #4
    38a0:	bl	1dc18a0 <__assert_fail@plt+0x1dbf35c>
    38a4:			; <UNDEFINED> instruction: 0x4651463a
    38a8:	stc	7, cr15, [sl, #1016]!	; 0x3f8
    38ac:	mrcls	7, 0, lr, cr2, cr11, {1}
    38b0:	mrc	6, 0, r4, cr8, cr1, {6}
    38b4:			; <UNDEFINED> instruction: 0xf8ddba10
    38b8:	cdpcs	0, 0, cr10, cr0, cr0, {2}
    38bc:	ldmibge	r5!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    38c0:	ldrtmi	r9, [r1], -fp, lsl #20
    38c4:			; <UNDEFINED> instruction: 0xf0004648
    38c8:			; <UNDEFINED> instruction: 0xf7fffd59
    38cc:	blge	5b1f8c <__assert_fail@plt+0x5afa48>
    38d0:	blls	328510 <__assert_fail@plt+0x325fcc>
    38d4:	svceq	0x0000f1bb
    38d8:			; <UNDEFINED> instruction: 0x9716aa17
    38dc:	tstls	r7, #16, 4
    38e0:	bichi	pc, r4, r0, asr #5
    38e4:	beq	fe43f14c <__assert_fail@plt+0xfe43cc08>
    38e8:	stmdbls	lr, {r4, r9, fp, ip, pc}
    38ec:	stc2l	0, cr15, [r6], #-0
    38f0:	stmdacs	r0, {r7, r9, sl, lr}
    38f4:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    38f8:	beq	fe43f160 <__assert_fail@plt+0xfe43cc1c>
    38fc:			; <UNDEFINED> instruction: 0xf7fe46c2
    3900:			; <UNDEFINED> instruction: 0xf8dfecfc
    3904:	cfsh32	mvfx3, mvfx8, #28
    3908:			; <UNDEFINED> instruction: 0x4645ba10
    390c:	movwls	r4, #54395	; 0xd47b
    3910:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    3914:	eorshi	pc, ip, sp, asr #17
    3918:	mcr	4, 0, r4, cr9, cr11, {3}
    391c:			; <UNDEFINED> instruction: 0xf8df3a10
    3920:	ldrbtmi	r3, [fp], #-1304	; 0xfffffae8
    3924:	bcc	fe43f150 <__assert_fail@plt+0xfe43cc0c>
    3928:	andhi	lr, fp, sp, asr #19
    392c:			; <UNDEFINED> instruction: 0xf108e00e
    3930:	ldrmi	r0, [fp, #769]	; 0x301
    3934:	rschi	pc, r2, r0
    3938:	strbmi	r4, [r8], -r2, asr #12
    393c:			; <UNDEFINED> instruction: 0xf04f46d8
    3940:			; <UNDEFINED> instruction: 0xf0003aff
    3944:			; <UNDEFINED> instruction: 0xf8cdfcf7
    3948:	strcc	fp, [r1, #-44]	; 0xffffffd4
    394c:	adcmi	r9, fp, #12, 22	; 0x3000
    3950:			; <UNDEFINED> instruction: 0x4629dd7c
    3954:	beq	fe43f1bc <__assert_fail@plt+0xfe43cc78>
    3958:	ldcl	7, cr15, [r4], {254}	; 0xfe
    395c:			; <UNDEFINED> instruction: 0xf7fe4604
    3960:	blls	3beff8 <__assert_fail@plt+0x3bcab4>
    3964:	addsmi	r6, r0, #1703936	; 0x1a0000
    3968:	ble	5537c <__assert_fail@plt+0x52e38>
    396c:	mvnle	r2, r0, lsl #20
    3970:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    3974:	cfstr32le	mvfx4, [r1, #-620]	; 0xfffffd94
    3978:	mvnle	r2, r0, lsl #22
    397c:			; <UNDEFINED> instruction: 0xf7fe4620
    3980:	strmi	lr, [r3], -sl, lsl #26
    3984:	tstls	r3, #32, 12	; 0x2000000
    3988:			; <UNDEFINED> instruction: 0xf7fe9112
    398c:	strmi	lr, [r4], ip, lsl #23
    3990:	stmib	sp, {r5, r9, sl, lr}^
    3994:			; <UNDEFINED> instruction: 0xf7fec108
    3998:	ldmib	sp, {r4, r8, sl, fp, sp, lr, pc}^
    399c:	cmplt	r8, r2, lsl r3
    39a0:	ldrdeq	lr, [r8, -sp]
    39a4:	svclt	0x00082900
    39a8:	svclt	0x00222803
    39ac:	tstcs	r0, r2
    39b0:	smlabteq	r8, sp, r9, lr
    39b4:	subseq	r9, r2, #147456	; 0x24000
    39b8:	sbcspl	lr, r3, #270336	; 0x42000
    39bc:	teqls	r6, #-1342177275	; 0xb0000005
    39c0:	blls	20c9c8 <__assert_fail@plt+0x20a484>
    39c4:	eorsls	r0, r7, #-268435452	; 0xf0000004
    39c8:	eorscs	r4, ip, #34603008	; 0x2100000
    39cc:	subseq	sl, lr, #60, 16	; 0x3c0000
    39d0:	ldrbpl	lr, [r3, r7, asr #20]
    39d4:	rsclt	pc, r8, sp, asr #17
    39d8:	ldrvs	lr, [r8, -sp, asr #19]!
    39dc:	ldrtls	r2, [fp], #-1537	; 0xfffff9ff
    39e0:	ldcl	7, cr15, [r2], #-1016	; 0xfffffc08
    39e4:			; <UNDEFINED> instruction: 0x4621223c
    39e8:	strbls	sl, [fp], #-2124	; 0xfffff7b4
    39ec:	stcl	7, cr15, [ip], #-1016	; 0xfffffc08
    39f0:			; <UNDEFINED> instruction: 0xee18aa1a
    39f4:	vpmin.s8	d16, d1, d0
    39f8:	orrscs	r2, r8, #1073741850	; 0x4000001a
    39fc:	blge	d9bc50 <__assert_fail@plt+0xd9970c>
    3a00:	ldrsbvs	r6, [r4], #-3
    3a04:			; <UNDEFINED> instruction: 0xf7fe6016
    3a08:	blls	37e6b8 <__assert_fail@plt+0x37c174>
    3a0c:	cmplt	r0, fp, lsl r8
    3a10:	cmnle	sl, r0, lsl #22
    3a14:	stmdbcs	r0, {r0, r1, r3, r8, fp, ip, pc}
    3a18:	ldrbmi	sp, [r8], r9, lsl #3
    3a1c:	bcc	fffffb60 <__assert_fail@plt+0xffffd61c>
    3a20:	eorlt	pc, ip, sp, asr #17
    3a24:	blcs	3d870 <__assert_fail@plt+0x3b32c>
    3a28:	cdp	0, 1, cr13, cr9, cr15, {4}
    3a2c:	andcs	r1, r5, #144, 20	; 0x90000
    3a30:	b	febc1a30 <__assert_fail@plt+0xfebbf4ec>
    3a34:			; <UNDEFINED> instruction: 0x464a465b
    3a38:	ldrtmi	r4, [r0], -r1, lsl #12
    3a3c:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    3a40:			; <UNDEFINED> instruction: 0xf04fe783
    3a44:			; <UNDEFINED> instruction: 0x970b33ff
    3a48:			; <UNDEFINED> instruction: 0xe67d9310
    3a4c:	strbmi	r9, [r4], -fp, lsl #22
    3a50:	blt	43f2b8 <__assert_fail@plt+0x43cd74>
    3a54:	ldrsbthi	pc, [ip], -sp	; <UNPREDICTABLE>
    3a58:			; <UNDEFINED> instruction: 0xf0402b00
    3a5c:	ldmmi	r7!, {r2, r3, r6, r7, pc}^
    3a60:			; <UNDEFINED> instruction: 0xf8d04478
    3a64:	blcs	1022c <__assert_fail@plt+0xdce8>
    3a68:	ldmge	pc, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3a6c:			; <UNDEFINED> instruction: 0xf0033038
    3a70:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    3a74:	ldmge	r9, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    3a78:	blls	429eb8 <__assert_fail@plt+0x427974>
    3a7c:	ldmdavs	fp, {r1, r3, fp, sp, lr}
    3a80:			; <UNDEFINED> instruction: 0xf43f4313
    3a84:	ldcge	8, cr10, [ip, #-840]!	; 0xfffffcb8
    3a88:	strcs	r2, [r0, -r0, lsl #12]
    3a8c:	strmi	r2, [r9], r0, lsl #8
    3a90:	strbmi	lr, [r1], -pc, lsr #32
    3a94:	beq	fe43f2fc <__assert_fail@plt+0xfe43cdb8>
    3a98:	ldc	7, cr15, [r4], #-1016	; 0xfffffc08
    3a9c:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    3aa0:	ldrdcs	pc, [r0], -r9
    3aa4:			; <UNDEFINED> instruction: 0x46034290
    3aa8:	bls	43a6bc <__assert_fail@plt+0x438178>
    3aac:	addsmi	r6, r0, #1179648	; 0x120000
    3ab0:	eorscs	sp, ip, #1856	; 0x740
    3ab4:	strtmi	r2, [r8], -r0, lsl #2
    3ab8:	ldrtcc	lr, [sl], #-2509	; 0xfffff633
    3abc:	ldrvs	lr, [r6, -sp, asr #19]!
    3ac0:	ldrvs	lr, [r8, -sp, asr #19]!
    3ac4:	stc	7, cr15, [r0], {254}	; 0xfe
    3ac8:	tstcs	r0, ip, lsr r2
    3acc:	strbls	sl, [fp], #-2124	; 0xfffff7b4
    3ad0:	bl	ffec1ad0 <__assert_fail@plt+0xffebf58c>
    3ad4:	vpmin.s8	d26, d1, d10
    3ad8:	ldrbmi	r2, [r8], -r9, ror #2
    3adc:	andsvs	r2, r3, r2, lsl #6
    3ae0:	umullsvs	r2, r3, r8, r3
    3ae4:	sbcsvs	sl, r3, r6, lsr fp
    3ae8:			; <UNDEFINED> instruction: 0xf7fe6054
    3aec:			; <UNDEFINED> instruction: 0xf108eab8
    3af0:	blls	305afc <__assert_fail@plt+0x3035b8>
    3af4:	cfstr64le	mvdx4, [ip], {67}	; 0x43
    3af8:	ldmlt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3afc:			; <UNDEFINED> instruction: 0xf04f46d8
    3b00:			; <UNDEFINED> instruction: 0xe7223aff
    3b04:			; <UNDEFINED> instruction: 0xf7ff4682
    3b08:	mrc	8, 0, fp, cr9, cr0, {4}
    3b0c:			; <UNDEFINED> instruction: 0x46201a10
    3b10:			; <UNDEFINED> instruction: 0xf7fe2205
    3b14:			; <UNDEFINED> instruction: 0x465aea3e
    3b18:			; <UNDEFINED> instruction: 0xf7fe4649
    3b1c:			; <UNDEFINED> instruction: 0xe779ec72
    3b20:	strtmi	r4, [r8], -r7, asr #19
    3b24:			; <UNDEFINED> instruction: 0xf04f2205
    3b28:	ldrbtmi	r0, [r9], #-2561	; 0xfffff5ff
    3b2c:	b	c41b2c <__assert_fail@plt+0xc3f5e8>
    3b30:			; <UNDEFINED> instruction: 0xf7fe990f
    3b34:			; <UNDEFINED> instruction: 0xf7ffeb84
    3b38:	stmibmi	r2, {r3, r4, r5, r6, fp, ip, sp, pc}^
    3b3c:			; <UNDEFINED> instruction: 0xf04f2205
    3b40:	ldrbtmi	r0, [r9], #-2561	; 0xfffff5ff
    3b44:	b	941b44 <__assert_fail@plt+0x93f600>
    3b48:			; <UNDEFINED> instruction: 0xf7fe4649
    3b4c:			; <UNDEFINED> instruction: 0xf7ffeb78
    3b50:	ldmibmi	sp!, {r2, r3, r5, r6, fp, ip, sp, pc}
    3b54:	andcs	r2, r0, r5, lsl #4
    3b58:	ldrbtmi	r4, [r9], #-1753	; 0xfffff927
    3b5c:	blt	43f3c4 <__assert_fail@plt+0x43ce80>
    3b60:			; <UNDEFINED> instruction: 0xf7fe9c0b
    3b64:			; <UNDEFINED> instruction: 0xf7feea16
    3b68:	strbmi	lr, [r8], -ip, asr #24
    3b6c:	mcrr	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    3b70:	strtmi	r4, [r2], r8, asr #12
    3b74:	b	ffb41b74 <__assert_fail@plt+0xffb3f630>
    3b78:	ldmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b7c:	andls	r4, pc, #56, 12	; 0x3800000
    3b80:	b	fe441b80 <__assert_fail@plt+0xfe43f63c>
    3b84:	strmi	r9, [r3], -pc, lsl #20
    3b88:	ldrmi	r0, [r0], -r9, asr #4
    3b8c:	b	10444fc <__assert_fail@plt+0x1041fb8>
    3b90:			; <UNDEFINED> instruction: 0xf00153d3
    3b94:	mlavs	r8, r1, fp, pc	; <UNPREDICTABLE>
    3b98:			; <UNDEFINED> instruction: 0x4622e4d3
    3b9c:	strbmi	r4, [r8], -fp, lsr #12
    3ba0:	blx	bbfba8 <__assert_fail@plt+0xbbd664>
    3ba4:	strmi	r9, [r3], #-2828	; 0xfffff4f4
    3ba8:	movwls	r3, #49921	; 0xc301
    3bac:			; <UNDEFINED> instruction: 0xf6bf2f00
    3bb0:	ldrtmi	sl, [r8], #-3409	; 0xfffff2af
    3bb4:	strb	r1, [sp, #-3143]	; 0xfffff3b9
    3bb8:	strtmi	r4, [r2], -fp, lsr #12
    3bbc:			; <UNDEFINED> instruction: 0xf0004648
    3bc0:	blls	342444 <__assert_fail@plt+0x33ff00>
    3bc4:			; <UNDEFINED> instruction: 0xf0402b00
    3bc8:	strmi	r8, [r0, #264]	; 0x108
    3bcc:	svclt	0x00b84643
    3bd0:	movwls	r4, #50691	; 0xc603
    3bd4:	ldmibmi	sp, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3bd8:	andcs	r2, r0, r5, lsl #4
    3bdc:			; <UNDEFINED> instruction: 0xf7fe4479
    3be0:			; <UNDEFINED> instruction: 0x4601e9d8
    3be4:			; <UNDEFINED> instruction: 0xf7fe2001
    3be8:			; <UNDEFINED> instruction: 0xf6ffea0c
    3bec:	blls	22e7f4 <__assert_fail@plt+0x22c2b0>
    3bf0:			; <UNDEFINED> instruction: 0xf7ff9708
    3bf4:			; <UNDEFINED> instruction: 0x4622baf4
    3bf8:			; <UNDEFINED> instruction: 0x46484619
    3bfc:	blx	fe6bfc06 <__assert_fail@plt+0xfe6bd6c2>
    3c00:	ldmibmi	r3, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    3c04:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3c08:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c0c:	bl	5c1c0c <__assert_fail@plt+0x5bf6c8>
    3c10:	ldrtmi	lr, [r8], -lr, lsr #15
    3c14:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c18:	bne	fe43f484 <__assert_fail@plt+0xfe43cf40>
    3c1c:	strtmi	r4, [r8], -r2, lsl #12
    3c20:	blx	bbfc2a <__assert_fail@plt+0xbbd6e6>
    3c24:	ldrbmi	lr, [r9], sp, lsl #9
    3c28:	cdp	12, 1, cr9, cr8, cr11, {0}
    3c2c:			; <UNDEFINED> instruction: 0xe79cba10
    3c30:	andcs	r4, r5, #136, 18	; 0x220000
    3c34:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3c38:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c3c:			; <UNDEFINED> instruction: 0x4652463b
    3c40:	andcs	r4, r1, r1, lsl #12
    3c44:	bl	1ac1c44 <__assert_fail@plt+0x1abf700>
    3c48:			; <UNDEFINED> instruction: 0xf47f2c00
    3c4c:	ldrb	sl, [fp, #-3431]!	; 0xfffff299
    3c50:	andcs	r4, r5, #2113536	; 0x204000
    3c54:			; <UNDEFINED> instruction: 0xf04f2000
    3c58:	ldrbtmi	r3, [r9], #-2815	; 0xfffff501
    3c5c:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c60:	strtmi	r9, [r1], -r8, lsl #20
    3c64:	b	ffac1c64 <__assert_fail@plt+0xffabf720>
    3c68:	svclt	0x00e2f7fe
    3c6c:			; <UNDEFINED> instruction: 0xf44f4b7b
    3c70:	ldmdbmi	fp!, {r0, r1, r3, r4, r5, r7, r9, ip, sp, lr}^
    3c74:	ldrbtmi	r4, [fp], #-2171	; 0xfffff785
    3c78:	movscc	r4, #2030043136	; 0x79000000
    3c7c:			; <UNDEFINED> instruction: 0xf7fe4478
    3c80:	blmi	1e7ee10 <__assert_fail@plt+0x1e7c8cc>
    3c84:	sbcne	pc, fp, #64, 4
    3c88:	ldmdami	r9!, {r3, r4, r5, r6, r8, fp, lr}^
    3c8c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3c90:	ldrbtmi	r3, [r8], #-956	; 0xfffffc44
    3c94:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    3c98:	andcs	r4, r5, #1933312	; 0x1d8000
    3c9c:	ldrbtmi	r2, [r9], #-0
    3ca0:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ca4:	strmi	r4, [r1], -sl, lsr #12
    3ca8:			; <UNDEFINED> instruction: 0xf7fe2001
    3cac:	blmi	1cbeb2c <__assert_fail@plt+0x1cbc5e8>
    3cb0:	ldmdbmi	r2!, {r2, r3, r7, r9, sp}^
    3cb4:	ldrbtmi	r4, [fp], #-2162	; 0xfffff78e
    3cb8:	movcc	r4, #2030043136	; 0x79000000
    3cbc:			; <UNDEFINED> instruction: 0xf7fe4478
    3cc0:	ldmdbmi	r0!, {r1, r6, sl, fp, sp, lr, pc}^
    3cc4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3cc8:			; <UNDEFINED> instruction: 0xf7fe2000
    3ccc:	strmi	lr, [r1], -r2, ror #18
    3cd0:			; <UNDEFINED> instruction: 0xf7fe2001
    3cd4:	stmdbmi	ip!, {r1, r3, r7, r8, r9, fp, sp, lr, pc}^
    3cd8:			; <UNDEFINED> instruction: 0xf04f2205
    3cdc:	ldrbtmi	r3, [r9], #-2815	; 0xfffff501
    3ce0:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ce4:	bl	fe341ce4 <__assert_fail@plt+0xfe33f7a0>
    3ce8:	svclt	0x009ff7fe
    3cec:	andcs	r4, r5, #1687552	; 0x19c000
    3cf0:			; <UNDEFINED> instruction: 0xf7ff4479
    3cf4:	stmdbmi	r6!, {r0, r1, r3, r4, r6, r7, r8, fp, ip, sp, pc}^
    3cf8:	ldrbmi	r2, [r9], r5, lsl #4
    3cfc:	ldrbtmi	r9, [r9], #-3083	; 0xfffff3f5
    3d00:	blt	43f568 <__assert_fail@plt+0x43d024>
    3d04:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d08:	bl	1ec1d08 <__assert_fail@plt+0x1ebf7c4>
    3d0c:	stmdbmi	r1!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
    3d10:	andcs	r2, r0, r5, lsl #4
    3d14:	bcc	fffffe58 <__assert_fail@plt+0xffffd914>
    3d18:			; <UNDEFINED> instruction: 0xf7fe4479
    3d1c:	bls	33e20c <__assert_fail@plt+0x33bcc8>
    3d20:			; <UNDEFINED> instruction: 0xf7fe4639
    3d24:			; <UNDEFINED> instruction: 0xf7feea8c
    3d28:	blmi	16f3b30 <__assert_fail@plt+0x16f15ec>
    3d2c:	eorsne	pc, r5, #64, 4
    3d30:	ldmdami	fp, {r1, r3, r4, r6, r8, fp, lr}^
    3d34:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3d38:	ldrbtmi	r3, [r8], #-916	; 0xfffffc6c
    3d3c:	stc	7, cr15, [r2], {254}	; 0xfe
    3d40:	andcs	r4, r5, #88, 18	; 0x160000
    3d44:			; <UNDEFINED> instruction: 0xe7bf4479
    3d48:			; <UNDEFINED> instruction: 0x46404957
    3d4c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3d50:	stmiblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d54:			; <UNDEFINED> instruction: 0x46304955
    3d58:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3d5c:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d60:	andcs	r4, r1, r1, lsl #12
    3d64:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d68:	andcs	r4, r5, #1327104	; 0x144000
    3d6c:			; <UNDEFINED> instruction: 0xf7fe4479
    3d70:			; <UNDEFINED> instruction: 0x464ae910
    3d74:	andcs	r4, r1, r1, lsl #12
    3d78:	bl	dc1d78 <__assert_fail@plt+0xdbf834>
    3d7c:	ldrmi	r4, [sl], -sp, asr #18
    3d80:			; <UNDEFINED> instruction: 0xe7f44479
    3d84:	strbmi	r4, [sl], -ip, asr #18
    3d88:	ldrbtmi	r2, [r9], #-1
    3d8c:	bl	b41d8c <__assert_fail@plt+0xb3f848>
    3d90:	ldrtmi	r4, [r0], -sl, asr #18
    3d94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3d98:	stmiblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d9c:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3da0:	andcs	r4, r5, #1163264	; 0x11c000
    3da4:	ldrbtmi	r2, [r9], #-0
    3da8:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dac:	strmi	r4, [r1], -sl, lsr #12
    3db0:			; <UNDEFINED> instruction: 0xf7fe2001
    3db4:	stmdbmi	r3, {r1, r2, r5, r8, fp, sp, lr, pc}^
    3db8:	andcs	r2, r0, r5, lsl #4
    3dbc:			; <UNDEFINED> instruction: 0xf7fe4479
    3dc0:			; <UNDEFINED> instruction: 0xf7fee8e8
    3dc4:	stmdbmi	r0, {r2, r3, r4, r5, r9, fp, sp, lr, pc}^
    3dc8:	andcs	r4, r5, #64, 22	; 0x10000
    3dcc:			; <UNDEFINED> instruction: 0xf7fe4479
    3dd0:	ldmdbmi	pc!, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    3dd4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3dd8:			; <UNDEFINED> instruction: 0xf6bfe7c9
    3ddc:	strbt	sl, [r1], sl, ror #29
    3de0:			; <UNDEFINED> instruction: 0x0000bab8
    3de4:			; <UNDEFINED> instruction: 0x0000bab2
    3de8:	andeq	sp, r1, r2, lsl r6
    3dec:	strdeq	sp, [r1], -lr
    3df0:	muleq	r0, sl, sl
    3df4:	muleq	r1, sl, fp
    3df8:	andeq	fp, r0, lr, ror sl
    3dfc:	andeq	sp, r1, r0, lsl #23
    3e00:	muleq	r0, r2, r9
    3e04:	andeq	fp, r0, r4, ror r9
    3e08:	andeq	fp, r0, lr, lsl r9
    3e0c:	andeq	fp, r0, r6, lsl #18
    3e10:	andeq	ip, r0, ip, rrx
    3e14:	andeq	sp, r1, r8, lsr #19
    3e18:	andeq	fp, r0, lr, ror r9
    3e1c:	andeq	sp, r1, lr, lsr #17
    3e20:	andeq	fp, r0, r0, asr r8
    3e24:	andeq	sp, r1, ip, lsr #16
    3e28:	muleq	r0, r2, r7
    3e2c:	strdeq	sp, [r1], -r0
    3e30:	andeq	sp, r1, r8, lsl #14
    3e34:	andeq	fp, r0, ip, lsl #13
    3e38:	andeq	fp, r0, r6, ror #12
    3e3c:			; <UNDEFINED> instruction: 0x0001d5b4
    3e40:			; <UNDEFINED> instruction: 0x0000b2ba
    3e44:	andeq	fp, r0, lr, asr #5
    3e48:			; <UNDEFINED> instruction: 0x0000b3be
    3e4c:	andeq	fp, r0, r0, asr #8
    3e50:			; <UNDEFINED> instruction: 0x0000b2ba
    3e54:	andeq	fp, r0, r6, lsr #7
    3e58:	andeq	sl, r0, r2, lsl r8
    3e5c:			; <UNDEFINED> instruction: 0x0000b5ba
    3e60:	andeq	sl, r0, ip, lsr r9
    3e64:	ldrdeq	fp, [r0], -r4
    3e68:	andeq	fp, r0, r4, lsr #11
    3e6c:	andeq	sl, r0, r6, lsr #18
    3e70:	strheq	fp, [r0], -lr
    3e74:	andeq	sl, r0, sl, asr pc
    3e78:	andeq	fp, r0, sl, ror r5
    3e7c:	strdeq	sl, [r0], -ip
    3e80:	andeq	fp, r0, r8, ror #3
    3e84:	andeq	sl, r0, r6, lsl #30
    3e88:	andeq	fp, r0, r6, lsr #3
    3e8c:	strdeq	sl, [r0], -r4
    3e90:	andeq	fp, r0, r6, ror #3
    3e94:	andeq	sl, r0, r4, asr r7
    3e98:	strdeq	fp, [r0], -ip
    3e9c:	andeq	sl, r0, lr, ror r8
    3ea0:	andeq	fp, r0, r6, lsl r0
    3ea4:	andeq	sl, r0, r0, asr #28
    3ea8:	andeq	sl, r0, r6, asr #30
    3eac:	andeq	sl, r0, sl, lsl pc
    3eb0:	ldrdeq	sl, [r0], -ip
    3eb4:	andeq	sl, r0, r8, lsr #29
    3eb8:	andeq	fp, r0, r6, lsr sl
    3ebc:	andeq	sl, r0, lr, ror #30
    3ec0:	andeq	sl, r0, r6, lsl #28
    3ec4:	andeq	sl, r0, r4, lsl #28
    3ec8:	andeq	sl, r0, r4, ror sp
    3ecc:	andeq	r0, r0, r4, lsl #5
    3ed0:	andeq	sl, r0, r2, asr pc
    3ed4:	bleq	40018 <__assert_fail@plt+0x3dad4>
    3ed8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3edc:	strbtmi	fp, [sl], -r2, lsl #24
    3ee0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3ee4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3ee8:	ldrmi	sl, [sl], #776	; 0x308
    3eec:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3ef0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3ef4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3ef8:			; <UNDEFINED> instruction: 0xf85a4b06
    3efc:	stmdami	r6, {r0, r1, ip, sp}
    3f00:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3f04:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f08:	b	ffb41f08 <__assert_fail@plt+0xffb3f9c4>
    3f0c:	andeq	ip, r1, r0, asr lr
    3f10:	andeq	r0, r0, r0, ror r2
    3f14:	andeq	r0, r0, ip, lsl #5
    3f18:	muleq	r0, r4, r2
    3f1c:	ldr	r3, [pc, #20]	; 3f38 <__assert_fail@plt+0x19f4>
    3f20:	ldr	r2, [pc, #20]	; 3f3c <__assert_fail@plt+0x19f8>
    3f24:	add	r3, pc, r3
    3f28:	ldr	r2, [r3, r2]
    3f2c:	cmp	r2, #0
    3f30:	bxeq	lr
    3f34:	b	2190 <__gmon_start__@plt>
    3f38:	andeq	ip, r1, r0, lsr lr
    3f3c:	andeq	r0, r0, r8, lsl #5
    3f40:	blmi	1d5f60 <__assert_fail@plt+0x1d3a1c>
    3f44:	bmi	1d512c <__assert_fail@plt+0x1d2be8>
    3f48:	addmi	r4, r3, #2063597568	; 0x7b000000
    3f4c:	andle	r4, r3, sl, ror r4
    3f50:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3f54:	ldrmi	fp, [r8, -r3, lsl #2]
    3f58:	svclt	0x00004770
    3f5c:	andeq	sp, r1, r8, asr #1
    3f60:	andeq	sp, r1, r4, asr #1
    3f64:	andeq	ip, r1, ip, lsl #28
    3f68:	andeq	r0, r0, r8, ror r2
    3f6c:	stmdbmi	r9, {r3, fp, lr}
    3f70:	bmi	255158 <__assert_fail@plt+0x252c14>
    3f74:	bne	255160 <__assert_fail@plt+0x252c1c>
    3f78:	svceq	0x00cb447a
    3f7c:			; <UNDEFINED> instruction: 0x01a1eb03
    3f80:	andle	r1, r3, r9, asr #32
    3f84:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3f88:	ldrmi	fp, [r8, -r3, lsl #2]
    3f8c:	svclt	0x00004770
    3f90:	muleq	r1, ip, r0
    3f94:	muleq	r1, r8, r0
    3f98:	andeq	ip, r1, r0, ror #27
    3f9c:	muleq	r0, ip, r2
    3fa0:	blmi	2b13c8 <__assert_fail@plt+0x2aee84>
    3fa4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3fa8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3fac:	blmi	272560 <__assert_fail@plt+0x27001c>
    3fb0:	ldrdlt	r5, [r3, -r3]!
    3fb4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3fb8:			; <UNDEFINED> instruction: 0xf7fd6818
    3fbc:			; <UNDEFINED> instruction: 0xf7ffef56
    3fc0:	blmi	1c3ec4 <__assert_fail@plt+0x1c1980>
    3fc4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3fc8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3fcc:	andeq	sp, r1, r6, rrx
    3fd0:			; <UNDEFINED> instruction: 0x0001cdb0
    3fd4:	andeq	r0, r0, r4, ror r2
    3fd8:	andeq	sp, r1, sl, asr #32
    3fdc:	andeq	sp, r1, r6, asr #32
    3fe0:	svclt	0x0000e7c4
    3fe4:	tstlt	r0, r8, lsl #10
    3fe8:	svc	0x00e6f7fd
    3fec:	stfltd	f3, [r8, #-0]
    3ff0:	andcs	r4, r1, r2, lsl #18
    3ff4:			; <UNDEFINED> instruction: 0xf7fe4479
    3ff8:	svclt	0x0000e804
    3ffc:	andeq	sl, r0, r0, lsr r4
    4000:	push	{r0, r1, r2, r5, r6, r8, fp, lr}
    4004:	ssub8mi	r4, r4, r0
    4008:	ldrbtmi	r4, [r9], #-2662	; 0xfffff59a
    400c:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
    4010:	addlt	r4, r5, sp, lsl r6
    4014:			; <UNDEFINED> instruction: 0xf50d4606
    4018:	stmpl	sl, {r2, r7, r8, r9, ip, lr}
    401c:	ldmdavs	r2, {r2, r3, r8, r9, ip, sp}
    4020:			; <UNDEFINED> instruction: 0xf04f601a
    4024:	b	150482c <__assert_fail@plt+0x15022e8>
    4028:			; <UNDEFINED> instruction: 0xf0000305
    402c:	ldrtmi	r8, [r0], -r6, lsr #1
    4030:			; <UNDEFINED> instruction: 0xf7fe212f
    4034:	strmi	lr, [r6], -r0, ror #19
    4038:			; <UNDEFINED> instruction: 0xf0002800
    403c:	bleq	8e42d8 <__assert_fail@plt+0x8e1d94>
    4040:	cmnvs	pc, r5, lsr #8	; <UNPREDICTABLE>
    4044:	movwpl	lr, #23107	; 0x5a43
    4048:			; <UNDEFINED> instruction: 0xf023b2e2
    404c:	svcge	0x002303ff
    4050:	tstmi	sl, #5570560	; 0x550000
    4054:	tsteq	pc, r1, lsr #32	; <UNPREDICTABLE>
    4058:	orrpl	pc, r0, #1325400064	; 0x4f000000
    405c:	strcs	pc, [fp], #-964	; 0xfffffc3c
    4060:	movwmi	r4, #50296	; 0xc478
    4064:	stmib	sp, {r1, r9, ip, pc}^
    4068:	andcs	r0, r1, #0, 8
    406c:			; <UNDEFINED> instruction: 0x46384619
    4070:			; <UNDEFINED> instruction: 0xf7fe18b5
    4074:			; <UNDEFINED> instruction: 0x4638ea56
    4078:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    407c:	stmdacs	r0, {r2, r9, sl, lr}
    4080:	addhi	pc, r2, r0
    4084:			; <UNDEFINED> instruction: 0xf10d4638
    4088:			; <UNDEFINED> instruction: 0xf7ff0b1c
    408c:	blmi	1203f40 <__assert_fail@plt+0x12019fc>
    4090:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4094:	movwls	r4, #21627	; 0x547b
    4098:	strtmi	r4, [r0], -r1, lsl #13
    409c:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40a0:	subsle	r2, r3, r0, lsl #16
    40a4:			; <UNDEFINED> instruction: 0xf1007cc3
    40a8:	blcs	b868fc <__assert_fail@plt+0xb843b8>
    40ac:	stclvc	0, cr13, [r3], {62}	; 0x3e
    40b0:	suble	r2, r2, lr, lsr #22
    40b4:			; <UNDEFINED> instruction: 0xf0137c83
    40b8:	strdle	r0, [lr, #251]!	; 0xfb
    40bc:			; <UNDEFINED> instruction: 0xf7fe4628
    40c0:			; <UNDEFINED> instruction: 0x4651e89e
    40c4:	strtmi	r4, [r8], -r2, lsl #12
    40c8:	b	1c20c8 <__assert_fail@plt+0x1bfb84>
    40cc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    40d0:	bls	178864 <__assert_fail@plt+0x176320>
    40d4:	orrpl	pc, r0, #1325400064	; 0x4f000000
    40d8:			; <UNDEFINED> instruction: 0x46384619
    40dc:	andge	pc, r4, sp, asr #17
    40e0:	andcs	r9, r1, #0, 4
    40e4:	b	7420e4 <__assert_fail@plt+0x73fba0>
    40e8:			; <UNDEFINED> instruction: 0xf7fe4620
    40ec:			; <UNDEFINED> instruction: 0x4632e9ba
    40f0:			; <UNDEFINED> instruction: 0xf7fe4639
    40f4:	stmdacs	r0, {r1, r2, r4, r7, fp, sp, lr, pc}
    40f8:	pushmi	{r0, r1, r2, r3, r6, r7, ip, lr, pc}
    40fc:	andvs	pc, r0, fp, asr #17
    4100:			; <UNDEFINED> instruction: 0xf7fd4479
    4104:			; <UNDEFINED> instruction: 0x4606ee7c
    4108:	sbcle	r2, r6, r0, lsl #16
    410c:	ldrbmi	r4, [sl], -r9, lsr #18
    4110:			; <UNDEFINED> instruction: 0xf7fd4479
    4114:	stmdacs	r1, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
    4118:			; <UNDEFINED> instruction: 0xf8dbd104
    411c:	ldrmi	r3, [r8]
    4120:			; <UNDEFINED> instruction: 0x4698bfb8
    4124:			; <UNDEFINED> instruction: 0xf7fe4630
    4128:	ldr	lr, [r6, r4, lsr #18]!
    412c:	mulcc	r1, sl, r8
    4130:	adcsle	r2, r2, r0, lsl #22
    4134:	blcs	ba3448 <__assert_fail@plt+0xba0f04>
    4138:			; <UNDEFINED> instruction: 0xf89ad1bc
    413c:	blcs	b90148 <__assert_fail@plt+0xb8dc04>
    4140:			; <UNDEFINED> instruction: 0xf89ad1b8
    4144:	blcs	10154 <__assert_fail@plt+0xdc10>
    4148:	ldr	sp, [r3, r7, lsr #1]!
    414c:			; <UNDEFINED> instruction: 0xf7fd4648
    4150:	strtmi	lr, [r0], -sl, asr #29
    4154:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4158:			; <UNDEFINED> instruction: 0xf50d4917
    415c:	bmi	458f74 <__assert_fail@plt+0x456a30>
    4160:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    4164:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    4168:	subsmi	r6, r1, sl, lsl r8
    416c:			; <UNDEFINED> instruction: 0x4640d116
    4170:	cfstr32pl	mvfx15, [r4, #52]	; 0x34
    4174:	pop	{r0, r2, ip, sp, pc}
    4178:	stcge	15, cr8, [r8], {240}	; 0xf0
    417c:	andcs	r4, r3, r1, lsl #12
    4180:			; <UNDEFINED> instruction: 0xf7fe4622
    4184:			; <UNDEFINED> instruction: 0xb110e99e
    4188:	stmvc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    418c:	ldmib	r4, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    4190:	b	15155b8 <__assert_fail@plt+0x1513074>
    4194:			; <UNDEFINED> instruction: 0xf47f0305
    4198:	ldrb	sl, [r5, sl, asr #30]!
    419c:	svc	0x0012f7fd
    41a0:	andeq	ip, r1, lr, asr #26
    41a4:	andeq	r0, r0, ip, ror r2
    41a8:	ldrdeq	sl, [r0], -ip
    41ac:	andeq	sl, r0, r8, asr #7
    41b0:	andeq	sl, r0, r0, ror #25
    41b4:	andeq	fp, r0, ip, ror #10
    41b8:	strdeq	ip, [r1], -r6
    41bc:	mvnsmi	lr, #737280	; 0xb4000
    41c0:	strmi	fp, [r8], r3, lsl #1
    41c4:			; <UNDEFINED> instruction: 0x46074691
    41c8:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41cc:	ldcle	14, cr1, [pc, #-24]!	; 41bc <__assert_fail@plt+0x1c78>
    41d0:	strtmi	r2, [r5], -r0, lsl #8
    41d4:	ldrtmi	r4, [r8], -r1, lsr #12
    41d8:	ldm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41dc:			; <UNDEFINED> instruction: 0xf7fe3401
    41e0:	addmi	lr, r5, #100, 18	; 0x190000
    41e4:			; <UNDEFINED> instruction: 0x4605bfb8
    41e8:	mvnsle	r4, r6, lsr #5
    41ec:	ldrdcc	pc, [r0], -r8
    41f0:	svclt	0x00be2b00
    41f4:	movwcc	r1, #6491	; 0x195b
    41f8:	andcc	pc, r0, r8, asr #17
    41fc:	ldrdeq	pc, [r0], -r9
    4200:	svclt	0x00be2800
    4204:	andcc	r1, r1, r0, asr #18
    4208:	andeq	pc, r0, r9, asr #17
    420c:	ldrdmi	pc, [r0], -r8
    4210:	svclt	0x00182800
    4214:	svclt	0x00cc4284
    4218:	strcs	r2, [r0], #-1025	; 0xfffffbff
    421c:	blmi	57b28c <__assert_fail@plt+0x578d48>
    4220:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    4224:	andlt	fp, r3, r0, lsl r9
    4228:	mvnshi	lr, #12386304	; 0xbd0000
    422c:	andcs	r4, r5, #294912	; 0x48000
    4230:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4234:	mcr	7, 5, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    4238:	ldrdvs	pc, [r0], -r9
    423c:	ldrdcc	pc, [r0], -r8
    4240:	strls	r4, [r0], -sl, lsr #12
    4244:	andcs	r4, r1, r1, lsl #12
    4248:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    424c:	strb	r4, [sl, r0, lsr #12]!
    4250:	strb	r2, [fp, r0, lsl #10]
    4254:	andcs	r4, r5, #147456	; 0x24000
    4258:	ldrbtmi	r2, [r9], #-0
    425c:	mrc	7, 4, APSR_nzcv, cr8, cr13, {7}
    4260:	ldrdcs	pc, [r0], -r9
    4264:	ldrdne	pc, [r0], -r8
    4268:	svc	0x00e8f7fd
    426c:	andseq	pc, r5, pc, rrx
    4270:	svclt	0x0000e7d9
    4274:	strdeq	ip, [r1], -r4
    4278:	andeq	sl, r0, r6, ror #4
    427c:	andeq	sl, r0, r2, lsl r2
    4280:	tstcs	r1, lr, lsl #8
    4284:	addlt	fp, r2, r0, lsl #10
    4288:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    428c:			; <UNDEFINED> instruction: 0xf8dfab03
    4290:	ldrbtmi	ip, [lr], #80	; 0x50
    4294:	blcs	1423e8 <__assert_fail@plt+0x13fea4>
    4298:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    429c:	ldrdgt	pc, [r0], -ip
    42a0:	andgt	pc, r4, sp, asr #17
    42a4:	stceq	0, cr15, [r0], {79}	; 0x4f
    42a8:			; <UNDEFINED> instruction: 0xf7fd9300
    42ac:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    42b0:	bmi	33aee8 <__assert_fail@plt+0x3389a4>
    42b4:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    42b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    42bc:	subsmi	r9, sl, r1, lsl #22
    42c0:	andlt	sp, r2, r9, lsl #2
    42c4:	bl	142440 <__assert_fail@plt+0x13fefc>
    42c8:	ldrbmi	fp, [r0, -r3]!
    42cc:	andcs	r4, r1, r6, lsl #18
    42d0:			; <UNDEFINED> instruction: 0xf7fd4479
    42d4:			; <UNDEFINED> instruction: 0xf7fdee96
    42d8:	svclt	0x0000ee76
    42dc:	andeq	ip, r1, r6, asr #21
    42e0:	andeq	r0, r0, ip, ror r2
    42e4:	andeq	ip, r1, r2, lsr #21
    42e8:	strdeq	sl, [r0], -ip
    42ec:	ldrblt	r4, [r0, #-657]!	; 0xfffffd6f
    42f0:	strmi	r4, [ip], -r6, lsl #12
    42f4:	stmdbmi	sp, {r0, r2, r3, ip, lr, pc}
    42f8:	andcs	r4, r0, r5, lsl r6
    42fc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4300:	mcr	7, 2, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4304:	strtmi	r4, [r2], -fp, lsr #12
    4308:	pop	{r0, r4, r5, r9, sl, lr}
    430c:			; <UNDEFINED> instruction: 0xf7fd4070
    4310:	stmdbmi	r7, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, pc}
    4314:	andcs	r2, r0, r5, lsl #4
    4318:			; <UNDEFINED> instruction: 0xf7fd4479
    431c:			; <UNDEFINED> instruction: 0x4622ee3a
    4320:	pop	{r0, r4, r5, r9, sl, lr}
    4324:			; <UNDEFINED> instruction: 0xf7fd4070
    4328:	svclt	0x0000bf87
    432c:	andeq	sl, r0, r6, lsl #4
    4330:	andeq	sl, r0, ip, asr #3
    4334:	ldrblt	r4, [r0, #-657]!	; 0xfffffd6f
    4338:	strmi	r4, [ip], -r6, lsl #12
    433c:	stmdbmi	sp, {r0, r2, r3, ip, lr, pc}
    4340:	andcs	r4, r0, r5, lsl r6
    4344:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4348:	mcr	7, 1, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    434c:	strtmi	r4, [r2], -fp, lsr #12
    4350:	pop	{r0, r4, r5, r9, sl, lr}
    4354:			; <UNDEFINED> instruction: 0xf7fd4070
    4358:	stmdbmi	r7, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    435c:	andcs	r2, r0, r5, lsl #4
    4360:			; <UNDEFINED> instruction: 0xf7fd4479
    4364:			; <UNDEFINED> instruction: 0x4622ee16
    4368:	pop	{r0, r4, r5, r9, sl, lr}
    436c:			; <UNDEFINED> instruction: 0xf7fd4070
    4370:	svclt	0x0000bf63
    4374:	andeq	sl, r0, r2, lsl #4
    4378:	andeq	sl, r0, r8, asr #3
    437c:	ldrblt	r4, [r0, #-657]!	; 0xfffffd6f
    4380:	strmi	r4, [ip], -r6, lsl #12
    4384:	stmdbmi	sp, {r0, r2, r3, ip, lr, pc}
    4388:	andcs	r4, r0, r5, lsl r6
    438c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4390:	ldcl	7, cr15, [lr, #1012]!	; 0x3f4
    4394:	strtmi	r4, [r2], -fp, lsr #12
    4398:	pop	{r0, r4, r5, r9, sl, lr}
    439c:			; <UNDEFINED> instruction: 0xf7fd4070
    43a0:	stmdbmi	r7, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, pc}
    43a4:	andcs	r2, r0, r5, lsl #4
    43a8:			; <UNDEFINED> instruction: 0xf7fd4479
    43ac:			; <UNDEFINED> instruction: 0x4622edf2
    43b0:	pop	{r0, r4, r5, r9, sl, lr}
    43b4:			; <UNDEFINED> instruction: 0xf7fd4070
    43b8:	svclt	0x0000bf3f
    43bc:	strdeq	sl, [r0], -lr
    43c0:	andeq	sl, r0, r4, asr #3
    43c4:	mvnsmi	lr, sp, lsr #18
    43c8:	ldcmi	3, cr11, [r8], {48}	; 0x30
    43cc:	cfmsub32mi	mvax0, mvfx4, mvfx8, mvfx15
    43d0:	ldrbtmi	r4, [ip], #-1664	; 0xfffff980
    43d4:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    43d8:	and	r3, r1, r8, lsl r4
    43dc:	ldcvs	8, cr15, [r8], {84}	; 0x54
    43e0:			; <UNDEFINED> instruction: 0x4631463a
    43e4:			; <UNDEFINED> instruction: 0xf7fd4640
    43e8:	stmdblt	r8, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    43ec:	strdlt	r5, [r3, r3]
    43f0:	ldrcc	r3, [r8], #-1281	; 0xfffffaff
    43f4:	mvnsle	r2, sl, lsl #26
    43f8:	andcs	r4, r5, #229376	; 0x38000
    43fc:	ldrbtmi	r2, [r9], #-0
    4400:	stcl	7, cr15, [r6, #1012]	; 0x3f4
    4404:			; <UNDEFINED> instruction: 0xf7fd4641
    4408:			; <UNDEFINED> instruction: 0xf04fef1a
    440c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    4410:			; <UNDEFINED> instruction: 0x462881f0
    4414:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4418:	addscs	r4, r9, #7168	; 0x1c00
    441c:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    4420:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4424:			; <UNDEFINED> instruction: 0xf7fe4478
    4428:	svclt	0x0000e88e
    442c:	andeq	ip, r1, r2, asr #12
    4430:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    4434:	ldrdeq	sl, [r0], -r2
    4438:	andeq	sl, r0, r0, lsl lr
    443c:	muleq	r0, r2, r1
    4440:	andeq	sl, r0, r4, lsr #3
    4444:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    4448:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    444c:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4450:			; <UNDEFINED> instruction: 0xf7fd4620
    4454:			; <UNDEFINED> instruction: 0x4607ee34
    4458:			; <UNDEFINED> instruction: 0xf7fd4620
    445c:	strmi	lr, [r6], -r2, ror #26
    4460:			; <UNDEFINED> instruction: 0xf7fd4620
    4464:	strmi	lr, [r4], -r6, lsl #31
    4468:			; <UNDEFINED> instruction: 0xb128bb66
    446c:	mrc	7, 7, APSR_nzcv, cr2, cr13, {7}
    4470:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    4474:	tstle	r7, r9, lsl #22
    4478:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    447c:			; <UNDEFINED> instruction: 0x4620681c
    4480:	mrc	7, 0, APSR_nzcv, cr12, cr13, {7}
    4484:	strtmi	r4, [r0], -r6, lsl #12
    4488:	stcl	7, cr15, [sl, #-1012]	; 0xfffffc0c
    448c:	strtmi	r4, [r0], -r5, lsl #12
    4490:	svc	0x006ef7fd
    4494:	bllt	f55cac <__assert_fail@plt+0xf53768>
    4498:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    449c:	mrc	7, 6, APSR_nzcv, cr10, cr13, {7}
    44a0:	blcs	25e4b4 <__assert_fail@plt+0x25bf70>
    44a4:	ldfltp	f5, [r8, #44]!	; 0x2c
    44a8:	rscle	r2, r5, r0, lsr #22
    44ac:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    44b0:	andcs	r2, r0, r5, lsl #4
    44b4:			; <UNDEFINED> instruction: 0xf7fd4479
    44b8:			; <UNDEFINED> instruction: 0xf7fded6c
    44bc:	andcs	lr, r1, r2, lsr #31
    44c0:	stcl	7, cr15, [r2, #-1012]	; 0xfffffc0c
    44c4:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    44c8:	stccs	8, cr6, [r0], {3}
    44cc:	blcs	838c84 <__assert_fail@plt+0x836740>
    44d0:	andvs	fp, r4, r8, lsl pc
    44d4:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    44d8:	andcs	r2, r0, r5, lsl #4
    44dc:			; <UNDEFINED> instruction: 0xf7fd4479
    44e0:			; <UNDEFINED> instruction: 0xf7fded58
    44e4:	strb	lr, [sl, ip, lsr #29]!
    44e8:	mvnle	r2, r0, lsl #16
    44ec:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    44f0:	blcs	81e504 <__assert_fail@plt+0x81bfc0>
    44f4:	andvs	fp, r4, r8, lsl pc
    44f8:	svclt	0x0000e7e1
    44fc:	andeq	ip, r1, lr, lsl #18
    4500:	muleq	r0, r0, r2
    4504:	andeq	r0, r0, r4, lsl #5
    4508:	andeq	sl, r0, r0, lsr r1
    450c:	andeq	sl, r0, r8, lsl #2
    4510:	andvs	r2, fp, r0, lsl #6
    4514:			; <UNDEFINED> instruction: 0xb328b410
    4518:	mulmi	r0, r0, r9
    451c:	tstle	ip, pc, lsr #24
    4520:	mulcc	r1, r0, r9
    4524:	andcc	r4, r1, r4, lsl #12
    4528:	rscsle	r2, r9, pc, lsr #22
    452c:	andvs	r2, fp, r1, lsl #6
    4530:	mulcc	r1, r4, r9
    4534:	svclt	0x00182b2f
    4538:	andle	r2, sl, r0, lsl #22
    453c:			; <UNDEFINED> instruction: 0xf1c04603
    4540:	ldmdane	sl, {r1}
    4544:			; <UNDEFINED> instruction: 0xf913600a
    4548:	bcs	10154 <__assert_fail@plt+0xdc10>
    454c:	bcs	bf41b4 <__assert_fail@plt+0xbf1c70>
    4550:			; <UNDEFINED> instruction: 0x4620d1f7
    4554:	blmi	1426d0 <__assert_fail@plt+0x14018c>
    4558:	stccs	7, cr4, [r0], {112}	; 0x70
    455c:			; <UNDEFINED> instruction: 0x4604d0f9
    4560:	strb	r3, [r3, r1]!
    4564:	ldrb	r4, [r4, r4, lsl #12]!
    4568:			; <UNDEFINED> instruction: 0x460eb570
    456c:	mulne	r0, r0, r9
    4570:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    4574:	cmplt	r1, r8, lsl #12
    4578:			; <UNDEFINED> instruction: 0x4630295c
    457c:			; <UNDEFINED> instruction: 0xf7fdd008
    4580:	ldmdblt	r8!, {r2, r6, r9, sl, fp, sp, lr, pc}^
    4584:	strpl	r3, [r9, -r1, lsl #8]!
    4588:	stmdbcs	r0, {r5, r9, sl, lr}
    458c:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    4590:			; <UNDEFINED> instruction: 0xf993192b
    4594:			; <UNDEFINED> instruction: 0xb12b3001
    4598:	strpl	r3, [r9, -r2, lsl #8]!
    459c:	stmdbcs	r0, {r5, r9, sl, lr}
    45a0:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    45a4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    45a8:	mvnsmi	lr, sp, lsr #18
    45ac:	bmi	8d5e0c <__assert_fail@plt+0x8d38c8>
    45b0:	blmi	8f07c0 <__assert_fail@plt+0x8ee27c>
    45b4:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    45b8:	strmi	r4, [r8], r4, lsl #12
    45bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    45c0:			; <UNDEFINED> instruction: 0xf04f9301
    45c4:	strls	r0, [r0, -r0, lsl #6]
    45c8:	mcr	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    45cc:	tstlt	r4, r7
    45d0:	mulcc	r0, r4, r9
    45d4:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    45d8:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    45dc:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    45e0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    45e4:	svc	0x0000f7fd
    45e8:	ldrtmi	r4, [fp], -r5, lsl #12
    45ec:			; <UNDEFINED> instruction: 0x46694632
    45f0:			; <UNDEFINED> instruction: 0xf7fd4620
    45f4:	stmdavs	fp!, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    45f8:	blls	32c4c <__assert_fail@plt+0x30708>
    45fc:	rscle	r4, sl, r3, lsr #5
    4600:			; <UNDEFINED> instruction: 0xf993b11b
    4604:	blcs	1060c <__assert_fail@plt+0xe0c8>
    4608:	bmi	438da4 <__assert_fail@plt+0x436860>
    460c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    4610:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4614:	subsmi	r9, sl, r1, lsl #22
    4618:	andlt	sp, r2, sp, lsl #2
    461c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4620:	blcs	896e54 <__assert_fail@plt+0x894910>
    4624:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4628:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    462c:	strbmi	r4, [r2], -r3, lsr #12
    4630:			; <UNDEFINED> instruction: 0xf7fd4479
    4634:			; <UNDEFINED> instruction: 0xf7fdece6
    4638:	svclt	0x0000ecc6
    463c:	andeq	ip, r1, r2, lsr #15
    4640:	andeq	r0, r0, ip, ror r2
    4644:	andeq	ip, r1, r6, lsr #20
    4648:	andeq	sl, r0, r8, lsl sp
    464c:	andeq	ip, r1, sl, asr #14
    4650:	andeq	ip, r1, r0, ror #19
    4654:	andeq	sl, r0, r8, asr #25
    4658:	addlt	fp, r3, r0, lsl #10
    465c:	tstls	r0, r7, lsl #24
    4660:			; <UNDEFINED> instruction: 0xf7fd9001
    4664:	ldrbtmi	lr, [ip], #-3576	; 0xfffff208
    4668:	ldmib	sp, {r1, r5, r8, sp}^
    466c:	andvs	r2, r1, r0, lsl #6
    4670:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    4674:			; <UNDEFINED> instruction: 0xf7fd4479
    4678:	svclt	0x0000ecc4
    467c:	muleq	r1, lr, r9
    4680:	andeq	sl, r0, r4, lsl #25
    4684:			; <UNDEFINED> instruction: 0x4604b538
    4688:			; <UNDEFINED> instruction: 0xf7ff460d
    468c:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4690:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    4694:	lfmlt	f5, 1, [r8, #-0]
    4698:	strtmi	r4, [r0], -r9, lsr #12
    469c:			; <UNDEFINED> instruction: 0xffdcf7ff
    46a0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    46a4:			; <UNDEFINED> instruction: 0x47706018
    46a8:	andeq	ip, r1, r2, ror #18
    46ac:	svcmi	0x00f0e92d
    46b0:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    46b4:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    46b8:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    46bc:			; <UNDEFINED> instruction: 0xf8df2500
    46c0:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    46c4:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    46c8:	movwls	r6, #55323	; 0xd81b
    46cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    46d0:	strmi	lr, [r0, #-2505]	; 0xfffff637
    46d4:	strmi	r9, [r5], -r2, lsl #4
    46d8:	ldc	7, cr15, [ip, #1012]!	; 0x3f4
    46dc:	stccs	6, cr4, [r0, #-16]
    46e0:	adchi	pc, r9, r0
    46e4:	mulvs	r0, r5, r9
    46e8:			; <UNDEFINED> instruction: 0xf0002e00
    46ec:			; <UNDEFINED> instruction: 0xf7fd80a4
    46f0:			; <UNDEFINED> instruction: 0x462aed5c
    46f4:	strmi	r6, [r2], r1, lsl #16
    46f8:			; <UNDEFINED> instruction: 0xf912e001
    46fc:	rscslt	r6, r3, #1, 30
    4700:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    4704:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    4708:	mcrcs	1, 1, sp, cr13, cr7, {7}
    470c:	addshi	pc, r3, r0
    4710:	bleq	c40b4c <__assert_fail@plt+0xc3e608>
    4714:	ldrmi	r4, [sl], -r8, lsr #12
    4718:	ldrbmi	r6, [r9], -r3, lsr #32
    471c:			; <UNDEFINED> instruction: 0xf7fd930c
    4720:	cdpls	12, 0, cr14, cr12, cr6, {1}
    4724:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    4728:	smlabteq	r0, sp, r9, lr
    472c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    4730:			; <UNDEFINED> instruction: 0xf0402d00
    4734:	mcrcs	0, 0, r8, cr0, cr3, {4}
    4738:	tsthi	r6, r0	; <UNPREDICTABLE>
    473c:	mulpl	r0, r6, r9
    4740:			; <UNDEFINED> instruction: 0xf0002d00
    4744:	andcs	r8, r0, #12, 2
    4748:	cdp	3, 0, cr2, cr8, cr0, {0}
    474c:			; <UNDEFINED> instruction: 0x4657ba10
    4750:	andsls	pc, r8, sp, asr #17
    4754:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4758:			; <UNDEFINED> instruction: 0x469246b1
    475c:			; <UNDEFINED> instruction: 0xf999469b
    4760:	bcs	1a4c76c <__assert_fail@plt+0x1a4a228>
    4764:	addhi	pc, sp, r0
    4768:	msreq	CPSR_, r2, lsr #32
    476c:			; <UNDEFINED> instruction: 0xf0402942
    4770:			; <UNDEFINED> instruction: 0xf99980e9
    4774:	bcs	c784 <__assert_fail@plt+0xa240>
    4778:	bicshi	pc, r3, r0
    477c:	mrc	7, 2, APSR_nzcv, cr8, cr13, {7}
    4780:	subsle	r2, r8, r0, lsl #16
    4784:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    4788:			; <UNDEFINED> instruction: 0x4630d055
    478c:	ldc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    4790:	movweq	lr, #47706	; 0xba5a
    4794:	cmple	lr, r5, lsl #12
    4798:	mulne	r0, r9, r9
    479c:	suble	r2, sl, r0, lsl #18
    47a0:			; <UNDEFINED> instruction: 0x462a4630
    47a4:			; <UNDEFINED> instruction: 0xf7fd4649
    47a8:	stmdacs	r0, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
    47ac:			; <UNDEFINED> instruction: 0xf919d143
    47b0:	strbmi	ip, [sp], #-5
    47b4:	svceq	0x0030f1bc
    47b8:			; <UNDEFINED> instruction: 0xf108d10a
    47bc:	bl	fea067c8 <__assert_fail@plt+0xfea04284>
    47c0:	bl	1453dc <__assert_fail@plt+0x142e98>
    47c4:			; <UNDEFINED> instruction: 0xf9150803
    47c8:			; <UNDEFINED> instruction: 0xf1bccf01
    47cc:	rscsle	r0, r8, r0, lsr pc
    47d0:			; <UNDEFINED> instruction: 0xf833683b
    47d4:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    47d8:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    47dc:	ldrle	r4, [lr, #1705]!	; 0x6a9
    47e0:	strtmi	r2, [r8], -r0, lsl #6
    47e4:	bne	44004c <__assert_fail@plt+0x43db08>
    47e8:	eorvs	r4, r3, sl, lsl r6
    47ec:			; <UNDEFINED> instruction: 0xf7fd930c
    47f0:			; <UNDEFINED> instruction: 0xf8ddebbe
    47f4:	strmi	r9, [r9, #48]!	; 0x30
    47f8:	strmi	r6, [r2], r5, lsr #16
    47fc:			; <UNDEFINED> instruction: 0xf000468b
    4800:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    4804:	adchi	pc, r6, r0
    4808:	mvnscc	pc, #16, 2
    480c:			; <UNDEFINED> instruction: 0xf1419304
    4810:	movwls	r3, #21503	; 0x53ff
    4814:	ldrdeq	lr, [r4, -sp]
    4818:	mvnscc	pc, #79	; 0x4f
    481c:	andeq	pc, r2, #111	; 0x6f
    4820:	svclt	0x0008428b
    4824:			; <UNDEFINED> instruction: 0xd3274282
    4828:	svceq	0x0000f1b9
    482c:			; <UNDEFINED> instruction: 0xf999d003
    4830:	bcs	c838 <__assert_fail@plt+0xa2f4>
    4834:	tstcs	r6, #-1073741788	; 0xc0000024
    4838:	ldreq	pc, [r5, #-111]	; 0xffffff91
    483c:	bmi	ff49c8d0 <__assert_fail@plt+0xff49a38c>
    4840:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    4844:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4848:	subsmi	r9, sl, sp, lsl #22
    484c:	orrshi	pc, r6, r0, asr #32
    4850:	andlt	r4, pc, r8, lsr #12
    4854:	blhi	bfb50 <__assert_fail@plt+0xbd60c>
    4858:	svchi	0x00f0e8bd
    485c:			; <UNDEFINED> instruction: 0xf1109b01
    4860:			; <UNDEFINED> instruction: 0xf04f37ff
    4864:			; <UNDEFINED> instruction: 0xf06f31ff
    4868:			; <UNDEFINED> instruction: 0xf1430002
    486c:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    4870:	adcsmi	fp, r8, #8, 30
    4874:	svcge	0x005ff4bf
    4878:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    487c:	rsbmi	sp, fp, #913408	; 0xdf000
    4880:			; <UNDEFINED> instruction: 0xf999e7dc
    4884:			; <UNDEFINED> instruction: 0xf0222002
    4888:	bcs	1085110 <__assert_fail@plt+0x1082bcc>
    488c:	svcge	0x0076f47f
    4890:	mulcs	r3, r9, r9
    4894:			; <UNDEFINED> instruction: 0xf47f2a00
    4898:			; <UNDEFINED> instruction: 0x464eaf71
    489c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    48a0:			; <UNDEFINED> instruction: 0x9018f8dd
    48a4:	blge	13efe0 <__assert_fail@plt+0x13ca9c>
    48a8:	ldcmi	3, cr9, [r8, #24]!
    48ac:	mulne	r0, r6, r9
    48b0:			; <UNDEFINED> instruction: 0x4628447d
    48b4:			; <UNDEFINED> instruction: 0xf7fd9109
    48b8:	stmdbls	r9, {r3, r5, r7, sl, fp, sp, lr, pc}
    48bc:			; <UNDEFINED> instruction: 0xf0002800
    48c0:	blne	10e4dac <__assert_fail@plt+0x10e2868>
    48c4:			; <UNDEFINED> instruction: 0xf1039309
    48c8:			; <UNDEFINED> instruction: 0xf1be0e01
    48cc:			; <UNDEFINED> instruction: 0xf0000f00
    48d0:	blls	1a4e00 <__assert_fail@plt+0x1a28bc>
    48d4:	mrscs	r2, (UNDEF: 0)
    48d8:	blvc	ff8ff21c <__assert_fail@plt+0xff8fccd8>
    48dc:	blls	5634c <__assert_fail@plt+0x53e08>
    48e0:			; <UNDEFINED> instruction: 0xf0402b00
    48e4:	b	1424dac <__assert_fail@plt+0x1422868>
    48e8:	cmple	r7, r1, lsl #6
    48ec:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    48f0:	rdfnee	f0, f5, f0
    48f4:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    48f8:	and	r4, r4, ip, lsr #13
    48fc:	movweq	lr, #23124	; 0x5a54
    4900:	ldfccp	f7, [pc], #48	; 4938 <__assert_fail@plt+0x23f4>
    4904:	blx	38de6 <__assert_fail@plt+0x368a2>
    4908:			; <UNDEFINED> instruction: 0xf1bcf20b
    490c:	blx	294912 <__assert_fail@plt+0x2923ce>
    4910:	blx	fe80d11e <__assert_fail@plt+0xfe80abda>
    4914:	strmi	r0, [sl], #-266	; 0xfffffef6
    4918:			; <UNDEFINED> instruction: 0xf0004611
    491c:	strcs	r8, [r0], #-252	; 0xffffff04
    4920:	bcs	dd28 <__assert_fail@plt+0xb7e4>
    4924:	blx	fe838cd6 <__assert_fail@plt+0xfe836792>
    4928:			; <UNDEFINED> instruction: 0xf04f670a
    492c:	blx	fea88136 <__assert_fail@plt+0xfea85bf2>
    4930:	ldrtmi	r2, [lr], -r2, lsl #6
    4934:	bl	10caf94 <__assert_fail@plt+0x10c8a50>
    4938:	blcs	5578 <__assert_fail@plt+0x3034>
    493c:	strcs	sp, [r1], #-222	; 0xffffff22
    4940:	ldrb	r2, [fp, r0, lsl #10]
    4944:			; <UNDEFINED> instruction: 0xf47f2a00
    4948:			; <UNDEFINED> instruction: 0xe7a6af19
    494c:			; <UNDEFINED> instruction: 0xf43f2d00
    4950:			; <UNDEFINED> instruction: 0xe791af72
    4954:	movweq	lr, #47706	; 0xba5a
    4958:	svcge	0x0066f47f
    495c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    4960:	stmib	r9, {sl, ip, sp}^
    4964:	strb	r3, [sl, -r0, lsl #8]!
    4968:	strcc	lr, [r0], #-2525	; 0xfffff623
    496c:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    4970:	strb	r3, [r4, -r0, lsl #8]!
    4974:			; <UNDEFINED> instruction: 0x4e0ae9dd
    4978:	smlabteq	r0, sp, r9, lr
    497c:	streq	pc, [r1, #-111]!	; 0xffffff91
    4980:	tstlt	r3, r2, lsl #22
    4984:			; <UNDEFINED> instruction: 0xf8c39b02
    4988:	ldmib	sp, {sp, lr, pc}^
    498c:	strmi	r1, [fp], -r4, lsl #4
    4990:	svclt	0x00144313
    4994:	movwcs	r2, #769	; 0x301
    4998:	svceq	0x0000f1be
    499c:	movwcs	fp, #3848	; 0xf08
    49a0:			; <UNDEFINED> instruction: 0xf0002b00
    49a4:	blls	264c78 <__assert_fail@plt+0x262734>
    49a8:			; <UNDEFINED> instruction: 0xf8cd2001
    49ac:	tstcs	r0, r4, lsr #32
    49b0:	ldfccp	f7, [pc], #12	; 49c4 <__assert_fail@plt+0x2480>
    49b4:	strtmi	r9, [r8], r6, lsl #22
    49b8:	b	13e99c8 <__assert_fail@plt+0x13e7484>
    49bc:	ldrmi	r7, [sl], r3, ror #23
    49c0:	b	153c9d8 <__assert_fail@plt+0x153a494>
    49c4:			; <UNDEFINED> instruction: 0xf10c0305
    49c8:			; <UNDEFINED> instruction: 0xd11d3cff
    49cc:	vqdmulh.s<illegal width 8>	d15, d11, d0
    49d0:	svccc	0x00fff1bc
    49d4:	andcs	pc, r1, #10240	; 0x2800
    49d8:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    49dc:	ldrmi	r4, [r1], -sl, lsl #8
    49e0:	strcs	sp, [r0], #-18	; 0xffffffee
    49e4:	bcs	ddec <__assert_fail@plt+0xb8a8>
    49e8:	blx	fe838d9e <__assert_fail@plt+0xfe83685a>
    49ec:			; <UNDEFINED> instruction: 0xf04f670a
    49f0:	blx	fea881fa <__assert_fail@plt+0xfea85cb6>
    49f4:	ldrtmi	r2, [lr], -r2, lsl #6
    49f8:	bl	10cb058 <__assert_fail@plt+0x10c8b14>
    49fc:	blcs	563c <__assert_fail@plt+0x30f8>
    4a00:	strcs	sp, [r1], #-223	; 0xffffff21
    4a04:	ldrb	r2, [ip, r0, lsl #10]
    4a08:	smlabteq	r6, sp, r9, lr
    4a0c:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    4a10:			; <UNDEFINED> instruction: 0xf04f0104
    4a14:			; <UNDEFINED> instruction: 0x9c020a0a
    4a18:	bleq	40b5c <__assert_fail@plt+0x3e618>
    4a1c:			; <UNDEFINED> instruction: 0xf8dd2900
    4a20:	svclt	0x00088024
    4a24:	tstle	r1, #720896	; 0xb0000
    4a28:	movweq	lr, #43802	; 0xab1a
    4a2c:	andeq	lr, fp, #76800	; 0x12c00
    4a30:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    4a34:	movweq	lr, #43795	; 0xab13
    4a38:	andeq	lr, fp, #67584	; 0x10800
    4a3c:	beq	ff690 <__assert_fail@plt+0xfd14c>
    4a40:	bleq	bf750 <__assert_fail@plt+0xbd20c>
    4a44:	svclt	0x0008458b
    4a48:	mvnle	r4, #545259520	; 0x20800000
    4a4c:	svceq	0x0000f1b8
    4a50:	tstcs	r0, r2, lsl r0
    4a54:	movweq	lr, #43802	; 0xab1a
    4a58:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    4a5c:	andeq	lr, fp, #76800	; 0x12c00
    4a60:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    4a64:	movweq	lr, #43795	; 0xab13
    4a68:	andeq	lr, fp, #67584	; 0x10800
    4a6c:	beq	ff6c0 <__assert_fail@plt+0xfd17c>
    4a70:	bleq	bf780 <__assert_fail@plt+0xbd23c>
    4a74:	mvnle	r4, r8, lsl #11
    4a78:	strcs	r2, [r0, -r1, lsl #12]
    4a7c:	strmi	lr, [r9, #-2509]	; 0xfffff633
    4a80:	strmi	lr, [r4, #-2525]	; 0xfffff623
    4a84:	andsls	pc, r0, sp, asr #17
    4a88:	strtmi	r4, [r9], -r0, lsr #12
    4a8c:	movwcs	r2, #522	; 0x20a
    4a90:	blx	ffbc0abe <__assert_fail@plt+0xffbbe57a>
    4a94:	strtmi	r4, [r9], -r0, lsr #12
    4a98:	strmi	lr, [r2, #-2509]	; 0xfffff633
    4a9c:			; <UNDEFINED> instruction: 0x46994690
    4aa0:	movwcs	r2, #522	; 0x20a
    4aa4:	blx	ff940ad2 <__assert_fail@plt+0xff93e58e>
    4aa8:	bl	11cb17c <__assert_fail@plt+0x11c8c38>
    4aac:	ldmne	fp, {r0, r1, r2, sl, fp}^
    4ab0:			; <UNDEFINED> instruction: 0x0c0ceb4c
    4ab4:	bl	130b128 <__assert_fail@plt+0x1308be4>
    4ab8:	ldrtmi	r0, [r2], -r7, lsl #24
    4abc:			; <UNDEFINED> instruction: 0x463b18de
    4ac0:	streq	lr, [ip, -ip, asr #22]
    4ac4:	strmi	r4, [sp], -r4, lsl #12
    4ac8:	svceq	0x0000f1b8
    4acc:			; <UNDEFINED> instruction: 0x4650d014
    4ad0:			; <UNDEFINED> instruction: 0xf0094659
    4ad4:	strbmi	pc, [r2], -sp, asr #23	; <UNPREDICTABLE>
    4ad8:			; <UNDEFINED> instruction: 0xf009464b
    4adc:	strmi	pc, [fp], -r9, asr #23
    4ae0:	ldmib	sp, {r1, r9, sl, lr}^
    4ae4:			; <UNDEFINED> instruction: 0xf0090106
    4ae8:	blls	439fc <__assert_fail@plt+0x414b8>
    4aec:	movwls	r1, #2075	; 0x81b
    4af0:	bl	106b6fc <__assert_fail@plt+0x10691b8>
    4af4:	movwls	r0, #4867	; 0x1303
    4af8:	movwcs	lr, #10717	; 0x29dd
    4afc:	svclt	0x00082b00
    4b00:	sbcle	r2, r1, #40960	; 0xa000
    4b04:	strmi	lr, [r9, #-2525]	; 0xfffff623
    4b08:			; <UNDEFINED> instruction: 0x9010f8dd
    4b0c:	movwcs	lr, #2525	; 0x9dd
    4b10:	movwcs	lr, #2505	; 0x9c9
    4b14:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    4b18:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    4b1c:	smlabteq	r0, sp, r9, lr
    4b20:	strbmi	lr, [lr], -lr, lsr #14
    4b24:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    4b28:			; <UNDEFINED> instruction: 0x9018f8dd
    4b2c:	blge	13f268 <__assert_fail@plt+0x13cd24>
    4b30:	ldrt	r9, [sl], r6, lsl #6
    4b34:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    4b38:			; <UNDEFINED> instruction: 0xf7fd4628
    4b3c:	stmdacs	r0, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    4b40:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    4b44:	blls	3e528 <__assert_fail@plt+0x3bfe4>
    4b48:	stcls	7, cr2, [r6, #-0]
    4b4c:	blx	fe8963be <__assert_fail@plt+0xfe893e7a>
    4b50:	ldrmi	r2, [lr], -r5, lsl #6
    4b54:	blx	ff8eb762 <__assert_fail@plt+0xff8e921e>
    4b58:	svccs	0x00006705
    4b5c:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    4b60:	tstcs	r0, r1
    4b64:	blls	be668 <__assert_fail@plt+0xbc124>
    4b68:	blcs	16544 <__assert_fail@plt+0x14000>
    4b6c:	svcge	0x000af47f
    4b70:	strcc	lr, [r0], #-2525	; 0xfffff623
    4b74:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    4b78:	strbt	r3, [r0], -r0, lsl #8
    4b7c:	b	8c2b78 <__assert_fail@plt+0x8c0634>
    4b80:	muleq	r1, r6, r6
    4b84:	andeq	r0, r0, ip, ror r2
    4b88:	andeq	ip, r1, r6, lsl r5
    4b8c:	andeq	sl, r0, r4, asr sl
    4b90:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    4b94:			; <UNDEFINED> instruction: 0xf7ff2200
    4b98:	svclt	0x0000bd89
    4b9c:	mvnsmi	lr, sp, lsr #18
    4ba0:	strmi	r4, [r7], -r8, lsl #13
    4ba4:			; <UNDEFINED> instruction: 0x4605b1d8
    4ba8:			; <UNDEFINED> instruction: 0xf7fde007
    4bac:	rsclt	lr, r4, #1040384	; 0xfe000
    4bb0:			; <UNDEFINED> instruction: 0xf8336803
    4bb4:	ldreq	r3, [fp, #-20]	; 0xffffffec
    4bb8:	strtmi	sp, [lr], -r4, lsl #10
    4bbc:	blmi	83018 <__assert_fail@plt+0x80ad4>
    4bc0:	mvnsle	r2, r0, lsl #24
    4bc4:	svceq	0x0000f1b8
    4bc8:			; <UNDEFINED> instruction: 0xf8c8d001
    4bcc:	adcsmi	r6, lr, #0
    4bd0:			; <UNDEFINED> instruction: 0xf996d908
    4bd4:	andcs	r3, r1, r0
    4bd8:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    4bdc:	strdlt	r8, [r9, -r0]
    4be0:	andeq	pc, r0, r8, asr #17
    4be4:	ldmfd	sp!, {sp}
    4be8:	svclt	0x000081f0
    4bec:	mvnsmi	lr, sp, lsr #18
    4bf0:	strmi	r4, [r7], -r8, lsl #13
    4bf4:			; <UNDEFINED> instruction: 0x4605b1d8
    4bf8:			; <UNDEFINED> instruction: 0xf7fde007
    4bfc:	rsclt	lr, r4, #876544	; 0xd6000
    4c00:			; <UNDEFINED> instruction: 0xf8336803
    4c04:	ldrbeq	r3, [fp], #20
    4c08:	strtmi	sp, [lr], -r4, lsl #10
    4c0c:	blmi	83068 <__assert_fail@plt+0x80b24>
    4c10:	mvnsle	r2, r0, lsl #24
    4c14:	svceq	0x0000f1b8
    4c18:			; <UNDEFINED> instruction: 0xf8c8d001
    4c1c:	adcsmi	r6, lr, #0
    4c20:			; <UNDEFINED> instruction: 0xf996d908
    4c24:	andcs	r3, r1, r0
    4c28:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    4c2c:	strdlt	r8, [r9, -r0]
    4c30:	andeq	pc, r0, r8, asr #17
    4c34:	ldmfd	sp!, {sp}
    4c38:	svclt	0x000081f0
    4c3c:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    4c40:	strdlt	fp, [r2], r0
    4c44:	bmi	76f868 <__assert_fail@plt+0x76d324>
    4c48:	cfstrsge	mvf4, [sl], {121}	; 0x79
    4c4c:	blvc	142da0 <__assert_fail@plt+0x14085c>
    4c50:	stmpl	sl, {r1, r2, r9, sl, lr}
    4c54:	andls	r6, r1, #1179648	; 0x120000
    4c58:	andeq	pc, r0, #79	; 0x4f
    4c5c:	and	r9, r5, r0, lsl #6
    4c60:	ldrtmi	r4, [r0], -r9, lsr #12
    4c64:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c68:	cmnlt	r0, r8, lsl #8
    4c6c:	stcne	8, cr15, [r8], {84}	; 0x54
    4c70:			; <UNDEFINED> instruction: 0xf854b1b1
    4c74:	strls	r5, [r0], #-3076	; 0xfffff3fc
    4c78:			; <UNDEFINED> instruction: 0x4630b195
    4c7c:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c80:	mvnle	r2, r0, lsl #16
    4c84:	bmi	38cc90 <__assert_fail@plt+0x38a74c>
    4c88:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    4c8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c90:	subsmi	r9, sl, r1, lsl #22
    4c94:	andlt	sp, r2, sp, lsl #2
    4c98:	ldrhtmi	lr, [r0], #141	; 0x8d
    4c9c:	ldrbmi	fp, [r0, -r3]!
    4ca0:	ldrtmi	r4, [r3], -r8, lsl #16
    4ca4:	ldrtmi	r4, [sl], -r8, lsl #18
    4ca8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    4cac:			; <UNDEFINED> instruction: 0xf7fd6800
    4cb0:			; <UNDEFINED> instruction: 0xf7fdeb9c
    4cb4:	svclt	0x0000e988
    4cb8:	andeq	ip, r1, r0, lsl r1
    4cbc:	andeq	r0, r0, ip, ror r2
    4cc0:	andeq	ip, r1, lr, asr #1
    4cc4:	andeq	ip, r1, ip, asr r3
    4cc8:	andeq	sl, r0, lr, asr #12
    4ccc:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    4cd0:	subslt	r4, r4, #16777216	; 0x1000000
    4cd4:	and	r4, r3, r3, lsl #12
    4cd8:	mulle	r8, r4, r2
    4cdc:	andle	r4, r5, fp, lsl #5
    4ce0:	mulcs	r0, r3, r9
    4ce4:	movwcc	r4, #5656	; 0x1618
    4ce8:	mvnsle	r2, r0, lsl #20
    4cec:			; <UNDEFINED> instruction: 0xf85d2000
    4cf0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    4cf4:	ldrbmi	r4, [r0, -r8, lsl #12]!
    4cf8:	andcs	fp, sl, #56, 10	; 0xe000000
    4cfc:	strmi	r4, [sp], -r4, lsl #12
    4d00:	stc2l	7, cr15, [r0], {255}	; 0xff
    4d04:	svccc	0x0080f5b0
    4d08:	addlt	sp, r0, #268435456	; 0x10000000
    4d0c:			; <UNDEFINED> instruction: 0x4629bd38
    4d10:			; <UNDEFINED> instruction: 0xf7ff4620
    4d14:	svclt	0x0000fca1
    4d18:	andscs	fp, r0, #56, 10	; 0xe000000
    4d1c:	strmi	r4, [sp], -r4, lsl #12
    4d20:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    4d24:	svccc	0x0080f5b0
    4d28:	addlt	sp, r0, #268435456	; 0x10000000
    4d2c:			; <UNDEFINED> instruction: 0x4629bd38
    4d30:			; <UNDEFINED> instruction: 0xf7ff4620
    4d34:	svclt	0x0000fc91
    4d38:	strt	r2, [r3], #522	; 0x20a
    4d3c:	strt	r2, [r1], #528	; 0x210
    4d40:	blmi	8d75d0 <__assert_fail@plt+0x8d508c>
    4d44:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4d48:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4d4c:	strmi	r2, [r4], -r0, lsl #12
    4d50:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4d54:			; <UNDEFINED> instruction: 0xf04f9301
    4d58:	strls	r0, [r0], -r0, lsl #6
    4d5c:	b	1ec2d58 <__assert_fail@plt+0x1ec0814>
    4d60:	tstlt	r4, r6
    4d64:	mulcc	r0, r4, r9
    4d68:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4d6c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4d70:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4d74:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4d78:	bl	dc2d74 <__assert_fail@plt+0xdc0830>
    4d7c:	ldrtmi	r4, [r3], -r5, lsl #12
    4d80:	strbtmi	r2, [r9], -sl, lsl #4
    4d84:			; <UNDEFINED> instruction: 0xf7fd4620
    4d88:	stmdavs	fp!, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    4d8c:	blls	333c0 <__assert_fail@plt+0x30e7c>
    4d90:	rscle	r4, sl, r3, lsr #5
    4d94:			; <UNDEFINED> instruction: 0xf993b11b
    4d98:	blcs	10da0 <__assert_fail@plt+0xe85c>
    4d9c:	bmi	3f9538 <__assert_fail@plt+0x3f6ff4>
    4da0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4da4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4da8:	subsmi	r9, sl, r1, lsl #22
    4dac:	andlt	sp, r3, ip, lsl #2
    4db0:	bmi	2f4578 <__assert_fail@plt+0x2f2034>
    4db4:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    4db8:	bicsle	r6, r6, r0, lsl r8
    4dbc:	strtmi	r4, [r3], -r9, lsl #18
    4dc0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    4dc4:	ldmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4dc8:	ldm	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dcc:	andeq	ip, r1, r4, lsl r0
    4dd0:	andeq	r0, r0, ip, ror r2
    4dd4:	muleq	r1, r2, r2
    4dd8:	andeq	sl, r0, r4, lsl #11
    4ddc:			; <UNDEFINED> instruction: 0x0001bfb6
    4de0:	andeq	ip, r1, lr, asr #4
    4de4:	andeq	sl, r0, r6, lsr r5
    4de8:			; <UNDEFINED> instruction: 0x4606b5f8
    4dec:			; <UNDEFINED> instruction: 0xf7ff460f
    4df0:			; <UNDEFINED> instruction: 0xf110ffa7
    4df4:			; <UNDEFINED> instruction: 0xf1414400
    4df8:	cfstr32cs	mvfx0, [r1, #-0]
    4dfc:	stccs	15, cr11, [r0], {8}
    4e00:	lfmlt	f5, 3, [r8]
    4e04:	b	9c2e00 <__assert_fail@plt+0x9c08bc>
    4e08:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    4e0c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    4e10:	andvs	r4, r4, sl, lsr r6
    4e14:	stmdbmi	r3, {r3, fp, sp, lr}
    4e18:			; <UNDEFINED> instruction: 0xf7fd4479
    4e1c:	svclt	0x0000e8f2
    4e20:	strdeq	ip, [r1], -r6
    4e24:	andeq	sl, r0, r0, ror #9
    4e28:			; <UNDEFINED> instruction: 0x4605b538
    4e2c:			; <UNDEFINED> instruction: 0xf7ff460c
    4e30:			; <UNDEFINED> instruction: 0xf500ffdb
    4e34:			; <UNDEFINED> instruction: 0xf5b34300
    4e38:	andle	r3, r1, #128, 30	; 0x200
    4e3c:	lfmlt	f3, 1, [r8, #-0]
    4e40:	b	242e3c <__assert_fail@plt+0x2408f8>
    4e44:	strtmi	r4, [r2], -r5, lsl #18
    4e48:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    4e4c:	andvs	r4, r4, fp, lsr #12
    4e50:	stmdbmi	r3, {r3, fp, sp, lr}
    4e54:			; <UNDEFINED> instruction: 0xf7fd4479
    4e58:	svclt	0x0000e8d4
    4e5c:			; <UNDEFINED> instruction: 0x0001c1ba
    4e60:	andeq	sl, r0, r4, lsr #9
    4e64:			; <UNDEFINED> instruction: 0xf7ff220a
    4e68:	svclt	0x0000bb9f
    4e6c:			; <UNDEFINED> instruction: 0xf7ff2210
    4e70:	svclt	0x0000bb9b
    4e74:	blmi	897700 <__assert_fail@plt+0x8951bc>
    4e78:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4e7c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4e80:	strmi	r2, [r4], -r0, lsl #12
    4e84:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4e88:			; <UNDEFINED> instruction: 0xf04f9301
    4e8c:	strls	r0, [r0], -r0, lsl #6
    4e90:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e94:	tstlt	r4, r6
    4e98:	mulcc	r0, r4, r9
    4e9c:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    4ea0:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    4ea4:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4ea8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4eac:	b	fe742ea8 <__assert_fail@plt+0xfe740964>
    4eb0:	strbtmi	r4, [r9], -r5, lsl #12
    4eb4:			; <UNDEFINED> instruction: 0xf7fd4620
    4eb8:	stmdavs	fp!, {r3, r4, r5, r9, fp, sp, lr, pc}
    4ebc:	blls	334f0 <__assert_fail@plt+0x30fac>
    4ec0:	rscle	r4, ip, r3, lsr #5
    4ec4:			; <UNDEFINED> instruction: 0xf993b11b
    4ec8:	blcs	10ed0 <__assert_fail@plt+0xe98c>
    4ecc:	bmi	3f9670 <__assert_fail@plt+0x3f712c>
    4ed0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4ed4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ed8:	subsmi	r9, sl, r1, lsl #22
    4edc:	andlt	sp, r3, ip, lsl #2
    4ee0:	bmi	2f46a8 <__assert_fail@plt+0x2f2164>
    4ee4:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    4ee8:	bicsle	r6, r8, r0, lsl r8
    4eec:	strtmi	r4, [r3], -r9, lsl #18
    4ef0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    4ef4:	stm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ef8:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4efc:	andeq	fp, r1, r0, ror #29
    4f00:	andeq	r0, r0, ip, ror r2
    4f04:	andeq	ip, r1, lr, asr r1
    4f08:	andeq	sl, r0, r0, asr r4
    4f0c:	andeq	fp, r1, r6, lsl #29
    4f10:	andeq	ip, r1, lr, lsl r1
    4f14:	andeq	sl, r0, r6, lsl #8
    4f18:	blmi	8d77a8 <__assert_fail@plt+0x8d5264>
    4f1c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4f20:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4f24:	strmi	r2, [r4], -r0, lsl #12
    4f28:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4f2c:			; <UNDEFINED> instruction: 0xf04f9301
    4f30:	strls	r0, [r0], -r0, lsl #6
    4f34:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f38:	tstlt	r4, r6
    4f3c:	mulcc	r0, r4, r9
    4f40:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4f44:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4f48:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4f4c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4f50:	b	12c2f4c <__assert_fail@plt+0x12c0a08>
    4f54:	andcs	r4, sl, #5242880	; 0x500000
    4f58:	strtmi	r4, [r0], -r9, ror #12
    4f5c:	svc	0x0090f7fc
    4f60:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    4f64:	adcmi	r9, r3, #0, 22
    4f68:	tstlt	fp, fp, ror #1
    4f6c:	mulcc	r0, r3, r9
    4f70:	mvnle	r2, r0, lsl #22
    4f74:	blmi	3177b8 <__assert_fail@plt+0x315274>
    4f78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f7c:	blls	5efec <__assert_fail@plt+0x5caa8>
    4f80:	qaddle	r4, sl, ip
    4f84:	ldcllt	0, cr11, [r0, #12]!
    4f88:	blcs	8977bc <__assert_fail@plt+0x895278>
    4f8c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4f90:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    4f94:	ldrtmi	r4, [sl], -r3, lsr #12
    4f98:			; <UNDEFINED> instruction: 0xf7fd4479
    4f9c:			; <UNDEFINED> instruction: 0xf7fde832
    4fa0:	svclt	0x0000e812
    4fa4:	andeq	fp, r1, ip, lsr lr
    4fa8:	andeq	r0, r0, ip, ror r2
    4fac:	strheq	ip, [r1], -sl
    4fb0:	andeq	sl, r0, ip, lsr #7
    4fb4:	andeq	fp, r1, r0, ror #27
    4fb8:	andeq	ip, r1, r8, ror r0
    4fbc:	andeq	sl, r0, r0, ror #6
    4fc0:	blmi	8d7850 <__assert_fail@plt+0x8d530c>
    4fc4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4fc8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4fcc:	strmi	r2, [r4], -r0, lsl #12
    4fd0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4fd4:			; <UNDEFINED> instruction: 0xf04f9301
    4fd8:	strls	r0, [r0], -r0, lsl #6
    4fdc:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4fe0:	tstlt	r4, r6
    4fe4:	mulcc	r0, r4, r9
    4fe8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4fec:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4ff0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4ff4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4ff8:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ffc:	andcs	r4, sl, #5242880	; 0x500000
    5000:	strtmi	r4, [r0], -r9, ror #12
    5004:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5008:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    500c:	adcmi	r9, r3, #0, 22
    5010:	tstlt	fp, fp, ror #1
    5014:	mulcc	r0, r3, r9
    5018:	mvnle	r2, r0, lsl #22
    501c:	blmi	317860 <__assert_fail@plt+0x31531c>
    5020:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5024:	blls	5f094 <__assert_fail@plt+0x5cb50>
    5028:	qaddle	r4, sl, ip
    502c:	ldcllt	0, cr11, [r0, #12]!
    5030:	blcs	897864 <__assert_fail@plt+0x895320>
    5034:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    5038:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    503c:	ldrtmi	r4, [sl], -r3, lsr #12
    5040:			; <UNDEFINED> instruction: 0xf7fc4479
    5044:			; <UNDEFINED> instruction: 0xf7fcefde
    5048:	svclt	0x0000efbe
    504c:	muleq	r1, r4, sp
    5050:	andeq	r0, r0, ip, ror r2
    5054:	andeq	ip, r1, r2, lsl r0
    5058:	andeq	sl, r0, r4, lsl #6
    505c:	andeq	fp, r1, r8, lsr sp
    5060:	ldrdeq	fp, [r1], -r0
    5064:			; <UNDEFINED> instruction: 0x0000a2b8
    5068:	blmi	6578d0 <__assert_fail@plt+0x65538c>
    506c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    5070:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    5074:	strbtmi	r4, [r9], -ip, lsl #12
    5078:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    507c:			; <UNDEFINED> instruction: 0xf04f9303
    5080:			; <UNDEFINED> instruction: 0xf7ff0300
    5084:	orrslt	pc, r0, r7, lsl #27
    5088:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    508c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    5090:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    5094:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    5098:	strtmi	r4, [r2], -fp, lsr #12
    509c:			; <UNDEFINED> instruction: 0xf7fc4479
    50a0:	stmdbmi	lr, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    50a4:	strtmi	r4, [r2], -fp, lsr #12
    50a8:			; <UNDEFINED> instruction: 0xf7fd4479
    50ac:	bmi	33f72c <__assert_fail@plt+0x33d1e8>
    50b0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    50b4:	ldrdeq	lr, [r0, -sp]
    50b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    50bc:	subsmi	r9, sl, r3, lsl #22
    50c0:	andlt	sp, r5, r1, lsl #2
    50c4:			; <UNDEFINED> instruction: 0xf7fcbd30
    50c8:	svclt	0x0000ef7e
    50cc:	andeq	fp, r1, ip, ror #25
    50d0:	andeq	r0, r0, ip, ror r2
    50d4:	andeq	fp, r1, r6, ror pc
    50d8:	andeq	sl, r0, ip, asr r2
    50dc:	andeq	sl, r0, r0, asr r2
    50e0:	andeq	fp, r1, r6, lsr #25
    50e4:			; <UNDEFINED> instruction: 0x460cb510
    50e8:			; <UNDEFINED> instruction: 0xf7ff4611
    50ec:	ldc	14, cr15, [pc, #780]	; 5400 <__assert_fail@plt+0x2ebc>
    50f0:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    50f4:	vcvt.f64.s32	d7, s0
    50f8:	vstr	d21, [r4, #924]	; 0x39c
    50fc:	vadd.f32	s14, s0, s0
    5100:	vnmul.f64	d0, d0, d5
    5104:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    5108:	vstr	d0, [r4, #768]	; 0x300
    510c:	vldrlt	s0, [r0, #-4]
    5110:	andeq	r0, r0, r0
    5114:	smlawbmi	lr, r0, r4, r8
    5118:	rsbsmi	pc, r0, #0, 8
    511c:			; <UNDEFINED> instruction: 0xf5b24603
    5120:			; <UNDEFINED> instruction: 0xf1014f80
    5124:	push	{r2, sl, fp}
    5128:	svclt	0x00044ff0
    512c:			; <UNDEFINED> instruction: 0xf04f460a
    5130:			; <UNDEFINED> instruction: 0xf1010a64
    5134:			; <UNDEFINED> instruction: 0xf1010901
    5138:			; <UNDEFINED> instruction: 0xf1010802
    513c:			; <UNDEFINED> instruction: 0xf1010e03
    5140:			; <UNDEFINED> instruction: 0xf1010705
    5144:			; <UNDEFINED> instruction: 0xf1010606
    5148:			; <UNDEFINED> instruction: 0xf1010507
    514c:			; <UNDEFINED> instruction: 0xf1010408
    5150:	svclt	0x00080009
    5154:	blge	2c3164 <__assert_fail@plt+0x2c0c20>
    5158:			; <UNDEFINED> instruction: 0xf5b2d03f
    515c:	svclt	0x00024f20
    5160:			; <UNDEFINED> instruction: 0xf04f460a
    5164:			; <UNDEFINED> instruction: 0xf8020a6c
    5168:	eorsle	sl, r6, sl, lsl #22
    516c:	svcpl	0x0000f5b2
    5170:	strmi	fp, [sl], -r2, lsl #30
    5174:	beq	19012b8 <__assert_fail@plt+0x18fed74>
    5178:	blge	2c3188 <__assert_fail@plt+0x2c0c44>
    517c:			; <UNDEFINED> instruction: 0xf5b2d02d
    5180:	svclt	0x00024fc0
    5184:			; <UNDEFINED> instruction: 0xf04f460a
    5188:			; <UNDEFINED> instruction: 0xf8020a62
    518c:	eorle	sl, r4, sl, lsl #22
    5190:	svcmi	0x0040f5b2
    5194:	strmi	fp, [sl], -r2, lsl #30
    5198:	beq	1d012dc <__assert_fail@plt+0x1cfed98>
    519c:	blge	2c31ac <__assert_fail@plt+0x2c0c68>
    51a0:			; <UNDEFINED> instruction: 0xf5b2d01b
    51a4:	svclt	0x00025f80
    51a8:			; <UNDEFINED> instruction: 0xf04f460a
    51ac:			; <UNDEFINED> instruction: 0xf8020a70
    51b0:	andsle	sl, r2, sl, lsl #22
    51b4:	svcmi	0x0000f5b2
    51b8:	strmi	fp, [sl], -r2, lsl #30
    51bc:	beq	b81300 <__assert_fail@plt+0xb7edbc>
    51c0:	blge	2c31d0 <__assert_fail@plt+0x2c0c8c>
    51c4:	strmi	sp, [r2], -r9
    51c8:	strtmi	r4, [ip], -r0, lsr #12
    51cc:			; <UNDEFINED> instruction: 0x463e4635
    51d0:	ldrbtmi	r4, [r4], r7, ror #12
    51d4:	strbmi	r4, [r8], r6, asr #13
    51d8:			; <UNDEFINED> instruction: 0xf4134689
    51dc:			; <UNDEFINED> instruction: 0xf0037f80
    51e0:	svclt	0x00140a40
    51e4:	bleq	1cc1328 <__assert_fail@plt+0x1cbede4>
    51e8:	bleq	b8132c <__assert_fail@plt+0xb7ede8>
    51ec:	svceq	0x0080f013
    51f0:	andlt	pc, r0, r9, lsl #17
    51f4:			; <UNDEFINED> instruction: 0xf04fbf14
    51f8:			; <UNDEFINED> instruction: 0xf04f0977
    51fc:			; <UNDEFINED> instruction: 0xf413092d
    5200:			; <UNDEFINED> instruction: 0xf8886f00
    5204:	eorsle	r9, pc, r0
    5208:	svceq	0x0000f1ba
    520c:			; <UNDEFINED> instruction: 0xf04fbf14
    5210:			; <UNDEFINED> instruction: 0xf04f0873
    5214:			; <UNDEFINED> instruction: 0xf0130853
    5218:			; <UNDEFINED> instruction: 0xf88e0f20
    521c:	svclt	0x00148000
    5220:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    5224:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    5228:	svceq	0x0010f013
    522c:	and	pc, r0, ip, lsl #17
    5230:	stceq	0, cr15, [r8], {3}
    5234:			; <UNDEFINED> instruction: 0xf04fbf14
    5238:			; <UNDEFINED> instruction: 0xf04f0e77
    523c:			; <UNDEFINED> instruction: 0xf4130e2d
    5240:			; <UNDEFINED> instruction: 0xf8876f80
    5244:	eorsle	lr, r1, r0
    5248:	svceq	0x0000f1bc
    524c:			; <UNDEFINED> instruction: 0x2773bf14
    5250:			; <UNDEFINED> instruction: 0xf0132753
    5254:	eorsvc	r0, r7, r4, lsl #30
    5258:	uhadd16cs	fp, r2, r4
    525c:			; <UNDEFINED> instruction: 0xf013262d
    5260:	eorvc	r0, lr, r2, lsl #30
    5264:	streq	pc, [r1, #-3]
    5268:	uhadd16cs	fp, r7, r4
    526c:	eorvc	r2, r6, sp, lsr #12
    5270:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    5274:	svclt	0x00142d00
    5278:	cmpcs	r4, #116, 6	; 0xd0000001
    527c:	movwcs	r7, #3
    5280:	andsvc	r4, r3, r8, lsl #12
    5284:	svchi	0x00f0e8bd
    5288:	svceq	0x0000f1ba
    528c:			; <UNDEFINED> instruction: 0xf04fbf14
    5290:			; <UNDEFINED> instruction: 0xf04f0878
    5294:	ldr	r0, [lr, sp, lsr #16]!
    5298:	svclt	0x00142d00
    529c:			; <UNDEFINED> instruction: 0x232d2378
    52a0:	movwcs	r7, #3
    52a4:	andsvc	r4, r3, r8, lsl #12
    52a8:	svchi	0x00f0e8bd
    52ac:	svceq	0x0000f1bc
    52b0:			; <UNDEFINED> instruction: 0x2778bf14
    52b4:	strb	r2, [ip, sp, lsr #14]
    52b8:	svcmi	0x00f0e92d
    52bc:			; <UNDEFINED> instruction: 0xf04fb097
    52c0:	stmib	sp, {r0, sl, fp}^
    52c4:	bmi	1f8deec <__assert_fail@plt+0x1f8b9a8>
    52c8:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    52cc:			; <UNDEFINED> instruction: 0x078258d3
    52d0:			; <UNDEFINED> instruction: 0xf10dbf54
    52d4:			; <UNDEFINED> instruction: 0xf10d082c
    52d8:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    52dc:			; <UNDEFINED> instruction: 0xf04f9315
    52e0:	svclt	0x00450300
    52e4:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    52e8:	strbmi	r2, [r6], r0, lsr #6
    52ec:	eorcc	pc, ip, sp, lsl #17
    52f0:			; <UNDEFINED> instruction: 0xf1a3230a
    52f4:			; <UNDEFINED> instruction: 0xf1c30120
    52f8:	blx	b05b80 <__assert_fail@plt+0xb0363c>
    52fc:	blx	341b0c <__assert_fail@plt+0x33f5c8>
    5300:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    5304:	andne	lr, r8, #3620864	; 0x374000
    5308:	vst1.8	{d15-d16}, [r3], ip
    530c:	svclt	0x000842aa
    5310:			; <UNDEFINED> instruction: 0xf0c042a1
    5314:	movwcc	r8, #41099	; 0xa08b
    5318:	mvnle	r2, r6, asr #22
    531c:			; <UNDEFINED> instruction: 0xf64c223c
    5320:			; <UNDEFINED> instruction: 0xf6cc45cd
    5324:			; <UNDEFINED> instruction: 0xf04f45cc
    5328:			; <UNDEFINED> instruction: 0xf1a231ff
    532c:	blx	fe9477b6 <__assert_fail@plt+0xfe945272>
    5330:	blx	5e740 <__assert_fail@plt+0x5c1fc>
    5334:	blx	84344 <__assert_fail@plt+0x81e00>
    5338:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    533c:			; <UNDEFINED> instruction: 0x0c09ea4c
    5340:			; <UNDEFINED> instruction: 0xf1c24c61
    5344:	svcls	0x00090920
    5348:			; <UNDEFINED> instruction: 0xf909fa21
    534c:	b	1316544 <__assert_fail@plt+0x1314000>
    5350:	stmiaeq	sp!, {r0, r3, sl, fp}^
    5354:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    5358:	blx	1955a4 <__assert_fail@plt+0x193060>
    535c:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    5360:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    5364:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    5368:	streq	lr, [r1], #-2598	; 0xfffff5da
    536c:			; <UNDEFINED> instruction: 0xf1ba40d6
    5370:	svclt	0x000c0f42
    5374:			; <UNDEFINED> instruction: 0xf0002100
    5378:	bcc	805784 <__assert_fail@plt+0x803240>
    537c:	streq	lr, [r9], -r6, asr #20
    5380:	vpmax.s8	d15, d2, d23
    5384:	andge	pc, r0, lr, lsl #17
    5388:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    538c:	addhi	pc, r4, r0
    5390:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    5394:			; <UNDEFINED> instruction: 0xf88e2269
    5398:	subcs	r2, r2, #1
    539c:	andcs	pc, r2, lr, lsl #17
    53a0:	andvc	r2, sl, r0, lsl #4
    53a4:	andeq	lr, r5, #84, 20	; 0x54000
    53a8:			; <UNDEFINED> instruction: 0xf1a3d04a
    53ac:			; <UNDEFINED> instruction: 0xf1c30114
    53b0:	blx	907088 <__assert_fail@plt+0x904b44>
    53b4:	blx	181bc0 <__assert_fail@plt+0x17f67c>
    53b8:	blcc	d42fdc <__assert_fail@plt+0xd40a98>
    53bc:	blx	9560ac <__assert_fail@plt+0x953b68>
    53c0:	blx	981fd4 <__assert_fail@plt+0x97fa90>
    53c4:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    53c8:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    53cc:			; <UNDEFINED> instruction: 0xf04f1d50
    53d0:			; <UNDEFINED> instruction: 0xf1410300
    53d4:	andcs	r0, sl, #0, 2
    53d8:			; <UNDEFINED> instruction: 0xff4af008
    53dc:	movwcs	r2, #522	; 0x20a
    53e0:	strmi	r4, [fp], r2, lsl #13
    53e4:			; <UNDEFINED> instruction: 0xff44f008
    53e8:	subsle	r4, r8, r3, lsl r3
    53ec:	movweq	lr, #47706	; 0xba5a
    53f0:			; <UNDEFINED> instruction: 0xf7fdd026
    53f4:	stmdacs	r0, {r1, r2, r3, r4, fp, sp, lr, pc}
    53f8:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    53fc:	subsle	r2, r7, r0, lsl #20
    5400:	mulcc	r0, r2, r9
    5404:	bmi	c73838 <__assert_fail@plt+0xc712f4>
    5408:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    540c:			; <UNDEFINED> instruction: 0x23204d30
    5410:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    5414:	ldrmi	r4, [r9], -r0, lsr #12
    5418:			; <UNDEFINED> instruction: 0xf8cd2201
    541c:	stmib	sp, {r3, r4, pc}^
    5420:	strls	sl, [r1], -r4, lsl #22
    5424:			; <UNDEFINED> instruction: 0xf7fd9500
    5428:	ands	lr, r5, ip, ror r8
    542c:	andeq	pc, sl, #-1073741780	; 0xc000002c
    5430:	svcge	0x0075f47f
    5434:	movtcs	r9, #11784	; 0x2e08
    5438:	andcs	pc, r1, lr, lsl #17
    543c:	andcc	pc, r0, lr, lsl #17
    5440:			; <UNDEFINED> instruction: 0xac0d4a24
    5444:	stmib	sp, {r5, r8, r9, sp}^
    5448:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    544c:	andls	r4, r0, #32, 12	; 0x2000000
    5450:	andcs	r4, r1, #26214400	; 0x1900000
    5454:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5458:			; <UNDEFINED> instruction: 0xf7fc4620
    545c:	bmi	7c0b1c <__assert_fail@plt+0x7be5d8>
    5460:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    5464:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5468:	subsmi	r9, sl, r5, lsl fp
    546c:	andslt	sp, r7, r6, lsr #2
    5470:	svchi	0x00f0e8bd
    5474:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    5478:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    547c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    5480:			; <UNDEFINED> instruction: 0xf0082264
    5484:	stmdbcs	r0, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    5488:	svclt	0x00084682
    548c:	strmi	r2, [fp], sl, lsl #16
    5490:	strcc	fp, [r1], -r8, lsl #30
    5494:	ldrb	sp, [r3, sl, lsr #3]
    5498:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    549c:	ldrbmi	lr, [r0], -r0, lsl #15
    54a0:	andcs	r4, sl, #93323264	; 0x5900000
    54a4:			; <UNDEFINED> instruction: 0xf0082300
    54a8:	strmi	pc, [r2], r3, ror #29
    54ac:	ldr	r4, [sp, fp, lsl #13]
    54b0:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    54b4:	bmi	2bf360 <__assert_fail@plt+0x2bce1c>
    54b8:			; <UNDEFINED> instruction: 0xe7a6447a
    54bc:	stc	7, cr15, [r2, #1008]	; 0x3f0
    54c0:	andeq	fp, r1, lr, lsl #21
    54c4:	andeq	r0, r0, ip, ror r2
    54c8:	ldrdeq	r9, [r0], -r0
    54cc:	andeq	r9, r0, ip, asr #32
    54d0:	andeq	r9, r0, r2, lsl pc
    54d4:	andeq	r9, r0, r6, ror #29
    54d8:	strdeq	fp, [r1], -r6
    54dc:	andeq	r8, r0, r2, lsr #31
    54e0:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    54e4:	suble	r2, r5, r0, lsl #16
    54e8:	mvnsmi	lr, #737280	; 0xb4000
    54ec:			; <UNDEFINED> instruction: 0xf9904698
    54f0:	orrlt	r3, r3, #0
    54f4:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    54f8:	ldrmi	r4, [r7], -r9, lsl #13
    54fc:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    5500:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    5504:	svceq	0x0000f1b8
    5508:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    550c:			; <UNDEFINED> instruction: 0x4605bb1c
    5510:	strtmi	r2, [lr], -ip, lsr #22
    5514:	svccs	0x0001f915
    5518:	bllt	b9580 <__assert_fail@plt+0xb703c>
    551c:	adcsmi	r4, r0, #48234496	; 0x2e00000
    5520:	bne	c79d8c <__assert_fail@plt+0xc77848>
    5524:	mcrrne	7, 12, r4, r3, cr0
    5528:			; <UNDEFINED> instruction: 0xf849d015
    552c:	strcc	r0, [r1], #-36	; 0xffffffdc
    5530:	mulcc	r0, r6, r9
    5534:			; <UNDEFINED> instruction: 0xf995b1bb
    5538:			; <UNDEFINED> instruction: 0xb1a33000
    553c:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    5540:	strtmi	r2, [r8], -ip, lsr #22
    5544:			; <UNDEFINED> instruction: 0xf915462e
    5548:	mvnle	r2, r1, lsl #30
    554c:	svclt	0x00082a00
    5550:	adcsmi	r4, r0, #48234496	; 0x2e00000
    5554:			; <UNDEFINED> instruction: 0xf04fd3e5
    5558:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    555c:	adcmi	r8, r7, #248, 6	; 0xe0000003
    5560:	ldrmi	sp, [r3], -r4, lsl #18
    5564:			; <UNDEFINED> instruction: 0x4620e7d4
    5568:	mvnshi	lr, #12386304	; 0xbd0000
    556c:	andeq	pc, r1, pc, rrx
    5570:	mvnshi	lr, #12386304	; 0xbd0000
    5574:	rscscc	pc, pc, pc, asr #32
    5578:	svclt	0x00004770
    557c:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    5580:			; <UNDEFINED> instruction: 0xf990461c
    5584:	blx	fed5958c <__assert_fail@plt+0xfed57048>
    5588:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    558c:	svclt	0x00082c00
    5590:	ldmiblt	r3, {r0, r8, r9, sp}
    5594:	addsmi	r6, r6, #2490368	; 0x260000
    5598:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    559c:	eorvs	fp, r3, r1, lsl pc
    55a0:	bl	515ac <__assert_fail@plt+0x4f068>
    55a4:	blne	fe485bc4 <__assert_fail@plt+0xfe483680>
    55a8:			; <UNDEFINED> instruction: 0xf7ff9b04
    55ac:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    55b0:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    55b4:	eorvs	r4, r3, r3, lsl #8
    55b8:			; <UNDEFINED> instruction: 0xf04fbd70
    55bc:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    55c0:	rscscc	pc, pc, pc, asr #32
    55c4:	svclt	0x00004770
    55c8:	mvnsmi	lr, #737280	; 0xb4000
    55cc:			; <UNDEFINED> instruction: 0xf381fab1
    55d0:	bcs	7b44 <__assert_fail@plt+0x5600>
    55d4:	movwcs	fp, #7944	; 0x1f08
    55d8:	svclt	0x00082800
    55dc:	blcs	e1e8 <__assert_fail@plt+0xbca4>
    55e0:			; <UNDEFINED> instruction: 0xf990d13d
    55e4:	strmi	r3, [r0], r0
    55e8:	pkhbtmi	r4, r9, r6, lsl #12
    55ec:	strcs	r4, [r1, -r4, lsl #12]
    55f0:			; <UNDEFINED> instruction: 0x4625b31b
    55f4:			; <UNDEFINED> instruction: 0xf1042b2c
    55f8:	strbmi	r0, [r0], -r1, lsl #8
    55fc:	mulcs	r0, r4, r9
    5600:	eorle	r4, r1, r0, lsr #13
    5604:	strtmi	fp, [r5], -r2, ror #19
    5608:	bl	fe9560b0 <__assert_fail@plt+0xfe953b6c>
    560c:	eorle	r0, r2, #0, 2
    5610:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    5614:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    5618:	rsceq	lr, r0, #323584	; 0x4f000
    561c:	vpmax.u8	d15, d3, d7
    5620:			; <UNDEFINED> instruction: 0xf819db0c
    5624:	movwmi	r1, #45058	; 0xb002
    5628:	andcc	pc, r2, r9, lsl #16
    562c:	mulcc	r0, r5, r9
    5630:			; <UNDEFINED> instruction: 0xf994b11b
    5634:	blcs	1163c <__assert_fail@plt+0xf0f8>
    5638:	ldrdcs	sp, [r0], -fp
    563c:	mvnshi	lr, #12386304	; 0xbd0000
    5640:	ldrmi	r1, [r3], -ip, ror #24
    5644:	ldrb	r4, [r4, r0, lsl #13]
    5648:	svclt	0x00082a00
    564c:	adcmi	r4, r8, #38797312	; 0x2500000
    5650:	smlatbeq	r0, r5, fp, lr
    5654:			; <UNDEFINED> instruction: 0xf04fd3dc
    5658:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    565c:			; <UNDEFINED> instruction: 0xf06f83f8
    5660:			; <UNDEFINED> instruction: 0xe7eb0015
    5664:			; <UNDEFINED> instruction: 0xf381fab1
    5668:	bcs	7bdc <__assert_fail@plt+0x5698>
    566c:	movwcs	fp, #7944	; 0x1f08
    5670:	svclt	0x00082800
    5674:	bllt	ff0ce280 <__assert_fail@plt+0xff0cbd3c>
    5678:	mvnsmi	lr, sp, lsr #18
    567c:			; <UNDEFINED> instruction: 0xf9904606
    5680:	ldrmi	r3, [r7], -r0
    5684:	strmi	r4, [r4], -r8, lsl #13
    5688:	strtmi	fp, [r5], -fp, ror #3
    568c:			; <UNDEFINED> instruction: 0xf1042b2c
    5690:	ldrtmi	r0, [r0], -r1, lsl #8
    5694:	mulcs	r0, r4, r9
    5698:	andsle	r4, fp, r6, lsr #12
    569c:			; <UNDEFINED> instruction: 0x4625b9b2
    56a0:	bl	fe956148 <__assert_fail@plt+0xfe953c04>
    56a4:	andsle	r0, ip, #0, 2
    56a8:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    56ac:			; <UNDEFINED> instruction: 0xf8d8db0c
    56b0:	tstmi	r8, #0
    56b4:	andeq	pc, r0, r8, asr #17
    56b8:	mulcc	r0, r5, r9
    56bc:			; <UNDEFINED> instruction: 0xf994b11b
    56c0:	blcs	116c8 <__assert_fail@plt+0xf184>
    56c4:	andcs	sp, r0, r1, ror #3
    56c8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    56cc:	ldrmi	r1, [r3], -ip, ror #24
    56d0:	ldrb	r4, [sl, r6, lsl #12]
    56d4:	svclt	0x00082a00
    56d8:	adcmi	r4, r8, #38797312	; 0x2500000
    56dc:	smlatbeq	r0, r5, fp, lr
    56e0:			; <UNDEFINED> instruction: 0xf04fd3e2
    56e4:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    56e8:			; <UNDEFINED> instruction: 0xf06f81f0
    56ec:			; <UNDEFINED> instruction: 0x47700015
    56f0:	mvnsmi	lr, #737280	; 0xb4000
    56f4:	bmi	f56f50 <__assert_fail@plt+0xf54a0c>
    56f8:	blmi	f56f78 <__assert_fail@plt+0xf54a34>
    56fc:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    5700:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5704:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5708:			; <UNDEFINED> instruction: 0xf04f9303
    570c:			; <UNDEFINED> instruction: 0xf8cd0300
    5710:	tstlt	r8, #8
    5714:	strmi	r6, [r4], -lr
    5718:	strmi	r6, [r8], lr, lsr #32
    571c:	ldc	7, cr15, [sl, #1008]	; 0x3f0
    5720:	andls	pc, r0, r0, asr #17
    5724:			; <UNDEFINED> instruction: 0xf9944607
    5728:	blcs	e91730 <__assert_fail@plt+0xe8f1ec>
    572c:	stmdbge	r2, {r1, r5, ip, lr, pc}
    5730:	strtmi	r2, [r0], -sl, lsl #4
    5734:			; <UNDEFINED> instruction: 0xf7fc9101
    5738:			; <UNDEFINED> instruction: 0xf8c8eba4
    573c:	eorvs	r0, r8, r0
    5740:	bllt	1a1f828 <__assert_fail@plt+0x1a1d2e4>
    5744:	blcs	2c354 <__assert_fail@plt+0x29e10>
    5748:	adcmi	fp, r3, #24, 30	; 0x60
    574c:			; <UNDEFINED> instruction: 0xf993d028
    5750:	stmdbls	r1, {sp}
    5754:	eorle	r2, r6, sl, lsr sl
    5758:	eorle	r2, r9, sp, lsr #20
    575c:	bmi	94d764 <__assert_fail@plt+0x94b220>
    5760:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    5764:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5768:	subsmi	r9, sl, r3, lsl #22
    576c:	andlt	sp, r5, fp, lsr r1
    5770:	mvnshi	lr, #12386304	; 0xbd0000
    5774:	stmdbge	r2, {r0, sl, ip, sp}
    5778:	strtmi	r2, [r0], -sl, lsl #4
    577c:	bl	fe043774 <__assert_fail@plt+0xfe041230>
    5780:	ldmdavs	fp!, {r3, r5, sp, lr}
    5784:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    5788:			; <UNDEFINED> instruction: 0xf990b150
    578c:	blne	11794 <__assert_fail@plt+0xf250>
    5790:			; <UNDEFINED> instruction: 0xf080fab0
    5794:	blcs	7c9c <__assert_fail@plt+0x5758>
    5798:	andcs	fp, r1, r8, lsl pc
    579c:	sbcsle	r2, sp, r0, lsl #16
    57a0:	rscscc	pc, pc, pc, asr #32
    57a4:			; <UNDEFINED> instruction: 0xf993e7db
    57a8:	stmdblt	sl, {r0, sp}
    57ac:	ldrb	r6, [r6, lr, lsr #32]
    57b0:	andcs	r1, sl, #92, 24	; 0x5c00
    57b4:	eorsvs	r2, fp, r0, lsl #6
    57b8:	movwls	r4, #9760	; 0x2620
    57bc:	bl	18437b4 <__assert_fail@plt+0x1841270>
    57c0:	ldmdavs	fp!, {r3, r5, sp, lr}
    57c4:	mvnle	r2, r0, lsl #22
    57c8:	blcs	2c3d8 <__assert_fail@plt+0x29e94>
    57cc:			; <UNDEFINED> instruction: 0xf993d0e8
    57d0:	blne	6cd7d8 <__assert_fail@plt+0x6cb294>
    57d4:			; <UNDEFINED> instruction: 0xf383fab3
    57d8:	bcs	7d4c <__assert_fail@plt+0x5808>
    57dc:	movwcs	fp, #7960	; 0x1f18
    57e0:	adcsle	r2, fp, r0, lsl #22
    57e4:			; <UNDEFINED> instruction: 0xf7fce7dc
    57e8:	svclt	0x0000ebee
    57ec:	andeq	fp, r1, sl, asr r6
    57f0:	andeq	r0, r0, ip, ror r2
    57f4:	strdeq	fp, [r1], -r6
    57f8:	mvnsmi	lr, #737280	; 0xb4000
    57fc:	stcmi	14, cr1, [sl], #-12
    5800:	bmi	ab1a1c <__assert_fail@plt+0xaaf4d8>
    5804:	movwcs	fp, #7960	; 0x1f18
    5808:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    580c:	movwcs	fp, #3848	; 0xf08
    5810:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    5814:			; <UNDEFINED> instruction: 0xf04f9203
    5818:	blcs	6020 <__assert_fail@plt+0x3adc>
    581c:	svcge	0x0001d03f
    5820:	strmi	sl, [sp], -r2, lsl #28
    5824:	blx	fed7d878 <__assert_fail@plt+0xfed7b334>
    5828:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    582c:	svclt	0x00082c00
    5830:	strbmi	r2, [r1, #769]	; 0x301
    5834:			; <UNDEFINED> instruction: 0xf043bf18
    5838:	bllt	8c6444 <__assert_fail@plt+0x8c3f00>
    583c:	strtmi	r4, [r9], -sl, asr #12
    5840:			; <UNDEFINED> instruction: 0xf7fc4620
    5844:	ldmiblt	r0!, {r1, r3, r6, r9, sl, fp, sp, lr, pc}^
    5848:	andeq	lr, r9, r4, lsl #22
    584c:	ldrtmi	r4, [r9], -r5, asr #8
    5850:	mrc2	7, 2, pc, cr14, cr14, {7}
    5854:			; <UNDEFINED> instruction: 0x46044631
    5858:			; <UNDEFINED> instruction: 0xf7fe4628
    585c:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    5860:	bl	66b86c <__assert_fail@plt+0x669328>
    5864:	strmi	r0, [r5], -r8, lsl #6
    5868:	blcs	7989c <__assert_fail@plt+0x77358>
    586c:			; <UNDEFINED> instruction: 0xb11cd1db
    5870:	mulcc	r0, r4, r9
    5874:	andle	r2, r4, pc, lsr #22
    5878:			; <UNDEFINED> instruction: 0xf995b12d
    587c:	blcs	bd1884 <__assert_fail@plt+0xbcf340>
    5880:	ldrdcs	sp, [r1], -r1
    5884:	andcs	lr, r0, r0
    5888:	blmi	2180b4 <__assert_fail@plt+0x215b70>
    588c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5890:	blls	df900 <__assert_fail@plt+0xdd3bc>
    5894:	qaddle	r4, sl, r4
    5898:	pop	{r0, r2, ip, sp, pc}
    589c:			; <UNDEFINED> instruction: 0x461883f0
    58a0:			; <UNDEFINED> instruction: 0xf7fce7f2
    58a4:	svclt	0x0000eb90
    58a8:	andeq	fp, r1, r0, asr r5
    58ac:	andeq	r0, r0, ip, ror r2
    58b0:	andeq	fp, r1, ip, asr #9
    58b4:	mvnsmi	lr, #737280	; 0xb4000
    58b8:	movweq	lr, #6736	; 0x1a50
    58bc:	strmi	sp, [ip], -r5, lsr #32
    58c0:			; <UNDEFINED> instruction: 0x46054616
    58c4:	cmnlt	r1, #56, 6	; 0xe0000000
    58c8:	ldc	7, cr15, [r8], {252}	; 0xfc
    58cc:	addsmi	r4, lr, #201326595	; 0xc000003
    58d0:	svclt	0x00884607
    58d4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    58d8:	bl	1bb930 <__assert_fail@plt+0x1b93ec>
    58dc:			; <UNDEFINED> instruction: 0xf1090900
    58e0:			; <UNDEFINED> instruction: 0xf7fc0001
    58e4:	pkhbtmi	lr, r0, ip, lsl #24
    58e8:	strtmi	fp, [r9], -r0, ror #2
    58ec:			; <UNDEFINED> instruction: 0xf7fc463a
    58f0:	bl	2405d8 <__assert_fail@plt+0x23e094>
    58f4:	ldrtmi	r0, [r2], -r7
    58f8:			; <UNDEFINED> instruction: 0xf7fc4621
    58fc:	movwcs	lr, #2866	; 0xb32
    5900:	andcc	pc, r9, r8, lsl #16
    5904:	pop	{r6, r9, sl, lr}
    5908:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    590c:	mvnsmi	lr, #12386304	; 0xbd0000
    5910:			; <UNDEFINED> instruction: 0xf7fc4478
    5914:	strtmi	fp, [r0], -pc, asr #22
    5918:	pop	{r0, r4, r9, sl, lr}
    591c:			; <UNDEFINED> instruction: 0xf7fc43f8
    5920:	pop	{r0, r2, r8, r9, fp, ip, sp, pc}
    5924:			; <UNDEFINED> instruction: 0xf7fc43f8
    5928:	svclt	0x0000bb45
    592c:	andeq	r9, r0, ip, asr #12
    5930:			; <UNDEFINED> instruction: 0x460ab538
    5934:	strmi	r4, [ip], -r5, lsl #12
    5938:			; <UNDEFINED> instruction: 0x4608b119
    593c:	mrrc	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    5940:	strtmi	r4, [r1], -r2, lsl #12
    5944:	pop	{r3, r5, r9, sl, lr}
    5948:			; <UNDEFINED> instruction: 0xf7ff4038
    594c:	svclt	0x0000bfb3
    5950:	tstcs	r1, lr, lsl #8
    5954:	addlt	fp, r5, r0, lsl r5
    5958:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    595c:			; <UNDEFINED> instruction: 0xf8dfab07
    5960:	strmi	ip, [r4], -r0, rrx
    5964:			; <UNDEFINED> instruction: 0xf85344fe
    5968:	stmdage	r2, {r2, r8, r9, fp, sp}
    596c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    5970:	ldrdgt	pc, [r0], -ip
    5974:	andgt	pc, ip, sp, asr #17
    5978:	stceq	0, cr15, [r0], {79}	; 0x4f
    597c:			; <UNDEFINED> instruction: 0xf7fc9301
    5980:	cdpne	12, 0, cr14, cr2, cr4, {4}
    5984:	strcs	fp, [r0], #-4024	; 0xfffff048
    5988:	strtmi	sp, [r0], -r7, lsl #22
    598c:			; <UNDEFINED> instruction: 0xf7ff9902
    5990:			; <UNDEFINED> instruction: 0x4604ff91
    5994:			; <UNDEFINED> instruction: 0xf7fc9802
    5998:	bmi	2c0438 <__assert_fail@plt+0x2bdef4>
    599c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    59a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    59a4:	subsmi	r9, sl, r3, lsl #22
    59a8:	strtmi	sp, [r0], -r5, lsl #2
    59ac:	pop	{r0, r2, ip, sp, pc}
    59b0:	andlt	r4, r3, r0, lsl r0
    59b4:			; <UNDEFINED> instruction: 0xf7fc4770
    59b8:	svclt	0x0000eb06
    59bc:	strdeq	fp, [r1], -r4
    59c0:	andeq	r0, r0, ip, ror r2
    59c4:			; <UNDEFINED> instruction: 0x0001b3ba
    59c8:	mvnsmi	lr, #737280	; 0xb4000
    59cc:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    59d0:	bmi	d5743c <__assert_fail@plt+0xd54ef8>
    59d4:	blmi	d71be8 <__assert_fail@plt+0xd6f6a4>
    59d8:			; <UNDEFINED> instruction: 0xf996447a
    59dc:	ldmpl	r3, {lr}^
    59e0:	movwls	r6, #6171	; 0x181b
    59e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    59e8:	eorsle	r2, r4, r0, lsl #24
    59ec:	strmi	r4, [r8], r5, lsl #12
    59f0:			; <UNDEFINED> instruction: 0x46394630
    59f4:	stc	7, cr15, [r0, #1008]!	; 0x3f0
    59f8:			; <UNDEFINED> instruction: 0x56361834
    59fc:	suble	r2, ip, r0, lsl #28
    5a00:	svceq	0x0000f1b9
    5a04:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    5a08:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    5a0c:	bl	fff43a04 <__assert_fail@plt+0xfff414c0>
    5a10:	eorsle	r2, r5, r0, lsl #16
    5a14:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    5a18:	movwcs	r4, #1641	; 0x669
    5a1c:	andvs	pc, r0, sp, lsl #17
    5a20:			; <UNDEFINED> instruction: 0xf88d4648
    5a24:			; <UNDEFINED> instruction: 0xf7fe3001
    5a28:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    5a2c:	andeq	pc, r0, r8, asr #17
    5a30:	mulcc	r1, r3, r9
    5a34:	svclt	0x00181af6
    5a38:	blcs	f244 <__assert_fail@plt+0xcd00>
    5a3c:	strcs	fp, [r1], -r8, lsl #30
    5a40:	andcc	fp, r2, lr, asr fp
    5a44:	strtpl	r1, [r1], -r6, lsr #16
    5a48:			; <UNDEFINED> instruction: 0x4638b119
    5a4c:	bl	ff743a44 <__assert_fail@plt+0xff741500>
    5a50:			; <UNDEFINED> instruction: 0x464cb318
    5a54:	bmi	5ddb14 <__assert_fail@plt+0x5db5d0>
    5a58:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    5a5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5a60:	subsmi	r9, sl, r1, lsl #22
    5a64:			; <UNDEFINED> instruction: 0x4620d11e
    5a68:	pop	{r0, r1, ip, sp, pc}
    5a6c:			; <UNDEFINED> instruction: 0x463983f0
    5a70:			; <UNDEFINED> instruction: 0xf7fc4620
    5a74:			; <UNDEFINED> instruction: 0xf8c8ea0c
    5a78:	strtmi	r0, [r0], #-0
    5a7c:	strb	r6, [sl, r8, lsr #32]!
    5a80:			; <UNDEFINED> instruction: 0x46204639
    5a84:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    5a88:	andeq	pc, r0, r8, asr #17
    5a8c:	strtpl	r1, [r1], -r6, lsr #16
    5a90:			; <UNDEFINED> instruction: 0x4638b131
    5a94:	bl	fee43a8c <__assert_fail@plt+0xfee41548>
    5a98:	eorvs	fp, ip, r0, lsl r9
    5a9c:	ldrb	r2, [sl, r0, lsl #8]
    5aa0:	ldrb	r6, [r8, lr, lsr #32]
    5aa4:	b	fe3c3a9c <__assert_fail@plt+0xfe3c1558>
    5aa8:	andeq	fp, r1, r0, lsl #7
    5aac:	andeq	r0, r0, ip, ror r2
    5ab0:	andeq	r9, r0, lr, lsr #18
    5ab4:	strdeq	fp, [r1], -lr
    5ab8:			; <UNDEFINED> instruction: 0x4604b510
    5abc:	stmdacs	sl, {r0, sp, lr, pc}
    5ac0:	strtmi	sp, [r0], -r6
    5ac4:	stc	7, cr15, [r4], #-1008	; 0xfffffc10
    5ac8:	mvnsle	r1, r3, asr #24
    5acc:	ldclt	0, cr2, [r0, #-4]
    5ad0:	ldclt	0, cr2, [r0, #-0]
    5ad4:	stmdavs	fp, {r1, fp, sp, lr}
    5ad8:	svclt	0x00ac429a
    5adc:	andcs	r2, r1, r0
    5ae0:	svclt	0x00d4429a
    5ae4:			; <UNDEFINED> instruction: 0xf1c04240
    5ae8:	ldrbmi	r0, [r0, -r1]!
    5aec:	bmi	732b2c <__assert_fail@plt+0x7305e8>
    5af0:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    5af4:	addlt	fp, r3, r0, ror r5
    5af8:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    5afc:	movwls	r6, #6171	; 0x181b
    5b00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5b04:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    5b08:	blmi	631f90 <__assert_fail@plt+0x62fa4c>
    5b0c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5b10:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    5b14:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    5b18:	strtmi	sl, [sl], -r8, lsl #22
    5b1c:	stmdavs	r0!, {r0, r8, sp}
    5b20:			; <UNDEFINED> instruction: 0xf7fc9300
    5b24:	stmdavs	r1!, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    5b28:			; <UNDEFINED> instruction: 0xf7fc200a
    5b2c:	bmi	480d0c <__assert_fail@plt+0x47e7c8>
    5b30:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    5b34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5b38:	subsmi	r9, sl, r1, lsl #22
    5b3c:	andlt	sp, r3, lr, lsl #2
    5b40:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5b44:	ldrbmi	fp, [r0, -r3]!
    5b48:	strmi	r4, [r3], -r9, lsl #28
    5b4c:	tstcs	r1, sl, lsl #20
    5b50:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    5b54:			; <UNDEFINED> instruction: 0xf7fc6820
    5b58:	ldrb	lr, [sp, r0, lsl #24]
    5b5c:	b	cc3b54 <__assert_fail@plt+0xcc1610>
    5b60:	andeq	fp, r1, r6, ror #4
    5b64:	andeq	r0, r0, ip, ror r2
    5b68:	andeq	fp, r1, r2, asr r2
    5b6c:	strdeq	fp, [r1], -ip
    5b70:	andeq	r0, r0, r4, lsl #5
    5b74:	andeq	fp, r1, r6, lsr #4
    5b78:	andeq	r9, r0, sl, ror #15
    5b7c:	strdlt	fp, [r3], r0
    5b80:	ldrbtmi	r4, [lr], #-3631	; 0xfffff1d1
    5b84:			; <UNDEFINED> instruction: 0xf990b168
    5b88:	strmi	r3, [r4], -r0
    5b8c:			; <UNDEFINED> instruction: 0xf8d0b14b
    5b90:			; <UNDEFINED> instruction: 0x06993098
    5b94:			; <UNDEFINED> instruction: 0xf8d0d405
    5b98:	teqlt	r5, r0, lsr #1
    5b9c:	andlt	r4, r3, r8, lsr #12
    5ba0:	strcs	fp, [r0, #-3568]	; 0xfffff210
    5ba4:	andlt	r4, r3, r8, lsr #12
    5ba8:			; <UNDEFINED> instruction: 0xf006bdf0
    5bac:			; <UNDEFINED> instruction: 0x4602ff33
    5bb0:	tstmi	r3, #11534336	; 0xb00000
    5bb4:	strtmi	sp, [fp], -r7, lsr #32
    5bb8:			; <UNDEFINED> instruction: 0xf005462a
    5bbc:			; <UNDEFINED> instruction: 0x4605fff1
    5bc0:	adceq	pc, r0, r4, asr #17
    5bc4:	mvnle	r2, r0, lsl #16
    5bc8:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    5bcc:	smmlaeq	fp, fp, r8, r6
    5bd0:	blmi	77b368 <__assert_fail@plt+0x778e24>
    5bd4:	ldmpl	r3!, {r0, r2, r3, r4, r8, sl, fp, lr}^
    5bd8:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    5bdc:	b	ffc43bd4 <__assert_fail@plt+0xffc41690>
    5be0:	bmi	718054 <__assert_fail@plt+0x715b10>
    5be4:	strls	r4, [r0, #-1145]	; 0xfffffb87
    5be8:	tstls	r1, sl, ror r4
    5bec:	strmi	r2, [r3], -r1, lsl #2
    5bf0:			; <UNDEFINED> instruction: 0xf7fc4630
    5bf4:	ldmdbmi	r8, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    5bf8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5bfc:			; <UNDEFINED> instruction: 0xff76f7ff
    5c00:	ldrdpl	pc, [r0], r4	; <UNPREDICTABLE>
    5c04:	blmi	57fb34 <__assert_fail@plt+0x57d5f0>
    5c08:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5c0c:	strble	r0, [r8, #1882]	; 0x75a
    5c10:	ldmpl	r3!, {r0, r2, r3, r8, r9, fp, lr}^
    5c14:	ldmdavs	pc, {r1, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    5c18:	b	ff4c3c10 <__assert_fail@plt+0xff4c16cc>
    5c1c:	ldrbtmi	r4, [lr], #-2321	; 0xfffff6ef
    5c20:	ldrbtmi	r4, [r9], #-2577	; 0xfffff5ef
    5c24:	tstls	r1, r0, lsl #12
    5c28:	tstcs	r1, sl, ror r4
    5c2c:	ldrtmi	r4, [r8], -r3, lsl #12
    5c30:	bl	fe4c3c28 <__assert_fail@plt+0xfe4c16e4>
    5c34:	strtmi	r4, [r0], -sp, lsl #18
    5c38:			; <UNDEFINED> instruction: 0xf7ff4479
    5c3c:	sbfx	pc, r7, #30, #14
    5c40:	ldrdeq	fp, [r1], -r6
    5c44:	andeq	fp, r1, lr, lsr r6
    5c48:	andeq	r0, r0, r4, lsl #5
    5c4c:	andeq	r9, r0, r0, lsl #15
    5c50:	andeq	r9, r0, r0, ror r7
    5c54:	andeq	r9, r0, ip, asr r7
    5c58:	andeq	r9, r0, r6, lsl #15
    5c5c:	andeq	fp, r1, r0, lsl #12
    5c60:	andeq	r9, r0, sl, lsr r7
    5c64:	andeq	r9, r0, r2, lsr r7
    5c68:	andeq	r9, r0, ip, lsl r7
    5c6c:	andeq	r9, r0, r8, lsr #14
    5c70:	tstcs	r1, pc, lsl #8
    5c74:	blmi	5184c8 <__assert_fail@plt+0x515f84>
    5c78:	ldmdami	r4, {r1, r3, r4, r5, r6, sl, lr}
    5c7c:	addlt	fp, r2, r0, lsl r5
    5c80:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    5c84:	ldmdavs	fp, {r1, r4, sl, fp, lr}
    5c88:			; <UNDEFINED> instruction: 0xf04f9301
    5c8c:	blge	146894 <__assert_fail@plt+0x144350>
    5c90:	stmdbpl	r4, {r8, r9, ip, pc}
    5c94:	stmdavs	r0!, {r0, r1, r2, r3, r9, fp, lr}
    5c98:			; <UNDEFINED> instruction: 0xf7fc447a
    5c9c:	stmdavs	r1!, {r5, r6, r9, fp, sp, lr, pc}
    5ca0:			; <UNDEFINED> instruction: 0xf7fc200a
    5ca4:	bmi	340b94 <__assert_fail@plt+0x33e650>
    5ca8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5cac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5cb0:	subsmi	r9, sl, r1, lsl #22
    5cb4:	andlt	sp, r2, r4, lsl #2
    5cb8:			; <UNDEFINED> instruction: 0x4010e8bd
    5cbc:	ldrbmi	fp, [r0, -r4]!
    5cc0:	stmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5cc4:	andeq	fp, r1, r0, ror #1
    5cc8:	andeq	r0, r0, ip, ror r2
    5ccc:	ldrdeq	fp, [r1], -r6
    5cd0:	andeq	r0, r0, r4, lsl #5
    5cd4:	strdeq	r9, [r0], -ip
    5cd8:	andeq	fp, r1, lr, lsr #1
    5cdc:	push	{r3, r5, r6, r8, r9, fp, lr}
    5ce0:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    5ce4:	bmi	19d7540 <__assert_fail@plt+0x19d4ffc>
    5ce8:	ldmdavs	r9, {r0, r1, r2, r3, r9, sl, lr}
    5cec:	ldrbtmi	r4, [sl], #-2918	; 0xfffff49a
    5cf0:	strmi	fp, [r4], -r9, lsl #1
    5cf4:			; <UNDEFINED> instruction: 0x070a58d3
    5cf8:	movwls	r6, #30747	; 0x781b
    5cfc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5d00:	ldrbtmi	r4, [fp], #-2914	; 0xfffff49e
    5d04:	addshi	pc, r5, r0, lsl #2
    5d08:			; <UNDEFINED> instruction: 0xf7fc4620
    5d0c:	strmi	lr, [r4], -r4, ror #19
    5d10:	suble	r2, lr, r0, lsl #16
    5d14:	ldrsbls	pc, [r8, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    5d18:	beq	642154 <__assert_fail@plt+0x63fc10>
    5d1c:			; <UNDEFINED> instruction: 0xf7fc6838
    5d20:	ldrbtmi	lr, [r9], #2274	; 0x8e2
    5d24:	movwls	r2, #13056	; 0x3300
    5d28:	eorsvs	r4, fp, lr, lsl r6
    5d2c:			; <UNDEFINED> instruction: 0xf7fc4620
    5d30:	stmdacs	r0, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    5d34:	stcvc	0, cr13, [r2], {48}	; 0x30
    5d38:			; <UNDEFINED> instruction: 0xf0131f93
    5d3c:	svclt	0x00140ffb
    5d40:	movwcs	r2, #769	; 0x301
    5d44:	svclt	0x00082a00
    5d48:	blcs	e950 <__assert_fail@plt+0xc40c>
    5d4c:	stfvcp	f5, [r3], {238}	; 0xee
    5d50:	bleq	502158 <__assert_fail@plt+0x4ffc14>
    5d54:	subsle	r2, r9, lr, lsr #22
    5d58:	blcs	ba506c <__assert_fail@plt+0xba2b28>
    5d5c:	stccs	0, cr13, [r0, #-208]	; 0xffffff30
    5d60:	bge	179e58 <__assert_fail@plt+0x177914>
    5d64:			; <UNDEFINED> instruction: 0x46494658
    5d68:	b	fe243d60 <__assert_fail@plt+0xfe24181c>
    5d6c:	svclt	0x00082801
    5d70:	bicsle	r9, fp, r5, lsl #16
    5d74:	ldmible	r9, {r0, r1, r2, fp, sp}^
    5d78:			; <UNDEFINED> instruction: 0xf1069b03
    5d7c:	ldrmi	r0, [fp, #2817]	; 0xb01
    5d80:	ldmdavs	fp!, {r0, r3, r6, fp, ip, lr, pc}
    5d84:	sbcsle	r2, r1, r0, lsl #22
    5d88:	eoreq	pc, r6, r3, asr #16
    5d8c:			; <UNDEFINED> instruction: 0x4620465e
    5d90:	bl	1543d88 <__assert_fail@plt+0x1541844>
    5d94:	bicle	r2, lr, r0, lsl #16
    5d98:	ldmdavs	r8!, {r1, r2, r3, r4, r5, r8, ip, sp, pc}
    5d9c:	blmi	f72244 <__assert_fail@plt+0xf6fd00>
    5da0:	ldrtmi	r2, [r1], -r4, lsl #4
    5da4:			; <UNDEFINED> instruction: 0xf7fc447b
    5da8:			; <UNDEFINED> instruction: 0x4620eb74
    5dac:	bl	fecc3da4 <__assert_fail@plt+0xfecc1860>
    5db0:	bmi	e57678 <__assert_fail@plt+0xe55134>
    5db4:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    5db8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5dbc:	subsmi	r9, sl, r7, lsl #22
    5dc0:	andlt	sp, r9, r0, asr r1
    5dc4:	svchi	0x00f0e8bd
    5dc8:	mulcc	r1, fp, r8
    5dcc:	bicle	r2, r6, lr, lsr #22
    5dd0:	mulcc	r2, fp, r8
    5dd4:	adcle	r2, r9, r0, lsl #22
    5dd8:	bicle	r2, r2, r0, lsl #26
    5ddc:			; <UNDEFINED> instruction: 0xf7fc9506
    5de0:	andcs	lr, sl, #237568	; 0x3a000
    5de4:	andvs	r4, r5, r1, asr r6
    5de8:	ldrbmi	r4, [r8], -r0, lsl #13
    5dec:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5df0:	ldrmi	r9, [r3, #2566]	; 0xa06
    5df4:	addsle	r9, r9, r5
    5df8:			; <UNDEFINED> instruction: 0xf992b11a
    5dfc:	bcs	de04 <__assert_fail@plt+0xb8c0>
    5e00:			; <UNDEFINED> instruction: 0xf8d8d194
    5e04:	blcs	11e0c <__assert_fail@plt+0xf8c8>
    5e08:			; <UNDEFINED> instruction: 0xe78fd0b4
    5e0c:	mulcc	r1, fp, r8
    5e10:	addle	r2, fp, r0, lsl #22
    5e14:	movwcc	lr, #6048	; 0x17a0
    5e18:	movwls	r6, #14392	; 0x3838
    5e1c:			; <UNDEFINED> instruction: 0xf7fc0099
    5e20:			; <UNDEFINED> instruction: 0x4603e8d8
    5e24:	eorsvs	fp, r8, r0, lsl #6
    5e28:			; <UNDEFINED> instruction: 0xf8439805
    5e2c:	ldrbmi	r0, [lr], -r6, lsr #32
    5e30:	bmi	6bfcec <__assert_fail@plt+0x6bd7a8>
    5e34:	ldmpl	fp, {r1, r3, r4, r9, sl, fp, lr}
    5e38:			; <UNDEFINED> instruction: 0xf8d3447e
    5e3c:			; <UNDEFINED> instruction: 0xf7fc8000
    5e40:	ldmdbmi	r8, {r6, r7, r8, fp, sp, lr, pc}
    5e44:	ldrbtmi	r4, [r9], #-2584	; 0xfffff5e8
    5e48:	tstls	r1, r0, lsl #12
    5e4c:	tstcs	r1, sl, ror r4
    5e50:	strbmi	r4, [r0], -r3, lsl #12
    5e54:	b	fe043e4c <__assert_fail@plt+0xfe041908>
    5e58:			; <UNDEFINED> instruction: 0x46214814
    5e5c:			; <UNDEFINED> instruction: 0xf7ff4478
    5e60:	ldrb	pc, [r1, -r7, lsl #30]	; <UNPREDICTABLE>
    5e64:	stmia	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e68:	ldmdavs	r8!, {r0, r1, ip, pc}
    5e6c:	ldmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e70:	strtmi	r9, [r0], -r3, lsl #22
    5e74:			; <UNDEFINED> instruction: 0xf7fc603b
    5e78:			; <UNDEFINED> instruction: 0xf04feb4e
    5e7c:			; <UNDEFINED> instruction: 0xe79830ff
    5e80:	andeq	fp, r1, r6, lsr #10
    5e84:	andeq	fp, r1, sl, rrx
    5e88:	andeq	r0, r0, ip, ror r2
    5e8c:	andeq	fp, r1, r6, asr r0
    5e90:	andeq	r9, r0, sl, lsl #13
    5e94:			; <UNDEFINED> instruction: 0xfffffd2d
    5e98:	andeq	sl, r1, r2, lsr #31
    5e9c:	andeq	r0, r0, r4, lsl #5
    5ea0:	andeq	r9, r0, r0, lsr #10
    5ea4:	andeq	r9, r0, lr, asr r5
    5ea8:	strdeq	r9, [r0], -r8
    5eac:	andeq	r9, r0, r8, lsr r5
    5eb0:	mvnsmi	lr, sp, lsr #18
    5eb4:			; <UNDEFINED> instruction: 0xf8dfb084
    5eb8:	ldrbtmi	r8, [r8], #308	; 0x134
    5ebc:			; <UNDEFINED> instruction: 0xf0002800
    5ec0:			; <UNDEFINED> instruction: 0x46048091
    5ec4:	ldrdeq	pc, [r4], r0
    5ec8:	stmdacs	r0, {r0, r2, r3, r9, sl, lr}
    5ecc:			; <UNDEFINED> instruction: 0xf894da60
    5ed0:			; <UNDEFINED> instruction: 0x2600309c
    5ed4:	andcs	r4, r0, #32, 12	; 0x2000000
    5ed8:	movweq	pc, #20515	; 0x5023	; <UNPREDICTABLE>
    5edc:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    5ee0:	addscc	pc, ip, r4, lsl #17
    5ee4:	movwcs	r4, #1585	; 0x631
    5ee8:	addvs	pc, r8, r4, asr #17
    5eec:			; <UNDEFINED> instruction: 0x2324e9c4
    5ef0:			; <UNDEFINED> instruction: 0xf8c422e8
    5ef4:			; <UNDEFINED> instruction: 0xf8007084
    5ef8:			; <UNDEFINED> instruction: 0xf7fc6ba8
    5efc:	vstrcs.16	s28, [r0, #-460]	; 0xfffffe34	; <UNPREDICTABLE>
    5f00:			; <UNDEFINED> instruction: 0xf995d038
    5f04:	blcs	bd1f0c <__assert_fail@plt+0xbcf9c8>
    5f08:			; <UNDEFINED> instruction: 0xf8d4d062
    5f0c:			; <UNDEFINED> instruction: 0x061a3098
    5f10:			; <UNDEFINED> instruction: 0x4628d53b
    5f14:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f18:	stmdble	r1!, {r2, fp, sp}^
    5f1c:	strcc	r4, [r4, #-2612]	; 0xfffff5cc
    5f20:	ldmdami	r4!, {r1, r3, r4, r5, r6, sl, lr}
    5f24:	andls	r2, r1, #128, 6
    5f28:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    5f2c:	andls	r2, r0, r1, lsl #4
    5f30:	strls	r4, [r2, #-1568]	; 0xfffff9e0
    5f34:	b	ffd43f2c <__assert_fail@plt+0xffd419e8>
    5f38:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    5f3c:	smmlaeq	fp, fp, r8, r6
    5f40:	blmi	bbb3a8 <__assert_fail@plt+0xbb8e64>
    5f44:			; <UNDEFINED> instruction: 0xf8584e2e
    5f48:	ldrbtmi	r3, [lr], #-3
    5f4c:			; <UNDEFINED> instruction: 0xf7fc681f
    5f50:	stmdbmi	ip!, {r3, r4, r5, r8, fp, sp, lr, pc}
    5f54:	ldrbtmi	r4, [r9], #-2604	; 0xfffff5d4
    5f58:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    5f5c:	tstcs	r1, r1, lsl #2
    5f60:	ldrtmi	r4, [r8], -r3, lsl #12
    5f64:	ldmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f68:	strtmi	r4, [sl], -r8, lsr #18
    5f6c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5f70:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
    5f74:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    5f78:			; <UNDEFINED> instruction: 0xff06f003
    5f7c:	ldrmi	r2, [r8], -r0, lsl #6
    5f80:	adccc	pc, r0, r4, asr #17
    5f84:	pop	{r2, ip, sp, pc}
    5f88:	bmi	866750 <__assert_fail@plt+0x86420c>
    5f8c:			; <UNDEFINED> instruction: 0xe7c8447a
    5f90:	b	fed43f88 <__assert_fail@plt+0xfed41a44>
    5f94:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    5f98:	smmlaeq	r9, fp, r8, r6
    5f9c:	blmi	5fb600 <__assert_fail@plt+0x5f90bc>
    5fa0:			; <UNDEFINED> instruction: 0xf8584e1d
    5fa4:	ldrbtmi	r3, [lr], #-3
    5fa8:			; <UNDEFINED> instruction: 0xf7fc681f
    5fac:	ldmdbmi	fp, {r1, r3, r8, fp, sp, lr, pc}
    5fb0:	ldrbtmi	r4, [r9], #-2587	; 0xfffff5e5
    5fb4:	tstls	r1, r0, lsl #12
    5fb8:	tstcs	r1, sl, ror r4
    5fbc:	ldrtmi	r4, [r8], -r3, lsl #12
    5fc0:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5fc4:			; <UNDEFINED> instruction: 0x46204917
    5fc8:			; <UNDEFINED> instruction: 0xf7ff4479
    5fcc:	ldrb	pc, [lr, -pc, lsl #27]!	; <UNPREDICTABLE>
    5fd0:			; <UNDEFINED> instruction: 0x4629227f
    5fd4:			; <UNDEFINED> instruction: 0xf7fc4620
    5fd8:			; <UNDEFINED> instruction: 0xf884e97e
    5fdc:			; <UNDEFINED> instruction: 0xe7ab607f
    5fe0:			; <UNDEFINED> instruction: 0xe7cf4638
    5fe4:	andseq	pc, r5, pc, rrx
    5fe8:	svclt	0x0000e7cc
    5fec:	muleq	r1, lr, lr
    5ff0:	muleq	r0, r4, r4
    5ff4:			; <UNDEFINED> instruction: 0x000094b2
    5ff8:	andeq	fp, r1, lr, asr #5
    5ffc:	andeq	r0, r0, r4, lsl #5
    6000:	andeq	r9, r0, lr, lsl #8
    6004:	strdeq	r9, [r0], -lr
    6008:	andeq	r9, r0, sl, ror #7
    600c:	andeq	r9, r0, r6, ror r4
    6010:	andeq	r9, r0, r4, lsr r4
    6014:	andeq	fp, r1, r2, ror r2
    6018:			; <UNDEFINED> instruction: 0x000093b2
    601c:	andeq	r9, r0, r2, lsr #7
    6020:	andeq	r9, r0, ip, lsl #7
    6024:	andeq	r9, r0, r0, lsl #8
    6028:			; <UNDEFINED> instruction: 0xf990b120
    602c:	stmdacc	r0, {}	; <UNPREDICTABLE>
    6030:	andcs	fp, r1, r8, lsl pc
    6034:	svclt	0x00004770
    6038:	ldrbmi	lr, [r0, sp, lsr #18]!
    603c:	cfstr32vc	mvfx15, [ip, #-692]	; 0xfffffd4c
    6040:			; <UNDEFINED> instruction: 0xf10d4da8
    6044:	blmi	fea0820c <__assert_fail@plt+0xfea05cc8>
    6048:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    604c:	strmi	r4, [r9], r7, lsr #29
    6050:	stmiapl	fp!, {r6, r9, sl, lr}^
    6054:	sbcsvc	pc, ip, #1325400064	; 0x4f000000
    6058:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
    605c:	orrls	r6, fp, #1769472	; 0x1b0000
    6060:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6064:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6068:	mvnscc	pc, #79	; 0x4f
    606c:	addcc	pc, r4, r8, asr #17
    6070:			; <UNDEFINED> instruction: 0xf0002c00
    6074:	svcmi	0x009e8131
    6078:	ldmdavs	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    607c:	eorsle	r2, r5, r0, lsl #26
    6080:	streq	pc, [r4, #-5]
    6084:	blmi	fe6f2760 <__assert_fail@plt+0xfe6f021c>
    6088:	ldmpl	r3!, {r0, r1, r3, r4, r7, r8, sl, fp, lr}^
    608c:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    6090:	ldm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6094:	bmi	fe698700 <__assert_fail@plt+0xfe6961bc>
    6098:	strls	r4, [r0, #-1145]	; 0xfffffb87
    609c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    60a0:	strmi	r2, [r3], -r1, lsl #2
    60a4:			; <UNDEFINED> instruction: 0xf7fc4638
    60a8:	ldmibmi	r6, {r3, r4, r6, r8, fp, sp, lr, pc}
    60ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    60b0:	ldc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    60b4:	vst1.16	{d20-d22}, [pc], r1
    60b8:			; <UNDEFINED> instruction: 0x462072dc
    60bc:	svc	0x0050f7fb
    60c0:	strtmi	r2, [r0], -r0, lsl #2
    60c4:	addsls	pc, r8, r4, asr #17
    60c8:	mrc2	7, 7, pc, cr2, cr15, {7}
    60cc:	orrlt	r4, r8, #5242880	; 0x500000
    60d0:	blmi	fe158b0c <__assert_fail@plt+0xfe1565c8>
    60d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    60d8:	blls	fe2e0148 <__assert_fail@plt+0xfe2ddc04>
    60dc:			; <UNDEFINED> instruction: 0xf040405a
    60e0:			; <UNDEFINED> instruction: 0x462880fe
    60e4:	cfstr32vc	mvfx15, [ip, #-52]	; 0xffffffcc
    60e8:			; <UNDEFINED> instruction: 0x87f0e8bd
    60ec:	ldrbtmi	r4, [r8], #-2183	; 0xfffff779
    60f0:	stmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    60f4:			; <UNDEFINED> instruction: 0xf0002800
    60f8:			; <UNDEFINED> instruction: 0xf10d80e4
    60fc:	strtmi	r0, [sl], -r8, lsl #20
    6100:			; <UNDEFINED> instruction: 0xf7fc4651
    6104:			; <UNDEFINED> instruction: 0xf8dae876
    6108:	strmi	r3, [r5], -r0
    610c:	stmibmi	r0, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    6110:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    6114:	mcr	7, 5, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    6118:			; <UNDEFINED> instruction: 0xf0002800
    611c:	blmi	1f66354 <__assert_fail@plt+0x1f63e10>
    6120:	andsvs	r4, sp, fp, ror r4
    6124:	stccs	3, cr2, [r0, #-8]
    6128:	addhi	pc, r8, r0, asr #32
    612c:	ldrbtmi	r4, [sl], #-2682	; 0xfffff586
    6130:			; <UNDEFINED> instruction: 0xe7a76013
    6134:	svcge	0x00024979
    6138:	ldrbtmi	r2, [r9], #-3
    613c:			; <UNDEFINED> instruction: 0xf7fc463a
    6140:	stmdacs	r0, {r6, r7, r8, fp, sp, lr, pc}
    6144:			; <UNDEFINED> instruction: 0xf8d4d03b
    6148:	bmi	1d523b0 <__assert_fail@plt+0x1d4fe6c>
    614c:	movteq	pc, #35	; 0x23	; <UNPREDICTABLE>
    6150:	nopeq	{67}	; 0x43
    6154:	addscc	pc, r8, r4, asr #17
    6158:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    615c:			; <UNDEFINED> instruction: 0xf1000750
    6160:	ldrbeq	r8, [sl, #143]	; 0x8f
    6164:	stmdbmi	pc!, {r2, r4, r5, r7, sl, ip, lr, pc}^	; <UNPREDICTABLE>
    6168:	andcs	r4, r3, sl, lsr r6
    616c:			; <UNDEFINED> instruction: 0xf7fc4479
    6170:	stmdacs	r0, {r3, r5, r7, r8, fp, sp, lr, pc}
    6174:	bmi	1b3a82c <__assert_fail@plt+0x1b382e8>
    6178:			; <UNDEFINED> instruction: 0x3098f8d4
    617c:	vst3.16	{d20-d22}, [r3 :256], sl
    6180:			; <UNDEFINED> instruction: 0xf8c47380
    6184:	ldmdavs	r2, {r3, r4, r7, ip, sp}
    6188:	strle	r0, [r1, #1875]!	; 0x753
    618c:			; <UNDEFINED> instruction: 0x46054b59
    6190:	mcrmi	8, 3, r5, cr6, cr3, {7}
    6194:			; <UNDEFINED> instruction: 0xf7fc681f
    6198:	stmdbmi	r5!, {r2, r4, fp, sp, lr, pc}^
    619c:	bmi	195739c <__assert_fail@plt+0x1954e58>
    61a0:			; <UNDEFINED> instruction: 0x96004479
    61a4:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    61a8:	strmi	r2, [r3], -r1, lsl #2
    61ac:			; <UNDEFINED> instruction: 0xf7fc4638
    61b0:	stmdbmi	r1!, {r2, r4, r6, r7, fp, sp, lr, pc}^
    61b4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    61b8:	ldc2	7, cr15, [r8], {255}	; 0xff
    61bc:	ldmdbvs	sl!, {r3, r7, r8, r9, sl, sp, lr, pc}
    61c0:			; <UNDEFINED> instruction: 0x3098f8d4
    61c4:	rsbsmi	pc, r0, #33554432	; 0x2000000
    61c8:	svcmi	0x0080f5b2
    61cc:			; <UNDEFINED> instruction: 0xf003d1bd
    61d0:	bcs	6a58 <__assert_fail@plt+0x4514>
    61d4:			; <UNDEFINED> instruction: 0xf007d1c5
    61d8:	vfma.f32	<illegal reg q15.5>, q8, <illegal reg q5.5>
    61dc:	vsubw.s8	q11, q0, d20
    61e0:	addsmi	r0, r8, #134217728	; 0x8000000
    61e4:	bmi	157d67c <__assert_fail@plt+0x157b138>
    61e8:			; <UNDEFINED> instruction: 0x3098f8d4
    61ec:			; <UNDEFINED> instruction: 0xf043447a
    61f0:			; <UNDEFINED> instruction: 0xf8c40340
    61f4:	ldmdavs	r2, {r3, r4, r7, ip, sp}
    61f8:	ldrle	r0, [r2, #1873]!	; 0x751
    61fc:	ldmpl	r3!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}^
    6200:	ldrdhi	pc, [r0], -r3
    6204:	svc	0x00dcf7fb
    6208:			; <UNDEFINED> instruction: 0xf8df494d
    620c:	bmi	13b66f4 <__assert_fail@plt+0x13b41b0>
    6210:	ldrbtmi	r4, [ip], #1145	; 0x479
    6214:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    6218:			; <UNDEFINED> instruction: 0xf8cd2101
    621c:	strmi	ip, [r3], -r0
    6220:			; <UNDEFINED> instruction: 0xf7fc4640
    6224:	stmdbmi	r9, {r1, r3, r4, r7, fp, sp, lr, pc}^
    6228:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    622c:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    6230:			; <UNDEFINED> instruction: 0x3098f8d4
    6234:			; <UNDEFINED> instruction: 0xf64fe795
    6238:	ldrshtvs	r7, [sp], -pc
    623c:	mcr	7, 2, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    6240:			; <UNDEFINED> instruction: 0xf7fb4607
    6244:	addmi	lr, r7, #228, 28	; 0xe40
    6248:	svcmi	0x0041d03e
    624c:	strvc	pc, [r0, #69]	; 0x45
    6250:	ldrbtmi	r4, [pc], #-2856	; 6258 <__assert_fail@plt+0x3d14>
    6254:	ldmpl	r3!, {r0, r2, r3, r4, r5, sp, lr}^
    6258:			; <UNDEFINED> instruction: 0xf8d34d3e
    625c:			; <UNDEFINED> instruction: 0xf7fba000
    6260:	bmi	f82128 <__assert_fail@plt+0xf7fbe4>
    6264:	tstcs	r1, sp, ror r4
    6268:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    626c:	ldrbmi	r4, [r0], -r3, lsl #12
    6270:	ldmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6274:			; <UNDEFINED> instruction: 0xf045683d
    6278:			; <UNDEFINED> instruction: 0xf0050302
    627c:	ldrb	r0, [r5, -r4, lsl #10]
    6280:	ldmpl	r3!, {r2, r3, r4, r8, r9, fp, lr}^
    6284:	ldrdhi	pc, [r0], -r3
    6288:	svc	0x009af7fb
    628c:			; <UNDEFINED> instruction: 0xf8df4933
    6290:	bmi	d365d8 <__assert_fail@plt+0xd34094>
    6294:	ldrbtmi	r4, [ip], #1145	; 0x479
    6298:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    629c:			; <UNDEFINED> instruction: 0xf8cd2101
    62a0:	strmi	ip, [r3], -r0
    62a4:			; <UNDEFINED> instruction: 0xf7fc4640
    62a8:	stmdbmi	pc!, {r3, r4, r6, fp, sp, lr, pc}	; <UNPREDICTABLE>
    62ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    62b0:	ldc2	7, cr15, [ip], {255}	; 0xff
    62b4:			; <UNDEFINED> instruction: 0x3098f8d4
    62b8:	eoreq	pc, r0, #3
    62bc:	addle	r2, sl, r0, lsl #20
    62c0:	movwcs	lr, #10063	; 0x274f
    62c4:			; <UNDEFINED> instruction: 0xe6f5603b
    62c8:	svc	0x00f0f7fb
    62cc:			; <UNDEFINED> instruction: 0xf7fb4607
    62d0:	addmi	lr, r7, #184, 28	; 0xb80
    62d4:			; <UNDEFINED> instruction: 0xe7ced1b9
    62d8:	ldreq	pc, [r5, #-111]	; 0xffffff91
    62dc:			; <UNDEFINED> instruction: 0xf7fbe6f8
    62e0:	svclt	0x0000ee72
    62e4:	andeq	sl, r1, lr, lsl #26
    62e8:	andeq	r0, r0, ip, ror r2
    62ec:	strdeq	sl, [r1], -lr
    62f0:	muleq	r1, r0, r1
    62f4:	andeq	r0, r0, r4, lsl #5
    62f8:	andeq	r9, r0, ip, asr #5
    62fc:			; <UNDEFINED> instruction: 0x000092bc
    6300:	andeq	r9, r0, r6, lsr #5
    6304:	muleq	r0, sl, r3
    6308:	andeq	sl, r1, r4, lsl #25
    630c:	andeq	r9, r0, sl, lsl #6
    6310:	strdeq	r9, [r0], -r6
    6314:	andeq	fp, r1, r8, ror #1
    6318:	ldrdeq	fp, [r1], -sl
    631c:	andeq	r9, r0, r2, lsr #6
    6320:	strheq	fp, [r1], -r0
    6324:	andeq	r9, r0, ip, lsr #6
    6328:	andeq	fp, r1, ip, lsl #1
    632c:			; <UNDEFINED> instruction: 0x000091bc
    6330:			; <UNDEFINED> instruction: 0x000091b4
    6334:	muleq	r0, lr, r1
    6338:	strdeq	r9, [r0], -r6
    633c:	andeq	fp, r1, ip, lsl r0
    6340:	andeq	r9, r0, r4, asr #2
    6344:	andeq	r9, r0, r6, asr #2
    6348:	andeq	r9, r0, lr, lsr #2
    634c:	andeq	r9, r0, sl, asr r2
    6350:			; <UNDEFINED> instruction: 0x0001afb6
    6354:	strdeq	r9, [r0], -r4
    6358:	andeq	r9, r0, r2, lsr #3
    635c:	andeq	r9, r0, r0, asr #1
    6360:	andeq	r9, r0, r2, asr #1
    6364:	andeq	r9, r0, sl, lsr #1
    6368:			; <UNDEFINED> instruction: 0x000091ba
    636c:			; <UNDEFINED> instruction: 0xf990b120
    6370:	mrslt	r3, (UNDEF: 11)
    6374:	mrclt	7, 0, APSR_nzcv, cr14, cr11, {7}
    6378:	ldrbmi	r2, [r0, -r0]!
    637c:			; <UNDEFINED> instruction: 0xf990b120
    6380:	blcs	12388 <__assert_fail@plt+0xfe44>
    6384:	andcs	fp, r0, r8, lsl #30
    6388:	svclt	0x00004770
    638c:	addlt	fp, r2, r0, ror r5
    6390:	ldrbtmi	r4, [sp], #-3365	; 0xfffff2db
    6394:	suble	r2, r3, r0, lsl #16
    6398:	mulcc	r0, r0, r9
    639c:	blcs	17bb4 <__assert_fail@plt+0x15670>
    63a0:			; <UNDEFINED> instruction: 0xf8d0d03e
    63a4:	blcs	125bc <__assert_fail@plt+0x10078>
    63a8:	ldrmi	sp, [r8], -r2, lsl #22
    63ac:	ldcllt	0, cr11, [r0, #-8]!
    63b0:			; <UNDEFINED> instruction: 0x1098f8d0
    63b4:	tsteq	r2, r1	; <UNPREDICTABLE>
    63b8:	addne	pc, r8, r0, asr #17
    63bc:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    63c0:	svc	0x0042f7fb
    63c4:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    63c8:	smmlaeq	r2, r2, r8, r6
    63cc:			; <UNDEFINED> instruction: 0xf8c44603
    63d0:	strble	r0, [sl, #132]!	; 0x84
    63d4:	stmiapl	fp!, {r1, r2, r4, r8, r9, fp, lr}^
    63d8:	ldmdavs	lr, {r1, r2, r4, r8, sl, fp, lr}
    63dc:	mrc	7, 7, APSR_nzcv, cr0, cr11, {7}
    63e0:	ldrbtmi	r4, [sp], #-2325	; 0xfffff6eb
    63e4:	ldrbtmi	r4, [r9], #-2581	; 0xfffff5eb
    63e8:	tstls	r1, r0, lsl #10
    63ec:	tstcs	r1, sl, ror r4
    63f0:	ldrtmi	r4, [r0], -r3, lsl #12
    63f4:	svc	0x00b0f7fb
    63f8:			; <UNDEFINED> instruction: 0x3098f8d4
    63fc:	strle	r0, [ip], #-1947	; 0xfffff865
    6400:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    6404:	strtmi	r4, [r0], -pc, lsl #18
    6408:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    640c:	blx	1bc4412 <__assert_fail@plt+0x1bc1ece>
    6410:	ldrdcc	pc, [r4], r4
    6414:	andlt	r4, r2, r8, lsl r6
    6418:	blmi	2f59e0 <__assert_fail@plt+0x2f349c>
    641c:			; <UNDEFINED> instruction: 0xe7f1447b
    6420:	tsteq	r5, #111	; 0x6f	; <UNPREDICTABLE>
    6424:	svclt	0x0000e7c1
    6428:	andeq	sl, r1, r6, asr #19
    642c:	andeq	sl, r1, r2, asr #28
    6430:	andeq	r0, r0, r4, lsl #5
    6434:	andeq	r8, r0, r6, ror pc
    6438:	andeq	r8, r0, lr, ror #30
    643c:	andeq	r8, r0, r8, asr pc
    6440:	andeq	r9, r0, lr, asr #1
    6444:	andeq	r9, r0, sl, asr #1
    6448:	strheq	r9, [r0], -r0
    644c:			; <UNDEFINED> instruction: 0xb1284603
    6450:	addne	pc, r4, r0, asr #17
    6454:			; <UNDEFINED> instruction: 0xf8c32000
    6458:	ldrbmi	r2, [r0, -r8, lsl #1]!
    645c:	andseq	pc, r5, pc, rrx
    6460:	svclt	0x00004770
    6464:	blmi	f18d58 <__assert_fail@plt+0xf16814>
    6468:	push	{r1, r3, r4, r5, r6, sl, lr}
    646c:			; <UNDEFINED> instruction: 0xb09e41f0
    6470:	bmi	e9c7c4 <__assert_fail@plt+0xe9a280>
    6474:	tstls	sp, #1769472	; 0x1b0000
    6478:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    647c:	stmdacs	r0, {r1, r3, r4, r5, r6, sl, lr}
    6480:	blmi	dfa614 <__assert_fail@plt+0xdf80d0>
    6484:			; <UNDEFINED> instruction: 0xf500460e
    6488:	strmi	r7, [r4], -r8, asr #11
    648c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6490:	strtle	r0, [ip], #-1817	; 0xfffff8e7
    6494:	tstcs	r0, r4, lsr #4
    6498:			; <UNDEFINED> instruction: 0xf7fb4628
    649c:			; <UNDEFINED> instruction: 0xf894ef16
    64a0:			; <UNDEFINED> instruction: 0xf894209c
    64a4:			; <UNDEFINED> instruction: 0xf04f31ac
    64a8:			; <UNDEFINED> instruction: 0x079231ff
    64ac:	asrsvs	pc, r4, #17	; <UNPREDICTABLE>
    64b0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    64b4:	orrsne	pc, r8, r4, asr #17
    64b8:	andcs	fp, r0, r8, asr #30
    64bc:			; <UNDEFINED> instruction: 0x31acf884
    64c0:			; <UNDEFINED> instruction: 0xf8d4d40a
    64c4:			; <UNDEFINED> instruction: 0x061b3098
    64c8:			; <UNDEFINED> instruction: 0xf894d52a
    64cc:	mulcs	r0, ip, r0
    64d0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    64d4:	addscc	pc, ip, r4, lsl #17
    64d8:	blmi	7d8d68 <__assert_fail@plt+0x7d6824>
    64dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    64e0:	blls	760550 <__assert_fail@plt+0x75e00c>
    64e4:	teqle	r3, sl, asr r0
    64e8:	pop	{r1, r2, r3, r4, ip, sp, pc}
    64ec:	blmi	7a6cb4 <__assert_fail@plt+0x7a4770>
    64f0:	ldmpl	r3, {r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    64f4:			; <UNDEFINED> instruction: 0xf8d3447f
    64f8:			; <UNDEFINED> instruction: 0xf7fb8000
    64fc:	ldmdbmi	ip, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
    6500:	ldrbtmi	r4, [r9], #-2588	; 0xfffff5e4
    6504:	tstls	r1, r0, lsl #14
    6508:	tstcs	r1, sl, ror r4
    650c:	strbmi	r4, [r0], -r3, lsl #12
    6510:	svc	0x0022f7fb
    6514:			; <UNDEFINED> instruction: 0x46284918
    6518:			; <UNDEFINED> instruction: 0xf7ff4479
    651c:	ldr	pc, [r9, r7, ror #21]!
    6520:	bge	98980 <__assert_fail@plt+0x9643c>
    6524:	ldrbtmi	r2, [r9], #-3
    6528:	svc	0x00caf7fb
    652c:	bicle	r2, ip, r0, lsl #16
    6530:			; <UNDEFINED> instruction: 0xf4039b06
    6534:			; <UNDEFINED> instruction: 0xf5b34370
    6538:	svclt	0x00024f80
    653c:			; <UNDEFINED> instruction: 0x3098f8d4
    6540:	orreq	pc, r0, #67	; 0x43
    6544:	addscc	pc, r8, r4, asr #17
    6548:			; <UNDEFINED> instruction: 0xf06fe7bf
    654c:	bfi	r0, r5, #0, #4
    6550:	ldc	7, cr15, [r8, #-1004]!	; 0xfffffc14
    6554:	strdeq	sl, [r1], -r0
    6558:	andeq	r0, r0, ip, ror r2
    655c:	ldrdeq	sl, [r1], -ip
    6560:	andeq	sl, r1, ip, ror sp
    6564:	andeq	sl, r1, ip, ror r8
    6568:	andeq	r0, r0, r4, lsl #5
    656c:	andeq	r8, r0, r4, ror #28
    6570:	andeq	r8, r0, r2, lsr #29
    6574:	andeq	r8, r0, ip, lsr lr
    6578:	ldrdeq	r8, [r0], -r0
    657c:	andeq	r8, r0, lr, asr #31
    6580:	ldrbtmi	r4, [sl], #-2591	; 0xfffff5e1
    6584:	eorsle	r2, r7, r0, lsl #16
    6588:	ldrblt	r4, [r0, #2846]!	; 0xb1e
    658c:	addlt	r4, r3, fp, ror r4
    6590:	strbvc	pc, [r8, #1280]	; 0x500	; <UNPREDICTABLE>
    6594:			; <UNDEFINED> instruction: 0x4604681b
    6598:	ldrle	r0, [r5], #-1819	; 0xfffff8e5
    659c:			; <UNDEFINED> instruction: 0x019cf8d4
    65a0:	stc	7, cr15, [r0], #1004	; 0x3ec
    65a4:			; <UNDEFINED> instruction: 0x0190f8d4
    65a8:			; <UNDEFINED> instruction: 0xf7fbb108
    65ac:			; <UNDEFINED> instruction: 0xf8d4eee2
    65b0:			; <UNDEFINED> instruction: 0xb1080194
    65b4:	svc	0x00aef7fb
    65b8:	eorcs	r4, r4, #40, 12	; 0x2800000
    65bc:			; <UNDEFINED> instruction: 0xf7fb2100
    65c0:	andcs	lr, r0, r4, lsl #29
    65c4:	ldcllt	0, cr11, [r0, #12]!
    65c8:	vnmlsmi.f64	d4, d0, d15
    65cc:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    65d0:			; <UNDEFINED> instruction: 0xf7fb681f
    65d4:	stmdbmi	lr, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    65d8:	ldrbtmi	r4, [r9], #-2574	; 0xfffff5f2
    65dc:	tstls	r1, r0, lsl #12
    65e0:	tstcs	r1, sl, ror r4
    65e4:	ldrtmi	r4, [r8], -r3, lsl #12
    65e8:	mrc	7, 5, APSR_nzcv, cr6, cr11, {7}
    65ec:	strtmi	r4, [r8], -sl, lsl #18
    65f0:			; <UNDEFINED> instruction: 0xf7ff4479
    65f4:			; <UNDEFINED> instruction: 0xe7d1fa7b
    65f8:	andseq	pc, r5, pc, rrx
    65fc:	svclt	0x00004770
    6600:	ldrdeq	sl, [r1], -r6
    6604:	andeq	sl, r1, ip, ror ip
    6608:	andeq	r0, r0, r4, lsl #5
    660c:	andeq	r8, r0, sl, lsl #27
    6610:	andeq	r8, r0, sl, asr #27
    6614:	andeq	r8, r0, r4, ror #26
    6618:	andeq	r8, r0, r0, lsl pc
    661c:	mvnsmi	lr, sp, lsr #18
    6620:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
    6624:	ldrbtmi	fp, [lr], #-130	; 0xffffff7e
    6628:	mrc	7, 0, APSR_nzcv, cr4, cr11, {7}
    662c:	blmi	672cc4 <__assert_fail@plt+0x670780>
    6630:	stmdavs	r7, {r0, r2, r9, sl, lr}
    6634:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6638:	ldrle	r0, [r0], #-1883	; 0xfffff8a5
    663c:	ldrdeq	pc, [r0], r4
    6640:	mrrc	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    6644:	strtmi	r2, [r0], -r0, lsl #2
    6648:	addne	pc, r0, r4, asr #17
    664c:	ldc2	7, cr15, [r0], #-1020	; 0xfffffc04
    6650:			; <UNDEFINED> instruction: 0xf7ff4620
    6654:	mlavs	pc, r5, pc, pc	; <UNPREDICTABLE>
    6658:	pop	{r1, ip, sp, pc}
    665c:	blmi	3a6e24 <__assert_fail@plt+0x3a48e0>
    6660:	mcrmi	8, 0, r5, cr14, cr3, {7}
    6664:	ldrdhi	pc, [r0], -r3
    6668:	stc	7, cr15, [sl, #1004]!	; 0x3ec
    666c:	ldrbtmi	r4, [lr], #-2316	; 0xfffff6f4
    6670:	ldrbtmi	r4, [r9], #-2572	; 0xfffff5f4
    6674:	tstls	r1, r0, lsl #12
    6678:	tstcs	r1, sl, ror r4
    667c:	strbmi	r4, [r0], -r3, lsl #12
    6680:	mcr	7, 3, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    6684:	strtmi	r4, [r0], -r8, lsl #18
    6688:			; <UNDEFINED> instruction: 0xf7ff4479
    668c:	ldrb	pc, [r5, pc, lsr #20]	; <UNPREDICTABLE>
    6690:	andeq	sl, r1, r2, lsr r7
    6694:	ldrdeq	sl, [r1], -r4
    6698:	andeq	r0, r0, r4, lsl #5
    669c:	andeq	r8, r0, sl, ror #25
    66a0:	andeq	r8, r0, r2, ror #25
    66a4:	andeq	r8, r0, ip, asr #25
    66a8:	andeq	r8, r0, r8, ror lr
    66ac:	blmi	718f20 <__assert_fail@plt+0x7169dc>
    66b0:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    66b4:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    66b8:	tstls	fp, #1769472	; 0x1b0000
    66bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    66c0:	strmi	fp, [r1], -r8, lsr #2
    66c4:	andcs	r4, r3, sl, ror #12
    66c8:	mrc	7, 7, APSR_nzcv, cr10, cr11, {7}
    66cc:			; <UNDEFINED> instruction: 0xf7fbb180
    66d0:	andscs	lr, r3, #12416	; 0x3080
    66d4:	andcs	r4, r0, r3, lsl #12
    66d8:	bmi	49e748 <__assert_fail@plt+0x49c204>
    66dc:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    66e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    66e4:	subsmi	r9, sl, fp, lsl fp
    66e8:	andslt	sp, sp, r5, lsl r1
    66ec:	blx	14486a <__assert_fail@plt+0x142326>
    66f0:			; <UNDEFINED> instruction: 0xf4039b04
    66f4:			; <UNDEFINED> instruction: 0xf5b34370
    66f8:	mvnle	r4, r0, asr #31
    66fc:	movwcs	lr, #35293	; 0x89dd
    6700:	cmnvs	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
    6704:	andcs	pc, fp, #134217731	; 0x8000003
    6708:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    670c:	blcs	1d7360 <__assert_fail@plt+0x1d4e1c>
    6710:	ldrdcs	sp, [r1], -sp	; <UNPREDICTABLE>
    6714:			; <UNDEFINED> instruction: 0xf7fbe7e1
    6718:	svclt	0x0000ec56
    671c:	andeq	sl, r1, r8, lsr #13
    6720:	andeq	r0, r0, ip, ror r2
    6724:	andeq	sl, r1, sl, ror r6
    6728:	mvnsmi	lr, sp, lsr #18
    672c:	cfmsuba32mi	mvax0, mvax4, mvfx12, mvfx4
    6730:	ldrbtmi	fp, [lr], #-130	; 0xffffff7e
    6734:	stc	7, cr15, [lr, #1004]	; 0x3ec
    6738:	suble	r2, r4, r0, lsl #24
    673c:	umullscc	pc, ip, r4, r8	; <UNPREDICTABLE>
    6740:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
    6744:	andvs	sp, r3, pc, lsr r1
    6748:	umullscc	pc, ip, r4, r8	; <UNPREDICTABLE>
    674c:	smuadeq	r1, r3, r0
    6750:			; <UNDEFINED> instruction: 0xf104d006
    6754:	strbmi	r0, [r5], -r8, lsr #17
    6758:	andlt	r4, r2, r8, lsr #12
    675c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6760:			; <UNDEFINED> instruction: 0xf7ff4620
    6764:	stmdacs	r0, {r0, r1, r4, r9, sl, fp, ip, sp, lr, pc}
    6768:			; <UNDEFINED> instruction: 0xf104db34
    676c:			; <UNDEFINED> instruction: 0xf64405a8
    6770:	strtmi	r4, [sl], -r5, lsl #2
    6774:			; <UNDEFINED> instruction: 0xf7fb46a8
    6778:	blmi	ac1948 <__assert_fail@plt+0xabf404>
    677c:	umullscs	pc, ip, r4, r8	; <UNPREDICTABLE>
    6780:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6784:	movweq	pc, #16387	; 0x4003	; <UNPREDICTABLE>
    6788:			; <UNDEFINED> instruction: 0xf042b348
    678c:			; <UNDEFINED> instruction: 0xf8840204
    6790:			; <UNDEFINED> instruction: 0xb1fb209c
    6794:	ldrtmi	r4, [sp], -r4, lsr #22
    6798:	mcrmi	8, 1, r5, cr4, cr3, {7}
    679c:			; <UNDEFINED> instruction: 0xf7fb681f
    67a0:	stmdbmi	r3!, {r4, r8, sl, fp, sp, lr, pc}
    67a4:	bmi	8d79a4 <__assert_fail@plt+0x8d5460>
    67a8:			; <UNDEFINED> instruction: 0x96004479
    67ac:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    67b0:	strmi	r2, [r3], -r1, lsl #2
    67b4:			; <UNDEFINED> instruction: 0xf7fb4638
    67b8:	ldmdbmi	pc, {r4, r6, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    67bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    67c0:			; <UNDEFINED> instruction: 0xf994f7ff
    67c4:	strcs	lr, [r0, #-1992]	; 0xfffff838
    67c8:	andvs	r2, r3, r6, lsl r3
    67cc:	andlt	r4, r2, r8, lsr #12
    67d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    67d4:	strtmi	r2, [r8], -r0, lsl #10
    67d8:	pop	{r1, ip, sp, pc}
    67dc:			; <UNDEFINED> instruction: 0xf02281f0
    67e0:			; <UNDEFINED> instruction: 0xf0420205
    67e4:			; <UNDEFINED> instruction: 0xf8840201
    67e8:	blcs	ea60 <__assert_fail@plt+0xc51c>
    67ec:	blmi	3baac0 <__assert_fail@plt+0x3b857c>
    67f0:	mrcmi	8, 0, r5, cr2, cr3, {7}
    67f4:			; <UNDEFINED> instruction: 0xf7fb681f
    67f8:	ldmdbmi	r1, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    67fc:	bmi	4579fc <__assert_fail@plt+0x4554b8>
    6800:			; <UNDEFINED> instruction: 0x96004479
    6804:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    6808:	strmi	r2, [r3], -r1, lsl #2
    680c:			; <UNDEFINED> instruction: 0xf7fb4638
    6810:	stmdbmi	sp, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    6814:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6818:			; <UNDEFINED> instruction: 0xf968f7ff
    681c:	svclt	0x0000e79c
    6820:	andeq	sl, r1, r6, lsr #12
    6824:	andeq	sl, r1, r8, lsl #21
    6828:	andeq	r0, r0, r4, lsl #5
    682c:			; <UNDEFINED> instruction: 0x00008bb4
    6830:	andeq	r8, r0, ip, lsr #23
    6834:	muleq	r0, r6, fp
    6838:	andeq	r8, r0, sl, ror #26
    683c:	andeq	r8, r0, ip, asr fp
    6840:	andeq	r8, r0, r4, asr fp
    6844:	andeq	r8, r0, lr, lsr fp
    6848:	strdeq	r8, [r0], -sl
    684c:	blmi	ad90fc <__assert_fail@plt+0xad6bb8>
    6850:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    6854:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    6858:	stcmi	6, cr4, [r9], #-20	; 0xffffffec
    685c:	movwls	r6, #14363	; 0x381b
    6860:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6864:			; <UNDEFINED> instruction: 0xf98af7ff
    6868:	movwcs	r4, #1148	; 0x47c
    686c:	lslslt	r9, r2, #6
    6870:	stmdbge	r2, {r2, r5, r9, fp, lr}
    6874:			; <UNDEFINED> instruction: 0xf004447a
    6878:	blls	c49ec <__assert_fail@plt+0xc24a8>
    687c:	blmi	8b2e70 <__assert_fail@plt+0x8b092c>
    6880:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6884:	ldrle	r0, [ip], #-1883	; 0xfffff8a5
    6888:	blmi	719110 <__assert_fail@plt+0x716bcc>
    688c:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
    6890:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6894:	subsmi	r9, sl, r3, lsl #22
    6898:	andlt	sp, r4, ip, lsr #2
    689c:			; <UNDEFINED> instruction: 0xf8d5bd70
    68a0:			; <UNDEFINED> instruction: 0x065a3098
    68a4:	strtmi	sp, [r8], -fp, ror #9
    68a8:			; <UNDEFINED> instruction: 0xff3ef7ff
    68ac:	stmdacs	r0, {r0, r1, r9, sl, lr}
    68b0:	eorcs	sp, sl, #229	; 0xe5
    68b4:			; <UNDEFINED> instruction: 0xf8a33038
    68b8:			; <UNDEFINED> instruction: 0xf7fb2076
    68bc:	andls	lr, r2, lr, ror fp
    68c0:	blmi	50083c <__assert_fail@plt+0x4fe2f8>
    68c4:	ldcmi	8, cr5, [r3], {227}	; 0xe3
    68c8:			; <UNDEFINED> instruction: 0xf7fb681e
    68cc:	ldmdbmi	r2, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    68d0:	bmi	497ac8 <__assert_fail@plt+0x495584>
    68d4:	strls	r4, [r0], #-1145	; 0xfffffb87
    68d8:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    68dc:	strmi	r2, [r3], -r1, lsl #2
    68e0:			; <UNDEFINED> instruction: 0xf7fb4630
    68e4:	stmdbmi	lr, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    68e8:	strtmi	r9, [r8], -r2, lsl #20
    68ec:			; <UNDEFINED> instruction: 0xf7ff4479
    68f0:			; <UNDEFINED> instruction: 0xe7c9f8fd
    68f4:	bl	19c48e8 <__assert_fail@plt+0x19c23a4>
    68f8:	andeq	sl, r1, r8, lsl #10
    68fc:	andeq	r0, r0, ip, ror r2
    6900:	strdeq	sl, [r1], -r0
    6904:	ldrdeq	r8, [r0], -r0
    6908:	andeq	sl, r1, r8, lsl #19
    690c:	andeq	sl, r1, ip, asr #9
    6910:	andeq	r0, r0, r4, lsl #5
    6914:	andeq	r8, r0, r8, lsl #21
    6918:	andeq	r8, r0, r0, lsl #21
    691c:	andeq	r8, r0, sl, ror #20
    6920:	andeq	r8, r0, ip, ror #24
    6924:	mvnsmi	lr, sp, lsr #18
    6928:	strmi	fp, [r8], r2, lsl #1
    692c:			; <UNDEFINED> instruction: 0xf7ff4605
    6930:	svcmi	0x0028f925
    6934:	tstlt	r8, #2130706432	; 0x7f000000
    6938:	strbmi	r4, [r1], -r7, lsr #20
    693c:			; <UNDEFINED> instruction: 0xf004447a
    6940:			; <UNDEFINED> instruction: 0x4604f9d1
    6944:			; <UNDEFINED> instruction: 0xf8d5b168
    6948:			; <UNDEFINED> instruction: 0xf0133098
    694c:	andle	r0, sl, r0, asr #12
    6950:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    6954:	smmlaeq	fp, fp, r8, r6
    6958:			; <UNDEFINED> instruction: 0x4620d41a
    695c:	pop	{r1, ip, sp, pc}
    6960:	strcs	r8, [r0], #-496	; 0xfffffe10
    6964:			; <UNDEFINED> instruction: 0x4628e7f4
    6968:	mrc2	7, 6, pc, cr14, cr15, {7}
    696c:			; <UNDEFINED> instruction: 0xf1b8b360
    6970:	rscsle	r0, r6, r0, lsl #30
    6974:	movwcs	lr, #27088	; 0x69d0
    6978:	stmib	r8, {r2, r4, r5, r9, sl, lr}^
    697c:	strb	r2, [r7, r0, lsl #6]!
    6980:			; <UNDEFINED> instruction: 0x3098f8d5
    6984:	ldreq	pc, [r5], #-111	; 0xffffff91
    6988:			; <UNDEFINED> instruction: 0x0640f013
    698c:	strb	sp, [sl, r0, ror #3]!
    6990:	vmovmi.32	r4, d4[0]
    6994:	ldrbtmi	r5, [lr], #-2299	; 0xfffff705
    6998:			; <UNDEFINED> instruction: 0xf7fb681f
    699c:	ldmdbmi	r2, {r1, r4, sl, fp, sp, lr, pc}
    69a0:	ldrbtmi	r4, [r9], #-2578	; 0xfffff5ee
    69a4:	tstls	r1, r0, lsl #12
    69a8:	tstcs	r1, sl, ror r4
    69ac:	ldrtmi	r4, [r8], -r3, lsl #12
    69b0:	ldcl	7, cr15, [r2], {251}	; 0xfb
    69b4:	strtmi	r4, [r8], -lr, lsl #18
    69b8:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    69bc:			; <UNDEFINED> instruction: 0xf896f7ff
    69c0:	andlt	r4, r2, r0, lsr #12
    69c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    69c8:	mcrr	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    69cc:	rsbmi	r6, r4, #4, 16	; 0x40000
    69d0:	svclt	0x0000e7be
    69d4:	andeq	sl, r1, r4, lsr #8
    69d8:	andeq	r8, r0, r4, lsr ip
    69dc:			; <UNDEFINED> instruction: 0x0001a8b6
    69e0:	andeq	r0, r0, r4, lsl #5
    69e4:	andeq	r8, r0, r2, asr #19
    69e8:			; <UNDEFINED> instruction: 0x000089b2
    69ec:	muleq	r0, ip, r9
    69f0:	andeq	r8, r0, r2, asr #23
    69f4:	mvnsmi	lr, sp, lsr #18
    69f8:	strmi	fp, [r5], -r2, lsl #1
    69fc:	blx	1644a00 <__assert_fail@plt+0x16424bc>
    6a00:	ldrbtmi	r4, [lr], #-3657	; 0xfffff1b7
    6a04:	ldmdblt	r8, {r2, r9, sl, lr}
    6a08:	asrscc	pc, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
    6a0c:			; <UNDEFINED> instruction: 0xd103079f
    6a10:	andlt	r4, r2, r0, lsr #12
    6a14:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6a18:			; <UNDEFINED> instruction: 0xf7ff4628
    6a1c:	stmdacs	r0, {r0, r1, r2, r6, r9, sl, fp, ip, sp, lr, pc}
    6a20:	blmi	10bab2c <__assert_fail@plt+0x10b85e8>
    6a24:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6a28:	strtle	r0, [r1], #-1816	; 0xfffff8e8
    6a2c:	strtmi	r2, [r8], -r0, lsl #2
    6a30:			; <UNDEFINED> instruction: 0xff78f7ff
    6a34:	asrscs	pc, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
    6a38:	ldrle	r0, [r4], #-1937	; 0xfffff86f
    6a3c:	andeq	pc, r1, #2
    6a40:	svclt	0x00082800
    6a44:	bcs	f24c <__assert_fail@plt+0xcd08>
    6a48:	blmi	e7b1d8 <__assert_fail@plt+0xe78c94>
    6a4c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6a50:	ldrtle	r0, [r5], #-1818	; 0xfffff8e6
    6a54:	tstcs	r0, r8, lsr #12
    6a58:	blx	ac4a5c <__assert_fail@plt+0xac2518>
    6a5c:	strtmi	r2, [r0], -r1, lsl #8
    6a60:	pop	{r1, ip, sp, pc}
    6a64:	stmdacs	r0, {r4, r5, r6, r7, r8, pc}
    6a68:			; <UNDEFINED> instruction: 0x07d3d0d2
    6a6c:	strb	sp, [pc, sp, ror #11]
    6a70:	svcmi	0x00314b30
    6a74:	ldrbtmi	r5, [pc], #-2291	; 6a7c <__assert_fail@plt+0x4538>
    6a78:	ldrdhi	pc, [r0], -r3
    6a7c:	bl	fe844a70 <__assert_fail@plt+0xfe84252c>
    6a80:	bmi	bd8f40 <__assert_fail@plt+0xbd69fc>
    6a84:	smlsdxls	r0, r9, r4, r4
    6a88:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    6a8c:	strmi	r2, [r3], -r1, lsl #2
    6a90:			; <UNDEFINED> instruction: 0xf7fb4640
    6a94:	stmdbmi	fp!, {r1, r5, r6, sl, fp, sp, lr, pc}
    6a98:	sbcvc	pc, r8, r5, lsl #10
    6a9c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    6aa0:			; <UNDEFINED> instruction: 0xf824f7ff
    6aa4:	blmi	a409b4 <__assert_fail@plt+0xa3e470>
    6aa8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6aac:	strtle	r0, [r1], #-1820	; 0xfffff8e4
    6ab0:	bl	ff444aa4 <__assert_fail@plt+0xff442560>
    6ab4:	rsbmi	r6, r4, #4, 16	; 0x40000
    6ab8:	andlt	r4, r2, r0, lsr #12
    6abc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6ac0:			; <UNDEFINED> instruction: 0x4c224b1c
    6ac4:	ldrbtmi	r5, [ip], #-2291	; 0xfffff70d
    6ac8:			; <UNDEFINED> instruction: 0xf7fb681e
    6acc:	stmdbmi	r0!, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    6ad0:	ldrbtmi	r4, [r9], #-2592	; 0xfffff5e0
    6ad4:	tstls	r1, r0, lsl #8
    6ad8:	tstcs	r1, sl, ror r4
    6adc:	ldrtmi	r4, [r0], -r3, lsl #12
    6ae0:	ldc	7, cr15, [sl], #-1004	; 0xfffffc14
    6ae4:			; <UNDEFINED> instruction: 0xf505491c
    6ae8:	strtmi	r7, [sl], -r8, asr #1
    6aec:			; <UNDEFINED> instruction: 0xf7fe4479
    6af0:			; <UNDEFINED> instruction: 0xe7affffd
    6af4:			; <UNDEFINED> instruction: 0x4c194b0f
    6af8:	ldrbtmi	r5, [ip], #-2291	; 0xfffff70d
    6afc:			; <UNDEFINED> instruction: 0xf7fb681e
    6b00:	ldmdbmi	r7, {r5, r6, r8, r9, fp, sp, lr, pc}
    6b04:	ldrbtmi	r4, [r9], #-2583	; 0xfffff5e9
    6b08:	tstls	r1, r0, lsl #8
    6b0c:	tstcs	r1, sl, ror r4
    6b10:	ldrtmi	r4, [r0], -r3, lsl #12
    6b14:	stc	7, cr15, [r0], #-1004	; 0xfffffc14
    6b18:			; <UNDEFINED> instruction: 0xf5054913
    6b1c:	strtmi	r7, [sl], -r8, asr #1
    6b20:			; <UNDEFINED> instruction: 0xf7fe4479
    6b24:	strb	pc, [r3, r3, ror #31]	; <UNPREDICTABLE>
    6b28:	andeq	sl, r1, r6, asr r3
    6b2c:	andeq	sl, r1, r4, ror #15
    6b30:			; <UNDEFINED> instruction: 0x0001a7bc
    6b34:	andeq	r0, r0, r4, lsl #5
    6b38:	andeq	r8, r0, r2, ror #17
    6b3c:	andeq	r8, r0, r0, lsr #18
    6b40:			; <UNDEFINED> instruction: 0x000088ba
    6b44:	andeq	r8, r0, r6, lsl #22
    6b48:	andeq	sl, r1, r0, ror #14
    6b4c:	muleq	r0, r2, r8
    6b50:	ldrdeq	r8, [r0], -r2
    6b54:	andeq	r8, r0, ip, ror #16
    6b58:	andeq	r8, r0, r4, asr #21
    6b5c:	andeq	r8, r0, lr, asr r8
    6b60:	muleq	r0, lr, r8
    6b64:	andeq	r8, r0, r8, lsr r8
    6b68:	andeq	r8, r0, r0, ror sl
    6b6c:	stmdbmi	r2!, {r0, r5, r6, r8, r9, fp, lr}^
    6b70:	ldrbtmi	r4, [fp], #-2658	; 0xfffff59e
    6b74:	push	{r0, r3, r4, r5, r6, sl, lr}
    6b78:	strdlt	r4, [r5], #240	; 0xf0	; <UNPREDICTABLE>
    6b7c:			; <UNDEFINED> instruction: 0xf500588a
    6b80:	ldmdavs	fp, {r3, r6, r7, r8, fp, ip, sp, lr}
    6b84:			; <UNDEFINED> instruction: 0xf8df4606
    6b88:	ldmdavs	r2, {r3, r4, r5, r6, r8, pc}
    6b8c:			; <UNDEFINED> instruction: 0xf04f9263
    6b90:	ldreq	r0, [sl, -r0, lsl #4]
    6b94:			; <UNDEFINED> instruction: 0xf10044f8
    6b98:			; <UNDEFINED> instruction: 0xf8d68084
    6b9c:	stmdacs	r0, {r2, r4, r7, r8}
    6ba0:	addshi	pc, ip, r0
    6ba4:	mrrc	7, 15, pc, ip, cr11	; <UNPREDICTABLE>
    6ba8:			; <UNDEFINED> instruction: 0xf8df4f56
    6bac:	blmi	15f3124 <__assert_fail@plt+0x15f0be0>
    6bb0:	ldrbtmi	r4, [fp], #1151	; 0x47f
    6bb4:	movwls	r4, #9339	; 0x247b
    6bb8:			; <UNDEFINED> instruction: 0xf8d69003
    6bbc:			; <UNDEFINED> instruction: 0xf7fb0194
    6bc0:			; <UNDEFINED> instruction: 0x4604ec3e
    6bc4:	eorsle	r2, sl, r0, lsl #16
    6bc8:			; <UNDEFINED> instruction: 0xf104683b
    6bcc:			; <UNDEFINED> instruction: 0x071b0513
    6bd0:	cfstrdvc	mvd13, [r3], #312	; 0x138
    6bd4:	eorsle	r2, lr, lr, lsr #22
    6bd8:	blcs	ba5f6c <__assert_fail@plt+0xba3a28>
    6bdc:	stclvc	0, cr13, [r3], #260	; 0x104
    6be0:	mvnle	r2, ip, ror #22
    6be4:	stclne	8, cr7, [sl], #-428	; 0xfffffe54
    6be8:	mvnle	r2, pc, ror #22
    6bec:	svccc	0x0001f812
    6bf0:	mvnle	r2, pc, ror #22
    6bf4:	blcs	1c24d48 <__assert_fail@plt+0x1c22804>
    6bf8:	ldfged	f5, [lr], {223}	; 0xdf
    6bfc:	vst1.16	{d20-d21}, [pc], r4
    6c00:	strls	r7, [r1, #-905]	; 0xfffffc77
    6c04:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    6c08:	andls	r4, r0, #32, 12	; 0x2000000
    6c0c:			; <UNDEFINED> instruction: 0xf7fb2201
    6c10:	movwcs	lr, #3208	; 0xc88
    6c14:	strtmi	r9, [r2], -r3, lsl #18
    6c18:	andcs	r9, r3, r0, lsl #6
    6c1c:			; <UNDEFINED> instruction: 0xf7fbab04
    6c20:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    6c24:	strtmi	sp, [r9], -r9, asr #3
    6c28:			; <UNDEFINED> instruction: 0xf7ff4630
    6c2c:	teqlt	r8, r3, ror #29	; <UNPREDICTABLE>
    6c30:			; <UNDEFINED> instruction: 0x0194f8d6
    6c34:	stc	7, cr15, [r2], {251}	; 0xfb
    6c38:	stmdacs	r0, {r2, r9, sl, lr}
    6c3c:	andcs	sp, r1, r4, asr #3
    6c40:	blmi	b99518 <__assert_fail@plt+0xb96fd4>
    6c44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6c48:	blls	18e0cb8 <__assert_fail@plt+0x18de774>
    6c4c:	qdaddle	r4, sl, lr
    6c50:	pop	{r0, r2, r5, r6, ip, sp, pc}
    6c54:	stmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    6c58:	adcle	r2, lr, r0, lsl #22
    6c5c:	blcs	ba5ff0 <__assert_fail@plt+0xba3aac>
    6c60:	stmdavc	fp!, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
    6c64:			; <UNDEFINED> instruction: 0xd1ba2b2e
    6c68:	blcs	24f1c <__assert_fail@plt+0x229d8>
    6c6c:	ldr	sp, [r6, r5, lsr #1]!
    6c70:			; <UNDEFINED> instruction: 0xf8584b29
    6c74:			; <UNDEFINED> instruction: 0xf8d33003
    6c78:			; <UNDEFINED> instruction: 0xf7fba000
    6c7c:	bls	c170c <__assert_fail@plt+0xbf1c8>
    6c80:	andls	r4, r1, #622592	; 0x98000
    6c84:			; <UNDEFINED> instruction: 0x465a4479
    6c88:	mrscs	r9, (UNDEF: 17)
    6c8c:	ldrbmi	r4, [r0], -r3, lsl #12
    6c90:	bl	18c4c84 <__assert_fail@plt+0x18c2740>
    6c94:	strtmi	r4, [sl], -r2, lsr #18
    6c98:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    6c9c:			; <UNDEFINED> instruction: 0xff26f7fe
    6ca0:	blmi	780b04 <__assert_fail@plt+0x77e5c0>
    6ca4:			; <UNDEFINED> instruction: 0xf8584c1f
    6ca8:	ldrbtmi	r3, [ip], #-3
    6cac:			; <UNDEFINED> instruction: 0xf7fb681d
    6cb0:	ldmdbmi	sp, {r3, r7, r9, fp, sp, lr, pc}
    6cb4:	ldrbtmi	r4, [r9], #-2589	; 0xfffff5e3
    6cb8:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    6cbc:	tstcs	r1, r1, lsl #2
    6cc0:	strtmi	r4, [r8], -r3, lsl #12
    6cc4:	bl	1244cb8 <__assert_fail@plt+0x1242774>
    6cc8:			; <UNDEFINED> instruction: 0x46484919
    6ccc:			; <UNDEFINED> instruction: 0xf7fe4479
    6cd0:			; <UNDEFINED> instruction: 0xf8d6ff0d
    6cd4:	stmdacs	r0, {r2, r4, r7, r8}
    6cd8:	svcge	0x0064f47f
    6cdc:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    6ce0:	ldmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ce4:	orrseq	pc, r4, r6, asr #17
    6ce8:	adcle	r2, r8, r0, lsl #16
    6cec:			; <UNDEFINED> instruction: 0xf7fbe75a
    6cf0:	svclt	0x0000e96a
    6cf4:	muleq	r1, r6, r6
    6cf8:	andeq	sl, r1, r4, ror #3
    6cfc:	andeq	r0, r0, ip, ror r2
    6d00:	andeq	sl, r1, r4, asr #3
    6d04:	andeq	sl, r1, r8, asr r6
    6d08:	muleq	r0, r2, r7
    6d0c:	strdeq	r8, [r0], -r0
    6d10:	andeq	r8, r0, sl, ror #19
    6d14:	andeq	sl, r1, r4, lsl r1
    6d18:	andeq	r0, r0, r4, lsl #5
    6d1c:	ldrdeq	r8, [r0], -r4
    6d20:	andeq	r8, r0, r2, asr #18
    6d24:	andeq	r8, r0, lr, lsr #13
    6d28:	andeq	r8, r0, lr, ror #13
    6d2c:	andeq	r8, r0, sl, lsl #13
    6d30:	strdeq	r8, [r0], -ip
    6d34:	andeq	r8, r0, lr, ror r7
    6d38:	svcmi	0x00f0e92d
    6d3c:	blmi	13d8558 <__assert_fail@plt+0x13d6014>
    6d40:	cfstr32pl	mvfx15, [r2, #-692]	; 0xfffffd4c
    6d44:	addlt	r4, r7, lr, asr #16
    6d48:	ldrbtmi	r4, [fp], #-2382	; 0xfffff6b2
    6d4c:			; <UNDEFINED> instruction: 0xf50d4478
    6d50:	ldmdavs	fp, {r1, r9, ip, lr}
    6d54:	stmdapl	r1, {r2, r4, r9, ip, sp}^
    6d58:	stmibvc	r8, {r0, r2, r8, sl, ip, sp, lr, pc}^
    6d5c:	ldrdhi	pc, [r8, -pc]!	; <UNPREDICTABLE>
    6d60:	andsvs	r6, r1, r9, lsl #16
    6d64:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    6d68:	ldrbtmi	r0, [r8], #1818	; 0x71a
    6d6c:			; <UNDEFINED> instruction: 0xf8d5d46b
    6d70:	bcs	f3b8 <__assert_fail@plt+0xce74>
    6d74:			; <UNDEFINED> instruction: 0xf8dfd05a
    6d78:	mcrge	1, 0, sl, cr6, cr4, {0}
    6d7c:	streq	pc, [r8, -r6, lsr #3]
    6d80:	ldrbtmi	sl, [sl], #3109	; 0xc25
    6d84:	ldrtmi	lr, [r9], -r7
    6d88:			; <UNDEFINED> instruction: 0xf7ff4628
    6d8c:	stmdacs	r0, {r0, r1, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    6d90:			; <UNDEFINED> instruction: 0xf8d5d03c
    6d94:	vst4.32	{d18,d20,d22,d24}, [pc :64], r0
    6d98:	strtmi	r5, [r0], -r0, lsl #2
    6d9c:	stmia	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6da0:	suble	r2, lr, r0, lsl #16
    6da4:	andeq	pc, ip, #-2147483607	; 0x80000029
    6da8:			; <UNDEFINED> instruction: 0x4651463b
    6dac:			; <UNDEFINED> instruction: 0xf7fb4620
    6db0:	stmdacs	r2, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    6db4:			; <UNDEFINED> instruction: 0xf856d1ed
    6db8:	blcs	1d5df0 <__assert_fail@plt+0x1d38ac>
    6dbc:	blmi	d3b568 <__assert_fail@plt+0xd39024>
    6dc0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6dc4:	ldrble	r0, [lr, #1819]	; 0x71b
    6dc8:			; <UNDEFINED> instruction: 0xf8584b32
    6dcc:			; <UNDEFINED> instruction: 0xf8d33003
    6dd0:			; <UNDEFINED> instruction: 0xf7fbb000
    6dd4:	ldmdbmi	r0!, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    6dd8:	ldrdgt	pc, [r0], #143	; 0x8f
    6ddc:	ldrbtmi	r4, [r9], #-2608	; 0xfffff5d0
    6de0:	strdls	r4, [r1, -ip]
    6de4:	tstcs	r1, sl, ror r4
    6de8:	andgt	pc, r0, sp, asr #17
    6dec:	ldrbmi	r4, [r8], -r3, lsl #12
    6df0:	b	fecc4de4 <__assert_fail@plt+0xfecc28a0>
    6df4:	strbmi	r4, [r8], -fp, lsr #18
    6df8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    6dfc:	mrc2	7, 3, pc, cr6, cr14, {7}
    6e00:			; <UNDEFINED> instruction: 0x46284639
    6e04:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
    6e08:	bicle	r2, r2, r0, lsl #16
    6e0c:			; <UNDEFINED> instruction: 0xf50d4926
    6e10:	bmi	71ba20 <__assert_fail@plt+0x7194dc>
    6e14:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    6e18:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    6e1c:	subsmi	r6, r1, sl, lsl r8
    6e20:			; <UNDEFINED> instruction: 0xf50dd12a
    6e24:	andlt	r5, r7, r2, lsl #26
    6e28:	svchi	0x00f0e8bd
    6e2c:	stmdami	r0!, {r0, r1, r2, r3, r4, r8, fp, lr}
    6e30:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6e34:	bl	844e28 <__assert_fail@plt+0x8428e4>
    6e38:			; <UNDEFINED> instruction: 0xf8c54602
    6e3c:	stmdacs	r0, {r4, r7, r8}
    6e40:	mulcs	r1, r9, r1
    6e44:	blmi	500dd4 <__assert_fail@plt+0x4fe890>
    6e48:			; <UNDEFINED> instruction: 0xf8584c1a
    6e4c:	ldrbtmi	r3, [ip], #-3
    6e50:			; <UNDEFINED> instruction: 0xf7fb681e
    6e54:	ldmdbmi	r8, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    6e58:	ldrbtmi	r4, [r9], #-2584	; 0xfffff5e8
    6e5c:	tstls	r1, r0, lsl #8
    6e60:	tstcs	r1, sl, ror r4
    6e64:	ldrtmi	r4, [r0], -r3, lsl #12
    6e68:	b	1dc4e5c <__assert_fail@plt+0x1dc2918>
    6e6c:			; <UNDEFINED> instruction: 0x46484914
    6e70:			; <UNDEFINED> instruction: 0xf7fe4479
    6e74:			; <UNDEFINED> instruction: 0xe77afe3b
    6e78:	stmia	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e7c:			; <UNDEFINED> instruction: 0x0001a4be
    6e80:	andeq	sl, r1, ip
    6e84:	andeq	r0, r0, ip, ror r2
    6e88:	andeq	r9, r1, lr, ror #31
    6e8c:			; <UNDEFINED> instruction: 0x000088b6
    6e90:	andeq	sl, r1, r8, asr #8
    6e94:	andeq	r0, r0, r4, lsl #5
    6e98:	andeq	r8, r0, r6, asr #11
    6e9c:	andeq	r8, r0, r8, ror r5
    6ea0:	andeq	r8, r0, r0, ror #10
    6ea4:	andeq	r8, r0, r6, asr r8
    6ea8:	andeq	r9, r1, r2, asr #30
    6eac:	strdeq	r8, [r0], -r0
    6eb0:	strdeq	r8, [r0], -r2
    6eb4:	andeq	r8, r0, sl, lsl #10
    6eb8:	andeq	r8, r0, sl, asr #10
    6ebc:	andeq	r8, r0, r4, ror #9
    6ec0:	muleq	r0, r8, r7
    6ec4:	blmi	fe2598ec <__assert_fail@plt+0xfe2573a8>
    6ec8:	push	{r1, r3, r4, r5, r6, sl, lr}
    6ecc:	strdlt	r4, [r9], r0
    6ed0:	svcmi	0x008758d3
    6ed4:	movwls	r6, #30747	; 0x781b
    6ed8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6edc:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    6ee0:	rscshi	pc, ip, r0
    6ee4:			; <UNDEFINED> instruction: 0x31acf890
    6ee8:	ldrbeq	r4, [lr, r4, lsl #12]
    6eec:	andcs	fp, r1, r8, asr #30
    6ef0:	blmi	fe03bf54 <__assert_fail@plt+0xfe039a10>
    6ef4:	stmibvc	r8, {r2, r8, sl, ip, sp, lr, pc}^
    6ef8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6efc:	strble	r0, [r8], #-1821	; 0xfffff8e3
    6f00:	asrspl	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    6f04:	streq	pc, [r2, #-21]	; 0xffffffeb
    6f08:			; <UNDEFINED> instruction: 0xf8d4d017
    6f0c:			; <UNDEFINED> instruction: 0x46203098
    6f10:	msreq	SPSR_, #3
    6f14:			; <UNDEFINED> instruction: 0xf0002b40
    6f18:			; <UNDEFINED> instruction: 0xf7ff80a4
    6f1c:	stmdacs	r0, {r0, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    6f20:	bmi	1d7b478 <__assert_fail@plt+0x1d78f34>
    6f24:	ldrbtmi	r4, [sl], #-2929	; 0xfffff48f
    6f28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6f2c:	subsmi	r9, sl, r7, lsl #22
    6f30:	sbcshi	pc, r7, r0, asr #32
    6f34:	pop	{r0, r3, ip, sp, pc}
    6f38:			; <UNDEFINED> instruction: 0xf89483f0
    6f3c:	ldreq	r3, [r8, ip, lsr #3]
    6f40:	blmi	1bbc484 <__assert_fail@plt+0x1bb9f40>
    6f44:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6f48:			; <UNDEFINED> instruction: 0xf1000719
    6f4c:			; <UNDEFINED> instruction: 0xf8d48090
    6f50:	andcc	r2, r1, #152, 2	; 0x26
    6f54:	orrscs	pc, r8, r4, asr #17
    6f58:			; <UNDEFINED> instruction: 0xdc3c2a07
    6f5c:	ldrdhi	pc, [r0, pc]!	; <UNPREDICTABLE>
    6f60:	ldrbtmi	sl, [r8], #3587	; 0xe03
    6f64:			; <UNDEFINED> instruction: 0xf8d4e006
    6f68:	andcc	r2, r1, #152, 2	; 0x26
    6f6c:	orrscs	pc, r8, r4, asr #17
    6f70:			; <UNDEFINED> instruction: 0xdc302a07
    6f74:	stmib	sp, {r4, r8, r9, sp}^
    6f78:	ldrmi	r8, [r9], -r0, lsl #4
    6f7c:	ldrtmi	r2, [r0], -r1, lsl #4
    6f80:	b	ff3c4f74 <__assert_fail@plt+0xff3c2a30>
    6f84:			; <UNDEFINED> instruction: 0x46204631
    6f88:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    6f8c:	mvnle	r2, r0, lsl #16
    6f90:	blmi	1740eb4 <__assert_fail@plt+0x173e970>
    6f94:	ldmpl	fp!, {r2, r3, r4, r6, r8, sl, fp, lr}^
    6f98:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    6f9c:	ldmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6fa0:	bmi	16d9510 <__assert_fail@plt+0x16d6fcc>
    6fa4:	strls	r4, [r0, #-1145]	; 0xfffffb87
    6fa8:	tstls	r1, sl, ror r4
    6fac:	strmi	r2, [r3], -r1, lsl #2
    6fb0:			; <UNDEFINED> instruction: 0xf7fb4630
    6fb4:	ldmdbmi	r7, {r1, r4, r6, r7, r8, fp, sp, lr, pc}^
    6fb8:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    6fbc:	ldc2	7, cr15, [r6, #1016]	; 0x3f8
    6fc0:	asrspl	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    6fc4:	streq	pc, [r2, #-21]	; 0xffffffeb
    6fc8:			; <UNDEFINED> instruction: 0xe79ed0b7
    6fcc:			; <UNDEFINED> instruction: 0xf7ff4620
    6fd0:	ldrdcs	pc, [r1], -r7
    6fd4:			; <UNDEFINED> instruction: 0xf894e7a5
    6fd8:	vrhadd.u32	d19, d31, d28
    6fdc:			; <UNDEFINED> instruction: 0xf8840341
    6fe0:			; <UNDEFINED> instruction: 0xf8d431ac
    6fe4:	movtlt	r3, #45468	; 0xb19c
    6fe8:			; <UNDEFINED> instruction: 0x5198f8d4
    6fec:	ldrdeq	pc, [r0, r4]!
    6ff0:	addmi	r3, r5, #4194304	; 0x400000
    6ff4:	orrspl	pc, r8, r4, asr #17
    6ff8:			; <UNDEFINED> instruction: 0xf8dfdae8
    6ffc:	mcrge	1, 0, r8, cr3, cr12, {0}
    7000:	strd	r4, [r8], -r8
    7004:			; <UNDEFINED> instruction: 0x5198f8d4
    7008:	ldrdcc	pc, [r0, r4]!
    700c:			; <UNDEFINED> instruction: 0xf8c43501
    7010:	addsmi	r5, sp, #152, 2	; 0x26
    7014:			; <UNDEFINED> instruction: 0xf8d4dada
    7018:	tstcs	r0, #156, 2	; 0x27
    701c:	andcs	r4, r1, #26214400	; 0x1900000
    7020:			; <UNDEFINED> instruction: 0xf8574630
    7024:	stmib	sp, {r0, r2, r5, ip, lr}^
    7028:			; <UNDEFINED> instruction: 0xf7fb8500
    702c:			; <UNDEFINED> instruction: 0x4631ea7a
    7030:			; <UNDEFINED> instruction: 0xf7ff4620
    7034:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    7038:	ldrb	sp, [r2, -r4, ror #3]!
    703c:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    7040:			; <UNDEFINED> instruction: 0x071a681b
    7044:			; <UNDEFINED> instruction: 0xf8d4d432
    7048:			; <UNDEFINED> instruction: 0xf5043098
    704c:	ldreq	r7, [fp], -lr, asr #3
    7050:	ldmdami	r3!, {r1, r2, r5, sl, ip, lr, pc}
    7054:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    7058:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    705c:	asreq	pc, r4, #17	; <UNPREDICTABLE>
    7060:			; <UNDEFINED> instruction: 0xf7ffe7c7
    7064:	stmdacs	r0, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}
    7068:	svcge	0x005bf43f
    706c:	blmi	980f2c <__assert_fail@plt+0x97e9e8>
    7070:	ldmpl	fp!, {r2, r3, r5, r9, sl, fp, lr}^
    7074:			; <UNDEFINED> instruction: 0xf8d3447e
    7078:			; <UNDEFINED> instruction: 0xf7fb8000
    707c:	stmdbmi	sl!, {r1, r5, r7, fp, sp, lr, pc}
    7080:	ldrbtmi	r4, [r9], #-2602	; 0xfffff5d6
    7084:	tstls	r1, r0, lsl #12
    7088:	tstcs	r1, sl, ror r4
    708c:	strbmi	r4, [r0], -r3, lsl #12
    7090:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7094:	strbmi	r4, [r8], -r6, lsr #18
    7098:			; <UNDEFINED> instruction: 0xf7fe4479
    709c:	ldrb	pc, [r6, -r7, lsr #26]	; <UNPREDICTABLE>
    70a0:	andcs	r4, r0, #36, 16	; 0x240000
    70a4:			; <UNDEFINED> instruction: 0xf7fe4478
    70a8:	bfi	pc, r9, (invalid: 28:23)	; <UNPREDICTABLE>
    70ac:	vmovmi.32	d2[1], r4
    70b0:	ldrbtmi	r5, [lr], #-2299	; 0xfffff705
    70b4:			; <UNDEFINED> instruction: 0xf7fb681f
    70b8:	stmdbmi	r0!, {r2, r7, fp, sp, lr, pc}
    70bc:	ldrbtmi	r4, [r9], #-2592	; 0xfffff5e0
    70c0:	tstls	r1, r0, lsl #12
    70c4:	tstcs	r1, sl, ror r4
    70c8:	ldrtmi	r4, [r8], -r3, lsl #12
    70cc:	stmdb	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70d0:			; <UNDEFINED> instruction: 0x4648491c
    70d4:			; <UNDEFINED> instruction: 0xf7fe4479
    70d8:	ldr	pc, [r4, r9, lsl #26]!
    70dc:	andseq	pc, r5, pc, rrx
    70e0:			; <UNDEFINED> instruction: 0xf7fae71f
    70e4:	svclt	0x0000ef70
    70e8:	muleq	r1, r0, lr
    70ec:	andeq	r0, r0, ip, ror r2
    70f0:	andeq	r9, r1, ip, ror lr
    70f4:	andeq	sl, r1, r0, lsl r3
    70f8:	andeq	r9, r1, r2, lsr lr
    70fc:	andeq	sl, r1, r4, asr #5
    7100:	andeq	r8, r0, r6, lsl r7
    7104:	andeq	r0, r0, r4, lsl #5
    7108:	andeq	r8, r0, r0, asr #7
    710c:	andeq	r8, r0, r0, lsl #8
    7110:	muleq	r0, ip, r3
    7114:	andeq	r8, r0, r2, lsr #13
    7118:	andeq	r8, r0, r8, ror r6
    711c:	andeq	sl, r1, sl, asr #3
    7120:	andeq	r8, r0, sl, ror #6
    7124:	andeq	r8, r0, r4, ror #5
    7128:	andeq	r8, r0, r2, lsr #6
    712c:			; <UNDEFINED> instruction: 0x000082bc
    7130:	andeq	r8, r0, ip, asr #11
    7134:	andeq	r8, r0, r0, asr r4
    7138:	andeq	r8, r0, r6, lsr #5
    713c:	andeq	r8, r0, r6, ror #5
    7140:	andeq	r8, r0, r0, lsl #5
    7144:	andeq	r8, r0, ip, lsr #11
    7148:	blmi	ad99f8 <__assert_fail@plt+0xad74b4>
    714c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    7150:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    7154:	strmi	r4, [r4], -lr, lsl #12
    7158:	ldmdavs	fp, {r3, r5, r8, sl, fp, lr}
    715c:			; <UNDEFINED> instruction: 0xf04f9303
    7160:			; <UNDEFINED> instruction: 0xf7fe0300
    7164:	ldrbtmi	pc, [sp], #-3339	; 0xfffff2f5	; <UNPREDICTABLE>
    7168:	bmi	973610 <__assert_fail@plt+0x9710cc>
    716c:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    7170:	ldc2	0, cr15, [r8, #12]!
    7174:			; <UNDEFINED> instruction: 0x4620b170
    7178:			; <UNDEFINED> instruction: 0xf908f7ff
    717c:	movwls	r2, #8960	; 0x2300
    7180:	blle	5d7be8 <__assert_fail@plt+0x5d56a4>
    7184:			; <UNDEFINED> instruction: 0xf005a902
    7188:	stmdblt	r8, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    718c:	ldrbne	r9, [r3, r2, lsl #20]
    7190:	movwcs	lr, #2502	; 0x9c6
    7194:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    7198:			; <UNDEFINED> instruction: 0xf0106818
    719c:	tstle	ip, r4
    71a0:	blmi	559a0c <__assert_fail@plt+0x5574c8>
    71a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    71a8:	blls	e1218 <__assert_fail@plt+0xdecd4>
    71ac:	tstle	lr, sl, asr r0
    71b0:	ldcllt	0, cr11, [r0, #-16]!
    71b4:	andseq	pc, r5, pc, rrx
    71b8:	blmi	541188 <__assert_fail@plt+0x53ec44>
    71bc:	ldcmi	8, cr5, [r4, #-940]	; 0xfffffc54
    71c0:			; <UNDEFINED> instruction: 0xf7fa681e
    71c4:	ldmdbmi	r3, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    71c8:	bmi	4d83c4 <__assert_fail@plt+0x4d5e80>
    71cc:	strls	r4, [r0, #-1145]	; 0xfffffb87
    71d0:	tstls	r1, sl, ror r4
    71d4:	strmi	r2, [r3], -r1, lsl #2
    71d8:			; <UNDEFINED> instruction: 0xf7fb4630
    71dc:	stmdbmi	pc, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
    71e0:	andcs	r4, r0, #32, 12	; 0x2000000
    71e4:			; <UNDEFINED> instruction: 0xf7fe4479
    71e8:	andcs	pc, r0, r1, lsl #25
    71ec:			; <UNDEFINED> instruction: 0xf7fae7d8
    71f0:	svclt	0x0000eeea
    71f4:	andeq	r9, r1, ip, lsl #24
    71f8:	andeq	r0, r0, ip, ror r2
    71fc:	strdeq	r9, [r1], -r2
    7200:	andeq	r8, r0, r6, lsr #10
    7204:	andeq	sl, r1, r2, ror r0
    7208:			; <UNDEFINED> instruction: 0x00019bb4
    720c:	andeq	r0, r0, r4, lsl #5
    7210:	muleq	r0, r0, r1
    7214:	andeq	r8, r0, r8, lsl #3
    7218:	andeq	r8, r0, r4, ror r1
    721c:	andeq	r8, r0, ip, asr #9
    7220:	mvnsmi	lr, sp, lsr #18
    7224:	strmi	fp, [r8], r2, lsl #1
    7228:			; <UNDEFINED> instruction: 0xf7fe4605
    722c:	svcmi	0x0028fca7
    7230:	tstlt	r8, #2130706432	; 0x7f000000
    7234:	strbmi	r4, [r1], -r7, lsr #20
    7238:			; <UNDEFINED> instruction: 0xf003447a
    723c:			; <UNDEFINED> instruction: 0x4604fd53
    7240:			; <UNDEFINED> instruction: 0xf8d5b168
    7244:			; <UNDEFINED> instruction: 0xf0133098
    7248:	andle	r0, sl, r0, asr #12
    724c:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    7250:	smmlaeq	fp, fp, r8, r6
    7254:			; <UNDEFINED> instruction: 0x4620d41a
    7258:	pop	{r1, ip, sp, pc}
    725c:	strcs	r8, [r0], #-496	; 0xfffffe10
    7260:			; <UNDEFINED> instruction: 0x4628e7f4
    7264:	blx	1845268 <__assert_fail@plt+0x1842d24>
    7268:			; <UNDEFINED> instruction: 0xf1b8b360
    726c:	rscsle	r0, r6, r0, lsl #30
    7270:	movwcs	lr, #35280	; 0x89d0
    7274:	stmib	r8, {r2, r4, r5, r9, sl, lr}^
    7278:	strb	r2, [r7, r0, lsl #6]!
    727c:			; <UNDEFINED> instruction: 0x3098f8d5
    7280:	ldreq	pc, [r5], #-111	; 0xffffff91
    7284:			; <UNDEFINED> instruction: 0x0640f013
    7288:	strb	sp, [sl, r0, ror #3]!
    728c:	vmovmi.32	r4, d4[0]
    7290:	ldrbtmi	r5, [lr], #-2299	; 0xfffff705
    7294:			; <UNDEFINED> instruction: 0xf7fa681f
    7298:	ldmdbmi	r2, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    729c:	ldrbtmi	r4, [r9], #-2578	; 0xfffff5ee
    72a0:	tstls	r1, r0, lsl #12
    72a4:	tstcs	r1, sl, ror r4
    72a8:	ldrtmi	r4, [r8], -r3, lsl #12
    72ac:	ldmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72b0:	strtmi	r4, [r8], -lr, lsl #18
    72b4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    72b8:	ldc2	7, cr15, [r8], {254}	; 0xfe
    72bc:	andlt	r4, r2, r0, lsr #12
    72c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    72c4:	svc	0x00c6f7fa
    72c8:	rsbmi	r6, r4, #4, 16	; 0x40000
    72cc:	svclt	0x0000e7be
    72d0:	andeq	r9, r1, r8, lsr #22
    72d4:	muleq	r0, r0, r4
    72d8:			; <UNDEFINED> instruction: 0x00019fba
    72dc:	andeq	r0, r0, r4, lsl #5
    72e0:	andeq	r8, r0, r6, asr #1
    72e4:	strheq	r8, [r0], -r6
    72e8:	andeq	r8, r0, r0, lsr #1
    72ec:	andeq	r8, r0, r2, lsr #8
    72f0:	strdlt	fp, [r3], r0
    72f4:	strmi	r4, [r7], -ip, lsl #12
    72f8:	blx	5c52fc <__assert_fail@plt+0x5c2db8>
    72fc:	ldrbtmi	r4, [lr], #-3607	; 0xfffff1e9
    7300:			; <UNDEFINED> instruction: 0x4625b338
    7304:	bvs	ff0f375c <__assert_fail@plt+0xff0f1218>
    7308:	eorvs	r2, r3, r0, lsl #10
    730c:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    7310:	smmlaeq	fp, fp, r8, r6
    7314:	strtmi	sp, [r8], -r2, lsl #8
    7318:	ldcllt	0, cr11, [r0, #12]!
    731c:			; <UNDEFINED> instruction: 0x4c124b11
    7320:	ldrbtmi	r5, [ip], #-2291	; 0xfffff70d
    7324:			; <UNDEFINED> instruction: 0xf7fa681e
    7328:	ldmdbmi	r0, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    732c:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
    7330:	tstls	r1, r0, lsl #8
    7334:	tstcs	r1, sl, ror r4
    7338:	ldrtmi	r4, [r0], -r3, lsl #12
    733c:	stmda	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7340:	ldrtmi	r4, [r8], -ip, lsl #18
    7344:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    7348:	blx	ff44534a <__assert_fail@plt+0xff442e06>
    734c:	andlt	r4, r3, r8, lsr #12
    7350:			; <UNDEFINED> instruction: 0xf7fabdf0
    7354:	stmdavs	r5, {r7, r8, r9, sl, fp, sp, lr, pc}
    7358:	ldrb	r4, [r7, sp, ror #4]
    735c:	andeq	r9, r1, sl, asr sl
    7360:	strdeq	r9, [r1], -sl
    7364:	andeq	r0, r0, r4, lsl #5
    7368:	andeq	r8, r0, r6, lsr r0
    736c:	andeq	r8, r0, r6, lsr #32
    7370:	andeq	r8, r0, r0, lsl r0
    7374:	andeq	r8, r0, sl, lsr #7
    7378:	strdlt	fp, [r3], r0
    737c:			; <UNDEFINED> instruction: 0xf7ff4606
    7380:	vldrmi.16	s30, [r3, #-422]	; 0xfffffe5a	; <UNPREDICTABLE>
    7384:			; <UNDEFINED> instruction: 0x4604447d
    7388:	ldrbtcc	fp, [r8], #-280	; 0xfffffee8
    738c:	andlt	r4, r3, r0, lsr #12
    7390:	blmi	436b58 <__assert_fail@plt+0x434614>
    7394:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7398:	ldrble	r0, [r7, #1883]!	; 0x75b
    739c:	stmiapl	fp!, {r1, r2, r3, r8, r9, fp, lr}^
    73a0:	ldmdavs	pc, {r1, r2, r3, r8, sl, fp, lr}	; <UNPREDICTABLE>
    73a4:	svc	0x000cf7fa
    73a8:	ldrbtmi	r4, [sp], #-2317	; 0xfffff6f3
    73ac:	ldrbtmi	r4, [r9], #-2573	; 0xfffff5f3
    73b0:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    73b4:	tstcs	r1, r1, lsl #2
    73b8:	ldrtmi	r4, [r8], -r3, lsl #12
    73bc:	svc	0x00ccf7fa
    73c0:	ldrtmi	r4, [r0], -r9, lsl #18
    73c4:			; <UNDEFINED> instruction: 0xf7fe4479
    73c8:			; <UNDEFINED> instruction: 0x4620fb91
    73cc:	ldcllt	0, cr11, [r0, #12]!
    73d0:	ldrdeq	r9, [r1], -r4
    73d4:	andeq	r9, r1, r4, ror lr
    73d8:	andeq	r0, r0, r4, lsl #5
    73dc:	andeq	r7, r0, lr, lsr #31
    73e0:	andeq	r7, r0, r6, lsr #31
    73e4:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    73e8:	andeq	r8, r0, r8, asr #6
    73ec:	strdlt	fp, [r3], r0
    73f0:	strmi	r4, [r7], -ip, lsl #12
    73f4:			; <UNDEFINED> instruction: 0xf998f7ff
    73f8:	ldrbtmi	r4, [lr], #-3608	; 0xfffff1e8
    73fc:	strtmi	fp, [r5], -r8, asr #6
    7400:	ldmib	r0, {r2, r5, r8, ip, sp, pc}^
    7404:	strcs	r2, [r0, #-768]	; 0xfffffd00
    7408:	movwcs	lr, #2500	; 0x9c4
    740c:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    7410:	smmlaeq	fp, fp, r8, r6
    7414:	strtmi	sp, [r8], -r2, lsl #8
    7418:	ldcllt	0, cr11, [r0, #12]!
    741c:			; <UNDEFINED> instruction: 0x4c124b11
    7420:	ldrbtmi	r5, [ip], #-2291	; 0xfffff70d
    7424:			; <UNDEFINED> instruction: 0xf7fa681e
    7428:	ldmdbmi	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    742c:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
    7430:	tstls	r1, r0, lsl #8
    7434:	tstcs	r1, sl, ror r4
    7438:	ldrtmi	r4, [r0], -r3, lsl #12
    743c:	svc	0x008cf7fa
    7440:	ldrtmi	r4, [r8], -ip, lsl #18
    7444:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    7448:	blx	144544a <__assert_fail@plt+0x1442f06>
    744c:	andlt	r4, r3, r8, lsr #12
    7450:			; <UNDEFINED> instruction: 0xf7fabdf0
    7454:	stmdavs	r5, {r8, r9, sl, fp, sp, lr, pc}
    7458:	ldrb	r4, [r7, sp, ror #4]
    745c:	andeq	r9, r1, lr, asr r9
    7460:	strdeq	r9, [r1], -sl
    7464:	andeq	r0, r0, r4, lsl #5
    7468:	andeq	r7, r0, r6, lsr pc
    746c:	andeq	r7, r0, r6, lsr #30
    7470:	andeq	r7, r0, r0, lsl pc
    7474:	ldrdeq	r8, [r0], -lr
    7478:	strdlt	fp, [r3], r0
    747c:	strmi	r4, [r7], -ip, lsl #12
    7480:			; <UNDEFINED> instruction: 0xf952f7ff
    7484:	ldrbtmi	r4, [lr], #-3608	; 0xfffff1e8
    7488:	strtmi	fp, [r5], -r8, asr #6
    748c:	ldmib	r0, {r2, r5, r8, ip, sp, pc}^
    7490:	strcs	r2, [r0, #-770]	; 0xfffffcfe
    7494:	movwcs	lr, #2500	; 0x9c4
    7498:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    749c:	smmlaeq	fp, fp, r8, r6
    74a0:	strtmi	sp, [r8], -r2, lsl #8
    74a4:	ldcllt	0, cr11, [r0, #12]!
    74a8:			; <UNDEFINED> instruction: 0x4c124b11
    74ac:	ldrbtmi	r5, [ip], #-2291	; 0xfffff70d
    74b0:			; <UNDEFINED> instruction: 0xf7fa681e
    74b4:	ldmdbmi	r0, {r1, r2, r7, r9, sl, fp, sp, lr, pc}
    74b8:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
    74bc:	tstls	r1, r0, lsl #8
    74c0:	tstcs	r1, sl, ror r4
    74c4:	ldrtmi	r4, [r0], -r3, lsl #12
    74c8:	svc	0x0046f7fa
    74cc:	ldrtmi	r4, [r8], -ip, lsl #18
    74d0:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    74d4:	blx	2c54d6 <__assert_fail@plt+0x2c2f92>
    74d8:	andlt	r4, r3, r8, lsr #12
    74dc:			; <UNDEFINED> instruction: 0xf7fabdf0
    74e0:	stmdavs	r5, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    74e4:	ldrb	r4, [r7, sp, ror #4]
    74e8:	ldrdeq	r9, [r1], -r2
    74ec:	andeq	r9, r1, lr, ror #26
    74f0:	andeq	r0, r0, r4, lsl #5
    74f4:	andeq	r7, r0, sl, lsr #29
    74f8:	muleq	r0, sl, lr
    74fc:	andeq	r7, r0, r4, lsl #29
    7500:	andeq	r8, r0, lr, ror #4
    7504:	blmi	759d7c <__assert_fail@plt+0x757838>
    7508:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    750c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    7510:	movwls	r6, #6171	; 0x181b
    7514:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7518:	movwls	r2, #768	; 0x300
    751c:	blx	e4353e <__assert_fail@plt+0xe40ffa>
    7520:	mvnsne	pc, #64, 4
    7524:	movweq	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
    7528:	svclt	0x00c84298
    752c:	stcle	0, cr2, [r9, #-4]
    7530:	blmi	499d84 <__assert_fail@plt+0x497840>
    7534:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7538:	blls	615a8 <__assert_fail@plt+0x5f064>
    753c:	tstle	r9, sl, asr r0
    7540:	ldclt	0, cr11, [r0, #-8]
    7544:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    7548:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    754c:	svc	0x0094f7fa
    7550:	cmnlt	r8, r4, lsl #12
    7554:	strbtmi	r4, [sl], -sp, lsl #18
    7558:			; <UNDEFINED> instruction: 0xf7fa4479
    755c:			; <UNDEFINED> instruction: 0x4603ec9e
    7560:	ldrmi	r4, [ip], -r0, lsr #12
    7564:	svc	0x0004f7fa
    7568:	svclt	0x00082c01
    756c:	sbcsle	r9, pc, r0, lsl #16
    7570:	ldrb	r2, [sp, r0]
    7574:	stc	7, cr15, [r6, #-1000]!	; 0xfffffc18
    7578:	andeq	r9, r1, r0, asr r8
    757c:	andeq	r0, r0, ip, ror r2
    7580:	andeq	r9, r1, r4, lsr #16
    7584:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    7588:	andeq	r8, r0, r2, lsl r2
    758c:	andeq	r8, r0, r4, lsr #2
    7590:	blmi	499ddc <__assert_fail@plt+0x497898>
    7594:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    7598:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    759c:	movwls	r6, #6171	; 0x181b
    75a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    75a4:	blx	ffac55a4 <__assert_fail@plt+0xffac3060>
    75a8:	bmi	373a50 <__assert_fail@plt+0x37150c>
    75ac:	ldrbtmi	r4, [sl], #-1641	; 0xfffff997
    75b0:	stc2	0, cr15, [r2], {3}
    75b4:			; <UNDEFINED> instruction: 0xf7ffb160
    75b8:	bmi	2c7454 <__assert_fail@plt+0x2c4f10>
    75bc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    75c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    75c4:	subsmi	r9, sl, r1, lsl #22
    75c8:	andlt	sp, r3, r4, lsl #2
    75cc:	blx	14574a <__assert_fail@plt+0x143206>
    75d0:	ldrb	r9, [r2, r0, lsl #16]!
    75d4:	ldcl	7, cr15, [r6], #1000	; 0x3e8
    75d8:	andeq	r9, r1, r4, asr #15
    75dc:	andeq	r0, r0, ip, ror r2
    75e0:	ldrdeq	r8, [r0], -r6
    75e4:	muleq	r1, sl, r7
    75e8:	blmi	619e4c <__assert_fail@plt+0x617908>
    75ec:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    75f0:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    75f4:	ldmdavs	fp, {r2, r9, sl, lr}
    75f8:			; <UNDEFINED> instruction: 0xf04f9301
    75fc:			; <UNDEFINED> instruction: 0xf7fe0300
    7600:	msrlt	R8_fiq, sp
    7604:			; <UNDEFINED> instruction: 0x46694a12
    7608:			; <UNDEFINED> instruction: 0xf003447a
    760c:			; <UNDEFINED> instruction: 0xb1b8fbd5
    7610:			; <UNDEFINED> instruction: 0x3098f8d4
    7614:	strle	r0, [sl, #-1627]	; 0xfffff9a5
    7618:	bmi	38f620 <__assert_fail@plt+0x38d0dc>
    761c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    7620:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7624:	subsmi	r9, sl, r1, lsl #22
    7628:	andlt	sp, r2, ip, lsl #2
    762c:			; <UNDEFINED> instruction: 0x4620bd10
    7630:			; <UNDEFINED> instruction: 0xf87af7ff
    7634:	rscle	r2, pc, r0, lsl #16
    7638:			; <UNDEFINED> instruction: 0xf0006b40
    763c:	strb	r0, [ip, r4]!
    7640:	strb	r9, [sl, r0, lsl #16]!
    7644:	ldc	7, cr15, [lr], #1000	; 0x3e8
    7648:	andeq	r9, r1, ip, ror #14
    764c:	andeq	r0, r0, ip, ror r2
    7650:	andeq	r8, r0, ip, lsl #3
    7654:	andeq	r9, r1, sl, lsr r7
    7658:	blmi	619ebc <__assert_fail@plt+0x617978>
    765c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    7660:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    7664:	ldmdavs	fp, {r2, r9, sl, lr}
    7668:			; <UNDEFINED> instruction: 0xf04f9301
    766c:			; <UNDEFINED> instruction: 0xf7fe0300
    7670:	smlawblt	r8, r5, sl, pc	; <UNPREDICTABLE>
    7674:			; <UNDEFINED> instruction: 0x46694a12
    7678:			; <UNDEFINED> instruction: 0xf003447a
    767c:			; <UNDEFINED> instruction: 0xb1b8fb9d
    7680:			; <UNDEFINED> instruction: 0x3098f8d4
    7684:	strle	r0, [sl, #-1627]	; 0xfffff9a5
    7688:	bmi	38f690 <__assert_fail@plt+0x38d14c>
    768c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    7690:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7694:	subsmi	r9, sl, r1, lsl #22
    7698:	andlt	sp, r2, ip, lsl #2
    769c:			; <UNDEFINED> instruction: 0x4620bd10
    76a0:			; <UNDEFINED> instruction: 0xf842f7ff
    76a4:	rscle	r2, pc, r0, lsl #16
    76a8:			; <UNDEFINED> instruction: 0xf0006b40
    76ac:	strb	r0, [ip, r1]!
    76b0:	strb	r9, [sl, r0, lsl #16]!
    76b4:	stc	7, cr15, [r6], {250}	; 0xfa
    76b8:	strdeq	r9, [r1], -ip
    76bc:	andeq	r0, r0, ip, ror r2
    76c0:	andeq	r7, r0, r8, asr lr
    76c4:	andeq	r9, r1, sl, asr #13
    76c8:	blmi	619f2c <__assert_fail@plt+0x6179e8>
    76cc:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    76d0:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    76d4:	ldmdavs	fp, {r2, r9, sl, lr}
    76d8:			; <UNDEFINED> instruction: 0xf04f9301
    76dc:			; <UNDEFINED> instruction: 0xf7fe0300
    76e0:	msrlt	R8_fiq, sp
    76e4:			; <UNDEFINED> instruction: 0x46694a12
    76e8:			; <UNDEFINED> instruction: 0xf003447a
    76ec:			; <UNDEFINED> instruction: 0xb1b8fb65
    76f0:			; <UNDEFINED> instruction: 0x3098f8d4
    76f4:	strle	r0, [sl, #-1627]	; 0xfffff9a5
    76f8:	bmi	38f700 <__assert_fail@plt+0x38d1bc>
    76fc:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    7700:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7704:	subsmi	r9, sl, r1, lsl #22
    7708:	andlt	sp, r2, ip, lsl #2
    770c:			; <UNDEFINED> instruction: 0x4620bd10
    7710:			; <UNDEFINED> instruction: 0xf80af7ff
    7714:	rscle	r2, pc, r0, lsl #16
    7718:			; <UNDEFINED> instruction: 0xf0006b40
    771c:			; <UNDEFINED> instruction: 0xe7ec0010
    7720:	strb	r9, [sl, r0, lsl #16]!
    7724:	mcrr	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    7728:	andeq	r9, r1, ip, lsl #13
    772c:	andeq	r0, r0, ip, ror r2
    7730:	strheq	r8, [r0], -ip
    7734:	andeq	r9, r1, sl, asr r6
    7738:	mvnsmi	lr, sp, lsr #18
    773c:	bmi	14d8f98 <__assert_fail@plt+0x14d6a54>
    7740:	blmi	14f3978 <__assert_fail@plt+0x14f1434>
    7744:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    7748:	ldmpl	r3, {r1, r4, r6, r8, fp, lr}^
    774c:	andcs	r4, r0, #2030043136	; 0x79000000
    7750:	movwls	r6, #47131	; 0xb81b
    7754:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7758:	stmib	sp, {r8, r9, sp}^
    775c:	stmib	sp, {r1, r8, r9, sp}^
    7760:	stmdacs	r0, {r2, r8, r9, sp}
    7764:	blmi	133b840 <__assert_fail@plt+0x13392fc>
    7768:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    776c:	smmlaeq	r8, fp, r8, r6
    7770:			; <UNDEFINED> instruction: 0xb126d43c
    7774:	strtmi	sl, [r0], -r2, lsl #18
    7778:	mrc2	7, 3, pc, cr14, cr15, {7}
    777c:	movtlt	fp, #20888	; 0x5198
    7780:			; <UNDEFINED> instruction: 0xf7ff4620
    7784:	strmi	pc, [r6], -r3, ror #16
    7788:	suble	r2, pc, r0, lsl #16
    778c:			; <UNDEFINED> instruction: 0xf7fa4629
    7790:	stmdacs	r0, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    7794:	ldrtmi	sp, [r0], -sl, asr #2
    7798:	bl	fe945788 <__assert_fail@plt+0xfe943244>
    779c:			; <UNDEFINED> instruction: 0x06da9b16
    77a0:	strcs	sp, [r1, #-1097]	; 0xfffffbb7
    77a4:	stmdbge	r4, {r1, r2, r4, sp, lr, pc}
    77a8:			; <UNDEFINED> instruction: 0xf7ff4620
    77ac:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    77b0:	ldmib	r6, {r0, r2, r5, r6, r7, r8, ip, lr, pc}^
    77b4:	ldmib	sp, {r3, r4, r8}^
    77b8:	addsmi	r2, r9, #134217728	; 0x8000000
    77bc:	addsmi	fp, r0, #8, 30
    77c0:	ldmib	r6, {r0, r1, r2, r8, ip, lr, pc}^
    77c4:	ldmib	sp, {r8}^
    77c8:	addsmi	r2, r9, #4, 6	; 0x10000000
    77cc:	addsmi	fp, r0, #8, 30
    77d0:	strcs	sp, [r0, #-228]	; 0xffffff1c
    77d4:	blmi	b9a0a0 <__assert_fail@plt+0xb97b5c>
    77d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    77dc:	blls	2e184c <__assert_fail@plt+0x2df308>
    77e0:	cmple	r0, sl, asr r0
    77e4:	andlt	r4, ip, r8, lsr #12
    77e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    77ec:	svcmi	0x002d4b2c
    77f0:	ldrbtmi	r5, [pc], #-2251	; 77f8 <__assert_fail@plt+0x52b4>
    77f4:	ldrdhi	pc, [r0], -r3
    77f8:	stcl	7, cr15, [r2], #1000	; 0x3e8
    77fc:	bmi	ad9cac <__assert_fail@plt+0xad7768>
    7800:	smlsdxls	r0, r9, r4, r4
    7804:	tstls	r1, sl, ror r4
    7808:	strmi	r2, [r3], -r1, lsl #2
    780c:			; <UNDEFINED> instruction: 0xf7fa4640
    7810:	strtmi	lr, [r0], -r4, lsr #27
    7814:	ldc2	7, cr15, [r2, #1016]!	; 0x3f8
    7818:	strtmi	r4, [fp], -r5, lsr #18
    781c:			; <UNDEFINED> instruction: 0x46024479
    7820:			; <UNDEFINED> instruction: 0xf7fe4620
    7824:	vmlscs.f16	s30, s0, s7	; <UNPREDICTABLE>
    7828:	str	sp, [r8, r4, lsr #3]!
    782c:	strcs	r4, [r0, #-1584]	; 0xfffff9d0
    7830:	bl	1645820 <__assert_fail@plt+0x16432dc>
    7834:	stmdbge	r6, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    7838:	strcs	r4, [r0], -r0, lsr #12
    783c:	stmib	sp, {r8, r9, sl, sp}^
    7840:			; <UNDEFINED> instruction: 0xf7ff6706
    7844:	strmi	pc, [r5], -pc, ror #16
    7848:	bicle	r2, r2, r0, lsl #16
    784c:	movwcs	lr, #27101	; 0x69dd
    7850:			; <UNDEFINED> instruction: 0x0112e9dd
    7854:	svclt	0x0008428b
    7858:			; <UNDEFINED> instruction: 0xd1bb4282
    785c:	ldreq	r9, [fp, #2838]	; 0xb16
    7860:	stmdbge	r8, {r0, r1, r2, r3, r4, r7, r8, sl, ip, lr, pc}
    7864:	stmib	sp, {r5, r9, sl, lr}^
    7868:			; <UNDEFINED> instruction: 0xf7ff6708
    786c:	stmdacs	r0, {r0, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    7870:	ldmib	sp, {r4, r5, r7, r8, ip, lr, pc}^
    7874:	ldmib	sp, {r3, r8, r9, sp}^
    7878:	addmi	r0, fp, #20, 2
    787c:	addmi	fp, r2, #6, 30
    7880:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    7884:			; <UNDEFINED> instruction: 0xf7fae7a6
    7888:	svclt	0x0000eb9e
    788c:	andeq	r9, r1, r2, lsl r6
    7890:	andeq	r0, r0, ip, ror r2
    7894:	andeq	r9, r1, ip, lsl #12
    7898:	muleq	r1, lr, sl
    789c:	andeq	r9, r1, r0, lsl #11
    78a0:	andeq	r0, r0, r4, lsl #5
    78a4:	andeq	r7, r0, r6, ror #22
    78a8:	andeq	r7, r0, r4, asr fp
    78ac:	andeq	r7, r0, r0, asr #22
    78b0:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    78b4:	mvnsmi	lr, sp, lsr #18
    78b8:	bmi	659118 <__assert_fail@plt+0x656bd4>
    78bc:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
    78c0:			; <UNDEFINED> instruction: 0x461db350
    78c4:			; <UNDEFINED> instruction: 0x46044b17
    78c8:	ldrvs	lr, [r0, #-2496]!	; 0xfffff640
    78cc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    78d0:	andeq	pc, r4, r0, lsl r0	; <UNPREDICTABLE>
    78d4:	andlt	sp, r2, r2, lsl #2
    78d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    78dc:	svcmi	0x00134b12
    78e0:	ldrbtmi	r5, [pc], #-2259	; 78e8 <__assert_fail@plt+0x53a4>
    78e4:	ldrdhi	pc, [r0], -r3
    78e8:	stcl	7, cr15, [sl], #-1000	; 0xfffffc18
    78ec:	bmi	459d34 <__assert_fail@plt+0x4577f0>
    78f0:	smlsdxls	r0, r9, r4, r4
    78f4:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    78f8:	strmi	r2, [r3], -r1, lsl #2
    78fc:			; <UNDEFINED> instruction: 0xf7fa4640
    7900:	stmdbmi	sp, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    7904:	ldrtmi	r4, [r2], -r0, lsr #12
    7908:			; <UNDEFINED> instruction: 0x462b4479
    790c:			; <UNDEFINED> instruction: 0xf8eef7fe
    7910:	andlt	r2, r2, r0
    7914:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7918:	andseq	pc, r5, pc, rrx
    791c:	svclt	0x0000e7db
    7920:	muleq	r1, sl, r4
    7924:	andeq	r9, r1, ip, lsr r9
    7928:	andeq	r0, r0, r4, lsl #5
    792c:	andeq	r7, r0, r6, ror sl
    7930:	andeq	r7, r0, r4, ror #20
    7934:	andeq	r7, r0, lr, asr #20
    7938:			; <UNDEFINED> instruction: 0x00007ebc
    793c:	mvnsmi	lr, sp, lsr #18
    7940:	bmi	6591a0 <__assert_fail@plt+0x656c5c>
    7944:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
    7948:			; <UNDEFINED> instruction: 0x461db350
    794c:			; <UNDEFINED> instruction: 0x46044b17
    7950:	ldrvs	lr, [r2, #-2496]!	; 0xfffff640
    7954:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    7958:	andeq	pc, r4, r0, lsl r0	; <UNPREDICTABLE>
    795c:	andlt	sp, r2, r2, lsl #2
    7960:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7964:	svcmi	0x00134b12
    7968:	ldrbtmi	r5, [pc], #-2259	; 7970 <__assert_fail@plt+0x542c>
    796c:	ldrdhi	pc, [r0], -r3
    7970:	stc	7, cr15, [r6], #-1000	; 0xfffffc18
    7974:	bmi	459dbc <__assert_fail@plt+0x457878>
    7978:	smlsdxls	r0, r9, r4, r4
    797c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    7980:	strmi	r2, [r3], -r1, lsl #2
    7984:			; <UNDEFINED> instruction: 0xf7fa4640
    7988:	stmdbmi	sp, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    798c:	ldrtmi	r4, [r2], -r0, lsr #12
    7990:			; <UNDEFINED> instruction: 0x462b4479
    7994:			; <UNDEFINED> instruction: 0xf8aaf7fe
    7998:	andlt	r2, r2, r0
    799c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    79a0:	andseq	pc, r5, pc, rrx
    79a4:	svclt	0x0000e7db
    79a8:	andeq	r9, r1, r2, lsl r4
    79ac:			; <UNDEFINED> instruction: 0x000198b4
    79b0:	andeq	r0, r0, r4, lsl #5
    79b4:	andeq	r7, r0, lr, ror #19
    79b8:	ldrdeq	r7, [r0], -ip
    79bc:	andeq	r7, r0, r6, asr #19
    79c0:	andeq	r7, r0, r4, asr #28
    79c4:	mvnsmi	lr, sp, lsr #18
    79c8:	bmi	659228 <__assert_fail@plt+0x656ce4>
    79cc:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
    79d0:			; <UNDEFINED> instruction: 0x461db350
    79d4:			; <UNDEFINED> instruction: 0x46044b17
    79d8:	strvs	lr, [r4, #-2496]!	; 0xfffff640
    79dc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    79e0:	andeq	pc, r4, r0, lsl r0	; <UNPREDICTABLE>
    79e4:	andlt	sp, r2, r2, lsl #2
    79e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    79ec:	svcmi	0x00134b12
    79f0:	ldrbtmi	r5, [pc], #-2259	; 79f8 <__assert_fail@plt+0x54b4>
    79f4:	ldrdhi	pc, [r0], -r3
    79f8:	bl	ff8c59e8 <__assert_fail@plt+0xff8c34a4>
    79fc:	bmi	459e44 <__assert_fail@plt+0x457900>
    7a00:	smlsdxls	r0, r9, r4, r4
    7a04:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    7a08:	strmi	r2, [r3], -r1, lsl #2
    7a0c:			; <UNDEFINED> instruction: 0xf7fa4640
    7a10:	stmdbmi	sp, {r2, r5, r7, sl, fp, sp, lr, pc}
    7a14:	ldrtmi	r4, [r2], -r0, lsr #12
    7a18:			; <UNDEFINED> instruction: 0x462b4479
    7a1c:			; <UNDEFINED> instruction: 0xf866f7fe
    7a20:	andlt	r2, r2, r0
    7a24:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7a28:	andseq	pc, r5, pc, rrx
    7a2c:	svclt	0x0000e7db
    7a30:	andeq	r9, r1, sl, lsl #7
    7a34:	andeq	r9, r1, ip, lsr #16
    7a38:	andeq	r0, r0, r4, lsl #5
    7a3c:	andeq	r7, r0, r6, ror #18
    7a40:	andeq	r7, r0, r4, asr r9
    7a44:	andeq	r7, r0, lr, lsr r9
    7a48:	ldrdeq	r7, [r0], -r0
    7a4c:	ldrbtmi	r4, [sl], #-2583	; 0xfffff5e9
    7a50:	blmi	5f4758 <__assert_fail@plt+0x5f2214>
    7a54:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    7a58:			; <UNDEFINED> instruction: 0xf8c04604
    7a5c:	ldmdavs	r8, {r2, r3, r4, r6, r7, ip}
    7a60:	strmi	fp, [sp], -r3, lsl #1
    7a64:	andeq	pc, r4, r0, lsl r0	; <UNPREDICTABLE>
    7a68:	andlt	sp, r3, r1, lsl #2
    7a6c:	blmi	477234 <__assert_fail@plt+0x474cf0>
    7a70:	ldmpl	r3, {r0, r4, r9, sl, fp, lr}^
    7a74:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    7a78:	bl	fe8c5a68 <__assert_fail@plt+0xfe8c3524>
    7a7c:	bmi	419ec0 <__assert_fail@plt+0x41797c>
    7a80:			; <UNDEFINED> instruction: 0x96004479
    7a84:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    7a88:	strmi	r2, [r3], -r1, lsl #2
    7a8c:			; <UNDEFINED> instruction: 0xf7fa4638
    7a90:	stmdbmi	ip, {r2, r5, r6, sl, fp, sp, lr, pc}
    7a94:	strtmi	r4, [sl], -r0, lsr #12
    7a98:			; <UNDEFINED> instruction: 0xf7fe4479
    7a9c:	andcs	pc, r0, r7, lsr #16
    7aa0:	ldcllt	0, cr11, [r0, #12]!
    7aa4:	andseq	pc, r5, pc, rrx
    7aa8:	svclt	0x00004770
    7aac:	andeq	r9, r1, sl, lsl #6
    7ab0:			; <UNDEFINED> instruction: 0x000197b2
    7ab4:	andeq	r0, r0, r4, lsl #5
    7ab8:	andeq	r7, r0, r4, ror #17
    7abc:	ldrdeq	r7, [r0], -r4
    7ac0:			; <UNDEFINED> instruction: 0x000078be
    7ac4:	andeq	r7, r0, r4, ror #26
    7ac8:	mvnsmi	lr, sp, lsr #18
    7acc:	stcmi	0, cr11, [r2, #-520]!	; 0xfffffdf8
    7ad0:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    7ad4:			; <UNDEFINED> instruction: 0x4604d03d
    7ad8:			; <UNDEFINED> instruction: 0xf0054608
    7adc:	strmi	pc, [r1], -r3, lsl #27
    7ae0:	addeq	pc, r0, r4, asr #17
    7ae4:			; <UNDEFINED> instruction: 0xf104b370
    7ae8:	eorscs	r0, pc, #224, 12	; 0xe000000
    7aec:	ldrtmi	r2, [r0], -r0, lsl #14
    7af0:	bl	ffc45ae0 <__assert_fail@plt+0xffc4359c>
    7af4:			; <UNDEFINED> instruction: 0xf8844b19
    7af8:	ldrbtmi	r7, [fp], #-287	; 0xfffffee1
    7afc:			; <UNDEFINED> instruction: 0xf0106818
    7b00:	tstle	r2, r4
    7b04:	pop	{r1, ip, sp, pc}
    7b08:	blmi	5682d0 <__assert_fail@plt+0x565d8c>
    7b0c:	ldcmi	8, cr5, [r5, #-940]	; 0xfffffc54
    7b10:	ldrdhi	pc, [r0], -r3
    7b14:	bl	1545b04 <__assert_fail@plt+0x15435c0>
    7b18:	ldrbtmi	r4, [sp], #-2323	; 0xfffff6ed
    7b1c:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
    7b20:	tstls	r1, r0, lsl #10
    7b24:	tstcs	r1, sl, ror r4
    7b28:	strbmi	r4, [r0], -r3, lsl #12
    7b2c:	ldc	7, cr15, [r4], {250}	; 0xfa
    7b30:	strtmi	r4, [r0], -pc, lsl #18
    7b34:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    7b38:			; <UNDEFINED> instruction: 0xffd8f7fd
    7b3c:	andlt	r4, r2, r8, lsr r6
    7b40:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7b44:	bl	fe1c5b34 <__assert_fail@plt+0xfe1c35f0>
    7b48:	submi	r6, r0, #0, 16
    7b4c:	pop	{r1, ip, sp, pc}
    7b50:			; <UNDEFINED> instruction: 0xf06f81f0
    7b54:	bfi	r0, r5, #0, #22
    7b58:	andeq	r9, r1, r8, lsl #5
    7b5c:	andeq	r9, r1, lr, lsl #14
    7b60:	andeq	r0, r0, r4, lsl #5
    7b64:	andeq	r7, r0, lr, lsr r8
    7b68:	andeq	r7, r0, r6, lsr r8
    7b6c:	andeq	r7, r0, r0, lsr #16
    7b70:	ldrdeq	r7, [r0], -r6
    7b74:	blmi	151a4c8 <__assert_fail@plt+0x1517f84>
    7b78:	push	{r1, r3, r4, r5, r6, sl, lr}
    7b7c:	strdlt	r4, [r6], r0
    7b80:			; <UNDEFINED> instruction: 0x460658d3
    7b84:	ldrdls	pc, [r4, #-143]	; 0xffffff71
    7b88:	movwls	r6, #22555	; 0x581b
    7b8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7b90:	bl	1845b80 <__assert_fail@plt+0x184363c>
    7b94:	ldrbtmi	r2, [r9], #768	; 0x300
    7b98:	ldrtmi	r4, [r0], -r5, lsl #12
    7b9c:			; <UNDEFINED> instruction: 0xf7fe602b
    7ba0:	vmovne.16	d20[1], pc
    7ba4:	stmdavs	ip!, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    7ba8:	blle	a98540 <__assert_fail@plt+0xa95ffc>
    7bac:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
    7bb0:			; <UNDEFINED> instruction: 0x06da681b
    7bb4:			; <UNDEFINED> instruction: 0xf106d450
    7bb8:			; <UNDEFINED> instruction: 0xf6440aa8
    7bbc:	strtmi	r4, [r0], -r4, lsl #2
    7bc0:	strcs	pc, [r0, fp, asr #4]
    7bc4:			; <UNDEFINED> instruction: 0xf6c04652
    7bc8:			; <UNDEFINED> instruction: 0xf04f67e6
    7bcc:			; <UNDEFINED> instruction: 0xf7fa0800
    7bd0:	orrlt	lr, r0, r6, asr #20
    7bd4:	stmdacs	fp, {r3, r5, fp, sp, lr}
    7bd8:	tstcs	r0, pc, lsl r1
    7bdc:	stmib	sp, {r0, r1, fp, sp, pc}^
    7be0:			; <UNDEFINED> instruction: 0xf7fa8703
    7be4:	ldrbmi	lr, [r2], -ip, lsl #19
    7be8:	tstmi	r4, r4, asr #12	; <UNPREDICTABLE>
    7bec:			; <UNDEFINED> instruction: 0xf7fa4620
    7bf0:	stmdacs	r0, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
    7bf4:	blmi	dfc3b4 <__assert_fail@plt+0xdf9e70>
    7bf8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    7bfc:	ldreq	pc, [r0], #-20	; 0xffffffec
    7c00:	bmi	d7c118 <__assert_fail@plt+0xd79bd4>
    7c04:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    7c08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7c0c:	subsmi	r9, sl, r5, lsl #22
    7c10:			; <UNDEFINED> instruction: 0x4620d156
    7c14:	pop	{r1, r2, ip, sp, pc}
    7c18:	blmi	c29be0 <__assert_fail@plt+0xc2769c>
    7c1c:	ldrbtmi	r4, [fp], #-580	; 0xfffffdbc
    7c20:			; <UNDEFINED> instruction: 0x06db681b
    7c24:	blmi	bbd3e0 <__assert_fail@plt+0xbbae9c>
    7c28:			; <UNDEFINED> instruction: 0xf8594d2e
    7c2c:	ldrbtmi	r3, [sp], #-3
    7c30:			; <UNDEFINED> instruction: 0xf7fa681f
    7c34:	stmdbmi	ip!, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
    7c38:	ldrbtmi	r4, [r9], #-2604	; 0xfffff5d4
    7c3c:	tstls	r1, r0, lsl #10
    7c40:	tstcs	r1, sl, ror r4
    7c44:	ldrtmi	r4, [r8], -r3, lsl #12
    7c48:	bl	fe1c5c38 <__assert_fail@plt+0xfe1c36f4>
    7c4c:	ldrtmi	r4, [r0], -r8, lsr #18
    7c50:			; <UNDEFINED> instruction: 0xf7fd4479
    7c54:	ldrb	pc, [r4, fp, asr #30]	; <UNPREDICTABLE>
    7c58:	svcmi	0x00264b21
    7c5c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7c60:			; <UNDEFINED> instruction: 0xf8d3447f
    7c64:			; <UNDEFINED> instruction: 0xf7fa8000
    7c68:	stmdbmi	r3!, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    7c6c:	ldrbtmi	r4, [r9], #-2595	; 0xfffff5dd
    7c70:	tstls	r1, r0, lsl #14
    7c74:	tstcs	r1, sl, ror r4
    7c78:	strbmi	r4, [r0], -r3, lsl #12
    7c7c:	bl	1b45c6c <__assert_fail@plt+0x1b43728>
    7c80:			; <UNDEFINED> instruction: 0x4630491f
    7c84:			; <UNDEFINED> instruction: 0xf7fd4479
    7c88:			; <UNDEFINED> instruction: 0xe794ff31
    7c8c:			; <UNDEFINED> instruction: 0x46044b14
    7c90:			; <UNDEFINED> instruction: 0xf8594d1c
    7c94:	ldrbtmi	r3, [sp], #-3
    7c98:			; <UNDEFINED> instruction: 0xf7fa681f
    7c9c:	ldmdbmi	sl, {r1, r4, r7, r9, fp, sp, lr, pc}
    7ca0:	ldrbtmi	r4, [r9], #-2586	; 0xfffff5e6
    7ca4:	tstls	r1, r0, lsl #10
    7ca8:	tstcs	r1, sl, ror r4
    7cac:	ldrtmi	r4, [r8], -r3, lsl #12
    7cb0:	bl	14c5ca0 <__assert_fail@plt+0x14c375c>
    7cb4:			; <UNDEFINED> instruction: 0x46304916
    7cb8:			; <UNDEFINED> instruction: 0xf7fd4479
    7cbc:			; <UNDEFINED> instruction: 0xe7a0ff17
    7cc0:	stmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cc4:	andeq	r9, r1, r0, ror #3
    7cc8:	andeq	r0, r0, ip, ror r2
    7ccc:	andeq	r9, r1, r2, asr #3
    7cd0:	andeq	r9, r1, sl, asr r6
    7cd4:	andeq	r9, r1, r0, lsl r6
    7cd8:	andeq	r9, r1, r2, asr r1
    7cdc:	andeq	r9, r1, sl, ror #11
    7ce0:	andeq	r0, r0, r4, lsl #5
    7ce4:	andeq	r7, r0, sl, lsr #14
    7ce8:	andeq	r7, r0, r6, ror #23
    7cec:	andeq	r7, r0, r4, lsl #14
    7cf0:	andeq	r7, r0, r8, ror #23
    7cf4:	strdeq	r7, [r0], -r8
    7cf8:			; <UNDEFINED> instruction: 0x00007bb2
    7cfc:	ldrdeq	r7, [r0], -r0
    7d00:	andeq	r7, r0, r4, lsr #23
    7d04:	andeq	r7, r0, r2, asr #13
    7d08:	andeq	r7, r0, lr, ror fp
    7d0c:	muleq	r0, ip, r6
    7d10:	andeq	r7, r0, r0, lsr #23
    7d14:	strdlt	fp, [r3], r0
    7d18:			; <UNDEFINED> instruction: 0xf7fe4605
    7d1c:	vmovmi.16	d10[2], pc
    7d20:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    7d24:	andcs	sp, r0, #76, 22	; 0x13000
    7d28:	tstmi	r7, r4, asr #12	; <UNPREDICTABLE>
    7d2c:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d30:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    7d34:			; <UNDEFINED> instruction: 0xf004681c
    7d38:	stmdacs	r0, {r2, sl}
    7d3c:	ldmdblt	r4, {r1, r2, r3, r4, r8, r9, fp, ip, lr, pc}
    7d40:	andlt	r4, r3, r0, lsr #12
    7d44:	blmi	8b750c <__assert_fail@plt+0x8b4fc8>
    7d48:	ldmpl	r3!, {sl, sp}^
    7d4c:			; <UNDEFINED> instruction: 0xf7fa681e
    7d50:	bmi	842638 <__assert_fail@plt+0x8400f4>
    7d54:	ldrbtmi	r4, [sl], #-2336	; 0xfffff6e0
    7d58:	bmi	82c560 <__assert_fail@plt+0x82a01c>
    7d5c:	tstls	r1, r9, ror r4
    7d60:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7d64:	ldrtmi	r4, [r0], -r3, lsl #12
    7d68:	b	ffdc5d58 <__assert_fail@plt+0xffdc3814>
    7d6c:			; <UNDEFINED> instruction: 0x4628491c
    7d70:			; <UNDEFINED> instruction: 0xf7fd4479
    7d74:			; <UNDEFINED> instruction: 0x4620febb
    7d78:	ldcllt	0, cr11, [r0, #12]!
    7d7c:	b	1ac5d6c <__assert_fail@plt+0x1ac3828>
    7d80:	subsmi	r6, fp, #196608	; 0x30000
    7d84:			; <UNDEFINED> instruction: 0x461cb91c
    7d88:	andlt	r4, r3, r0, lsr #12
    7d8c:	bmi	437554 <__assert_fail@plt+0x435010>
    7d90:	ldmpl	r3!, {r2, r3, r4, r9, sl, lr}
    7d94:	ldmdavs	pc, {r0, r1, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    7d98:	b	4c5d88 <__assert_fail@plt+0x4c3844>
    7d9c:	ldrbtmi	r4, [lr], #-2322	; 0xfffff6ee
    7da0:	ldrbtmi	r4, [r9], #-2578	; 0xfffff5ee
    7da4:	tstls	r1, r0, lsl #12
    7da8:	tstcs	r1, sl, ror r4
    7dac:	ldrtmi	r4, [r8], -r3, lsl #12
    7db0:	b	ff4c5da0 <__assert_fail@plt+0xff4c385c>
    7db4:	strtmi	r4, [r8], -lr, lsl #18
    7db8:			; <UNDEFINED> instruction: 0xf7fd4479
    7dbc:			; <UNDEFINED> instruction: 0xe7bffe97
    7dc0:	ldreq	pc, [r5], #-111	; 0xffffff91
    7dc4:	svclt	0x0000e7bc
    7dc8:	andeq	r9, r1, r8, lsr r0
    7dcc:	ldrdeq	r9, [r1], -r6
    7dd0:	andeq	r0, r0, r4, lsl #5
    7dd4:	andeq	r7, r0, r2, lsl #12
    7dd8:	strdeq	r7, [r0], -r8
    7ddc:	andeq	r7, r0, r2, ror #11
    7de0:	andeq	r7, r0, r0, lsr #22
    7de4:			; <UNDEFINED> instruction: 0x000075ba
    7de8:			; <UNDEFINED> instruction: 0x000075b2
    7dec:	muleq	r0, ip, r5
    7df0:			; <UNDEFINED> instruction: 0x00007ab8
    7df4:	strdlt	fp, [r3], r0
    7df8:	strmi	r4, [r5], -ip, lsl #12
    7dfc:	blx	ff1c5dfc <__assert_fail@plt+0xff1c38b8>
    7e00:	ldrbtmi	r4, [lr], #-3625	; 0xfffff1d7
    7e04:	blle	1311e0c <__assert_fail@plt+0x130f8c8>
    7e08:			; <UNDEFINED> instruction: 0xf6444622
    7e0c:			; <UNDEFINED> instruction: 0xf7fa4108
    7e10:	blmi	9c22b0 <__assert_fail@plt+0x9bfd6c>
    7e14:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    7e18:	streq	pc, [r4], #-4
    7e1c:	blle	791e24 <__assert_fail@plt+0x78f8e0>
    7e20:			; <UNDEFINED> instruction: 0x4620b914
    7e24:	ldcllt	0, cr11, [r0, #12]!
    7e28:	strcs	r4, [r0], #-2849	; 0xfffff4df
    7e2c:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    7e30:	stmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e34:	stmdbmi	r0!, {r0, r1, r2, r3, r4, r9, fp, lr}
    7e38:	andls	r4, r0, #2046820352	; 0x7a000000
    7e3c:	ldrbtmi	r4, [r9], #-2591	; 0xfffff5e1
    7e40:	tstcs	r1, r1, lsl #2
    7e44:			; <UNDEFINED> instruction: 0x4603447a
    7e48:			; <UNDEFINED> instruction: 0xf7fa4630
    7e4c:	ldmdbmi	ip, {r1, r2, r7, r9, fp, sp, lr, pc}
    7e50:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7e54:	mcr2	7, 2, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    7e58:	andlt	r4, r3, r0, lsr #12
    7e5c:			; <UNDEFINED> instruction: 0xf7fabdf0
    7e60:	stmdavs	r3, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    7e64:	ldmdblt	ip, {r0, r1, r3, r4, r6, r9, lr}
    7e68:			; <UNDEFINED> instruction: 0x4620461c
    7e6c:	ldcllt	0, cr11, [r0, #12]!
    7e70:	ldrmi	r4, [ip], -pc, lsl #20
    7e74:	mrcmi	8, 0, r5, cr3, cr3, {5}
    7e78:			; <UNDEFINED> instruction: 0xf7fa681f
    7e7c:	ldmdbmi	r2, {r1, r5, r7, r8, fp, sp, lr, pc}
    7e80:	bmi	499080 <__assert_fail@plt+0x496b3c>
    7e84:			; <UNDEFINED> instruction: 0x96004479
    7e88:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    7e8c:	strmi	r2, [r3], -r1, lsl #2
    7e90:			; <UNDEFINED> instruction: 0xf7fa4638
    7e94:	stmdbmi	lr, {r1, r5, r6, r9, fp, sp, lr, pc}
    7e98:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7e9c:	mcr2	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    7ea0:			; <UNDEFINED> instruction: 0xf06fe7bf
    7ea4:			; <UNDEFINED> instruction: 0xe7bc0415
    7ea8:	andeq	r8, r1, r6, asr pc
    7eac:	strdeq	r9, [r1], -r4
    7eb0:	andeq	r0, r0, r4, lsl #5
    7eb4:	andeq	r7, r0, r0, lsr #10
    7eb8:	andeq	r7, r0, r6, lsl r5
    7ebc:	andeq	r7, r0, r0, lsl #10
    7ec0:	andeq	r7, r0, lr, ror #20
    7ec4:	ldrdeq	r7, [r0], -r8
    7ec8:	ldrdeq	r7, [r0], -r0
    7ecc:			; <UNDEFINED> instruction: 0x000074ba
    7ed0:	andeq	r7, r0, r6, lsl #20
    7ed4:	strdlt	fp, [r3], r0
    7ed8:			; <UNDEFINED> instruction: 0x46054614
    7edc:	blx	15c5edc <__assert_fail@plt+0x15c3998>
    7ee0:	ldrbtmi	r4, [lr], #-3625	; 0xfffff1d7
    7ee4:	blle	1311eec <__assert_fail@plt+0x130f9a8>
    7ee8:			; <UNDEFINED> instruction: 0xf6444622
    7eec:			; <UNDEFINED> instruction: 0xf7fa4109
    7ef0:	blmi	9c21d0 <__assert_fail@plt+0x9bfc8c>
    7ef4:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    7ef8:	streq	pc, [r4], #-4
    7efc:	blle	791f04 <__assert_fail@plt+0x78f9c0>
    7f00:			; <UNDEFINED> instruction: 0x4620b914
    7f04:	ldcllt	0, cr11, [r0, #12]!
    7f08:	strcs	r4, [r0], #-2849	; 0xfffff4df
    7f0c:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    7f10:	ldmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f14:	stmdbmi	r0!, {r0, r1, r2, r3, r4, r9, fp, lr}
    7f18:	andls	r4, r0, #2046820352	; 0x7a000000
    7f1c:	ldrbtmi	r4, [r9], #-2591	; 0xfffff5e1
    7f20:	tstcs	r1, r1, lsl #2
    7f24:			; <UNDEFINED> instruction: 0x4603447a
    7f28:			; <UNDEFINED> instruction: 0xf7fa4630
    7f2c:	ldmdbmi	ip, {r1, r2, r4, r9, fp, sp, lr, pc}
    7f30:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7f34:	ldc2l	7, cr15, [sl, #1012]	; 0x3f4
    7f38:	andlt	r4, r3, r0, lsr #12
    7f3c:			; <UNDEFINED> instruction: 0xf7fabdf0
    7f40:	stmdavs	r3, {r1, r3, r7, r8, fp, sp, lr, pc}
    7f44:	ldmdblt	ip, {r0, r1, r3, r4, r6, r9, lr}
    7f48:			; <UNDEFINED> instruction: 0x4620461c
    7f4c:	ldcllt	0, cr11, [r0, #12]!
    7f50:	ldrmi	r4, [ip], -pc, lsl #20
    7f54:	mrcmi	8, 0, r5, cr3, cr3, {5}
    7f58:			; <UNDEFINED> instruction: 0xf7fa681f
    7f5c:	ldmdbmi	r2, {r1, r4, r5, r8, fp, sp, lr, pc}
    7f60:	bmi	499160 <__assert_fail@plt+0x496c1c>
    7f64:			; <UNDEFINED> instruction: 0x96004479
    7f68:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    7f6c:	strmi	r2, [r3], -r1, lsl #2
    7f70:			; <UNDEFINED> instruction: 0xf7fa4638
    7f74:	stmdbmi	lr, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    7f78:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7f7c:	ldc2	7, cr15, [r6, #1012]!	; 0x3f4
    7f80:			; <UNDEFINED> instruction: 0xf06fe7bf
    7f84:			; <UNDEFINED> instruction: 0xe7bc0415
    7f88:	andeq	r8, r1, r6, ror lr
    7f8c:	andeq	r9, r1, r4, lsl r3
    7f90:	andeq	r0, r0, r4, lsl #5
    7f94:	andeq	r7, r0, r0, asr #8
    7f98:	andeq	r7, r0, r6, lsr r4
    7f9c:	andeq	r7, r0, r0, lsr #8
    7fa0:			; <UNDEFINED> instruction: 0x000079be
    7fa4:	strdeq	r7, [r0], -r8
    7fa8:	strdeq	r7, [r0], -r0
    7fac:	ldrdeq	r7, [r0], -sl
    7fb0:	andeq	r7, r0, r6, asr r9
    7fb4:	stmiacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7fb8:	stmiacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7fbc:	push	{r1, r3, r4, r5, r6, sl, lr}
    7fc0:	strdlt	r4, [r7], r0	; <UNPREDICTABLE>
    7fc4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7fc8:			; <UNDEFINED> instruction: 0xf04f9325
    7fcc:			; <UNDEFINED> instruction: 0xf8df0300
    7fd0:	ldrbtmi	r3, [fp], #-2228	; 0xfffff74c
    7fd4:	stmdacs	r0, {r1, r8, r9, ip, pc}
    7fd8:	orrshi	pc, r4, #0
    7fdc:	mulcc	r0, r0, r9
    7fe0:	blcs	197fc <__assert_fail@plt+0x172b8>
    7fe4:	orrhi	pc, lr, #0
    7fe8:	ldrdeq	pc, [r0], r0
    7fec:			; <UNDEFINED> instruction: 0xf0002800
    7ff0:			; <UNDEFINED> instruction: 0xf8df8389
    7ff4:	ldrbtmi	r3, [fp], #-2196	; 0xfffff76c
    7ff8:			; <UNDEFINED> instruction: 0x06dc681b
    7ffc:			; <UNDEFINED> instruction: 0x81aef100
    8000:	ldrsbne	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
    8004:	streq	pc, [r1], #-17	; 0xffffffef
    8008:	tstcs	r2, sl, ror r1
    800c:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    8010:	ldmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8014:			; <UNDEFINED> instruction: 0xf7fa4682
    8018:			; <UNDEFINED> instruction: 0xf1bae91e
    801c:	svclt	0x00a80f00
    8020:	strmi	r2, [r0], r2, lsl #8
    8024:	subshi	pc, r8, #192, 4
    8028:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    802c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8030:			; <UNDEFINED> instruction: 0xf10006da
    8034:			; <UNDEFINED> instruction: 0xf8d581b3
    8038:	mcrrne	0, 8, r0, r3, cr4
    803c:			; <UNDEFINED> instruction: 0xf8d5d011
    8040:	adcmi	r3, r3, #136	; 0x88
    8044:			; <UNDEFINED> instruction: 0xf8dfd00d
    8048:	ldrbtmi	r3, [fp], #-2120	; 0xfffff7b8
    804c:			; <UNDEFINED> instruction: 0x06df681b
    8050:	addhi	pc, sl, #0, 2
    8054:	b	14c6044 <__assert_fail@plt+0x14c3b00>
    8058:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    805c:	stmib	r5, {r8, r9, sp}^
    8060:			; <UNDEFINED> instruction: 0xf8d56321
    8064:			; <UNDEFINED> instruction: 0xf8d53098
    8068:	stccs	0, cr2, [r0], {220}	; 0xdc
    806c:	msrhi	SPSR_fxc, r0, asr #32
    8070:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8074:	andeq	pc, r1, #66	; 0x42
    8078:	addscc	pc, r8, r5, asr #17
    807c:	sbcscs	pc, ip, r5, asr #17
    8080:	strbeq	pc, [r0, -r7, asr #12]	; <UNPREDICTABLE>
    8084:	bleq	a444c0 <__assert_fail@plt+0xa41f7c>
    8088:	ldrbne	pc, [sp, -r0, asr #5]!	; <UNPREDICTABLE>
    808c:			; <UNDEFINED> instruction: 0xf04f2611
    8090:	strtmi	r0, [r8], -r0, lsl #18
    8094:	andls	pc, r0, r8, asr #17
    8098:			; <UNDEFINED> instruction: 0xf978f7fe
    809c:	ble	11cf8b4 <__assert_fail@plt+0x11cd370>
    80a0:	umullscs	pc, ip, r5, r8	; <UNPREDICTABLE>
    80a4:	ldrdcc	pc, [r0], -r8
    80a8:	strle	r0, [pc, #-1808]	; 79a0 <__assert_fail@plt+0x545c>
    80ac:	svclt	0x00182b0d
    80b0:	svclt	0x00142b02
    80b4:	tstcs	r0, r1, lsl #2
    80b8:	ldrbmi	sp, [r8], -r8, lsl #2
    80bc:	strne	lr, [sl, -sp, asr #19]
    80c0:	svc	0x001cf7f9
    80c4:	mvnle	r3, r1, lsl #28
    80c8:	ldrdcc	pc, [r0], -r8
    80cc:	subsmi	r4, pc, #80, 12	; 0x5000000
    80d0:	b	5460c0 <__assert_fail@plt+0x543b7c>
    80d4:	sbfxcc	pc, pc, #17, #29
    80d8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    80dc:			; <UNDEFINED> instruction: 0xf10006da
    80e0:			; <UNDEFINED> instruction: 0xf8df817b
    80e4:			; <UNDEFINED> instruction: 0xf8df27b4
    80e8:	ldrbtmi	r3, [sl], #-1944	; 0xfffff868
    80ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    80f0:	subsmi	r9, sl, r5, lsr #22
    80f4:			; <UNDEFINED> instruction: 0x83bff040
    80f8:	eorlt	r4, r7, r8, lsr r6
    80fc:	svchi	0x00f0e8bd
    8100:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    8104:	stmia	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8108:			; <UNDEFINED> instruction: 0xf7fa4682
    810c:			; <UNDEFINED> instruction: 0xf1bae8a4
    8110:	svclt	0x00a80f00
    8114:	strmi	r2, [r0], r0, lsl #8
    8118:			; <UNDEFINED> instruction: 0xf8dfda86
    811c:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
    8120:			; <UNDEFINED> instruction: 0x06d9681b
    8124:	adcshi	pc, r3, #0, 2
    8128:	ldrdvc	pc, [r0], -r8
    812c:			; <UNDEFINED> instruction: 0xe7d8427f
    8130:			; <UNDEFINED> instruction: 0x676cf8df
    8134:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    8138:			; <UNDEFINED> instruction: 0xf10006db
    813c:	ldrbmi	r8, [r2], -ip, ror #2
    8140:	orrsmi	pc, r8, pc, asr #8
    8144:	svc	0x008af7f9
    8148:	vmlal.s8	q9, d0, d0
    814c:	ldmib	r5, {r3, r5, r9, pc}^
    8150:	b	1490de8 <__assert_fail@plt+0x148e8a4>
    8154:			; <UNDEFINED> instruction: 0xf0400103
    8158:			; <UNDEFINED> instruction: 0xf10581aa
    815c:			; <UNDEFINED> instruction: 0xf64409a8
    8160:	strtmi	r4, [r0], -r4, lsl #2
    8164:	strcs	pc, [r0, fp, asr #4]
    8168:			; <UNDEFINED> instruction: 0xf6c0464a
    816c:			; <UNDEFINED> instruction: 0xf04f67e6
    8170:			; <UNDEFINED> instruction: 0xf7f90b00
    8174:	orrslt	lr, r0, r4, ror pc
    8178:	ldrdvs	pc, [r0], -r8
    817c:			; <UNDEFINED> instruction: 0xf0402e0b
    8180:	smlabtcs	r0, sp, r0, r8
    8184:	stmib	sp, {r1, r3, fp, sp, pc}^
    8188:			; <UNDEFINED> instruction: 0xf7f9b70a
    818c:			; <UNDEFINED> instruction: 0x464aeeb8
    8190:	tstmi	r4, r4, asr #12	; <UNPREDICTABLE>
    8194:			; <UNDEFINED> instruction: 0xf7f94620
    8198:	stmdacs	r0, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    819c:			; <UNDEFINED> instruction: 0xf8dfd1ec
    81a0:	ldrbtmi	r3, [fp], #-1796	; 0xfffff8fc
    81a4:			; <UNDEFINED> instruction: 0x06da681b
    81a8:	mvnshi	pc, r0, lsl #2
    81ac:	teqcs	r0, #3489792	; 0x354000
    81b0:	teqle	r9, r3, lsl r3
    81b4:	teqcs	r2, #3489792	; 0x354000
    81b8:	teqle	r5, r3, lsl r3
    81bc:			; <UNDEFINED> instruction: 0xf7fa4650
    81c0:	rsccs	lr, r8, #2588672	; 0x278000
    81c4:	tstcs	r0, r8, asr #12
    81c8:	ldmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    81cc:			; <UNDEFINED> instruction: 0x26d8f8df
    81d0:	umullscc	pc, ip, r5, r8	; <UNPREDICTABLE>
    81d4:			; <UNDEFINED> instruction: 0xf023447a
    81d8:			; <UNDEFINED> instruction: 0xf8850305
    81dc:	ldmdavs	r7, {r2, r3, r4, r7, ip, sp}
    81e0:	sdiveq	r0, r7, r0
    81e4:	svcge	0x007df43f
    81e8:	strcs	r9, [r0, -r2, lsl #20]
    81ec:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    81f0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    81f4:			; <UNDEFINED> instruction: 0xf7f99302
    81f8:			; <UNDEFINED> instruction: 0xf8dfefe4
    81fc:			; <UNDEFINED> instruction: 0xf8df26b4
    8200:	ldrbtmi	r1, [sl], #-1716	; 0xfffff94c
    8204:			; <UNDEFINED> instruction: 0xf8df9200
    8208:	ldrbtmi	r2, [r9], #-1712	; 0xfffff950
    820c:	tstcs	r1, r1, lsl #2
    8210:			; <UNDEFINED> instruction: 0x4603447a
    8214:			; <UNDEFINED> instruction: 0xf7fa9802
    8218:			; <UNDEFINED> instruction: 0xf8dfe8a0
    821c:	strtmi	r1, [r8], -r0, lsr #13
    8220:			; <UNDEFINED> instruction: 0xf7fd4479
    8224:	ldrb	pc, [ip, -r3, ror #24]	; <UNPREDICTABLE>
    8228:	ldrbmi	sl, [r1], -sl, lsl #20
    822c:			; <UNDEFINED> instruction: 0xf7f92003
    8230:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    8234:	msrhi	SPSR_c, r0, asr #32
    8238:			; <UNDEFINED> instruction: 0xf4039b0e
    823c:			; <UNDEFINED> instruction: 0xf5b34370
    8240:	svclt	0x001c4fc0
    8244:			; <UNDEFINED> instruction: 0x6716e9dd
    8248:	strvs	lr, [r8, -sp, asr #19]
    824c:	eorshi	pc, r8, #0
    8250:	movweq	lr, #31318	; 0x7a56
    8254:	bichi	pc, r1, r0
    8258:	teqeq	r0, r5	; <illegal shifter operand>
    825c:	svclt	0x000842b9
    8260:			; <UNDEFINED> instruction: 0xf08042b0
    8264:	b	1428954 <__assert_fail@plt+0x1426410>
    8268:	andle	r0, r4, r1, lsl #6
    826c:	andls	r1, r8, #204800	; 0x32000
    8270:	movweq	lr, #7015	; 0x1b67
    8274:	ldmib	r5, {r0, r3, r8, r9, ip, pc}^
    8278:	b	1408748 <__assert_fail@plt+0x1406204>
    827c:	andle	r0, r7, r1, lsl #6
    8280:	movwcs	lr, #35293	; 0x89dd
    8284:	svclt	0x00084299
    8288:	svclt	0x00384290
    828c:	smlabteq	r8, sp, r9, lr
    8290:			; <UNDEFINED> instruction: 0xf7fe4628
    8294:	mcrne	8, 0, pc, cr6, cr11, {3}	; <UNPREDICTABLE>
    8298:			; <UNDEFINED> instruction: 0x81bef2c0
    829c:	ldrtmi	sl, [r9], -r6, lsl #30
    82a0:	cdp2	0, 10, cr15, cr0, cr4, {0}
    82a4:			; <UNDEFINED> instruction: 0xf0402800
    82a8:	ldmib	sp, {r4, r5, r9, pc}^
    82ac:	strmi	fp, [r3], -r8, lsl #24
    82b0:	andeq	pc, r8, #738197507	; 0x2c000003
    82b4:	andle	r4, sp, r3, lsl r3
    82b8:			; <UNDEFINED> instruction: 0x3604f8df
    82bc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    82c0:			; <UNDEFINED> instruction: 0xf100075b
    82c4:	vld1.32	{d8-d11}, [fp :256], sl
    82c8:			; <UNDEFINED> instruction: 0xf02373ff
    82cc:	ldrmi	r0, [fp], r1, lsl #6
    82d0:			; <UNDEFINED> instruction: 0xbc08e9cd
    82d4:	movwcs	lr, #27101	; 0x69dd
    82d8:	svclt	0x00084563
    82dc:			; <UNDEFINED> instruction: 0xf43f455a
    82e0:			; <UNDEFINED> instruction: 0xf8dfaf6d
    82e4:	ldrbtmi	r3, [fp], #-1504	; 0xfffffa20
    82e8:	smmlaeq	r8, fp, r8, r6
    82ec:	addhi	pc, r3, #0, 2
    82f0:			; <UNDEFINED> instruction: 0xf7ff4628
    82f4:	stmdacs	r0, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    82f8:	subhi	pc, r5, #0
    82fc:	ldrdvc	pc, [r0], -r8
    8300:	svclt	0x00182f16
    8304:			; <UNDEFINED> instruction: 0xf0402f19
    8308:			; <UNDEFINED> instruction: 0x23228101
    830c:	andcc	pc, r0, r8, asr #17
    8310:			; <UNDEFINED> instruction: 0xf06f4650
    8314:			; <UNDEFINED> instruction: 0xf7fa0721
    8318:	strd	lr, [r2, -r2]
    831c:	strcc	pc, [r8, #2271]!	; 0x8df
    8320:	ldrbtmi	r4, [fp], #-631	; 0xfffffd89
    8324:			; <UNDEFINED> instruction: 0x06db681b
    8328:	orrshi	pc, r5, r0, lsl #2
    832c:			; <UNDEFINED> instruction: 0xf7fa4650
    8330:			; <UNDEFINED> instruction: 0xf117e8e6
    8334:			; <UNDEFINED> instruction: 0xf0400f10
    8338:	cdpcs	0, 0, cr8, cr0, cr8, {6}
    833c:	mcrge	4, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    8340:	andvs	pc, r0, r8, asr #17
    8344:			; <UNDEFINED> instruction: 0xf023e6c6
    8348:			; <UNDEFINED> instruction: 0xf0220301
    834c:			; <UNDEFINED> instruction: 0xf0430201
    8350:			; <UNDEFINED> instruction: 0xf8c50302
    8354:			; <UNDEFINED> instruction: 0xf8c520dc
    8358:			; <UNDEFINED> instruction: 0xe6913098
    835c:			; <UNDEFINED> instruction: 0xf8df9a02
    8360:			; <UNDEFINED> instruction: 0xf8df354c
    8364:	ldmpl	r3, {r3, r5, r6, r8, sl, lr}^
    8368:	ldmdavs	lr, {r2, r3, r4, r5, r6, sl, lr}
    836c:	svc	0x0028f7f9
    8370:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    8374:	ldrbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    8378:	strls	r4, [r0], #-1145	; 0xfffffb87
    837c:	tstls	r1, sl, ror r4
    8380:	strmi	r2, [r3], -r1, lsl #2
    8384:			; <UNDEFINED> instruction: 0xf7f94630
    8388:			; <UNDEFINED> instruction: 0xf8dfefe8
    838c:	strtmi	r1, [r8], -ip, asr #10
    8390:			; <UNDEFINED> instruction: 0xf7fd4479
    8394:			; <UNDEFINED> instruction: 0xf8d5fbab
    8398:	ldrt	r0, [r1], -r0, lsl #1
    839c:			; <UNDEFINED> instruction: 0xf8df9a02
    83a0:			; <UNDEFINED> instruction: 0xf8df350c
    83a4:	ldmpl	r3, {r3, r4, r5, r8, sl, sp, lr}^
    83a8:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    83ac:	svc	0x0008f7f9
    83b0:	strne	pc, [ip, #-2271]!	; 0xfffff721
    83b4:	strcs	pc, [ip, #-2271]!	; 0xfffff721
    83b8:			; <UNDEFINED> instruction: 0x96004479
    83bc:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    83c0:	strmi	r2, [r3], -r1, lsl #2
    83c4:			; <UNDEFINED> instruction: 0xf7f94638
    83c8:			; <UNDEFINED> instruction: 0xf8dfefc8
    83cc:			; <UNDEFINED> instruction: 0x4628151c
    83d0:			; <UNDEFINED> instruction: 0xf7fd4479
    83d4:	strt	pc, [lr], -fp, lsl #23
    83d8:			; <UNDEFINED> instruction: 0xf8df9a02
    83dc:			; <UNDEFINED> instruction: 0xf8df34d0
    83e0:	ldmpl	r3, {r2, r3, r8, sl, lr}^
    83e4:	ldmdavs	lr, {r2, r3, r4, r5, r6, sl, lr}
    83e8:	mcr	7, 7, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    83ec:	strne	pc, [r0, #-2271]	; 0xfffff721
    83f0:	strcs	pc, [r0, #-2271]	; 0xfffff721
    83f4:	strls	r4, [r0], #-1145	; 0xfffffb87
    83f8:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    83fc:	strmi	r2, [r3], -r1, lsl #2
    8400:			; <UNDEFINED> instruction: 0xf7f94630
    8404:			; <UNDEFINED> instruction: 0xf8dfefaa
    8408:			; <UNDEFINED> instruction: 0x463a14f0
    840c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8410:	blx	1b4640e <__assert_fail@plt+0x1b43eca>
    8414:	bls	c1db0 <__assert_fail@plt+0xbf86c>
    8418:	ldrcc	pc, [r0], #2271	; 0x8df
    841c:	ldrbls	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    8420:	ldrblt	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    8424:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    8428:	ldrbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    842c:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, r7, sl, lr}	; <UNPREDICTABLE>
    8430:	movwls	r4, #17530	; 0x447a
    8434:			; <UNDEFINED> instruction: 0xf7f99203
    8438:	stmdbls	r3, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
    843c:			; <UNDEFINED> instruction: 0xf8cd464a
    8440:	tstls	r0, r4
    8444:	strmi	r2, [r3], -r1, lsl #2
    8448:			; <UNDEFINED> instruction: 0xf7f94638
    844c:			; <UNDEFINED> instruction: 0xf8dfef86
    8450:			; <UNDEFINED> instruction: 0x462814b8
    8454:			; <UNDEFINED> instruction: 0xf7fd4479
    8458:	ldmdavs	r3!, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    845c:	vst1.16	{d20-d22}, [pc :64], r2
    8460:			; <UNDEFINED> instruction: 0x46204198
    8464:	tsteq	r0, #3	; <UNPREDICTABLE>
    8468:			; <UNDEFINED> instruction: 0xf7f99305
    846c:	blls	183c54 <__assert_fail@plt+0x181710>
    8470:	blle	1752478 <__assert_fail@plt+0x174ff34>
    8474:			; <UNDEFINED> instruction: 0xf43f2b00
    8478:	blls	133e28 <__assert_fail@plt+0x1318e4>
    847c:			; <UNDEFINED> instruction: 0xf7f9681e
    8480:	bls	103f08 <__assert_fail@plt+0x1019c4>
    8484:			; <UNDEFINED> instruction: 0xf8cd2101
    8488:	andls	fp, r0, #4
    848c:	strmi	r4, [r3], -sl, asr #12
    8490:			; <UNDEFINED> instruction: 0xf7f94630
    8494:			; <UNDEFINED> instruction: 0xf8dfef62
    8498:			; <UNDEFINED> instruction: 0x46281474
    849c:			; <UNDEFINED> instruction: 0xf7fd4479
    84a0:	ldmib	r5, {r0, r2, r5, r8, r9, fp, ip, sp, lr, pc}^
    84a4:	b	149113c <__assert_fail@plt+0x148ebf8>
    84a8:			; <UNDEFINED> instruction: 0xf43f0103
    84ac:			; <UNDEFINED> instruction: 0x4628ae56
    84b0:	ldc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    84b4:			; <UNDEFINED> instruction: 0xf6bf1e07
    84b8:			; <UNDEFINED> instruction: 0x4650ae50
    84bc:			; <UNDEFINED> instruction: 0xf7fa427e
    84c0:			; <UNDEFINED> instruction: 0xf117e81e
    84c4:			; <UNDEFINED> instruction: 0xf43f0f10
    84c8:	qasxmi	sl, r0, fp
    84cc:			; <UNDEFINED> instruction: 0xf6442200
    84d0:			; <UNDEFINED> instruction: 0xf7f94101
    84d4:	ldr	lr, [r0, -r4, asr #27]!
    84d8:	ldrdcc	pc, [r0], -r8
    84dc:	svclt	0x00182b0d
    84e0:			; <UNDEFINED> instruction: 0xf47f2b1e
    84e4:			; <UNDEFINED> instruction: 0xf8d5ae1a
    84e8:	strtmi	r0, [r1], -r0, lsl #1
    84ec:	ldcl	7, cr15, [r8, #996]!	; 0x3e4
    84f0:	beq	44bb8 <__assert_fail@plt+0x42674>
    84f4:	ldcge	6, cr15, [r8, #764]	; 0x2fc
    84f8:			; <UNDEFINED> instruction: 0xf8dfe60f
    84fc:	ldrbtmi	r3, [fp], #-1044	; 0xfffffbec
    8500:	smmlaeq	pc, fp, r8, r6	; <UNPREDICTABLE>
    8504:	rschi	pc, r5, r0, lsl #2
    8508:	ldrdvc	pc, [r0], -r8
    850c:	svccs	0x0000427f
    8510:	mrcge	4, 2, APSR_nzcv, cr4, cr15, {1}
    8514:			; <UNDEFINED> instruction: 0xf7f94650
    8518:			; <UNDEFINED> instruction: 0xf117eff2
    851c:			; <UNDEFINED> instruction: 0xf43f0f10
    8520:			; <UNDEFINED> instruction: 0x4620add9
    8524:			; <UNDEFINED> instruction: 0xf6442200
    8528:			; <UNDEFINED> instruction: 0xf7f94101
    852c:	ldrb	lr, [r1, #3480]	; 0xd98
    8530:	ldrdvs	pc, [r0], -r8
    8534:	blcs	18f18 <__assert_fail@plt+0x169d4>
    8538:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {1}
    853c:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}
    8540:			; <UNDEFINED> instruction: 0xf7f99204
    8544:	bls	103e44 <__assert_fail@plt+0x101900>
    8548:			; <UNDEFINED> instruction: 0xf8cd2101
    854c:	andls	fp, r0, #4
    8550:	strmi	r9, [r3], -r4, lsl #20
    8554:			; <UNDEFINED> instruction: 0x464a4610
    8558:	mrc	7, 7, APSR_nzcv, cr14, cr9, {7}
    855c:	strtmi	r4, [r8], -sp, ror #19
    8560:			; <UNDEFINED> instruction: 0xf7fd4479
    8564:	strbt	pc, [r1], r3, asr #21	; <UNPREDICTABLE>
    8568:	blmi	ff42ed78 <__assert_fail@plt+0xff42c834>
    856c:	ldmpl	r3, {r1, r3, r5, r6, r7, r9, sl, fp, lr}^
    8570:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    8574:	mcr	7, 1, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    8578:	bmi	ffa5ad20 <__assert_fail@plt+0xffa587dc>
    857c:			; <UNDEFINED> instruction: 0x96004479
    8580:	tstls	r1, sl, ror r4
    8584:	strmi	r2, [r3], -r1, lsl #2
    8588:			; <UNDEFINED> instruction: 0xf7f94638
    858c:	stmibmi	r5!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    8590:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8594:	blx	feac6590 <__assert_fail@plt+0xfeac404c>
    8598:	ldrdeq	pc, [r4], r5
    859c:			; <UNDEFINED> instruction: 0xf8d8e55a
    85a0:	rsbsmi	r6, r7, #0
    85a4:	bls	c20b4 <__assert_fail@plt+0xbfb70>
    85a8:	vfnmami.f64	d20, d31, d0
    85ac:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    85b0:	movwls	r6, #14363	; 0x381b
    85b4:	mcr	7, 0, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    85b8:	bmi	ff75ad30 <__assert_fail@plt+0xff7587ec>
    85bc:			; <UNDEFINED> instruction: 0x96004479
    85c0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    85c4:	strmi	r2, [r3], -r1, lsl #2
    85c8:			; <UNDEFINED> instruction: 0xf7f99803
    85cc:	ldmibmi	r9, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}^
    85d0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    85d4:	blx	fe2c65d0 <__assert_fail@plt+0xfe2c408c>
    85d8:	blmi	ff601d80 <__assert_fail@plt+0xff5ff83c>
    85dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    85e0:			; <UNDEFINED> instruction: 0xf57f0758
    85e4:	bls	b3d98 <__assert_fail@plt+0xb1854>
    85e8:	vldmiami	r4, {d20-<overflow reg d43>}
    85ec:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    85f0:			; <UNDEFINED> instruction: 0xf7f9681e
    85f4:	ldmibmi	r2, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    85f8:	ldrbtmi	r4, [r9], #-2770	; 0xfffff52e
    85fc:	tstls	r1, r0, lsl #8
    8600:	tstcs	r1, sl, ror r4
    8604:	ldrtmi	r4, [r0], -r3, lsl #12
    8608:	mcr	7, 5, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    860c:	strtmi	r4, [r8], -lr, asr #19
    8610:			; <UNDEFINED> instruction: 0xf7fd4479
    8614:	ldrb	pc, [r1, #2667]	; 0xa6b	; <UNPREDICTABLE>
    8618:	ldrbtmi	r4, [fp], #-3020	; 0xfffff434
    861c:	smmlaeq	r9, fp, r8, r6
    8620:	svcge	0x0072f57f
    8624:	blmi	fe86ee34 <__assert_fail@plt+0xfe86c8f0>
    8628:	ldmpl	r3, {r0, r3, r6, r7, r9, sl, fp, lr}^
    862c:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    8630:	stcl	7, cr15, [r6, #996]	; 0x3e4
    8634:	bmi	ff21ad58 <__assert_fail@plt+0xff218814>
    8638:			; <UNDEFINED> instruction: 0x96004479
    863c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8640:	strmi	r2, [r3], -r1, lsl #2
    8644:			; <UNDEFINED> instruction: 0xf7f94638
    8648:	stmibmi	r4, {r3, r7, r9, sl, fp, sp, lr, pc}^
    864c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8650:	blx	134664c <__assert_fail@plt+0x1344108>
    8654:	bls	c23bc <__assert_fail@plt+0xbfe78>
    8658:	ldmpl	r3, {r2, r4, r7, r8, r9, fp, lr}^
    865c:	ldrdls	pc, [r0], -r3
    8660:	stc	7, cr15, [lr, #996]!	; 0x3e4
    8664:			; <UNDEFINED> instruction: 0xf8df49be
    8668:	bmi	feff9260 <__assert_fail@plt+0xfeff6d1c>
    866c:	ldrbtmi	r4, [ip], #1145	; 0x479
    8670:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8674:			; <UNDEFINED> instruction: 0xf8cd2101
    8678:	strmi	ip, [r3], -r0
    867c:			; <UNDEFINED> instruction: 0xf7f94648
    8680:	ldmibmi	sl!, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    8684:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8688:	blx	c46684 <__assert_fail@plt+0xc44140>
    868c:	bls	c1fcc <__assert_fail@plt+0xbfa88>
    8690:	vldmiami	r7!, {d4-d6}
    8694:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    8698:			; <UNDEFINED> instruction: 0xf7f9681e
    869c:	ldmibmi	r5!, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
    86a0:	ldrbtmi	r4, [r9], #-2741	; 0xfffff54b
    86a4:	tstls	r1, r0, lsl #8
    86a8:	tstcs	r1, sl, ror r4
    86ac:	ldrtmi	r4, [r0], -r3, lsl #12
    86b0:	mrc	7, 2, APSR_nzcv, cr2, cr9, {7}
    86b4:			; <UNDEFINED> instruction: 0x462849b1
    86b8:			; <UNDEFINED> instruction: 0xf7fd4479
    86bc:	ldr	pc, [r3, #-2583]!	; 0xfffff5e9
    86c0:	ldrbmi	sl, [r0], -r8, lsl #18
    86c4:	stc2	0, cr15, [lr], {4}
    86c8:	teqle	sp, r0, lsl #16
    86cc:			; <UNDEFINED> instruction: 0x6708e9dd
    86d0:	bls	c1dd0 <__assert_fail@plt+0xbf88c>
    86d4:			; <UNDEFINED> instruction: 0x4eaa4b75
    86d8:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    86dc:			; <UNDEFINED> instruction: 0xf7f9681f
    86e0:	stmibmi	r8!, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
    86e4:	ldrbtmi	r4, [r9], #-2728	; 0xfffff558
    86e8:	tstls	r1, r0, lsl #12
    86ec:	tstcs	r1, sl, ror r4
    86f0:	ldrtmi	r4, [r8], -r3, lsl #12
    86f4:	mrc	7, 1, APSR_nzcv, cr0, cr9, {7}
    86f8:	strtmi	r4, [r8], -r4, lsr #19
    86fc:			; <UNDEFINED> instruction: 0xf7fd4479
    8700:			; <UNDEFINED> instruction: 0xe701f9f5
    8704:	ldreq	pc, [r5, -pc, rrx]
    8708:	blmi	fe881abc <__assert_fail@plt+0xfe87f578>
    870c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8710:			; <UNDEFINED> instruction: 0xf57f075a
    8714:	bls	b4300 <__assert_fail@plt+0xb1dbc>
    8718:	vfnmami.f64	d4, d14, d20
    871c:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    8720:			; <UNDEFINED> instruction: 0xf7f9681f
    8724:	ldmibmi	ip, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    8728:	ldrbtmi	r4, [r9], #-2716	; 0xfffff564
    872c:	tstls	r1, r0, lsl #12
    8730:	tstcs	r1, sl, ror r4
    8734:	ldrtmi	r4, [r8], -r3, lsl #12
    8738:	mcr	7, 0, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    873c:			; <UNDEFINED> instruction: 0x46284998
    8740:			; <UNDEFINED> instruction: 0xf7fd4479
    8744:			; <UNDEFINED> instruction: 0xe6dff9d3
    8748:	ldrbtmi	r4, [fp], #-2966	; 0xfffff46a
    874c:	smmlaeq	lr, fp, r8, r6
    8750:	mrcge	5, 6, APSR_nzcv, cr10, cr15, {3}
    8754:	blmi	156ef64 <__assert_fail@plt+0x156ca20>
    8758:	ldmpl	r3, {r0, r1, r4, r7, r9, sl, fp, lr}^
    875c:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    8760:	stc	7, cr15, [lr, #-996]!	; 0xfffffc1c
    8764:	bmi	fe49adb0 <__assert_fail@plt+0xfe49886c>
    8768:			; <UNDEFINED> instruction: 0x96004479
    876c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8770:	strmi	r2, [r3], -r1, lsl #2
    8774:			; <UNDEFINED> instruction: 0xf7f94638
    8778:	stmibmi	lr, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    877c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8780:			; <UNDEFINED> instruction: 0xf9b4f7fd
    8784:	ldrtmi	lr, [r9], -r0, asr #13
    8788:			; <UNDEFINED> instruction: 0xf0044630
    878c:	stmdacs	r0, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
    8790:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {3}
    8794:			; <UNDEFINED> instruction: 0x6708e9dd
    8798:	movwcs	lr, #27101	; 0x69dd
    879c:	svclt	0x0008429f
    87a0:			; <UNDEFINED> instruction: 0xf43f4296
    87a4:	blmi	fe133bd8 <__assert_fail@plt+0xfe131694>
    87a8:			; <UNDEFINED> instruction: 0xf8c82222
    87ac:	ldrbtmi	r2, [fp], #-0
    87b0:	smmlaeq	r9, fp, r8, r6
    87b4:	cfstr32ge	mvfx15, [ip, #508]!	; 0x1fc
    87b8:	blmi	f2efc8 <__assert_fail@plt+0xf2ca84>
    87bc:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, lr}^
    87c0:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    87c4:	ldcl	7, cr15, [ip], #996	; 0x3e4
    87c8:	bmi	1f9adc4 <__assert_fail@plt+0x1f98880>
    87cc:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    87d0:	tstls	r1, sl, ror r4
    87d4:	strmi	r2, [r3], -r1, lsl #2
    87d8:			; <UNDEFINED> instruction: 0xf7f94638
    87dc:	ldmib	sp, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    87e0:	ldmdbmi	r9!, {r3, r8, r9, sl, sp, lr}^
    87e4:	ldmib	sp, {r3, r5, r9, sl, lr}^
    87e8:	ldrbtmi	r2, [r9], #-774	; 0xfffffcfa
    87ec:	strvs	lr, [r0, -sp, asr #19]
    87f0:			; <UNDEFINED> instruction: 0xf97cf7fd
    87f4:	bls	c221c <__assert_fail@plt+0xbfcd8>
    87f8:	ldmpl	r3, {r2, r3, r5, r8, r9, fp, lr}^
    87fc:	ldrdlt	pc, [r0], -r3
    8800:	ldcl	7, cr15, [lr], {249}	; 0xf9
    8804:			; <UNDEFINED> instruction: 0xf8df4971
    8808:	bmi	1cb8f30 <__assert_fail@plt+0x1cb69ec>
    880c:	ldrbtmi	r4, [ip], #1145	; 0x479
    8810:			; <UNDEFINED> instruction: 0xf8cd9101
    8814:	ldrbtmi	ip, [sl], #-0
    8818:	strmi	r2, [r3], -r1, lsl #2
    881c:			; <UNDEFINED> instruction: 0xf7f94658
    8820:	ldmib	sp, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}^
    8824:	stmdbmi	ip!, {r3, sl, fp, ip, sp, pc}^
    8828:	ldmib	sp, {r3, r5, r9, sl, lr}^
    882c:	ldrbtmi	r2, [r9], #-774	; 0xfffffcfa
    8830:			; <UNDEFINED> instruction: 0xbc00e9cd
    8834:			; <UNDEFINED> instruction: 0xf95af7fd
    8838:	bls	c1da8 <__assert_fail@plt+0xbf864>
    883c:	ldmpl	r3, {r0, r1, r3, r4, r8, r9, fp, lr}^
    8840:	ldrdlt	pc, [r0], -r3
    8844:	ldc	7, cr15, [ip], #996	; 0x3e4
    8848:			; <UNDEFINED> instruction: 0xf8df4964
    884c:	bmi	1978ea4 <__assert_fail@plt+0x1976960>
    8850:	ldrbtmi	r4, [ip], #1145	; 0x479
    8854:			; <UNDEFINED> instruction: 0xf8cd9101
    8858:	ldrbtmi	ip, [sl], #-0
    885c:	strmi	r2, [r3], -r1, lsl #2
    8860:			; <UNDEFINED> instruction: 0xf7f94658
    8864:	stmdbmi	r0!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    8868:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    886c:			; <UNDEFINED> instruction: 0xf93ef7fd
    8870:			; <UNDEFINED> instruction: 0xbc08e9dd
    8874:			; <UNDEFINED> instruction: 0xf7f9e527
    8878:	svclt	0x0000eba6
    887c:	muleq	r1, ip, sp
    8880:	andeq	r0, r0, ip, ror r2
    8884:	andeq	r8, r1, r6, lsl #27
    8888:	andeq	r9, r1, r2, lsl r2
    888c:	ldrdeq	r9, [r1], -ip
    8890:			; <UNDEFINED> instruction: 0x000191be
    8894:	andeq	r9, r1, r0, lsr r1
    8898:	andeq	r8, r1, lr, ror #24
    889c:	andeq	r9, r1, sl, ror #1
    88a0:	ldrdeq	r9, [r1], -r4
    88a4:	andeq	r9, r1, r6, rrx
    88a8:	andeq	r9, r1, r4, lsr r0
    88ac:	andeq	r0, r0, r4, lsl #5
    88b0:	andeq	r7, r0, r6, asr r1
    88b4:	andeq	r7, r0, r6, lsl r6
    88b8:	andeq	r7, r0, r4, lsr r1
    88bc:	andeq	r7, r0, ip, asr #17
    88c0:	andeq	r8, r1, ip, asr #30
    88c4:	andeq	r8, r1, r2, lsr #30
    88c8:	andeq	r8, r1, r6, ror #29
    88cc:	strdeq	r6, [r0], -r0
    88d0:	andeq	r7, r0, r8, lsr #9
    88d4:	andeq	r6, r0, r8, asr #31
    88d8:	andeq	r7, r0, r8, ror r5
    88dc:			; <UNDEFINED> instruction: 0x00006fb0
    88e0:	andeq	r7, r0, r8, ror #8
    88e4:	andeq	r6, r0, r6, lsl #31
    88e8:	andeq	r7, r0, r0, ror r5
    88ec:	andeq	r6, r0, r4, ror pc
    88f0:	andeq	r7, r0, ip, lsr #8
    88f4:	andeq	r6, r0, sl, asr #30
    88f8:	andeq	r7, r0, lr, ror #13
    88fc:	andeq	r6, r0, lr, lsl pc
    8900:	strdeq	r7, [r0], -r4
    8904:	andeq	r6, r0, r8, lsr #30
    8908:	ldrdeq	r7, [r0], -r4
    890c:	andeq	r7, r0, r0, lsl #10
    8910:	andeq	r8, r1, sl, lsl #26
    8914:	andeq	r7, r0, r4, lsr #8
    8918:	andeq	r6, r0, r8, ror #27
    891c:	andeq	r7, r0, r4, lsr #5
    8920:	andeq	r6, r0, r4, asr #27
    8924:	andeq	r7, r0, r6, asr #7
    8928:	andeq	r6, r0, sl, lsr #27
    892c:	andeq	r7, r0, r4, ror #4
    8930:	andeq	r6, r0, r2, lsl #27
    8934:	andeq	r7, r0, r6, lsl #5
    8938:	andeq	r8, r1, ip, lsr #24
    893c:	andeq	r6, r0, sl, ror #26
    8940:	andeq	r6, r0, sl, asr sp
    8944:	andeq	r6, r0, r4, asr #26
    8948:	ldrdeq	r7, [r0], -ip
    894c:	andeq	r8, r1, lr, ror #23
    8950:	andeq	r6, r0, ip, lsr #26
    8954:	andeq	r6, r0, ip, lsl sp
    8958:	andeq	r6, r0, r6, lsl #26
    895c:	andeq	r7, r0, r2, asr #7
    8960:			; <UNDEFINED> instruction: 0x000071b4
    8964:	andeq	r6, r0, sl, ror #25
    8968:	ldrdeq	r6, [r0], -r2
    896c:			; <UNDEFINED> instruction: 0x000071b2
    8970:	andeq	r6, r0, r2, asr #25
    8974:	andeq	r7, r0, lr, ror r1
    8978:	muleq	r0, ip, ip
    897c:	andeq	r7, r0, r8, ror #4
    8980:	andeq	r6, r0, lr, ror ip
    8984:	andeq	r6, r0, lr, ror #24
    8988:	andeq	r6, r0, r8, asr ip
    898c:			; <UNDEFINED> instruction: 0x000072b0
    8990:	strdeq	r8, [r1], -ip
    8994:	andeq	r6, r0, sl, lsr ip
    8998:	andeq	r6, r0, sl, lsr #24
    899c:	andeq	r6, r0, r4, lsl ip
    89a0:	andeq	r7, r0, r8, ror #5
    89a4:			; <UNDEFINED> instruction: 0x00018abe
    89a8:	strdeq	r6, [r0], -ip
    89ac:	andeq	r6, r0, ip, ror #23
    89b0:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    89b4:	andeq	r7, r0, lr, asr #4
    89b8:	andeq	r8, r1, sl, asr sl
    89bc:	muleq	r0, r8, fp
    89c0:	andeq	r6, r0, r6, lsl #23
    89c4:	andeq	r6, r0, r4, ror fp
    89c8:	andeq	r7, r0, sl, asr #5
    89cc:	andeq	r6, r0, r8, asr #22
    89d0:	andeq	r6, r0, sl, asr #22
    89d4:	andeq	r6, r0, lr, lsr #22
    89d8:	andeq	r7, r0, lr, asr #4
    89dc:	andeq	r6, r0, r4, lsl #22
    89e0:	andeq	r6, r0, r6, lsl #22
    89e4:	andeq	r6, r0, sl, ror #21
    89e8:	andeq	r7, r0, r2, ror #3
    89ec:	addlt	fp, r2, r0, ror r5
    89f0:			; <UNDEFINED> instruction: 0xf7fd4605
    89f4:	stcmi	12, cr15, [r9], #-812	; 0xfffffcd4
    89f8:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, lr}
    89fc:	andcs	sp, r0, #75776	; 0x12800
    8a00:	tstmi	r1, r4, asr #12	; <UNPREDICTABLE>
    8a04:	bl	ac69f0 <__assert_fail@plt+0xac44ac>
    8a08:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
    8a0c:			; <UNDEFINED> instruction: 0xf003681b
    8a10:	stmdacs	r0, {r2, r8, r9}
    8a14:	ldmdblt	r3, {r1, r2, r3, r4, r8, r9, fp, ip, lr, pc}
    8a18:	andlt	r4, r2, r8, lsl r6
    8a1c:	blmi	877fe4 <__assert_fail@plt+0x875aa0>
    8a20:	stcmi	8, cr5, [r1], #-908	; 0xfffffc74
    8a24:			; <UNDEFINED> instruction: 0xf7f9681e
    8a28:	stmdbmi	r0!, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    8a2c:	bmi	819c24 <__assert_fail@plt+0x8176e0>
    8a30:	strls	r4, [r0], #-1145	; 0xfffffb87
    8a34:	tstls	r1, sl, ror r4
    8a38:	strmi	r2, [r3], -r1, lsl #2
    8a3c:			; <UNDEFINED> instruction: 0xf7f94630
    8a40:	ldmdbmi	ip, {r2, r3, r7, sl, fp, sp, lr, pc}
    8a44:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8a48:			; <UNDEFINED> instruction: 0xf850f7fd
    8a4c:	ldrmi	r2, [r8], -r0, lsl #6
    8a50:	ldcllt	0, cr11, [r0, #-8]!
    8a54:			; <UNDEFINED> instruction: 0xf7f9b933
    8a58:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8a5c:			; <UNDEFINED> instruction: 0x4618425b
    8a60:	ldcllt	0, cr11, [r0, #-8]!
    8a64:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    8a68:	ldmdavs	lr, {r0, r1, r4, sl, fp, lr}
    8a6c:	bl	fea46a58 <__assert_fail@plt+0xfea44514>
    8a70:	ldrbtmi	r4, [ip], #-2322	; 0xfffff6ee
    8a74:	ldrbtmi	r4, [r9], #-2578	; 0xfffff5ee
    8a78:	tstls	r1, r0, lsl #8
    8a7c:	tstcs	r1, sl, ror r4
    8a80:	ldrtmi	r4, [r0], -r3, lsl #12
    8a84:	stcl	7, cr15, [r8], #-996	; 0xfffffc1c
    8a88:	strtmi	r4, [r8], -lr, lsl #18
    8a8c:			; <UNDEFINED> instruction: 0xf7fd4479
    8a90:	strb	pc, [r0, sp, lsr #16]!	; <UNPREDICTABLE>
    8a94:	tsteq	r5, #111	; 0x6f	; <UNPREDICTABLE>
    8a98:	svclt	0x0000e7be
    8a9c:	andeq	r8, r1, r0, ror #6
    8aa0:	strdeq	r8, [r1], -lr
    8aa4:	andeq	r0, r0, r4, lsl #5
    8aa8:	andeq	r6, r0, ip, lsr #18
    8aac:	andeq	r6, r0, r4, lsr #18
    8ab0:	andeq	r6, r0, r0, lsl r9
    8ab4:	ldrdeq	r7, [r0], -lr
    8ab8:	andeq	r6, r0, r6, ror #17
    8abc:	ldrdeq	r6, [r0], -lr
    8ac0:	andeq	r6, r0, r8, asr #17
    8ac4:	andeq	r7, r0, r0, lsl #1
    8ac8:	blmi	149b414 <__assert_fail@plt+0x1498ed0>
    8acc:	push	{r1, r3, r4, r5, r6, sl, lr}
    8ad0:	strdlt	r4, [r6], r0
    8ad4:			; <UNDEFINED> instruction: 0x460458d3
    8ad8:	ldmdavs	fp, {r0, r1, r2, r3, r6, r9, sl, fp, lr}
    8adc:			; <UNDEFINED> instruction: 0xf04f9305
    8ae0:			; <UNDEFINED> instruction: 0xf04f0300
    8ae4:	movwls	r3, #17407	; 0x43ff
    8ae8:	mcrr2	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    8aec:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    8af0:			; <UNDEFINED> instruction: 0xf8d4d052
    8af4:	ldrbeq	r3, [r9, #152]	; 0x98
    8af8:	addhi	pc, r4, r0, asr #2
    8afc:			; <UNDEFINED> instruction: 0xf7f9212f
    8b00:			; <UNDEFINED> instruction: 0x4605ec7a
    8b04:	suble	r2, r7, r0, lsl #16
    8b08:	bge	11b020 <__assert_fail@plt+0x118adc>
    8b0c:	ldrbtmi	r9, [r9], #-515	; 0xfffffdfd
    8b10:	bl	fed46afc <__assert_fail@plt+0xfed445b8>
    8b14:	stmdacs	r1, {r0, r1, r9, fp, ip, pc}
    8b18:	blls	13cffc <__assert_fail@plt+0x13aab8>
    8b1c:	blle	ed3724 <__assert_fail@plt+0xed11e0>
    8b20:	tstcs	r2, pc, lsr r8
    8b24:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    8b28:			; <UNDEFINED> instruction: 0xf7f94478
    8b2c:			; <UNDEFINED> instruction: 0x1e05eada
    8b30:	movwcs	fp, #4028	; 0xfbc
    8b34:	ldreq	pc, [r5, -pc, rrx]
    8b38:	blmi	ebf780 <__assert_fail@plt+0xebd23c>
    8b3c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8b40:	strble	r0, [r5], #-1882	; 0xfffff8a6
    8b44:	vst1.8	{d25-d26}, [pc], r4
    8b48:			; <UNDEFINED> instruction: 0x46284199
    8b4c:	b	fe1c6b38 <__assert_fail@plt+0xfe1c45f4>
    8b50:	strtmi	r4, [r8], -r7, lsl #12
    8b54:	ldcl	7, cr15, [r2], {249}	; 0xf9
    8b58:	svceq	0x00db43fb
    8b5c:	umullscs	pc, ip, r4, r8	; <UNPREDICTABLE>
    8b60:	sbceq	pc, r3, #-1946157055	; 0x8c000001
    8b64:	addscs	pc, ip, r4, lsl #17
    8b68:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    8b6c:	smmlaeq	fp, fp, r8, r6
    8b70:	bmi	bbdbcc <__assert_fail@plt+0xbbb688>
    8b74:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
    8b78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8b7c:	subsmi	r9, sl, r5, lsl #22
    8b80:	ldrtmi	sp, [r8], -r3, asr #2
    8b84:	pop	{r1, r2, ip, sp, pc}
    8b88:	stmdbmi	r9!, {r4, r5, r6, r7, r8, pc}
    8b8c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8b90:	bl	1d46b7c <__assert_fail@plt+0x1d44638>
    8b94:	sbcle	r2, r0, r1, lsl #16
    8b98:	ldreq	pc, [r5, -pc, rrx]
    8b9c:	blmi	982b34 <__assert_fail@plt+0x9805f0>
    8ba0:	ldmpl	r3!, {r0, r2, r5, r8, sl, fp, lr}^
    8ba4:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    8ba8:	bl	2c6b94 <__assert_fail@plt+0x2c4650>
    8bac:	bmi	91b040 <__assert_fail@plt+0x918afc>
    8bb0:	strls	r4, [r0, #-1145]	; 0xfffffb87
    8bb4:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8bb8:	strmi	r2, [r3], -r1, lsl #2
    8bbc:			; <UNDEFINED> instruction: 0xf7f94630
    8bc0:	stmdbmi	r0!, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    8bc4:			; <UNDEFINED> instruction: 0x4620463a
    8bc8:			; <UNDEFINED> instruction: 0xf7fc4479
    8bcc:	ldrb	pc, [r0, pc, lsl #31]	; <UNPREDICTABLE>
    8bd0:	svcmi	0x001d4b18
    8bd4:	ldrbtmi	r5, [pc], #-2291	; 8bdc <__assert_fail@plt+0x6698>
    8bd8:	ldrdhi	pc, [r0], -r3
    8bdc:	b	ffc46bc8 <__assert_fail@plt+0xffc44684>
    8be0:	bmi	6db050 <__assert_fail@plt+0x6d8b0c>
    8be4:	smlsdxls	r0, r9, r4, r4
    8be8:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8bec:	strmi	r2, [r3], -r1, lsl #2
    8bf0:			; <UNDEFINED> instruction: 0xf7f94640
    8bf4:	ldmdbmi	r7, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    8bf8:	strtmi	r9, [r0], -r4, lsl #20
    8bfc:			; <UNDEFINED> instruction: 0xf7fc4479
    8c00:			; <UNDEFINED> instruction: 0xe79fff75
    8c04:	streq	pc, [r5, -pc, rrx]!
    8c08:			; <UNDEFINED> instruction: 0xf7f9e7ae
    8c0c:	svclt	0x0000e9dc
    8c10:	andeq	r8, r1, ip, lsl #5
    8c14:	andeq	r0, r0, ip, ror r2
    8c18:	andeq	r8, r1, ip, ror #4
    8c1c:	andeq	r7, r0, r6, lsr #32
    8c20:	andeq	r6, r0, r0, ror r9
    8c24:	andeq	r8, r1, ip, asr #13
    8c28:	muleq	r1, lr, r6
    8c2c:	andeq	r8, r1, r2, ror #3
    8c30:	andeq	r6, r0, lr, lsr #31
    8c34:	andeq	r0, r0, r4, lsl #5
    8c38:			; <UNDEFINED> instruction: 0x000067b4
    8c3c:	andeq	r6, r0, r4, lsr #15
    8c40:	andeq	r6, r0, lr, lsl #15
    8c44:	andeq	r6, r0, r8, lsl #31
    8c48:	andeq	r6, r0, r2, lsl #15
    8c4c:	andeq	r6, r0, r0, ror r7
    8c50:	andeq	r6, r0, sl, asr r7
    8c54:	andeq	r6, r0, r4, asr #30
    8c58:	blmi	fea9b704 <__assert_fail@plt+0xfea991c0>
    8c5c:	svcmi	0x00f0e92d
    8c60:	cfstrsmi	mvf4, [r9, #488]!	; 0x1e8
    8c64:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    8c68:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    8c6c:	ldmdavs	fp, {r0, r1, r2, r5, r7, r8, r9, sl, fp, lr}
    8c70:			; <UNDEFINED> instruction: 0xf04f9307
    8c74:	stmdavs	fp!, {r8, r9}
    8c78:			; <UNDEFINED> instruction: 0x075a447f
    8c7c:	addhi	pc, r2, r0, lsl #2
    8c80:			; <UNDEFINED> instruction: 0x3098f8d0
    8c84:	ldrle	r0, [r4, #-1498]	; 0xfffffa26
    8c88:	smlatbcs	r2, r1, r8, r4
    8c8c:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    8c90:			; <UNDEFINED> instruction: 0xf7f94478
    8c94:	vmlane.f32	s28, s12, s13
    8c98:	blmi	fe7bf5ac <__assert_fail@plt+0xfe7bd068>
    8c9c:	umullscs	pc, ip, r4, r8	; <UNPREDICTABLE>
    8ca0:	vqshl.u32	q10, <illegal reg q13.5>, <illegal reg q7.5>
    8ca4:			; <UNDEFINED> instruction: 0xf88402c3
    8ca8:	ldmdavs	fp, {r2, r3, r4, r7, sp}
    8cac:			; <UNDEFINED> instruction: 0xf1000759
    8cb0:	smlatbcs	r1, r1, r0, r8
    8cb4:			; <UNDEFINED> instruction: 0xf7fd4620
    8cb8:			; <UNDEFINED> instruction: 0x4605fbd5
    8cbc:	bmi	fe5b5244 <__assert_fail@plt+0xfe5b2d00>
    8cc0:	ldrbtmi	r4, [sl], #-2960	; 0xfffff470
    8cc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8cc8:	subsmi	r9, sl, r7, lsl #22
    8ccc:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    8cd0:	andlt	r4, r9, r8, lsr #12
    8cd4:	svchi	0x00f0e8bd
    8cd8:			; <UNDEFINED> instruction: 0xf7fe4620
    8cdc:			; <UNDEFINED> instruction: 0x4605f8f3
    8ce0:			; <UNDEFINED> instruction: 0xf7fd4620
    8ce4:	blmi	fe387e20 <__assert_fail@plt+0xfe3858dc>
    8ce8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8cec:	strble	r0, [r6, #1880]!	; 0x758
    8cf0:	vdivmi.f64	d4, d28, d11
    8cf4:	ldrbtmi	r5, [lr], #-2299	; 0xfffff705
    8cf8:			; <UNDEFINED> instruction: 0xf7f9681f
    8cfc:	stmibmi	sl, {r1, r5, r6, r9, fp, sp, lr, pc}
    8d00:	ldrbtmi	r4, [r9], #-2698	; 0xfffff576
    8d04:	tstls	r1, r0, lsl #12
    8d08:	tstcs	r1, sl, ror r4
    8d0c:	ldrtmi	r4, [r8], -r3, lsl #12
    8d10:	bl	8c6cfc <__assert_fail@plt+0x8c47b8>
    8d14:	strtmi	r4, [sl], -r6, lsl #19
    8d18:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8d1c:	mcr2	7, 7, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    8d20:			; <UNDEFINED> instruction: 0xf644e7cd
    8d24:			; <UNDEFINED> instruction: 0xf7f94182
    8d28:			; <UNDEFINED> instruction: 0x1e05e99a
    8d2c:	adchi	pc, r2, r0, lsl #5
    8d30:	umullscc	pc, ip, r4, r8	; <UNPREDICTABLE>
    8d34:	vmin.u32	d20, d15, d16
    8d38:			; <UNDEFINED> instruction: 0xf88403c3
    8d3c:			; <UNDEFINED> instruction: 0xf7f9309c
    8d40:	blmi	1f43cc0 <__assert_fail@plt+0x1f4177c>
    8d44:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8d48:	ldrle	r0, [r2, #1883]!	; 0x75b
    8d4c:	ldmpl	lr!, {r2, r4, r5, r6, r8, r9, fp, lr}^
    8d50:	ldrdhi	pc, [r0], -r6
    8d54:	b	d46d40 <__assert_fail@plt+0xd447fc>
    8d58:			; <UNDEFINED> instruction: 0xf8df4977
    8d5c:	bmi	1e394e4 <__assert_fail@plt+0x1e36fa0>
    8d60:	ldrbtmi	r4, [ip], #1145	; 0x479
    8d64:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8d68:			; <UNDEFINED> instruction: 0xf8cd2101
    8d6c:	strmi	ip, [r3], -r0
    8d70:			; <UNDEFINED> instruction: 0xf7f94640
    8d74:	ldmdbmi	r3!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    8d78:	strtmi	r4, [r0], -sl, lsr #12
    8d7c:			; <UNDEFINED> instruction: 0xf7fc4479
    8d80:	ldrh	pc, [r1], #-229	; 0xffffff1b	; <UNPREDICTABLE>
    8d84:			; <UNDEFINED> instruction: 0xf8df4b66
    8d88:			; <UNDEFINED> instruction: 0xf8df81c0
    8d8c:	ldmpl	lr!, {r6, r7, r8, ip, pc}^
    8d90:			; <UNDEFINED> instruction: 0xf8df44f8
    8d94:	ldrbtmi	sl, [r9], #444	; 0x1bc
    8d98:	ldrdlt	pc, [r0], -r6
    8d9c:	b	446d88 <__assert_fail@plt+0x444844>
    8da0:			; <UNDEFINED> instruction: 0x464244fa
    8da4:			; <UNDEFINED> instruction: 0xf8cd2101
    8da8:			; <UNDEFINED> instruction: 0xf8cd9004
    8dac:	strmi	sl, [r3], -r0
    8db0:			; <UNDEFINED> instruction: 0xf7f94658
    8db4:	stmdbmi	r7!, {r1, r4, r6, r7, r9, fp, sp, lr, pc}^
    8db8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8dbc:	mrc2	7, 4, pc, cr6, cr12, {7}
    8dc0:			; <UNDEFINED> instruction: 0x3098f8d4
    8dc4:	svcvc	0x0080f413
    8dc8:	eorsle	r6, r0, fp, lsr #16
    8dcc:			; <UNDEFINED> instruction: 0xf57f075b
    8dd0:	ldmdavs	r5!, {r0, r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    8dd4:	ldmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8dd8:	tstcs	r1, r2, asr #12
    8ddc:	stmdbge	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8de0:	strtmi	r4, [r8], -r3, lsl #12
    8de4:	b	fee46dd0 <__assert_fail@plt+0xfee4488c>
    8de8:			; <UNDEFINED> instruction: 0x4620495b
    8dec:			; <UNDEFINED> instruction: 0xf7fc4479
    8df0:	smlsldx	pc, r9, sp, lr	; <UNPREDICTABLE>
    8df4:	vldrmi	d20, [r9, #-296]	; 0xfffffed8
    8df8:	ldrbtmi	r5, [sp], #-2302	; 0xfffff702
    8dfc:	ldrdhi	pc, [r0], -r6
    8e00:	ldmib	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e04:	bmi	15db364 <__assert_fail@plt+0x15d8e20>
    8e08:	strls	r4, [r0, #-1145]	; 0xfffffb87
    8e0c:	tstls	r1, sl, ror r4
    8e10:	strmi	r2, [r3], -r1, lsl #2
    8e14:			; <UNDEFINED> instruction: 0xf7f94640
    8e18:	ldmdbmi	r3, {r5, r7, r9, fp, sp, lr, pc}^
    8e1c:	rscscc	pc, pc, #79	; 0x4f
    8e20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8e24:	mcr2	7, 3, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    8e28:	ldrbtmi	r4, [fp], #-2896	; 0xfffff4b0
    8e2c:			; <UNDEFINED> instruction: 0xf003681b
    8e30:	blcs	9a48 <__assert_fail@plt+0x7504>
    8e34:	svcge	0x003df43f
    8e38:			; <UNDEFINED> instruction: 0xf7f96836
    8e3c:	vstrmi.16	s29, [ip, #-388]	; 0xfffffe7c	; <UNPREDICTABLE>
    8e40:	bmi	135b378 <__assert_fail@plt+0x1358e34>
    8e44:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    8e48:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    8e4c:	tstcs	r1, r1, lsl #2
    8e50:	ldrtmi	r4, [r0], -r3, lsl #12
    8e54:	b	fe046e40 <__assert_fail@plt+0xfe0448fc>
    8e58:	strtmi	r4, [r0], -r8, asr #18
    8e5c:			; <UNDEFINED> instruction: 0xf7fc4479
    8e60:	tstcs	r1, r5, asr #28	; <UNPREDICTABLE>
    8e64:			; <UNDEFINED> instruction: 0xf7fd4620
    8e68:			; <UNDEFINED> instruction: 0x4605fafd
    8e6c:			; <UNDEFINED> instruction: 0xf47f2800
    8e70:	ldr	sl, [r1, -r6, lsr #30]!
    8e74:	cfstr32ge	mvfx9, [r3, #-4]
    8e78:	tstcs	r0, #266240	; 0x41000
    8e7c:			; <UNDEFINED> instruction: 0x46284619
    8e80:	andls	r4, r0, #2046820352	; 0x7a000000
    8e84:			; <UNDEFINED> instruction: 0xf7f92201
    8e88:	strtmi	lr, [r9], -ip, asr #22
    8e8c:			; <UNDEFINED> instruction: 0xf7fd4620
    8e90:			; <UNDEFINED> instruction: 0xf894fdb1
    8e94:	blx	fec1110c <__assert_fail@plt+0xfec0ebc8>
    8e98:	strmi	pc, [r5], -r0, lsl #7
    8e9c:	ldmdbeq	fp, {r4, r5, r9, sl, lr}^
    8ea0:	sbceq	pc, r3, #-1946157055	; 0x8c000001
    8ea4:	addscs	pc, ip, r4, lsl #17
    8ea8:	bl	a46e94 <__assert_fail@plt+0xa44950>
    8eac:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    8eb0:	smmlaeq	lr, fp, r8, r6
    8eb4:	blmi	6be334 <__assert_fail@plt+0x6bbdf0>
    8eb8:			; <UNDEFINED> instruction: 0xf8d658fe
    8ebc:			; <UNDEFINED> instruction: 0xf7f98000
    8ec0:	ldmdbmi	r1!, {r7, r8, fp, sp, lr, pc}
    8ec4:	ldrdgt	pc, [r4], #143	; 0x8f
    8ec8:	ldrbtmi	r4, [r9], #-2609	; 0xfffff5cf
    8ecc:	strdls	r4, [r1, -ip]
    8ed0:	tstcs	r1, sl, ror r4
    8ed4:	andgt	pc, r0, sp, asr #17
    8ed8:	strbmi	r4, [r0], -r3, lsl #12
    8edc:	b	f46ec8 <__assert_fail@plt+0xf44984>
    8ee0:	strtmi	r4, [sl], -ip, lsr #18
    8ee4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8ee8:	mcr2	7, 0, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    8eec:			; <UNDEFINED> instruction: 0xf6bf2d00
    8ef0:	ldr	sl, [r9, r6, ror #29]
    8ef4:			; <UNDEFINED> instruction: 0xf6bf2d00
    8ef8:	ldrb	sl, [sl], r2, ror #29
    8efc:	stmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f00:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    8f04:	andeq	r0, r0, ip, ror r2
    8f08:	muleq	r1, lr, r5
    8f0c:	andeq	r8, r1, r0, ror #1
    8f10:	andeq	r6, r0, r8, lsl #16
    8f14:	andeq	r8, r1, r8, ror #10
    8f18:	muleq	r1, r6, r0
    8f1c:	andeq	r8, r1, r0, lsr #10
    8f20:	andeq	r0, r0, r4, lsl #5
    8f24:	andeq	r6, r0, r2, ror #12
    8f28:	andeq	r6, r0, r2, asr r6
    8f2c:	andeq	r6, r0, ip, lsr r6
    8f30:	andeq	r6, r0, lr, lsr #29
    8f34:	andeq	r8, r1, r4, asr #9
    8f38:	strdeq	r6, [r0], -r4
    8f3c:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    8f40:	ldrdeq	r6, [r0], -lr
    8f44:	andeq	r6, r0, r8, lsl lr
    8f48:			; <UNDEFINED> instruction: 0x000065b4
    8f4c:			; <UNDEFINED> instruction: 0x000065be
    8f50:			; <UNDEFINED> instruction: 0x000065b8
    8f54:	andeq	r6, r0, lr, lsr #27
    8f58:	muleq	r0, r4, sp
    8f5c:	andeq	r6, r0, lr, asr r5
    8f60:	andeq	r6, r0, ip, asr #10
    8f64:	andeq	r6, r0, r8, lsr r5
    8f68:	andeq	r6, r0, r2, ror sp
    8f6c:	ldrdeq	r8, [r1], -lr
    8f70:	andeq	r6, r0, r4, lsl r5
    8f74:	andeq	r6, r0, lr, lsl #10
    8f78:	strdeq	r6, [r0], -sl
    8f7c:	andeq	r6, r0, ip, asr sp
    8f80:	strdeq	r6, [r0], -r8
    8f84:	andeq	r8, r1, sl, asr r3
    8f88:	andeq	r6, r0, sl, lsl #9
    8f8c:	andeq	r6, r0, ip, lsl #9
    8f90:	andeq	r6, r0, r4, ror r4
    8f94:	andeq	r6, r0, lr, lsr #25
    8f98:	blmi	61b7fc <__assert_fail@plt+0x6192b8>
    8f9c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    8fa0:	ldmpl	r3, {r4, r5, r6, r7, ip, sp, pc}^
    8fa4:	strmi	r4, [r4], -r5, lsl #12
    8fa8:	cmnls	pc, #1769472	; 0x1b0000
    8fac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8fb0:	strbtmi	fp, [lr], -r8, asr #2
    8fb4:	ldrtmi	r2, [r0], -r0, lsl #2
    8fb8:			; <UNDEFINED> instruction: 0xf83ef7fd
    8fbc:	cmnlt	r8, r4, lsl #12
    8fc0:			; <UNDEFINED> instruction: 0xf7fd4630
    8fc4:	bmi	3c7c78 <__assert_fail@plt+0x3c5734>
    8fc8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    8fcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8fd0:	subsmi	r9, sl, pc, ror #22
    8fd4:	strtmi	sp, [r0], -lr, lsl #2
    8fd8:	ldcllt	0, cr11, [r0, #-448]!	; 0xfffffe40
    8fdc:	ldrtmi	r4, [r0], -r9, lsr #12
    8fe0:			; <UNDEFINED> instruction: 0xff66f7fc
    8fe4:	stmdacs	r0, {r2, r9, sl, lr}
    8fe8:	ldrtmi	sp, [r0], -sl, ror #3
    8fec:	blx	fff46fec <__assert_fail@plt+0xfff44aa8>
    8ff0:	strb	r4, [r5, r4, lsl #12]!
    8ff4:	svc	0x00e6f7f8
    8ff8:			; <UNDEFINED> instruction: 0x00017dbc
    8ffc:	andeq	r0, r0, ip, ror r2
    9000:	andeq	r7, r1, lr, lsl #27
    9004:	blmi	61b868 <__assert_fail@plt+0x619324>
    9008:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    900c:	ldmpl	r3, {r4, r5, r6, r7, ip, sp, pc}^
    9010:	cmnls	pc, #1769472	; 0x1b0000
    9014:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9018:			; <UNDEFINED> instruction: 0x466eb1d0
    901c:	tstcs	r0, r5, lsl #12
    9020:			; <UNDEFINED> instruction: 0xf7fd4630
    9024:	strmi	pc, [r4], -r9, lsl #16
    9028:			; <UNDEFINED> instruction: 0x4629b990
    902c:			; <UNDEFINED> instruction: 0xf7fc4630
    9030:	cmnlt	r8, pc, lsr pc	; <UNPREDICTABLE>
    9034:			; <UNDEFINED> instruction: 0xf7fd4630
    9038:	bmi	347c04 <__assert_fail@plt+0x3456c0>
    903c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    9040:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9044:	subsmi	r9, sl, pc, ror #22
    9048:	strtmi	sp, [r0], -r9, lsl #2
    904c:	ldcllt	0, cr11, [r0, #-448]!	; 0xfffffe40
    9050:	ldrb	r2, [r2, r0, lsl #8]!
    9054:			; <UNDEFINED> instruction: 0xf7fd4630
    9058:			; <UNDEFINED> instruction: 0x4604fbf9
    905c:			; <UNDEFINED> instruction: 0xf7f8e7ea
    9060:	svclt	0x0000efb2
    9064:	andeq	r7, r1, r0, asr sp
    9068:	andeq	r0, r0, ip, ror r2
    906c:	andeq	r7, r1, sl, lsl sp
    9070:	mvnsmi	lr, #737280	; 0xb4000
    9074:	bmi	a1a8d8 <__assert_fail@plt+0xa18394>
    9078:	vst3.32			; <UNDEFINED> instruction: 0xf481fab1
    907c:	blmi	9da8fc <__assert_fail@plt+0x9d83b8>
    9080:	stmdbeq	r4!, {r1, r3, r4, r5, r6, sl, lr}^
    9084:	svclt	0x00082800
    9088:			; <UNDEFINED> instruction: 0xf5ad2401
    908c:	ldmpl	r3, {r0, r4, r8, sl, fp, ip, sp, lr}^
    9090:	orrls	r6, pc, #1769472	; 0x1b0000
    9094:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9098:	strcs	fp, [r0], #-364	; 0xfffffe94
    909c:	blmi	7db924 <__assert_fail@plt+0x7d93e0>
    90a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    90a4:	blls	fe3e3114 <__assert_fail@plt+0xfe3e0bd0>
    90a8:	teqle	r2, sl, asr r0
    90ac:			; <UNDEFINED> instruction: 0xf50d4620
    90b0:	pop	{r0, r4, r8, sl, fp, ip, sp, lr}
    90b4:			; <UNDEFINED> instruction: 0xf10d83f0
    90b8:	strmi	r0, [r1], r0, lsl #17
    90bc:	strtmi	r4, [r1], -sp, lsl #12
    90c0:			; <UNDEFINED> instruction: 0xf7fc4640
    90c4:			; <UNDEFINED> instruction: 0x4604ffb9
    90c8:	mvnle	r2, r0, lsl #16
    90cc:	strbmi	r4, [r0], -r9, asr #12
    90d0:	mcr2	7, 7, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    90d4:	stmdacs	r0, {r2, r9, sl, lr}
    90d8:	stfged	f5, [r6], {224}	; 0xe0
    90dc:	andcs	r4, r3, r9, lsr #12
    90e0:			; <UNDEFINED> instruction: 0xf7f94622
    90e4:	blls	fe6c38a4 <__assert_fail@plt+0xfe6c1360>
    90e8:	strls	r4, [r0, -sl, lsr #12]
    90ec:	movwls	r9, #17921	; 0x4601
    90f0:	strbmi	r2, [r0], -r0, lsl #16
    90f4:	strtmi	fp, [r1], -r8, lsl #30
    90f8:	ldrcc	lr, [r8], #2525	; 0x9dd
    90fc:	tstcs	r0, r8, lsl pc
    9100:	strcc	lr, [r2], #-2509	; 0xfffff633
    9104:	blx	647106 <__assert_fail@plt+0x644bc2>
    9108:	strbmi	r4, [r0], -r4, lsl #12
    910c:	blx	fe1c7108 <__assert_fail@plt+0xfe1c4bc4>
    9110:			; <UNDEFINED> instruction: 0xf7f8e7c4
    9114:	svclt	0x0000ef58
    9118:	ldrdeq	r7, [r1], -r8
    911c:	andeq	r0, r0, ip, ror r2
    9120:			; <UNDEFINED> instruction: 0x00017cb8
    9124:	blmi	65b98c <__assert_fail@plt+0x659448>
    9128:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    912c:	ldmpl	r3, {r4, r5, r6, r7, ip, sp, pc}^
    9130:	cmnls	pc, #1769472	; 0x1b0000
    9134:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9138:	strbtmi	fp, [lr], -r8, lsl #6
    913c:	tstcs	r0, r5, lsl #12
    9140:			; <UNDEFINED> instruction: 0xf7fc4630
    9144:			; <UNDEFINED> instruction: 0x4604ff79
    9148:	ldrtmi	fp, [r0], -r8, ror #2
    914c:	blx	19c7148 <__assert_fail@plt+0x19c4c04>
    9150:	blmi	39b994 <__assert_fail@plt+0x399450>
    9154:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9158:	blls	1be31c8 <__assert_fail@plt+0x1be0c84>
    915c:	tstle	r1, sl, asr r0
    9160:	rsbslt	r4, r0, r0, lsr #12
    9164:			; <UNDEFINED> instruction: 0x4629bd70
    9168:			; <UNDEFINED> instruction: 0xf7fc4630
    916c:	strmi	pc, [r4], -r1, lsr #29
    9170:	mvnle	r2, r0, lsl #16
    9174:			; <UNDEFINED> instruction: 0xf7ff4630
    9178:			; <UNDEFINED> instruction: 0x4604fc39
    917c:			; <UNDEFINED> instruction: 0xf06fe7e5
    9180:			; <UNDEFINED> instruction: 0xe7e50415
    9184:	svc	0x001ef7f8
    9188:	andeq	r7, r1, r0, lsr ip
    918c:	andeq	r0, r0, ip, ror r2
    9190:	andeq	r7, r1, r4, lsl #24
    9194:	svcmi	0x00f0e92d
    9198:	bmi	91a9fc <__assert_fail@plt+0x9184b8>
    919c:	blmi	91ac0c <__assert_fail@plt+0x9186c8>
    91a0:	ldrbtmi	fp, [sl], #-165	; 0xffffff5b
    91a4:	stmdbhi	lr!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    91a8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    91ac:			; <UNDEFINED> instruction: 0xf04f9323
    91b0:	stmdbcs	r0, {r8, r9}
    91b4:	bge	23d290 <__assert_fail@plt+0x23ad4c>
    91b8:	andcs	r4, r3, r4, lsl #12
    91bc:	andls	r4, r7, #13631488	; 0xd00000
    91c0:	ldmdb	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    91c4:	strmi	r2, [r6], -r2, lsl #2
    91c8:			; <UNDEFINED> instruction: 0xf7fd4620
    91cc:	strmi	pc, [r3], fp, asr #18
    91d0:	bls	1f7938 <__assert_fail@plt+0x1f53f4>
    91d4:	svclt	0x00142e00
    91d8:	ldrmi	r2, [r6], -r0, lsl #12
    91dc:	blls	c41214 <__assert_fail@plt+0xc3ecd0>
    91e0:	ldrtmi	r4, [r1], -sl, lsr #12
    91e4:	stmib	sp, {r5, r9, sl, lr}^
    91e8:	movwls	r8, #18690	; 0x4902
    91ec:			; <UNDEFINED> instruction: 0xf8cd9700
    91f0:			; <UNDEFINED> instruction: 0xf7fea004
    91f4:	stmdblt	r8!, {r0, r5, r7, r9, fp, ip, sp, lr, pc}
    91f8:			; <UNDEFINED> instruction: 0xf7fd4620
    91fc:	strmi	pc, [r3], r3, ror #28
    9200:	rscle	r2, ip, r0, lsl #16
    9204:			; <UNDEFINED> instruction: 0xf7fd4620
    9208:	bmi	2c78fc <__assert_fail@plt+0x2c53b8>
    920c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    9210:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9214:	subsmi	r9, sl, r3, lsr #22
    9218:	ldrbmi	sp, [r8], -r6, lsl #2
    921c:	pop	{r0, r2, r5, ip, sp, pc}
    9220:			; <UNDEFINED> instruction: 0xf06f8ff0
    9224:			; <UNDEFINED> instruction: 0xe7f00b15
    9228:	mcr	7, 6, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    922c:			; <UNDEFINED> instruction: 0x00017bb6
    9230:	andeq	r0, r0, ip, ror r2
    9234:	andeq	r7, r1, sl, asr #22
    9238:	svcmi	0x00f0e92d
    923c:	bmi	ff21ac8c <__assert_fail@plt+0xff218748>
    9240:	blmi	ff21acb4 <__assert_fail@plt+0xff218770>
    9244:	ldrbtmi	fp, [sl], #-173	; 0xffffff53
    9248:	tstls	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    924c:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    9250:			; <UNDEFINED> instruction: 0x932b681b
    9254:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9258:			; <UNDEFINED> instruction: 0xf0002900
    925c:	blmi	ff0e9854 <__assert_fail@plt+0xff0e7310>
    9260:	strmi	r4, [lr], -r5, lsl #12
    9264:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9268:			; <UNDEFINED> instruction: 0xf100075a
    926c:			; <UNDEFINED> instruction: 0xf10d80f0
    9270:	ldrtmi	r0, [r1], -r0, asr #16
    9274:	strbmi	r2, [r2], -r3
    9278:	stmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    927c:	strmi	r2, [r4], -r2, lsl #2
    9280:			; <UNDEFINED> instruction: 0xf7fd4628
    9284:	strmi	pc, [r7], -pc, ror #17
    9288:	cmnle	lr, r0, lsl #16
    928c:			; <UNDEFINED> instruction: 0x2c004bb8
    9290:	movwls	r4, #42107	; 0xa47b
    9294:	svclt	0x00189b36
    9298:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    929c:	bl	69abb4 <__assert_fail@plt+0x698670>
    92a0:	movwls	r0, #25347	; 0x6303
    92a4:	bl	12eff88 <__assert_fail@plt+0x12eda44>
    92a8:	movwls	r0, #29443	; 0x7303
    92ac:	ldrbtmi	r4, [fp], #-2993	; 0xfffff44f
    92b0:	strtmi	r9, [r8], -fp, lsl #6
    92b4:	mcr2	7, 0, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    92b8:			; <UNDEFINED> instruction: 0xf0402800
    92bc:	strdls	r8, [r4], -pc	; <UNPREDICTABLE>
    92c0:	ldmib	sp, {r1, r4, r5, r9, sl, lr}^
    92c4:	stmib	sp, {r1, r2, r4, r5, r8}^
    92c8:	stmib	sp, {r8, r9, fp, sp, pc}^
    92cc:	strtmi	r0, [r1], -r2, lsl #2
    92d0:			; <UNDEFINED> instruction: 0xf7fe4628
    92d4:	stmdacs	r0, {r0, r4, r5, r9, fp, ip, sp, lr, pc}
    92d8:	vmla.i<illegal width 8>	d29, d16, d3[6]
    92dc:	blls	2a96a0 <__assert_fail@plt+0x2a715c>
    92e0:	smmlaeq	fp, fp, r8, r6
    92e4:	stmdbge	lr, {r3, r5, r6, sl, ip, lr, pc}
    92e8:			; <UNDEFINED> instruction: 0xf7fd4628
    92ec:	stmdacs	r0, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    92f0:	rschi	pc, r9, r0, asr #32
    92f4:	strtmi	sl, [r8], -ip, lsl #18
    92f8:			; <UNDEFINED> instruction: 0xff92f7fd
    92fc:			; <UNDEFINED> instruction: 0xf0402800
    9300:	ldmib	sp, {r1, r2, r8, pc}^
    9304:	ldmib	sp, {r2, r3, r8}^
    9308:	addsmi	r2, r9, #-671088640	; 0xd8000000
    930c:	addsmi	fp, r0, #8, 30
    9310:	b	143d4e0 <__assert_fail@plt+0x143af9c>
    9314:	andle	r0, ip, r1, lsl #6
    9318:	andcc	lr, lr, #3620864	; 0x374000
    931c:	movwls	r1, #35011	; 0x88c3
    9320:	movweq	lr, #11073	; 0x2b41
    9324:	ldmib	sp, {r0, r3, r8, r9, ip, pc}^
    9328:	ldrmi	r2, [fp, #776]	; 0x308
    932c:	ldrmi	fp, [r2, #3848]	; 0xf08
    9330:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r7, r9, ip, lr, pc}^
    9334:	tstmi	r3, #-671088640	; 0xd8000000
    9338:	ldmib	sp, {r0, r1, r2, ip, lr, pc}^
    933c:	ldmib	sp, {r1, r2, r3, r8, r9, sp}^
    9340:	addmi	r0, fp, #-2147483647	; 0x80000001
    9344:	addmi	fp, r2, #8, 30
    9348:	blmi	fe2fde1c <__assert_fail@plt+0xfe2fb8d8>
    934c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9350:	svclt	0x0058075a
    9354:			; <UNDEFINED> instruction: 0xf1002701
    9358:			; <UNDEFINED> instruction: 0x46288093
    935c:			; <UNDEFINED> instruction: 0xf910f7fd
    9360:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
    9364:	smmlaeq	fp, fp, r8, r6
    9368:	bmi	fe17e3a0 <__assert_fail@plt+0xfe17be5c>
    936c:	ldrbtmi	r4, [sl], #-2941	; 0xfffff483
    9370:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9374:	subsmi	r9, sl, fp, lsr #22
    9378:	rscshi	pc, r0, r0, asr #32
    937c:	eorlt	r4, sp, r8, lsr r6
    9380:	svchi	0x00f0e8bd
    9384:	fstmiaxmi	r0, {d4-d66}	;@ Deprecated
    9388:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    938c:	ldmdavs	lr, {r2, r3, r4, r5, r6, sl, lr}
    9390:	svc	0x0016f7f8
    9394:	bmi	1f9b990 <__assert_fail@plt+0x1f9944c>
    9398:	strls	r4, [r0], #-1145	; 0xfffffb87
    939c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    93a0:	strmi	r2, [r3], -r1, lsl #2
    93a4:			; <UNDEFINED> instruction: 0xf7f84630
    93a8:	ldmdbmi	sl!, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    93ac:			; <UNDEFINED> instruction: 0x4628463a
    93b0:			; <UNDEFINED> instruction: 0xf7fc4479
    93b4:	bfi	pc, fp, #23, #2	; <UNPREDICTABLE>
    93b8:			; <UNDEFINED> instruction: 0xf8594b72
    93bc:			; <UNDEFINED> instruction: 0xf8d33003
    93c0:			; <UNDEFINED> instruction: 0xf7f88000
    93c4:	ldmdbmi	r4!, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    93c8:	ldrsbgt	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    93cc:	ldrbtmi	r9, [r9], #-2571	; 0xfffff5f5
    93d0:	strdls	r4, [r1, -ip]
    93d4:	andgt	pc, r0, sp, asr #17
    93d8:	strmi	r2, [r3], -r1, lsl #2
    93dc:			; <UNDEFINED> instruction: 0xf7f84640
    93e0:			; <UNDEFINED> instruction: 0x4628efbc
    93e4:			; <UNDEFINED> instruction: 0xffcaf7fc
    93e8:	ldrtmi	r4, [r3], -sp, ror #18
    93ec:			; <UNDEFINED> instruction: 0x46024479
    93f0:			; <UNDEFINED> instruction: 0xf7fc4628
    93f4:			; <UNDEFINED> instruction: 0xe776fb7b
    93f8:	movwcs	lr, #59869	; 0xe9dd
    93fc:	svclt	0x0008455b
    9400:	orrle	r4, r6, r2, asr r5
    9404:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    9408:	smmlaeq	r9, fp, r8, r6
    940c:	smlsdcs	r2, r8, pc, fp	; <UNPREDICTABLE>
    9410:	blmi	173eaa4 <__assert_fail@plt+0x173c560>
    9414:			; <UNDEFINED> instruction: 0xf8592702
    9418:	ldmdavs	ip, {r0, r1, ip, sp}
    941c:	mrc	7, 6, APSR_nzcv, cr0, cr8, {7}
    9420:	stmdbmi	r2!, {r0, r5, r6, r9, fp, lr}^
    9424:	andls	r4, r0, #2046820352	; 0x7a000000
    9428:	ldrbtmi	r4, [r9], #-2657	; 0xfffff59f
    942c:	tstcs	r1, r1, lsl #2
    9430:			; <UNDEFINED> instruction: 0x4603447a
    9434:			; <UNDEFINED> instruction: 0xf7f84620
    9438:	qadd8mi	lr, r8, r0
    943c:			; <UNDEFINED> instruction: 0xff9ef7fc
    9440:	ldrbtmi	r4, [r9], #-2396	; 0xfffff6a4
    9444:	strtmi	r4, [r8], -r2, lsl #12
    9448:	blx	1447442 <__assert_fail@plt+0x1444efe>
    944c:	blmi	1383268 <__assert_fail@plt+0x1380d24>
    9450:			; <UNDEFINED> instruction: 0xf8594c59
    9454:	ldrbtmi	r3, [ip], #-3
    9458:			; <UNDEFINED> instruction: 0xf7f8681f
    945c:	ldmdbmi	r7, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    9460:	ldrbtmi	r4, [r9], #-2647	; 0xfffff5a9
    9464:	tstls	r1, r0, lsl #8
    9468:	tstcs	r1, sl, ror r4
    946c:	ldrtmi	r4, [r8], -r3, lsl #12
    9470:	svc	0x0072f7f8
    9474:			; <UNDEFINED> instruction: 0x46284953
    9478:			; <UNDEFINED> instruction: 0xf7fc4479
    947c:			; <UNDEFINED> instruction: 0xe6f6fb37
    9480:	strcs	r4, [r1, -r0, asr #22]
    9484:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    9488:			; <UNDEFINED> instruction: 0xf7f8681c
    948c:	bmi	13c4efc <__assert_fail@plt+0x13c29b8>
    9490:	ldrbtmi	r4, [sl], #-2382	; 0xfffff6b2
    9494:	bmi	13adc9c <__assert_fail@plt+0x13ab758>
    9498:	tstls	r1, r9, ror r4
    949c:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    94a0:	strtmi	r4, [r0], -r3, lsl #12
    94a4:	svc	0x0058f7f8
    94a8:			; <UNDEFINED> instruction: 0xf7fc4628
    94ac:	stmdbmi	r9, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    94b0:			; <UNDEFINED> instruction: 0x46024479
    94b4:			; <UNDEFINED> instruction: 0xf7fc4628
    94b8:	smlald	pc, lr, r9, fp	; <UNPREDICTABLE>
    94bc:	stccs	6, cr4, [r1], {4}
    94c0:	qadd16mi	fp, r7, r8
    94c4:	blmi	11431f0 <__assert_fail@plt+0x1140cac>
    94c8:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    94cc:	smmlaeq	lr, fp, r8, r6
    94d0:	blmi	b3ecac <__assert_fail@plt+0xb3c768>
    94d4:			; <UNDEFINED> instruction: 0xf8594e41
    94d8:	ldrbtmi	r3, [lr], #-3
    94dc:	ldrdhi	pc, [r0], -r3
    94e0:	mcr	7, 3, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    94e4:	bmi	fdb9e4 <__assert_fail@plt+0xfd94a0>
    94e8:			; <UNDEFINED> instruction: 0x96004479
    94ec:	tstls	r1, sl, ror r4
    94f0:	strmi	r2, [r3], -r1, lsl #2
    94f4:			; <UNDEFINED> instruction: 0xf7f84640
    94f8:	qasxmi	lr, r8, r0
    94fc:			; <UNDEFINED> instruction: 0xff3ef7fc
    9500:	ldrbtmi	r4, [r9], #-2361	; 0xfffff6c7
    9504:	strtmi	r4, [r8], -r2, lsl #12
    9508:	blx	ffc47500 <__assert_fail@plt+0xffc44fbc>
    950c:	blmi	e03470 <__assert_fail@plt+0xe00f2c>
    9510:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    9514:	smmlaeq	r8, fp, r8, r6
    9518:	blmi	6bec64 <__assert_fail@plt+0x6bc720>
    951c:			; <UNDEFINED> instruction: 0xf8594e34
    9520:	ldrbtmi	r3, [lr], #-3
    9524:	ldrdhi	pc, [r0], -r3
    9528:	mcr	7, 2, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    952c:	bmi	c9b9f8 <__assert_fail@plt+0xc994b4>
    9530:			; <UNDEFINED> instruction: 0x96004479
    9534:	tstls	r1, sl, ror r4
    9538:	strmi	r2, [r3], -r1, lsl #2
    953c:			; <UNDEFINED> instruction: 0xf7f84640
    9540:	strtmi	lr, [r8], -ip, lsl #30
    9544:			; <UNDEFINED> instruction: 0xff1af7fc
    9548:	ldrbtmi	r4, [r9], #-2348	; 0xfffff6d4
    954c:	strtmi	r4, [r8], -r2, lsl #12
    9550:	blx	ff347548 <__assert_fail@plt+0xff345004>
    9554:			; <UNDEFINED> instruction: 0xf06fe7b3
    9558:	smlad	r6, r5, r7, r0
    955c:	ldc	7, cr15, [r2, #-992]!	; 0xfffffc20
    9560:	andeq	r7, r1, r2, lsl fp
    9564:	andeq	r0, r0, ip, ror r2
    9568:	andeq	r7, r1, sl, lsl #22
    956c:	andeq	r7, r1, r4, lsr #31
    9570:	andeq	r7, r1, r8, ror pc
    9574:	muleq	r0, r6, r0
    9578:			; <UNDEFINED> instruction: 0x00017ebc
    957c:	andeq	r7, r1, r6, lsr #29
    9580:	andeq	r7, r1, sl, ror #19
    9584:	andeq	r0, r0, r4, lsl #5
    9588:	andeq	r5, r0, ip, asr #31
    958c:			; <UNDEFINED> instruction: 0x00005fbc
    9590:	andeq	r5, r0, r6, lsr #31
    9594:	strdeq	r6, [r0], -r4
    9598:	andeq	r5, r0, r6, lsl #31
    959c:	andeq	r5, r0, r8, lsl #31
    95a0:	andeq	r6, r0, r0, lsl r8
    95a4:	andeq	r7, r1, r2, lsl #28
    95a8:	andeq	r5, r0, r4, lsr pc
    95ac:	andeq	r5, r0, sl, lsr #30
    95b0:	andeq	r5, r0, r4, lsl pc
    95b4:	andeq	r6, r0, lr, lsl r8
    95b8:	andeq	r5, r0, r2, lsl #30
    95bc:	strdeq	r5, [r0], -r2
    95c0:	ldrdeq	r5, [r0], -ip
    95c4:	andeq	r6, r0, ip, ror #14
    95c8:	andeq	r5, r0, r6, asr #29
    95cc:			; <UNDEFINED> instruction: 0x00005ebc
    95d0:	andeq	r5, r0, r6, lsr #29
    95d4:	ldrdeq	r6, [r0], -r8
    95d8:	andeq	r7, r1, lr, lsr sp
    95dc:	andeq	r5, r0, lr, ror lr
    95e0:	andeq	r5, r0, ip, ror #28
    95e4:	andeq	r5, r0, r8, asr lr
    95e8:	andeq	r6, r0, r2, lsl r7
    95ec:	strdeq	r7, [r1], -r6
    95f0:	andeq	r5, r0, r6, lsr lr
    95f4:	andeq	r5, r0, r4, lsr #28
    95f8:	andeq	r5, r0, r0, lsl lr
    95fc:	andeq	r6, r0, lr, ror #13
    9600:	mvnsmi	lr, sp, lsr #18
    9604:	bmi	71ae68 <__assert_fail@plt+0x718924>
    9608:	blmi	71ae88 <__assert_fail@plt+0x718944>
    960c:	ldrbtmi	fp, [sl], #-244	; 0xffffff0c
    9610:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9614:			; <UNDEFINED> instruction: 0xf04f9373
    9618:	noplt	{0}	; <UNPREDICTABLE>
    961c:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    9620:	tstcs	r0, r5, lsl #12
    9624:			; <UNDEFINED> instruction: 0xf7fc4640
    9628:	strmi	pc, [r4], -r7, lsl #26
    962c:	ldmib	sp, {r3, r4, r6, r7, r8, fp, ip, sp, pc}^
    9630:			; <UNDEFINED> instruction: 0x463a017a
    9634:	stmib	sp, {r2, r3, r4, r5, r6, r8, r9, fp, ip, pc}^
    9638:	strtmi	r0, [r9], -r0, lsl #2
    963c:	strbmi	r9, [r0], -r2, lsl #6
    9640:			; <UNDEFINED> instruction: 0xf7ff4633
    9644:	orrlt	pc, r0, r7, lsr #27
    9648:			; <UNDEFINED> instruction: 0xf7fc4640
    964c:	bmi	3495f0 <__assert_fail@plt+0x3470ac>
    9650:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    9654:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9658:	subsmi	r9, sl, r3, ror fp
    965c:	strtmi	sp, [r0], -sl, lsl #2
    9660:	pop	{r2, r4, r5, r6, ip, sp, pc}
    9664:	strcs	r8, [r0], #-496	; 0xfffffe10
    9668:			; <UNDEFINED> instruction: 0x4640e7f1
    966c:	mrc2	7, 3, pc, cr14, cr12, {7}
    9670:	strb	r4, [r9, r4, lsl #12]!
    9674:	stc	7, cr15, [r6], #992	; 0x3e0
    9678:	andeq	r7, r1, sl, asr #14
    967c:	andeq	r0, r0, ip, ror r2
    9680:	andeq	r7, r1, r6, lsl #14
    9684:	blmi	d5bf5c <__assert_fail@plt+0xd59a18>
    9688:	push	{r1, r3, r4, r5, r6, sl, lr}
    968c:	ldrshtlt	r4, [r1], #48	; 0x30
    9690:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9694:			; <UNDEFINED> instruction: 0xf04f936f
    9698:	stmdacs	r0, {r8, r9}
    969c:			; <UNDEFINED> instruction: 0x466ed057
    96a0:	strmi	r4, [r7], -r8, lsl #13
    96a4:	ldrtmi	r2, [r0], -r0, lsl #2
    96a8:	stc2l	7, cr15, [r6], {252}	; 0xfc
    96ac:	cmplt	r8, r5, lsl #12
    96b0:	blmi	a9bf64 <__assert_fail@plt+0xa99a20>
    96b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    96b8:	blls	1be3728 <__assert_fail@plt+0x1be11e4>
    96bc:	qdaddle	r4, sl, r9
    96c0:	rsbslt	r4, r1, r8, lsr #12
    96c4:	mvnshi	lr, #12386304	; 0xbd0000
    96c8:	ldrtmi	r2, [r0], -r2, lsl #2
    96cc:	mcr2	7, 6, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    96d0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    96d4:			; <UNDEFINED> instruction: 0xf1b8d13b
    96d8:	svclt	0x00180900
    96dc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    96e0:			; <UNDEFINED> instruction: 0xf7fd4630
    96e4:	ldmiblt	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    96e8:			; <UNDEFINED> instruction: 0xf7fd4630
    96ec:	strmi	pc, [r4], -pc, lsr #17
    96f0:			; <UNDEFINED> instruction: 0x4639b318
    96f4:	bl	fecc76dc <__assert_fail@plt+0xfecc5198>
    96f8:			; <UNDEFINED> instruction: 0x4620b9f8
    96fc:	bl	ffcc76e4 <__assert_fail@plt+0xffcc51a0>
    9700:	svclt	0x000c2d00
    9704:	movwcs	r4, #1611	; 0x64b
    9708:			; <UNDEFINED> instruction: 0x4630b9db
    970c:			; <UNDEFINED> instruction: 0xf7fd3501
    9710:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    9714:	ldrtmi	sp, [r0], -r8, ror #1
    9718:			; <UNDEFINED> instruction: 0xff80f7fc
    971c:	svclt	0x00d42d01
    9720:			; <UNDEFINED> instruction: 0xf0092300
    9724:	blcs	a330 <__assert_fail@plt+0x7dec>
    9728:			; <UNDEFINED> instruction: 0xf8d8d0c2
    972c:			; <UNDEFINED> instruction: 0xf7f80000
    9730:	movwcs	lr, #3034	; 0xbda
    9734:	andcc	pc, r0, r8, asr #17
    9738:			; <UNDEFINED> instruction: 0x4620e7ba
    973c:	bl	ff4c7724 <__assert_fail@plt+0xff4c51e0>
    9740:	ldrtmi	lr, [r0], -lr, asr #15
    9744:	mrc2	7, 0, pc, cr2, cr12, {7}
    9748:	andeq	pc, r0, r8, asr #17
    974c:			; <UNDEFINED> instruction: 0xf04fe7dd
    9750:			; <UNDEFINED> instruction: 0xe7ad35ff
    9754:	ldc	7, cr15, [r6], #-992	; 0xfffffc20
    9758:	ldrdeq	r7, [r1], -r0
    975c:	andeq	r0, r0, ip, ror r2
    9760:	andeq	r7, r1, r4, lsr #13
    9764:	bmi	7367a4 <__assert_fail@plt+0x734260>
    9768:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    976c:	addlt	fp, r3, r0, ror r5
    9770:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    9774:	movwls	r6, #6171	; 0x181b
    9778:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    977c:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    9780:	blmi	635c08 <__assert_fail@plt+0x6336c4>
    9784:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9788:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    978c:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    9790:	strtmi	sl, [sl], -r8, lsl #22
    9794:	stmdavs	r0!, {r0, r8, sp}
    9798:			; <UNDEFINED> instruction: 0xf7f89300
    979c:	stmdavs	r1!, {r5, r6, r7, sl, fp, sp, lr, pc}
    97a0:			; <UNDEFINED> instruction: 0xf7f8200a
    97a4:	bmi	485094 <__assert_fail@plt+0x482b50>
    97a8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    97ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    97b0:	subsmi	r9, sl, r1, lsl #22
    97b4:	andlt	sp, r3, lr, lsl #2
    97b8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    97bc:	ldrbmi	fp, [r0, -r3]!
    97c0:	strmi	r4, [r3], -r9, lsl #28
    97c4:	tstcs	r1, sl, lsl #20
    97c8:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    97cc:			; <UNDEFINED> instruction: 0xf7f86820
    97d0:	ldrb	lr, [sp, r4, asr #27]
    97d4:	bl	ffdc77bc <__assert_fail@plt+0xffdc5278>
    97d8:	andeq	r7, r1, lr, ror #11
    97dc:	andeq	r0, r0, ip, ror r2
    97e0:	ldrdeq	r7, [r1], -sl
    97e4:	andeq	r7, r1, r8, lsl #21
    97e8:	andeq	r0, r0, r4, lsl #5
    97ec:	andeq	r7, r1, lr, lsr #11
    97f0:	andeq	r5, r0, r2, ror fp
    97f4:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    97f8:	ldcmi	0, cr11, [r3], {130}	; 0x82
    97fc:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    9800:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    9804:	blcs	147958 <__assert_fail@plt+0x145414>
    9808:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    980c:	stmdavs	r9, {r0, r4, sl, fp, lr}
    9810:			; <UNDEFINED> instruction: 0xf04f9101
    9814:	movwls	r0, #256	; 0x100
    9818:	stmdbpl	r4, {r0, r8, sp}
    981c:			; <UNDEFINED> instruction: 0xf7f86820
    9820:	stmdavs	r1!, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
    9824:			; <UNDEFINED> instruction: 0xf7f8200a
    9828:	bmi	305010 <__assert_fail@plt+0x302acc>
    982c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9830:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9834:	subsmi	r9, sl, r1, lsl #22
    9838:	andlt	sp, r2, r4, lsl #2
    983c:			; <UNDEFINED> instruction: 0x4010e8bd
    9840:	ldrbmi	fp, [r0, -r4]!
    9844:	bl	fefc782c <__assert_fail@plt+0xfefc52e8>
    9848:	andeq	r7, r1, r8, asr r5
    984c:	andeq	r0, r0, ip, ror r2
    9850:	andeq	r7, r1, lr, asr #10
    9854:	andeq	r0, r0, r4, lsl #5
    9858:	andeq	r7, r1, sl, lsr #10
    985c:	mvnsmi	lr, sp, lsr #18
    9860:	strmi	fp, [sp], -r4, lsl #1
    9864:			; <UNDEFINED> instruction: 0x46044616
    9868:			; <UNDEFINED> instruction: 0xf7f89003
    986c:	ldrcc	lr, [r0], #-3316	; 0xfffff30c
    9870:	orrpl	pc, r0, #1325400064	; 0x4f000000
    9874:	ldrmi	r2, [r9], -r0, lsl #14
    9878:	strmi	r2, [r0], r1, lsl #4
    987c:			; <UNDEFINED> instruction: 0xf8c84620
    9880:	strls	r7, [r1], -r0
    9884:			; <UNDEFINED> instruction: 0xf7f89500
    9888:	vmlsne.f64	d14, d3, d22
    988c:			; <UNDEFINED> instruction: 0xf5b3db0a
    9890:	svclt	0x00a25f80
    9894:			; <UNDEFINED> instruction: 0x2324463c
    9898:	andcc	pc, r0, r8, asr #17
    989c:	andlt	r4, r4, r0, lsr #12
    98a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    98a4:	ldrdmi	pc, [r0], -r8
    98a8:	tstcs	r6, #28, 18	; 0x70000
    98ac:	andcc	pc, r0, r8, asr #17
    98b0:			; <UNDEFINED> instruction: 0x463ce7f4
    98b4:	svclt	0x0000e7f2
    98b8:	stmiavs	r1, {r1, r6, fp, sp, lr}^
    98bc:			; <UNDEFINED> instruction: 0x4614b530
    98c0:	bicslt	fp, r1, r5, lsl #1
    98c4:			; <UNDEFINED> instruction: 0xf992b322
    98c8:			; <UNDEFINED> instruction: 0xf1003000
    98cc:	cfldrsmi	mvf0, [r2, #-64]	; 0xffffffc0
    98d0:			; <UNDEFINED> instruction: 0xf44f2b2f
    98d4:	svclt	0x00085380
    98d8:	strtmi	r3, [r0], -r1, lsl #4
    98dc:	andne	lr, r1, #3358720	; 0x334000
    98e0:			; <UNDEFINED> instruction: 0x4619447d
    98e4:	strls	r2, [r0, #-513]	; 0xfffffdff
    98e8:	mrc	7, 0, APSR_nzcv, cr10, cr8, {7}
    98ec:	svclt	0x00b82800
    98f0:	blle	928f8 <__assert_fail@plt+0x903b4>
    98f4:	svcpl	0x0080f5b0
    98f8:	strtmi	sp, [r0], -r2, lsl #20
    98fc:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    9900:	stc	7, cr15, [r8], #992	; 0x3e0
    9904:			; <UNDEFINED> instruction: 0x23242400
    9908:	strtmi	r6, [r0], -r3
    990c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    9910:	strtmi	r4, [r0], -ip, lsl #12
    9914:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    9918:	andeq	r6, r0, r0, ror #7
    991c:	addlt	fp, r4, r0, ror r5
    9920:	bmi	c5d1e8 <__assert_fail@plt+0xc5aca4>
    9924:	ldrbtmi	r4, [lr], #-2865	; 0xfffff4cf
    9928:	cfldrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
    992c:	ldmpl	r3, {r2, r4, r5, fp, sp, lr}^
    9930:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    9934:			; <UNDEFINED> instruction: 0xf04f9303
    9938:	mrslt	r0, SPSR_mon
    993c:	blmi	adc1f8 <__assert_fail@plt+0xad9cb4>
    9940:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9944:	blls	e39b4 <__assert_fail@plt+0xe1470>
    9948:	qdaddle	r4, sl, r9
    994c:	ldcllt	0, cr11, [r0, #-16]!
    9950:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    9954:	bl	ff44793c <__assert_fail@plt+0xff4453f8>
    9958:	strtmi	fp, [r2], -r0, lsl #3
    995c:			; <UNDEFINED> instruction: 0xf7f8a902
    9960:	bls	c4a88 <__assert_fail@plt+0xc2544>
    9964:			; <UNDEFINED> instruction: 0xb12a4604
    9968:	ldrmi	r4, [r0], -r4, lsr #18
    996c:			; <UNDEFINED> instruction: 0xf7f84479
    9970:	hvclt	3750	; 0xea6
    9974:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    9978:	ldmdblt	ip!, {r2, r3, r4, sp, lr}
    997c:	bmi	85258c <__assert_fail@plt+0x850048>
    9980:	andsvs	r4, r3, sl, ror r4
    9984:			; <UNDEFINED> instruction: 0xf64fe7da
    9988:	ldrshtvs	r7, [r4], -pc
    998c:	b	fe747974 <__assert_fail@plt+0xfe745430>
    9990:			; <UNDEFINED> instruction: 0xf7f84606
    9994:	addmi	lr, r6, #60, 22	; 0xf000
    9998:	mrcmi	0, 0, sp, cr11, cr7, {0}
    999c:	strvc	pc, [r0], #68	; 0x44
    99a0:	ldrbtmi	r4, [lr], #-2586	; 0xfffff5e6
    99a4:	stmiapl	fp!, {r2, r4, r5, sp, lr}
    99a8:	ldmdavs	sp, {r0, r3, r4, sl, fp, lr}
    99ac:	stc	7, cr15, [r8], {248}	; 0xf8
    99b0:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    99b4:	strls	r2, [r0], #-257	; 0xfffffeff
    99b8:			; <UNDEFINED> instruction: 0x4603447a
    99bc:			; <UNDEFINED> instruction: 0xf7f84628
    99c0:	ldmdavs	r3!, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
    99c4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    99c8:			; <UNDEFINED> instruction: 0xf7f8e7d9
    99cc:			; <UNDEFINED> instruction: 0x4606ec70
    99d0:	bl	dc79b8 <__assert_fail@plt+0xdc5474>
    99d4:	svclt	0x00084286
    99d8:	movweq	pc, #8260	; 0x2044	; <UNPREDICTABLE>
    99dc:			; <UNDEFINED> instruction: 0xe7ced1dd
    99e0:	b	ffc479c8 <__assert_fail@plt+0xffc45484>
    99e4:	andeq	r7, r1, r6, ror #17
    99e8:	andeq	r7, r1, r0, lsr r4
    99ec:	andeq	r0, r0, ip, ror r2
    99f0:	andeq	r7, r1, r8, lsr #8
    99f4:	andeq	r7, r1, r8, lsl r4
    99f8:	andeq	r6, r0, r6, ror r3
    99fc:	muleq	r0, ip, sl
    9a00:	muleq	r1, r6, r8
    9a04:	andeq	r7, r1, ip, lsl #17
    9a08:	andeq	r7, r1, sl, ror #16
    9a0c:	andeq	r0, r0, r4, lsl #5
    9a10:	andeq	r6, r0, r6, lsr #6
    9a14:	andeq	r5, r0, r4, asr sl
    9a18:	stmvs	r3, {r4, r8, ip, sp, pc}
    9a1c:	addvs	r3, r3, r1, lsl #6
    9a20:	svclt	0x00004770
    9a24:	ldrblt	r6, [r0, #2051]!	; 0x803
    9a28:	vmulmi.f64	d2, d0, d0
    9a2c:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
    9a30:	strmi	sp, [r5], -pc, lsr #20
    9a34:			; <UNDEFINED> instruction: 0xb129460c
    9a38:			; <UNDEFINED> instruction: 0xf7f84608
    9a3c:			; <UNDEFINED> instruction: 0x4604eabe
    9a40:	eorle	r2, pc, r0, lsl #16
    9a44:			; <UNDEFINED> instruction: 0xf7f868e8
    9a48:	blmi	684388 <__assert_fail@plt+0x681e44>
    9a4c:	ldrbtmi	r6, [fp], #-236	; 0xffffff14
    9a50:			; <UNDEFINED> instruction: 0xf0106818
    9a54:	tstle	r1, r4
    9a58:	ldcllt	0, cr11, [r0, #12]!
    9a5c:	ldmpl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
    9a60:	ldmdavs	pc, {r0, r2, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    9a64:	bl	feb47a4c <__assert_fail@plt+0xfeb45508>
    9a68:	ldrbtmi	r4, [lr], #-2324	; 0xfffff6ec
    9a6c:	ldrbtmi	r4, [r9], #-2580	; 0xfffff5ec
    9a70:	tstls	r1, r0, lsl #12
    9a74:	tstcs	r1, sl, ror r4
    9a78:	ldrtmi	r4, [r8], -r3, lsl #12
    9a7c:	stcl	7, cr15, [ip], #-992	; 0xfffffc20
    9a80:			; <UNDEFINED> instruction: 0x46284910
    9a84:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    9a88:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    9a8c:	andlt	r2, r3, r0
    9a90:	blmi	379258 <__assert_fail@plt+0x376d14>
    9a94:	stmdbmi	sp, {r0, r2, r3, r5, r6, r9, sp}
    9a98:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    9a9c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9aa0:	ldcl	7, cr15, [r0, #-992]	; 0xfffffc20
    9aa4:	andeq	pc, fp, pc, rrx
    9aa8:	svclt	0x0000e7d6
    9aac:	andeq	r7, r1, sl, lsr #6
    9ab0:			; <UNDEFINED> instruction: 0x000177be
    9ab4:	andeq	r0, r0, r4, lsl #5
    9ab8:	andeq	r6, r0, lr, ror #4
    9abc:	andeq	r5, r0, r6, ror #17
    9ac0:	ldrdeq	r5, [r0], -r0
    9ac4:	andeq	r6, r0, r6, ror r2
    9ac8:	andeq	r6, r0, sl, lsl #7
    9acc:	andeq	r6, r0, r4, asr #4
    9ad0:	andeq	r6, r0, lr, asr #4
    9ad4:	stmiavs	r0, {r8, ip, sp, pc}^
    9ad8:	svclt	0x00004770
    9adc:			; <UNDEFINED> instruction: 0x4605b5f0
    9ae0:	addlt	r4, r3, sp, lsl lr
    9ae4:	ldrbtmi	r4, [lr], #-1548	; 0xfffff9f4
    9ae8:	strmi	fp, [r8], -r1, lsr #2
    9aec:	b	1947ad4 <__assert_fail@plt+0x1945590>
    9af0:	cmnlt	r0, #4, 12	; 0x400000
    9af4:	stmdacs	r0, {r3, r5, fp, sp, lr}
    9af8:			; <UNDEFINED> instruction: 0xf7f8db04
    9afc:			; <UNDEFINED> instruction: 0xf04fed00
    9b00:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    9b04:			; <UNDEFINED> instruction: 0xf7f86868
    9b08:	blmi	5442c8 <__assert_fail@plt+0x541d84>
    9b0c:	ldrbtmi	r6, [fp], #-108	; 0xffffff94
    9b10:			; <UNDEFINED> instruction: 0xf0106818
    9b14:	tstle	r1, r4
    9b18:	ldcllt	0, cr11, [r0, #12]!
    9b1c:	ldmpl	r3!, {r4, r8, r9, fp, lr}^
    9b20:	ldmdavs	pc, {r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    9b24:	bl	1347b0c <__assert_fail@plt+0x13455c8>
    9b28:	ldrbtmi	r4, [lr], #-2319	; 0xfffff6f1
    9b2c:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    9b30:	tstls	r1, r0, lsl #12
    9b34:	tstcs	r1, sl, ror r4
    9b38:	ldrtmi	r4, [r8], -r3, lsl #12
    9b3c:	stc	7, cr15, [ip], {248}	; 0xf8
    9b40:	strtmi	r4, [r8], -fp, lsl #18
    9b44:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    9b48:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    9b4c:	andlt	r2, r3, r0
    9b50:			; <UNDEFINED> instruction: 0xf06fbdf0
    9b54:	ldrb	r0, [pc, fp]
    9b58:	andeq	r7, r1, r2, ror r2
    9b5c:	strdeq	r7, [r1], -lr
    9b60:	andeq	r0, r0, r4, lsl #5
    9b64:	andeq	r6, r0, lr, lsr #3
    9b68:	andeq	r5, r0, r6, lsr #16
    9b6c:	andeq	r5, r0, r0, lsl r8
    9b70:	andeq	r6, r0, sl, asr #3
    9b74:	stmdavs	r0, {r8, ip, sp, pc}^
    9b78:	svclt	0x00004770
    9b7c:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
    9b80:			; <UNDEFINED> instruction: 0x4604447b
    9b84:	ldreq	pc, [r0, #-577]	; 0xfffffdbf
    9b88:	vtst.8	d22, d1, d8
    9b8c:	cmnpl	r1, r4, lsl r3
    9b90:	rscpl	fp, r2, r2, lsl #1
    9b94:	blmi	44b8a4 <__assert_fail@plt+0x449360>
    9b98:	strle	r4, [r2], #-1147	; 0xfffffb85
    9b9c:	andlt	r2, r2, r0
    9ba0:	bmi	3f9168 <__assert_fail@plt+0x3f6c24>
    9ba4:	ldmpl	fp, {r0, r1, r2, r3, r8, sl, fp, lr}
    9ba8:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    9bac:	bl	247b94 <__assert_fail@plt+0x245650>
    9bb0:	bmi	39bfec <__assert_fail@plt+0x399aa8>
    9bb4:	strls	r4, [r0, #-1145]	; 0xfffffb87
    9bb8:	tstls	r1, sl, ror r4
    9bbc:	strmi	r2, [r3], -r1, lsl #2
    9bc0:			; <UNDEFINED> instruction: 0xf7f84630
    9bc4:	stmdbmi	sl, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    9bc8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9bcc:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
    9bd0:	andlt	r2, r2, r0
    9bd4:	svclt	0x0000bd70
    9bd8:	andeq	r7, r1, ip, lsl #13
    9bdc:	andeq	r7, r1, r0, asr #3
    9be0:	andeq	r0, r0, r4, lsl #5
    9be4:	andeq	r6, r0, r0, lsr r1
    9be8:	andeq	r5, r0, r0, lsr #15
    9bec:	andeq	r5, r0, ip, lsl #15
    9bf0:	andeq	r6, r0, r6, asr r1
    9bf4:	vand	d27, d1, d0
    9bf8:	stmiapl	r0, {r4, r8, r9}^
    9bfc:	svclt	0x00004770
    9c00:	vmax.s8	d20, d1, d2
    9c04:	andcs	r0, r0, r8, lsl r3
    9c08:			; <UNDEFINED> instruction: 0x477050d1
    9c0c:	strdlt	fp, [r3], r0
    9c10:	ldrbtmi	r4, [sp], #-3369	; 0xfffff2d7
    9c14:	suble	r2, r4, r0, lsl #16
    9c18:	strmi	r6, [r4], -r3, asr #16
    9c1c:	eorsle	r2, r6, r0, lsl #22
    9c20:	blcs	23c34 <__assert_fail@plt+0x216f0>
    9c24:	ldrmi	sp, [r8], -r2, lsl #22
    9c28:	ldcllt	0, cr11, [r0, #12]!
    9c2c:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    9c30:	teqlt	r8, #6291456	; 0x600000
    9c34:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    9c38:	smmlaeq	fp, fp, r8, r6
    9c3c:	ldrtmi	sp, [r0], -r9, lsl #8
    9c40:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    9c44:	b	1347c2c <__assert_fail@plt+0x13456e8>
    9c48:	eorvs	r4, r0, r3, lsl #12
    9c4c:	andlt	r4, r3, r8, lsl r6
    9c50:	blmi	6f9418 <__assert_fail@plt+0x6f6ed4>
    9c54:	ldcmi	8, cr5, [fp, #-940]	; 0xfffffc54
    9c58:			; <UNDEFINED> instruction: 0xf7f8681f
    9c5c:	ldmdbmi	sl, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    9c60:	bmi	69ae5c <__assert_fail@plt+0x698918>
    9c64:	strls	r4, [r0, #-1145]	; 0xfffffb87
    9c68:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    9c6c:	strmi	r2, [r3], -r1, lsl #2
    9c70:			; <UNDEFINED> instruction: 0xf7f84638
    9c74:	ldmdbmi	r6, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    9c78:			; <UNDEFINED> instruction: 0x46204632
    9c7c:			; <UNDEFINED> instruction: 0xf7ff4479
    9c80:			; <UNDEFINED> instruction: 0xe7dcfd71
    9c84:	b	ff9c7c6c <__assert_fail@plt+0xff9c5728>
    9c88:	subsmi	r6, fp, #196608	; 0x30000
    9c8c:	blmi	483bc0 <__assert_fail@plt+0x48167c>
    9c90:	ldmdbmi	r1, {r0, r3, r6, r7, r9, sp}
    9c94:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    9c98:	tstcc	r4, #2030043136	; 0x79000000
    9c9c:			; <UNDEFINED> instruction: 0xf7f84478
    9ca0:	blmi	404df0 <__assert_fail@plt+0x4028ac>
    9ca4:	stmdbmi	pc, {r3, r6, r7, r9, sp}	; <UNPREDICTABLE>
    9ca8:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    9cac:	tstcc	r4, #2030043136	; 0x79000000
    9cb0:			; <UNDEFINED> instruction: 0xf7f84478
    9cb4:	svclt	0x0000ec48
    9cb8:	andeq	r7, r1, r6, asr #2
    9cbc:	ldrdeq	r7, [r1], -r6
    9cc0:	andeq	r0, r0, r4, lsl #5
    9cc4:	andeq	r6, r0, r8, ror r0
    9cc8:	strdeq	r5, [r0], -r0
    9ccc:	ldrdeq	r5, [r0], -sl
    9cd0:	andeq	r6, r0, r8, asr #1
    9cd4:	andeq	r6, r0, lr, lsl #3
    9cd8:	andeq	r6, r0, r8, asr #32
    9cdc:	muleq	r0, r8, r0
    9ce0:	andeq	r6, r0, sl, ror r1
    9ce4:	andeq	r6, r0, r4, lsr r0
    9ce8:	andeq	r6, r0, r0, lsl #1
    9cec:	ldrblt	r4, [r0, #-2844]!	; 0xfffff4e4
    9cf0:	addlt	r4, r2, fp, ror r4
    9cf4:	strmi	fp, [r4], -r8, asr #6
    9cf8:	stmdacs	r0, {fp, sp, lr}
    9cfc:	bmi	680928 <__assert_fail@plt+0x67e3e4>
    9d00:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    9d04:	strle	r0, [r6], #-1874	; 0xfffff8ae
    9d08:	bl	ffe47cf0 <__assert_fail@plt+0xffe457ac>
    9d0c:	mvnscc	pc, #79	; 0x4f
    9d10:	andlt	r6, r2, r3, lsr #32
    9d14:	bmi	5392dc <__assert_fail@plt+0x536d98>
    9d18:	ldmpl	fp, {r2, r4, r8, sl, fp, lr}
    9d1c:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    9d20:	b	13c7d08 <__assert_fail@plt+0x13c57c4>
    9d24:	bmi	4dc174 <__assert_fail@plt+0x4d9c30>
    9d28:	strls	r4, [r0, #-1145]	; 0xfffffb87
    9d2c:	tstls	r1, sl, ror r4
    9d30:	strmi	r2, [r3], -r1, lsl #2
    9d34:			; <UNDEFINED> instruction: 0xf7f84630
    9d38:	stmdbmi	pc, {r4, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    9d3c:	stmdavs	r2!, {r5, r9, sl, lr}^
    9d40:			; <UNDEFINED> instruction: 0xf7ff4479
    9d44:	stmdavs	r0!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    9d48:	blmi	343cc8 <__assert_fail@plt+0x341784>
    9d4c:	stmdbmi	ip, {r1, r3, r4, r6, r7, r9, sp}
    9d50:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    9d54:			; <UNDEFINED> instruction: 0x33284479
    9d58:			; <UNDEFINED> instruction: 0xf7f84478
    9d5c:	svclt	0x0000ebf4
    9d60:	andeq	r7, r1, r8, rrx
    9d64:	andeq	r7, r1, ip, lsl #10
    9d68:	andeq	r0, r0, r4, lsl #5
    9d6c:			; <UNDEFINED> instruction: 0x00005fbc
    9d70:	andeq	r5, r0, ip, lsr #12
    9d74:	andeq	r5, r0, r8, lsl r6
    9d78:	andeq	r6, r0, r8, lsl r0
    9d7c:	ldrdeq	r6, [r0], -r2
    9d80:	andeq	r5, r0, ip, lsl #31
    9d84:	ldrdeq	r5, [r0], -r8
    9d88:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    9d8c:	stmvs	r3, {r4, r5, r8, r9, ip, sp, pc}
    9d90:	blcc	77358 <__assert_fail@plt+0x74e14>
    9d94:	addlt	r2, r2, r0, lsl #22
    9d98:	addvs	r4, r3, r4, lsl #12
    9d9c:	andlt	sp, r2, r1, lsl #26
    9da0:	blmi	739368 <__assert_fail@plt+0x736e24>
    9da4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9da8:	ldrle	r0, [r8], #-1883	; 0xfffff8a5
    9dac:	tsteq	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
    9db0:			; <UNDEFINED> instruction: 0xb12358e3
    9db4:	tsteq	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
    9db8:	stmiapl	r3!, {r5, r9, sl, lr}^
    9dbc:			; <UNDEFINED> instruction: 0x46204798
    9dc0:			; <UNDEFINED> instruction: 0xff94f7ff
    9dc4:			; <UNDEFINED> instruction: 0xf7f86860
    9dc8:	stmiavs	r0!, {r1, r2, r3, r7, fp, sp, lr, pc}^
    9dcc:	stm	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9dd0:	andlt	r4, r2, r0, lsr #12
    9dd4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9dd8:	stmlt	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9ddc:	blmi	39bba4 <__assert_fail@plt+0x399660>
    9de0:	ldmpl	r3, {r1, r2, r3, r8, sl, fp, lr}^
    9de4:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    9de8:	stmib	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9dec:	bmi	35c224 <__assert_fail@plt+0x359ce0>
    9df0:	strls	r4, [r0, #-1145]	; 0xfffffb87
    9df4:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    9df8:	strmi	r2, [r3], -r1, lsl #2
    9dfc:			; <UNDEFINED> instruction: 0xf7f84630
    9e00:	stmdbmi	r9, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    9e04:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9e08:	stc2	7, cr15, [ip], #1020	; 0x3fc
    9e0c:	svclt	0x0000e7ce
    9e10:	andeq	r6, r1, lr, asr #31
    9e14:	andeq	r7, r1, r8, ror #8
    9e18:	andeq	r0, r0, r4, lsl #5
    9e1c:	strdeq	r5, [r0], -r4
    9e20:	andeq	r5, r0, r4, ror #10
    9e24:	andeq	r5, r0, lr, asr #10
    9e28:	andeq	r5, r0, r6, ror #30
    9e2c:	vshl.s8	d27, d15, d1
    9e30:	bmi	a8a2a8 <__assert_fail@plt+0xa87d64>
    9e34:	blmi	a91e40 <__assert_fail@plt+0xa8f8fc>
    9e38:	ldrblt	r4, [r0, #1146]!	; 0x47a
    9e3c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    9e40:	ldmdavs	fp, {r1, r3, r8, sl, fp, ip, pc}
    9e44:			; <UNDEFINED> instruction: 0xf04f9303
    9e48:			; <UNDEFINED> instruction: 0xf7f70300
    9e4c:	blmi	985dcc <__assert_fail@plt+0x983888>
    9e50:			; <UNDEFINED> instruction: 0x4604447b
    9e54:	bmi	9364dc <__assert_fail@plt+0x933f98>
    9e58:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    9e5c:	ldrle	r0, [sp], #-1874	; 0xfffff8ae
    9e60:			; <UNDEFINED> instruction: 0xf04f2101
    9e64:	strdvs	r3, [r1], pc	; <UNPREDICTABLE>
    9e68:	cmplt	sp, r3, lsr #32
    9e6c:	fstmdbxne	r0!, {d10-d14}	;@ Deprecated
    9e70:	movwls	r4, #9770	; 0x262a
    9e74:	b	247e5c <__assert_fail@plt+0x245918>
    9e78:	blle	9d3e80 <__assert_fail@plt+0x9d193c>
    9e7c:			; <UNDEFINED> instruction: 0xb32b6863
    9e80:	blmi	5dc6f0 <__assert_fail@plt+0x5da1ac>
    9e84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9e88:	blls	e3ef8 <__assert_fail@plt+0xe19b4>
    9e8c:	qsuble	r4, sl, r2
    9e90:	andlt	r4, r5, r0, lsr #12
    9e94:	ldrhtmi	lr, [r0], #141	; 0x8d
    9e98:	ldrbmi	fp, [r0, -r4]!
    9e9c:			; <UNDEFINED> instruction: 0x4e154a14
    9ea0:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    9ea4:			; <UNDEFINED> instruction: 0xf7f8681f
    9ea8:	ldmdbmi	r3, {r2, r3, r7, r8, fp, sp, lr, pc}
    9eac:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
    9eb0:	tstls	r1, r0, lsl #12
    9eb4:	tstcs	r1, sl, ror r4
    9eb8:	ldrtmi	r4, [r8], -r3, lsl #12
    9ebc:	b	1347ea4 <__assert_fail@plt+0x1345960>
    9ec0:	strtmi	r4, [r0], -pc, lsl #18
    9ec4:			; <UNDEFINED> instruction: 0xf7ff4479
    9ec8:	strb	pc, [r9, sp, asr #24]	; <UNPREDICTABLE>
    9ecc:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    9ed0:			; <UNDEFINED> instruction: 0xff5af7ff
    9ed4:			; <UNDEFINED> instruction: 0xf7f8e7d4
    9ed8:	svclt	0x0000e876
    9edc:	andeq	r6, r1, r0, lsr #30
    9ee0:	andeq	r0, r0, ip, ror r2
    9ee4:	andeq	r6, r1, r8, lsl #30
    9ee8:			; <UNDEFINED> instruction: 0x000173b4
    9eec:	ldrdeq	r6, [r1], -r4
    9ef0:	andeq	r0, r0, r4, lsl #5
    9ef4:	andeq	r5, r0, r6, lsr lr
    9ef8:	andeq	r5, r0, r6, lsr #9
    9efc:	muleq	r0, r0, r4
    9f00:			; <UNDEFINED> instruction: 0x00005eb0
    9f04:	stmdavs	r0, {r4, r8, ip, sp, pc}
    9f08:	svceq	0x00c043c0
    9f0c:	svclt	0x00004770
    9f10:	push	{r3, sl, ip, sp, pc}
    9f14:			; <UNDEFINED> instruction: 0x461441f0
    9f18:	addlt	r4, r7, r6, lsr sl
    9f1c:			; <UNDEFINED> instruction: 0x460f4b36
    9f20:			; <UNDEFINED> instruction: 0xf8dd447a
    9f24:	ldmpl	r3, {r2, r4, r5, pc}^
    9f28:	movwls	r6, #22555	; 0x581b
    9f2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9f30:	svceq	0x0000f1b8
    9f34:	stmdavs	r6, {r1, r2, r6, ip, lr, pc}^
    9f38:	strbmi	sl, [r1], -lr, lsl #20
    9f3c:	andls	r4, r4, #5242880	; 0x500000
    9f40:	stc2	7, cr15, [ip], {255}	; 0xff
    9f44:			; <UNDEFINED> instruction: 0xf996b126
    9f48:	blcs	bd5f50 <__assert_fail@plt+0xbd3a0c>
    9f4c:	strcc	fp, [r1], -r8, lsl #30
    9f50:			; <UNDEFINED> instruction: 0xf990b120
    9f54:	blcs	bd5f5c <__assert_fail@plt+0xbd3a18>
    9f58:	andcc	fp, r1, r8, lsl #30
    9f5c:	ldrdgt	pc, [ip], -r5
    9f60:	svceq	0x0000f1bc
    9f64:	tstlt	r6, #40	; 0x28
    9f68:	stfmid	f3, [r4, #-960]!	; 0xfffffc40
    9f6c:	mvnscc	pc, #79	; 0x4f
    9f70:	andcs	r9, r1, #3
    9f74:			; <UNDEFINED> instruction: 0x4621447d
    9f78:			; <UNDEFINED> instruction: 0x96024638
    9f7c:	andgt	pc, r4, sp, asr #17
    9f80:			; <UNDEFINED> instruction: 0xf7f89500
    9f84:	adcmi	lr, r0, #843776	; 0xce000
    9f88:	shasxmi	fp, r8, r8
    9f8c:	bmi	73e834 <__assert_fail@plt+0x73c2f0>
    9f90:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    9f94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9f98:	subsmi	r9, sl, r5, lsl #22
    9f9c:	andlt	sp, r7, r7, lsr #2
    9fa0:	ldrhmi	lr, [r0, #141]!	; 0x8d
    9fa4:	ldrbmi	fp, [r0, -r1]!
    9fa8:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    9fac:	mrcmi	7, 0, lr, cr6, cr13, {6}
    9fb0:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    9fb4:	ubfx	sp, r9, #3, #24
    9fb8:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9fbc:	mcrcs	4, 0, r4, cr0, cr12, {7}
    9fc0:	ubfx	sp, r2, #3, #21
    9fc4:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    9fc8:	rscle	r2, r0, r0, lsl #16
    9fcc:	strmi	r3, [r1], -r1, lsl #24
    9fd0:			; <UNDEFINED> instruction: 0x46224638
    9fd4:	ldmdb	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9fd8:			; <UNDEFINED> instruction: 0xf8074638
    9fdc:	ldrb	r8, [r6, r4]
    9fe0:	ldmdb	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fe4:	strmi	r2, [r3], -r4, lsr #4
    9fe8:	andsvs	r2, sl, r0
    9fec:			; <UNDEFINED> instruction: 0xf7f7e7cf
    9ff0:	svclt	0x0000efea
    9ff4:	andeq	r6, r1, r8, lsr lr
    9ff8:	andeq	r0, r0, ip, ror r2
    9ffc:	andeq	r5, r0, r8, lsl #28
    a000:	andeq	r6, r1, r6, asr #27
    a004:			; <UNDEFINED> instruction: 0x00004fb2
    a008:	andeq	r4, r0, ip, lsr #31
    a00c:	andeq	r4, r0, r0, lsr #31
    a010:	mvnsmi	lr, sp, lsr #18
    a014:	bmi	c5b870 <__assert_fail@plt+0xc5932c>
    a018:	blmi	c76238 <__assert_fail@plt+0xc73cf4>
    a01c:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    a020:	strmi	r9, [r7], -r3
    a024:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a028:			; <UNDEFINED> instruction: 0xf04f9305
    a02c:			; <UNDEFINED> instruction: 0xf7ff0300
    a030:	blmi	b497ec <__assert_fail@plt+0xb472a8>
    a034:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    a038:	andls	r4, r4, r4, lsl #12
    a03c:	bmi	ac0c74 <__assert_fail@plt+0xabe730>
    a040:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    a044:	strtle	r0, [fp], #-1874	; 0xfffff8ae
    a048:	movwcs	r4, #1568	; 0x620
    a04c:			; <UNDEFINED> instruction: 0x46294632
    a050:	svc	0x0060f7f7
    a054:	ldmdblt	r8, {r2, r9, sl, lr}^
    a058:	blmi	85c8f0 <__assert_fail@plt+0x85a3ac>
    a05c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a060:	blls	1640d0 <__assert_fail@plt+0x161b8c>
    a064:	teqle	r6, sl, asr r0
    a068:	andlt	r4, r6, r0, lsr #12
    a06c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a070:	ldm	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a074:	blcs	a4088 <__assert_fail@plt+0xa1b44>
    a078:	vrhadd.s8	<illegal reg q14.5>, <illegal reg q8.5>, q15
    a07c:	ldmpl	fp!, {r3, r4, r8, r9}^
    a080:	rscle	r2, r9, r0, lsl #22
    a084:	ldrtmi	sl, [r8], -r4, lsl #20
    a088:	ldrmi	r4, [r8, r9, lsr #12]
    a08c:	mvnle	r2, r0, lsl #16
    a090:	ldrtmi	r4, [r2], -r3, lsl #12
    a094:	strtmi	r9, [r9], -r4, lsl #16
    a098:	svc	0x003cf7f7
    a09c:	ldrb	r4, [fp, r4, lsl #12]
    a0a0:			; <UNDEFINED> instruction: 0x4c144a13
    a0a4:	ldrbtmi	r5, [ip], #-2203	; 0xfffff765
    a0a8:	ldrdhi	pc, [r0], -r3
    a0ac:	stm	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0b0:	bmi	49c4fc <__assert_fail@plt+0x499fb8>
    a0b4:	strls	r4, [r0], #-1145	; 0xfffffb87
    a0b8:	tstls	r1, sl, ror r4
    a0bc:	strmi	r2, [r3], -r1, lsl #2
    a0c0:			; <UNDEFINED> instruction: 0xf7f84640
    a0c4:	stmdbmi	lr, {r1, r3, r6, r8, fp, sp, lr, pc}
    a0c8:	ldrtmi	r4, [r8], -sl, lsr #12
    a0cc:			; <UNDEFINED> instruction: 0xf7ff4479
    a0d0:			; <UNDEFINED> instruction: 0x9c04fb49
    a0d4:			; <UNDEFINED> instruction: 0xf7f7e7b8
    a0d8:	svclt	0x0000ef76
    a0dc:	andeq	r6, r1, sl, lsr sp
    a0e0:	andeq	r0, r0, ip, ror r2
    a0e4:	andeq	r6, r1, r4, lsr #26
    a0e8:	andeq	r7, r1, ip, asr #3
    a0ec:	strdeq	r6, [r1], -ip
    a0f0:	andeq	r0, r0, r4, lsl #5
    a0f4:	andeq	r5, r0, r2, lsr ip
    a0f8:	andeq	r5, r0, r0, lsr #5
    a0fc:	andeq	r5, r0, ip, lsl #5
    a100:			; <UNDEFINED> instruction: 0x00005cbc
    a104:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    a108:	ldcmi	0, cr11, [r5], {131}	; 0x83
    a10c:	strmi	sl, [sp], -r6, lsl #20
    a110:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    a114:	blcc	148264 <__assert_fail@plt+0x145d20>
    a118:	strmi	r5, [r4], -r1, ror #16
    a11c:	tstls	r1, r9, lsl #16
    a120:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    a124:	andls	r4, r0, #26214400	; 0x1900000
    a128:	blx	fe64812e <__assert_fail@plt+0xfe645bea>
    a12c:	strmi	fp, [r2], -r8, lsl #3
    a130:	strtmi	r4, [r0], -r9, lsr #12
    a134:			; <UNDEFINED> instruction: 0xff6cf7ff
    a138:	blmi	29c96c <__assert_fail@plt+0x29a428>
    a13c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a140:	blls	641b0 <__assert_fail@plt+0x61c6c>
    a144:	qaddle	r4, sl, r9
    a148:	pop	{r0, r1, ip, sp, pc}
    a14c:	andlt	r4, r2, r0, lsr r0
    a150:			; <UNDEFINED> instruction: 0xf7f84770
    a154:	stmdavs	r0, {r7, fp, sp, lr, pc}
    a158:	strb	r4, [sp, r0, asr #4]!
    a15c:	svc	0x0032f7f7
    a160:	andeq	r6, r1, r6, asr #24
    a164:	andeq	r0, r0, ip, ror r2
    a168:	andeq	r6, r1, ip, lsl ip
    a16c:	mvnsmi	lr, #737280	; 0xb4000
    a170:	bmi	145b9d0 <__assert_fail@plt+0x145948c>
    a174:	blmi	1476390 <__assert_fail@plt+0x1473e4c>
    a178:	svcmi	0x0051447a
    a17c:	ldrbtmi	r5, [pc], #-2259	; a184 <__assert_fail@plt+0x7c40>
    a180:	movwls	r6, #14363	; 0x381b
    a184:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a188:			; <UNDEFINED> instruction: 0x4680b1f0
    a18c:			; <UNDEFINED> instruction: 0xf7ff460d
    a190:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    a194:	andls	r4, r2, r4, lsl #12
    a198:	strtmi	sp, [sl], -sl, lsl #22
    a19c:			; <UNDEFINED> instruction: 0xf7f74631
    a1a0:	cdpne	14, 0, cr14, cr4, cr14, {6}
    a1a4:	blmi	1200e70 <__assert_fail@plt+0x11fe92c>
    a1a8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a1ac:	strbtle	r0, [r0], #-1883	; 0xfffff8a5
    a1b0:	blmi	109cacc <__assert_fail@plt+0x109a588>
    a1b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a1b8:	blls	e4228 <__assert_fail@plt+0xe1ce4>
    a1bc:	cmnle	r3, sl, asr r0
    a1c0:	andlt	r4, r5, r0, lsr #12
    a1c4:	mvnshi	lr, #12386304	; 0xbd0000
    a1c8:			; <UNDEFINED> instruction: 0xf7f84630
    a1cc:	blmi	10042cc <__assert_fail@plt+0x1001d88>
    a1d0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a1d4:			; <UNDEFINED> instruction: 0x46040759
    a1d8:	blmi	f7f988 <__assert_fail@plt+0xf7d444>
    a1dc:	ldmpl	fp!, {r0, r2, r3, r4, r5, r8, sl, fp, lr}^
    a1e0:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    a1e4:	svc	0x00ecf7f7
    a1e8:	bmi	f1c6dc <__assert_fail@plt+0xf1a198>
    a1ec:	strls	r4, [r0, #-1145]	; 0xfffffb87
    a1f0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    a1f4:	strmi	r2, [r3], -r1, lsl #2
    a1f8:			; <UNDEFINED> instruction: 0xf7f84638
    a1fc:	ldmdami	r8!, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
    a200:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    a204:	blx	ffdc8208 <__assert_fail@plt+0xffdc5cc4>
    a208:			; <UNDEFINED> instruction: 0xf7f8e7d2
    a20c:	stmdavs	r3, {r2, r5, fp, sp, lr, pc}
    a210:	bicle	r2, r8, r2, lsl #22
    a214:	tsteq	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
    a218:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a21c:	sbcle	r2, r2, r0, lsl #22
    a220:	ldrtmi	sl, [r1], -r2, lsl #20
    a224:	ldrmi	r4, [r8, r0, asr #12]
    a228:			; <UNDEFINED> instruction: 0xd1bc2800
    a22c:	stmdals	r2, {r1, r3, r5, r9, sl, lr}
    a230:			; <UNDEFINED> instruction: 0xf7f74631
    a234:	blmi	b05c4c <__assert_fail@plt+0xb03708>
    a238:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a23c:	pkhtbmi	r0, r1, sl, asr #14
    a240:	blmi	8ff724 <__assert_fail@plt+0x8fd1e0>
    a244:	ldmpl	fp!, {r3, r5, r8, sl, fp, lr}^
    a248:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    a24c:	svc	0x00b8f7f7
    a250:	bmi	9dc6f0 <__assert_fail@plt+0x9da1ac>
    a254:	strls	r4, [r0, #-1145]	; 0xfffffb87
    a258:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    a25c:	strmi	r2, [r3], -r1, lsl #2
    a260:			; <UNDEFINED> instruction: 0xf7f84638
    a264:	strbmi	lr, [ip, #-2170]	; 0xfffff786
    a268:	blmi	8be2f0 <__assert_fail@plt+0x8bbdac>
    a26c:	ldrbtmi	r4, [fp], #-1612	; 0xfffff9b4
    a270:	blmi	6022c4 <__assert_fail@plt+0x5ffd80>
    a274:	ldmpl	fp!, {r5, r8, sl, fp, lr}^
    a278:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    a27c:	svc	0x00a0f7f7
    a280:	bmi	7dc700 <__assert_fail@plt+0x7da1bc>
    a284:	strls	r4, [r0, #-1145]	; 0xfffffb87
    a288:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    a28c:	strmi	r2, [r3], -r1, lsl #2
    a290:			; <UNDEFINED> instruction: 0xf7f84638
    a294:	blmi	704424 <__assert_fail@plt+0x701ee0>
    a298:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a29c:			; <UNDEFINED> instruction: 0x46404632
    a2a0:			; <UNDEFINED> instruction: 0xf7ff4479
    a2a4:			; <UNDEFINED> instruction: 0xe783fa5f
    a2a8:	mcr	7, 4, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    a2ac:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    a2b0:			; <UNDEFINED> instruction: 0x4604e7f3
    a2b4:	svclt	0x0000e77c
    a2b8:	andeq	r6, r1, r0, ror #23
    a2bc:	andeq	r0, r0, ip, ror r2
    a2c0:	ldrdeq	r6, [r1], -sl
    a2c4:	andeq	r7, r1, r4, rrx
    a2c8:	andeq	r6, r1, r4, lsr #23
    a2cc:	andeq	r7, r1, ip, lsr r0
    a2d0:	andeq	r0, r0, r4, lsl #5
    a2d4:	strdeq	r5, [r0], -r8
    a2d8:	andeq	r5, r0, r8, ror #2
    a2dc:	andeq	r5, r0, r2, asr r1
    a2e0:	andeq	r5, r0, r6, lsr #23
    a2e4:	ldrdeq	r6, [r1], -r4
    a2e8:	muleq	r0, r0, sl
    a2ec:	andeq	r5, r0, r0, lsl #2
    a2f0:	andeq	r5, r0, sl, ror #1
    a2f4:	andeq	r5, r0, sl, lsr #22
    a2f8:	andeq	r5, r0, r0, ror #20
    a2fc:	ldrdeq	r5, [r0], -r0
    a300:	strheq	r5, [r0], -sl
    a304:	andeq	r4, r0, r4, asr #25
    a308:	andeq	r5, r0, r4, lsr #22
    a30c:	andeq	r4, r0, lr, lsr #25
    a310:			; <UNDEFINED> instruction: 0x4614b538
    a314:	ldrmi	r4, [sl], -sp, lsl #12
    a318:	strmi	r4, [r4], -r1, lsr #12
    a31c:	blx	fe7c8320 <__assert_fail@plt+0xfe7c5ddc>
    a320:			; <UNDEFINED> instruction: 0x4602b130
    a324:	strtmi	r4, [r0], -r9, lsr #12
    a328:	ldrhtmi	lr, [r8], -sp
    a32c:	svclt	0x001ef7ff
    a330:	svc	0x0090f7f7
    a334:	submi	r6, r0, #0, 16
    a338:	svclt	0x0000bd38
    a33c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    a340:	ldrbtmi	fp, [ip], #1036	; 0x40c
    a344:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    a348:			; <UNDEFINED> instruction: 0xf85cb083
    a34c:	blge	11235c <__assert_fail@plt+0x10fe18>
    a350:	andls	r6, r1, #1179648	; 0x120000
    a354:	andeq	pc, r0, #79	; 0x4f
    a358:	blcs	1484ac <__assert_fail@plt+0x145f68>
    a35c:			; <UNDEFINED> instruction: 0xf7ff9300
    a360:	bmi	28a2c4 <__assert_fail@plt+0x287d80>
    a364:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    a368:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a36c:	subsmi	r9, sl, r1, lsl #22
    a370:	andlt	sp, r3, r4, lsl #2
    a374:	bl	1484f0 <__assert_fail@plt+0x145fac>
    a378:	ldrbmi	fp, [r0, -r2]!
    a37c:	mcr	7, 1, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    a380:	andeq	r6, r1, r6, lsl sl
    a384:	andeq	r0, r0, ip, ror r2
    a388:	strdeq	r6, [r1], -r2
    a38c:	mvnsmi	lr, sp, lsr #18
    a390:	bicslt	r4, r9, ip, lsl #12
    a394:	mulcc	r0, r1, r9
    a398:	vmax.s8	d20, d0, d14
    a39c:	tstcs	r0, r1, lsl #24
    a3a0:	stmdami	r2, {r6, r9, ip, sp, lr, pc}
    a3a4:	strcs	pc, [r1, -r0, asr #4]
    a3a8:	cdpcs	2, 0, cr15, cr2, cr0, {2}
    a3ac:	blcs	1cb6980 <__assert_fail@plt+0x1cb443c>
    a3b0:	svcpl	0x0001f916
    a3b4:	blcs	1dfe424 <__assert_fail@plt+0x1dfbee0>
    a3b8:	blcs	187e404 <__assert_fail@plt+0x187bec0>
    a3bc:	blcs	197e434 <__assert_fail@plt+0x197bef0>
    a3c0:	svclt	0x0008462b
    a3c4:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    a3c8:	mvnsle	r2, r0, lsl #22
    a3cc:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    a3d0:	blle	6543d8 <__assert_fail@plt+0x651e94>
    a3d4:	pop	{r0, r5, r9, sl, lr}
    a3d8:			; <UNDEFINED> instruction: 0xf7f741f0
    a3dc:	stccs	13, cr11, [fp, #-52]!	; 0xffffffcc
    a3e0:	svclt	0x000c462b
    a3e4:	tsteq	lr, r1, asr #20
    a3e8:			; <UNDEFINED> instruction: 0xe7ed4339
    a3ec:	strtmi	r2, [fp], -fp, lsr #26
    a3f0:			; <UNDEFINED> instruction: 0xf041bf08
    a3f4:	strb	r0, [r7, r2, lsl #2]!
    a3f8:	strtmi	r2, [fp], -fp, lsr #26
    a3fc:	b	107a034 <__assert_fail@plt+0x1077af0>
    a400:	b	104a828 <__assert_fail@plt+0x10482e4>
    a404:	ldrb	r0, [pc, ip, lsl #2]
    a408:	ldmfd	sp!, {sp}
    a40c:	svclt	0x000081f0
    a410:			; <UNDEFINED> instruction: 0x4614b538
    a414:	ldrmi	r4, [sl], -sp, lsl #12
    a418:	strmi	r4, [r4], -r1, lsr #12
    a41c:	blx	7c8420 <__assert_fail@plt+0x7c5edc>
    a420:			; <UNDEFINED> instruction: 0x4602b130
    a424:	strtmi	r4, [r0], -r9, lsr #12
    a428:	ldrhtmi	lr, [r8], -sp
    a42c:	svclt	0x00aef7ff
    a430:	svclt	0x0000bd38
    a434:	ldrbmi	lr, [r0, sp, lsr #18]!
    a438:	ldmdbmi	sl!, {r1, r2, r3, r9, sl, lr}
    a43c:	stmiaeq	r2, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
    a440:	bmi	e5bc9c <__assert_fail@plt+0xe59758>
    a444:	addlt	r4, r2, r9, ror r4
    a448:			; <UNDEFINED> instruction: 0xf1084699
    a44c:	stmpl	sl, {r0, r1, r2, r8, r9}
    a450:	ldmdbmi	r6!, {r8, r9, sl, fp, sp, pc}
    a454:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    a458:	rsbsvs	r6, sl, r2, lsl r8
    a45c:	andeq	pc, r0, #79	; 0x4f
    a460:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    a464:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    a468:	ldmib	r7, {r1, r4, r5, sp, lr}^
    a46c:			; <UNDEFINED> instruction: 0xf7ff230a
    a470:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a474:	strmi	sp, [r4], -fp, asr #32
    a478:	strbmi	r4, [r1], -r2, lsl #12
    a47c:	strbtmi	r4, [sl], r8, ror #12
    a480:	ldc	7, cr15, [r6, #-988]!	; 0xfffffc24
    a484:	eorsle	r2, r5, r0, lsl #16
    a488:			; <UNDEFINED> instruction: 0xf7f74620
    a48c:	usub16mi	lr, r0, r2
    a490:	mrc	7, 5, APSR_nzcv, cr4, cr7, {7}
    a494:	andcs	r4, r0, #59768832	; 0x3900000
    a498:			; <UNDEFINED> instruction: 0xf91a3801
    a49c:	blcs	2964a4 <__assert_fail@plt+0x293f60>
    a4a0:	movwcs	fp, #3844	; 0xf04
    a4a4:	andcc	pc, r0, sl, lsl #16
    a4a8:			; <UNDEFINED> instruction: 0xf0034628
    a4ac:	strmi	pc, [r1], -r9, ror #23
    a4b0:	orrlt	r6, r8, #48	; 0x30
    a4b4:			; <UNDEFINED> instruction: 0x4650683a
    a4b8:	svceq	0x0000f1b9
    a4bc:			; <UNDEFINED> instruction: 0xf003d10f
    a4c0:	stmiblt	r8, {r0, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    a4c4:	bmi	6924cc <__assert_fail@plt+0x68ff88>
    a4c8:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    a4cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a4d0:	subsmi	r6, sl, fp, ror r8
    a4d4:	strcc	sp, [r8, -r3, lsr #2]
    a4d8:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    a4dc:	movwcs	r8, #2032	; 0x7f0
    a4e0:	stc2l	0, cr15, [r8, #12]
    a4e4:	rscle	r2, sp, r0, lsl #16
    a4e8:			; <UNDEFINED> instruction: 0xf0036830
    a4ec:			; <UNDEFINED> instruction: 0xf06ffbdd
    a4f0:			; <UNDEFINED> instruction: 0xe7e80015
    a4f4:	mcr	7, 5, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    a4f8:	ldrdhi	pc, [r0], -r0
    a4fc:			; <UNDEFINED> instruction: 0xf7f74620
    a500:			; <UNDEFINED> instruction: 0xf1c8ef38
    a504:			; <UNDEFINED> instruction: 0xf1b80000
    a508:	bicsle	r0, ip, r0, lsl #30
    a50c:			; <UNDEFINED> instruction: 0xf7f7e7bf
    a510:	stmdavs	r0, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    a514:	ldrb	r4, [r6, r0, asr #4]
    a518:	andeq	pc, fp, pc, rrx
    a51c:			; <UNDEFINED> instruction: 0xf7f7e7d3
    a520:	svclt	0x0000ed52
    a524:	andeq	r6, r1, r4, lsl r9
    a528:	andeq	r0, r0, ip, ror r2
    a52c:			; <UNDEFINED> instruction: 0x000051ba
    a530:	andeq	r6, r1, lr, lsl #17
    a534:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    a538:	ldrbtmi	fp, [ip], #1036	; 0x40c
    a53c:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    a540:			; <UNDEFINED> instruction: 0xf85cb083
    a544:	blge	112554 <__assert_fail@plt+0x110010>
    a548:	andls	r6, r1, #1179648	; 0x120000
    a54c:	andeq	pc, r0, #79	; 0x4f
    a550:	blcs	1486a4 <__assert_fail@plt+0x146160>
    a554:			; <UNDEFINED> instruction: 0xf7ff9300
    a558:	bmi	28a2cc <__assert_fail@plt+0x287d88>
    a55c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    a560:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a564:	subsmi	r9, sl, r1, lsl #22
    a568:	andlt	sp, r3, r4, lsl #2
    a56c:	bl	1486e8 <__assert_fail@plt+0x1461a4>
    a570:	ldrbmi	fp, [r0, -r2]!
    a574:	stc	7, cr15, [r6, #-988]!	; 0xfffffc24
    a578:	andeq	r6, r1, lr, lsl r8
    a57c:	andeq	r0, r0, ip, ror r2
    a580:	strdeq	r6, [r1], -sl
    a584:	ldrblt	r4, [r0, #2856]!	; 0xb28
    a588:	addlt	r4, r3, fp, ror r4
    a58c:	orrslt	r4, r1, ip, lsl #12
    a590:	vst1.8	{d20-d22}, [pc], sl
    a594:			; <UNDEFINED> instruction: 0xf7ff2100
    a598:	strmi	pc, [r5], -r9, ror #27
    a59c:	blle	7559a4 <__assert_fail@plt+0x753460>
    a5a0:			; <UNDEFINED> instruction: 0xf7f74628
    a5a4:			; <UNDEFINED> instruction: 0x4606ef52
    a5a8:	eorsle	r2, r8, r0, lsl #16
    a5ac:	eorsle	r2, r1, r0, lsl #24
    a5b0:	andlt	r4, r3, r0, lsr r6
    a5b4:	stmdavs	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    a5b8:	cmnlt	sl, r5, lsl #12
    a5bc:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    a5c0:	smmlaeq	r2, r2, r8, r6
    a5c4:	strtmi	sp, [r8], -lr, lsl #8
    a5c8:	blx	8485ce <__assert_fail@plt+0x84608a>
    a5cc:	blle	1545d4 <__assert_fail@plt+0x152090>
    a5d0:			; <UNDEFINED> instruction: 0xf0032103
    a5d4:			; <UNDEFINED> instruction: 0x4605fa53
    a5d8:	ble	ff8559e0 <__assert_fail@plt+0xff85349c>
    a5dc:	ldrtmi	r2, [r0], -r0, lsl #12
    a5e0:	ldcllt	0, cr11, [r0, #12]!
    a5e4:			; <UNDEFINED> instruction: 0x4e134a12
    a5e8:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    a5ec:			; <UNDEFINED> instruction: 0xf7f7681f
    a5f0:	ldmdbmi	r1, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    a5f4:	ldrbtmi	r4, [r9], #-2577	; 0xfffff5ef
    a5f8:	tstls	r1, r0, lsl #12
    a5fc:	tstcs	r1, sl, ror r4
    a600:	ldrtmi	r4, [r8], -r3, lsl #12
    a604:	mcr	7, 5, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    a608:	strtmi	r4, [r8], -sp, lsl #18
    a60c:			; <UNDEFINED> instruction: 0xf7ff4479
    a610:	ldrb	pc, [r8, r9, lsr #17]	; <UNPREDICTABLE>
    a614:	stc	7, cr15, [lr], #-988	; 0xfffffc24
    a618:	andlt	r4, r3, r0, lsr r6
    a61c:			; <UNDEFINED> instruction: 0x4628bdf0
    a620:	svc	0x006cf7f7
    a624:	svclt	0x0000e7c4
    a628:	ldrdeq	r6, [r1], -r0
    a62c:	andeq	r6, r1, lr, asr #24
    a630:	andeq	r0, r0, r4, lsl #5
    a634:	andeq	r5, r0, lr, ror #13
    a638:	andeq	r4, r0, lr, asr sp
    a63c:	andeq	r4, r0, r8, asr #26
    a640:	andeq	r5, r0, r8, asr #15
    a644:			; <UNDEFINED> instruction: 0x4604b510
    a648:			; <UNDEFINED> instruction: 0xf908f7ff
    a64c:	strmi	fp, [r1], -r8, lsr #2
    a650:	pop	{r5, r9, sl, lr}
    a654:			; <UNDEFINED> instruction: 0xf7ff4010
    a658:	ldclt	15, cr11, [r0, #-596]	; 0xfffffdac
    a65c:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    a660:	addlt	fp, r2, r0, lsl #10
    a664:	bge	dd2a4 <__assert_fail@plt+0xdad60>
    a668:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    a66c:	blne	1487bc <__assert_fail@plt+0x146278>
    a670:	movwls	r6, #6171	; 0x181b
    a674:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a678:			; <UNDEFINED> instruction: 0xf7ff9200
    a67c:	bmi	28a610 <__assert_fail@plt+0x2880cc>
    a680:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    a684:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a688:	subsmi	r9, sl, r1, lsl #22
    a68c:	andlt	sp, r2, r4, lsl #2
    a690:	bl	14880c <__assert_fail@plt+0x1462c8>
    a694:	ldrbmi	fp, [r0, -r3]!
    a698:	ldc	7, cr15, [r4], {247}	; 0xf7
    a69c:	strdeq	r6, [r1], -r0
    a6a0:	andeq	r0, r0, ip, ror r2
    a6a4:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    a6a8:			; <UNDEFINED> instruction: 0x460db570
    a6ac:	cmplt	fp, r6, lsl r6
    a6b0:			; <UNDEFINED> instruction: 0xf7ff461c
    a6b4:	vmlane.f32	s30, s7, s23
    a6b8:			; <UNDEFINED> instruction: 0x4633db13
    a6bc:	strtmi	r4, [r1], -sl, lsr #12
    a6c0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a6c4:	ldclt	7, cr15, [r6, #-988]!	; 0xfffffc24
    a6c8:			; <UNDEFINED> instruction: 0xf8f6f7ff
    a6cc:	ldrtmi	fp, [r2], -r8, lsr #2
    a6d0:	pop	{r0, r3, r5, r9, sl, lr}
    a6d4:			; <UNDEFINED> instruction: 0xf7f74070
    a6d8:			; <UNDEFINED> instruction: 0xf7f7bcab
    a6dc:	stmdavs	r3, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    a6e0:			; <UNDEFINED> instruction: 0x4618425b
    a6e4:	svclt	0x0000bd70
    a6e8:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    a6ec:	addlt	r4, r3, sp, lsl #12
    a6f0:	blge	1dcb50 <__assert_fail@plt+0x1da60c>
    a6f4:	bmi	59bf54 <__assert_fail@plt+0x599a10>
    a6f8:			; <UNDEFINED> instruction: 0xf8534479
    a6fc:	stmpl	sl, {r2, r8, r9, fp, lr}
    a700:	strmi	r4, [r4], -r1, lsr #12
    a704:	andls	r6, r1, #1179648	; 0x120000
    a708:	andeq	pc, r0, #79	; 0x4f
    a70c:	movwls	r4, #1562	; 0x61a
    a710:			; <UNDEFINED> instruction: 0xf8a4f7ff
    a714:			; <UNDEFINED> instruction: 0x4603b190
    a718:			; <UNDEFINED> instruction: 0x46294632
    a71c:			; <UNDEFINED> instruction: 0xf7ff4620
    a720:	bmi	34a634 <__assert_fail@plt+0x3480f0>
    a724:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    a728:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a72c:	subsmi	r9, sl, r1, lsl #22
    a730:	andlt	sp, r3, r9, lsl #2
    a734:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a738:	ldrbmi	fp, [r0, -r1]!
    a73c:	stc	7, cr15, [sl, #988]	; 0x3dc
    a740:	submi	r6, r0, #0, 16
    a744:			; <UNDEFINED> instruction: 0xf7f7e7ed
    a748:	svclt	0x0000ec3e
    a74c:	andeq	r6, r1, r0, ror #12
    a750:	andeq	r0, r0, ip, ror r2
    a754:	andeq	r6, r1, r2, lsr r6
    a758:	svcmi	0x00f0e92d
    a75c:	svcmi	0x004a461d
    a760:			; <UNDEFINED> instruction: 0x461a4614
    a764:	ldrbtmi	r4, [pc], #-2889	; a76c <__assert_fail@plt+0x8228>
    a768:	strmi	fp, [lr], -r9, lsl #1
    a76c:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    a770:			; <UNDEFINED> instruction: 0xf8df58fb
    a774:	ldmdavs	fp, {r2, r3, r4, r8, ip, pc}
    a778:			; <UNDEFINED> instruction: 0xf04f9307
    a77c:			; <UNDEFINED> instruction: 0xf7ff0300
    a780:	ldrbtmi	pc, [r9], #3317	; 0xcf5	; <UNPREDICTABLE>
    a784:			; <UNDEFINED> instruction: 0xf7f74607
    a788:	svccs	0x0000ed66
    a78c:	stmdavs	r5, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    a790:	svclt	0x00b84680
    a794:	blle	f1b150 <__assert_fail@plt+0xf18c0c>
    a798:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
    a79c:	smmlaeq	fp, fp, r8, r6
    a7a0:	strtmi	sp, [r2], -r3, asr #8
    a7a4:	ldrtmi	r2, [r0], -r0, lsl #2
    a7a8:	stc	7, cr15, [lr, #988]	; 0x3dc
    a7ac:	rsble	r2, r4, r0, lsl #24
    a7b0:	vrshl.s8	d18, d0, d11
    a7b4:			; <UNDEFINED> instruction: 0xf6c02b80
    a7b8:	strtmi	r6, [r9], r6, ror #23
    a7bc:	movwls	sl, #15109	; 0x3b05
    a7c0:	ldrtmi	r4, [r1], -r2, lsr #12
    a7c4:			; <UNDEFINED> instruction: 0xf7f74638
    a7c8:	stmdacs	r0, {r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    a7cc:	bne	941c04 <__assert_fail@plt+0x93f6c0>
    a7d0:	strmi	r4, [r5], #-1030	; 0xfffffbfa
    a7d4:	strtmi	sp, [r2], -lr, asr #32
    a7d8:			; <UNDEFINED> instruction: 0x46384631
    a7dc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a7e0:	bl	19c87c4 <__assert_fail@plt+0x19c6280>
    a7e4:	ldclle	8, cr2, [r2]
    a7e8:	ldrdge	pc, [r0], -r8
    a7ec:			; <UNDEFINED> instruction: 0xf1bad008
    a7f0:	svclt	0x00180f04
    a7f4:	svceq	0x000bf1ba
    a7f8:			; <UNDEFINED> instruction: 0xf1b9d102
    a7fc:	ldcle	15, cr0, [r0, #-16]!
    a800:	svclt	0x00082d00
    a804:	ldrbcc	pc, [pc, #79]!	; a85b <__assert_fail@plt+0x8317>	; <UNPREDICTABLE>
    a808:			; <UNDEFINED> instruction: 0xf7f74638
    a80c:			; <UNDEFINED> instruction: 0xf8c8ee78
    a810:	bmi	872818 <__assert_fail@plt+0x8702d4>
    a814:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    a818:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a81c:	subsmi	r9, sl, r7, lsl #22
    a820:	strtmi	sp, [r8], -pc, lsr #2
    a824:	pop	{r0, r3, ip, sp, pc}
    a828:	blmi	72e7f0 <__assert_fail@plt+0x72c2ac>
    a82c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a830:	ldrdls	pc, [r0], -r3
    a834:	stcl	7, cr15, [r4], {247}	; 0xf7
    a838:			; <UNDEFINED> instruction: 0xf8df4919
    a83c:	bmi	6ba9e4 <__assert_fail@plt+0x6b84a0>
    a840:	ldrbtmi	r4, [ip], #1145	; 0x479
    a844:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    a848:			; <UNDEFINED> instruction: 0xf8cd2101
    a84c:	strmi	ip, [r3], -r0
    a850:			; <UNDEFINED> instruction: 0xf7f74648
    a854:	ldmdami	r5, {r1, r7, r8, sl, fp, sp, lr, pc}
    a858:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    a85c:			; <UNDEFINED> instruction: 0xffcaf7fe
    a860:			; <UNDEFINED> instruction: 0x2100e79f
    a864:			; <UNDEFINED> instruction: 0xf1099803
    a868:	stmib	sp, {r0, r8, fp}^
    a86c:			; <UNDEFINED> instruction: 0xf7f71b05
    a870:	str	lr, [r5, r6, asr #22]!
    a874:	ldrdge	pc, [r0], -r8
    a878:			; <UNDEFINED> instruction: 0xf8d8e7c6
    a87c:	strtmi	sl, [r5], -r0
    a880:			; <UNDEFINED> instruction: 0xf7f7e7c2
    a884:	svclt	0x0000eba0
    a888:	strdeq	r6, [r1], -r2
    a88c:	andeq	r0, r0, ip, ror r2
    a890:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    a894:	andeq	r6, r1, r2, ror sl
    a898:	andeq	r6, r1, r2, asr #10
    a89c:	andeq	r0, r0, r4, lsl #5
    a8a0:	andeq	r4, r0, r4, lsl fp
    a8a4:	muleq	r0, r6, r4
    a8a8:	strdeq	r4, [r0], -lr
    a8ac:	andeq	r5, r0, lr, lsl #11
    a8b0:			; <UNDEFINED> instruction: 0x460db570
    a8b4:			; <UNDEFINED> instruction: 0x46194616
    a8b8:	strmi	r9, [r4], -r4, lsl #20
    a8bc:			; <UNDEFINED> instruction: 0xffcef7fe
    a8c0:			; <UNDEFINED> instruction: 0x4603b138
    a8c4:			; <UNDEFINED> instruction: 0x46294632
    a8c8:	pop	{r5, r9, sl, lr}
    a8cc:			; <UNDEFINED> instruction: 0xf7ff4070
    a8d0:			; <UNDEFINED> instruction: 0xf7f7bf43
    a8d4:	stmdavs	r0, {r6, r7, sl, fp, sp, lr, pc}
    a8d8:	lfmlt	f4, 2, [r0, #-256]!	; 0xffffff00
    a8dc:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    a8e0:	ldrbtmi	fp, [ip], #1032	; 0x408
    a8e4:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
    a8e8:			; <UNDEFINED> instruction: 0xf85cb085
    a8ec:	stcge	0, cr3, [r7], {3}
    a8f0:	movwls	r6, #14363	; 0x381b
    a8f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a8f8:	blcc	148a50 <__assert_fail@plt+0x14650c>
    a8fc:	strls	r9, [r2], #-1024	; 0xfffffc00
    a900:			; <UNDEFINED> instruction: 0xffd6f7ff
    a904:	blmi	21d130 <__assert_fail@plt+0x21abec>
    a908:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a90c:	blls	e497c <__assert_fail@plt+0xe2438>
    a910:	qaddle	r4, sl, r4
    a914:	pop	{r0, r2, ip, sp, pc}
    a918:	andlt	r4, r1, r0, lsl r0
    a91c:			; <UNDEFINED> instruction: 0xf7f74770
    a920:	svclt	0x0000eb52
    a924:	andeq	r6, r1, r6, ror r4
    a928:	andeq	r0, r0, ip, ror r2
    a92c:	andeq	r6, r1, r0, asr r4
    a930:			; <UNDEFINED> instruction: 0xf5adb5f0
    a934:	stcmi	13, cr5, [r0, #-0]
    a938:	stcmi	0, cr11, [r0], #-524	; 0xfffffdf4
    a93c:	ldrbtmi	r4, [sp], #-1555	; 0xfffff9ed
    a940:	andpl	pc, r0, #54525952	; 0x3400000
    a944:	stmdbpl	ip!, {r2, r9, ip, sp}
    a948:	andsvs	r6, r4, r4, lsr #16
    a94c:	streq	pc, [r0], #-79	; 0xffffffb1
    a950:	cdpge	3, 0, cr11, cr1, cr9, {3}
    a954:	strmi	r2, [sp], -r0, lsl #4
    a958:			; <UNDEFINED> instruction: 0xf641600a
    a95c:			; <UNDEFINED> instruction: 0x463172ff
    a960:	mrc2	7, 7, pc, cr10, cr15, {7}
    a964:	cdpne	15, 0, cr10, cr4, cr2, {0}
    a968:	tstle	r9, sl, lsl #22
    a96c:	movwcs	r4, #1584	; 0x630
    a970:			; <UNDEFINED> instruction: 0xf7f75533
    a974:	stmdacs	r0, {r1, r5, r8, r9, fp, sp, lr, pc}
    a978:	svclt	0x00086028
    a97c:	streq	pc, [fp], #-111	; 0xffffff91
    a980:			; <UNDEFINED> instruction: 0xf50d490f
    a984:	bmi	35f58c <__assert_fail@plt+0x35d048>
    a988:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    a98c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    a990:	subsmi	r6, r1, sl, lsl r8
    a994:	strtmi	sp, [r0], -lr, lsl #2
    a998:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    a99c:	ldcllt	0, cr11, [r0, #12]!
    a9a0:	ldrpl	r3, [fp, -r5, lsl #30]!
    a9a4:	svclt	0x00082b0a
    a9a8:	ldrbtcc	pc, [pc], #260	; a9b0 <__assert_fail@plt+0x846c>	; <UNPREDICTABLE>
    a9ac:			; <UNDEFINED> instruction: 0xf06fe7de
    a9b0:			; <UNDEFINED> instruction: 0xe7e50415
    a9b4:	bl	1c8998 <__assert_fail@plt+0x1c6454>
    a9b8:	andeq	r6, r1, sl, lsl r4
    a9bc:	andeq	r0, r0, ip, ror r2
    a9c0:	andeq	r6, r1, lr, asr #7
    a9c4:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    a9c8:	ldcmi	0, cr11, [r5], {131}	; 0x83
    a9cc:	strmi	sl, [sp], -r6, lsl #20
    a9d0:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    a9d4:	blcc	148b24 <__assert_fail@plt+0x1465e0>
    a9d8:	strmi	r5, [r4], -r1, ror #16
    a9dc:	tstls	r1, r9, lsl #16
    a9e0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    a9e4:	andls	r4, r0, #26214400	; 0x1900000
    a9e8:			; <UNDEFINED> instruction: 0xff38f7fe
    a9ec:	strmi	fp, [r2], -r8, lsl #3
    a9f0:	strtmi	r4, [r0], -r9, lsr #12
    a9f4:			; <UNDEFINED> instruction: 0xff9cf7ff
    a9f8:	blmi	29d22c <__assert_fail@plt+0x29ace8>
    a9fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    aa00:	blls	64a70 <__assert_fail@plt+0x6252c>
    aa04:	qaddle	r4, sl, r9
    aa08:	pop	{r0, r1, ip, sp, pc}
    aa0c:	andlt	r4, r2, r0, lsr r0
    aa10:			; <UNDEFINED> instruction: 0xf7f74770
    aa14:	stmdavs	r0, {r5, sl, fp, sp, lr, pc}
    aa18:	strb	r4, [sp, r0, asr #4]!
    aa1c:	b	ff4c8a00 <__assert_fail@plt+0xff4c64bc>
    aa20:	andeq	r6, r1, r6, lsl #7
    aa24:	andeq	r0, r0, ip, ror r2
    aa28:	andeq	r6, r1, ip, asr r3
    aa2c:	bcc	77e74 <__assert_fail@plt+0x75930>
    aa30:			; <UNDEFINED> instruction: 0xf7ff460c
    aa34:	stmdacs	r0, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    aa38:	andle	sp, r8, fp, lsl #22
    aa3c:			; <UNDEFINED> instruction: 0xf9131823
    aa40:	bcs	295a4c <__assert_fail@plt+0x293508>
    aa44:			; <UNDEFINED> instruction: 0xf100bf06
    aa48:	stmdane	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    aa4c:	movwcs	r4, #1564	; 0x61c
    aa50:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
    aa54:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    aa58:	addlt	r4, r3, sp, lsl #12
    aa5c:	blge	1dcebc <__assert_fail@plt+0x1da978>
    aa60:	bmi	59c2c0 <__assert_fail@plt+0x599d7c>
    aa64:			; <UNDEFINED> instruction: 0xf8534479
    aa68:	stmpl	sl, {r2, r8, r9, fp, lr}
    aa6c:	strmi	r4, [r4], -r1, lsr #12
    aa70:	andls	r6, r1, #1179648	; 0x120000
    aa74:	andeq	pc, r0, #79	; 0x4f
    aa78:	movwls	r4, #1562	; 0x61a
    aa7c:	mcr2	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    aa80:			; <UNDEFINED> instruction: 0x4603b190
    aa84:			; <UNDEFINED> instruction: 0x46294632
    aa88:			; <UNDEFINED> instruction: 0xf7ff4620
    aa8c:	bmi	34a9d0 <__assert_fail@plt+0x34848c>
    aa90:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    aa94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aa98:	subsmi	r9, sl, r1, lsl #22
    aa9c:	andlt	sp, r3, r9, lsl #2
    aaa0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    aaa4:	ldrbmi	fp, [r0, -r1]!
    aaa8:	bl	ff548a8c <__assert_fail@plt+0xff546548>
    aaac:	submi	r6, r0, #0, 16
    aab0:			; <UNDEFINED> instruction: 0xf7f7e7ed
    aab4:	svclt	0x0000ea88
    aab8:	strdeq	r6, [r1], -r4
    aabc:	andeq	r0, r0, ip, ror r2
    aac0:	andeq	r6, r1, r6, asr #5
    aac4:	bmi	ab7afc <__assert_fail@plt+0xab55b8>
    aac8:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    aacc:	mvnsmi	lr, sp, lsr #18
    aad0:	stmdbmi	r9!, {r0, r2, r3, r9, sl, lr}
    aad4:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    aad8:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    aadc:	ldmdavs	fp, {r1, r3, r9, sl, fp, ip, pc}
    aae0:			; <UNDEFINED> instruction: 0xf04f9303
    aae4:			; <UNDEFINED> instruction: 0xf7ff0300
    aae8:	blmi	949c34 <__assert_fail@plt+0x9476f0>
    aaec:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    aaf0:	bmi	8febd8 <__assert_fail@plt+0x8fc694>
    aaf4:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    aaf8:	smmlaeq	r2, r2, r8, r6
    aafc:	bge	2ffb64 <__assert_fail@plt+0x2fd620>
    ab00:	ldrtmi	r4, [r1], -r0, lsr #12
    ab04:			; <UNDEFINED> instruction: 0xf7f79202
    ab08:			; <UNDEFINED> instruction: 0x4603ea50
    ab0c:	ldrmi	r4, [ip], -r0, lsr #12
    ab10:	stc	7, cr15, [lr], #-988	; 0xfffffc24
    ab14:	blmi	5dd388 <__assert_fail@plt+0x5dae44>
    ab18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ab1c:	blls	e4b8c <__assert_fail@plt+0xe2648>
    ab20:	qsuble	r4, sl, r2
    ab24:	andlt	r4, r4, r0, lsr #12
    ab28:	ldrhmi	lr, [r0, #141]!	; 0x8d
    ab2c:	ldrbmi	fp, [r0, -r2]!
    ab30:	svcmi	0x00164a15
    ab34:	ldrbtmi	r5, [pc], #-2203	; ab3c <__assert_fail@plt+0x85f8>
    ab38:	ldrdhi	pc, [r0], -r3
    ab3c:	bl	1048b20 <__assert_fail@plt+0x10465dc>
    ab40:	bmi	51cf94 <__assert_fail@plt+0x51aa50>
    ab44:	smlsdxls	r0, r9, r4, r4
    ab48:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    ab4c:	strmi	r2, [r3], -r1, lsl #2
    ab50:			; <UNDEFINED> instruction: 0xf7f74640
    ab54:	ldmdami	r0, {r1, sl, fp, sp, lr, pc}
    ab58:	ldrtmi	r4, [r1], -sl, lsr #12
    ab5c:			; <UNDEFINED> instruction: 0xf7fe4478
    ab60:	strb	pc, [ip, r9, asr #28]	; <UNPREDICTABLE>
    ab64:	ldreq	pc, [r5], #-111	; 0xffffff91
    ab68:			; <UNDEFINED> instruction: 0xf7f7e7d4
    ab6c:	svclt	0x0000ea2c
    ab70:	andeq	r6, r1, lr, lsl #5
    ab74:	andeq	r0, r0, ip, ror r2
    ab78:	andeq	r4, r0, r6, asr #22
    ab7c:	andeq	r6, r1, ip, ror #4
    ab80:	andeq	r6, r1, r6, lsl r7
    ab84:	andeq	r6, r1, r0, asr #4
    ab88:	andeq	r0, r0, r4, lsl #5
    ab8c:	andeq	r5, r0, r2, lsr #3
    ab90:	andeq	r4, r0, r0, lsl r8
    ab94:	strdeq	r4, [r0], -sl
    ab98:	muleq	r0, ip, r2
    ab9c:	ldrmi	fp, [r3], -r8, lsl #8
    aba0:			; <UNDEFINED> instruction: 0x460ab530
    aba4:	addlt	r4, r2, r6, lsl sp
    aba8:	ldrbtmi	r4, [sp], #-3094	; 0xfffff3ea
    abac:	stmdbpl	ip!, {r1, r2, r4, r8, fp, lr}
    abb0:	cfstrsls	mvf4, [r5, #-484]	; 0xfffffe1c
    abb4:	strls	r6, [r1], #-2084	; 0xfffff7dc
    abb8:	streq	pc, [r0], #-79	; 0xffffffb1
    abbc:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    abc0:	bge	1b72c8 <__assert_fail@plt+0x1b4d84>
    abc4:	strmi	r4, [r4], -r9, lsr #12
    abc8:			; <UNDEFINED> instruction: 0xf7f79200
    abcc:	strmi	lr, [r3], -lr, ror #19
    abd0:	ldrmi	r4, [ip], -r0, lsr #12
    abd4:	bl	ff348bb8 <__assert_fail@plt+0xff346674>
    abd8:	blmi	29d410 <__assert_fail@plt+0x29aecc>
    abdc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    abe0:	blls	64c50 <__assert_fail@plt+0x6270c>
    abe4:	qaddle	r4, sl, r8
    abe8:	andlt	r4, r2, r0, lsr #12
    abec:	ldrhtmi	lr, [r0], -sp
    abf0:	ldrbmi	fp, [r0, -r1]!
    abf4:	ldreq	pc, [r5], #-111	; 0xffffff91
    abf8:			; <UNDEFINED> instruction: 0xf7f7e7ee
    abfc:	svclt	0x0000e9e4
    ac00:	andeq	r6, r1, lr, lsr #3
    ac04:	andeq	r0, r0, ip, ror r2
    ac08:	andeq	r4, r0, r0, ror sl
    ac0c:	andeq	r6, r1, ip, ror r1
    ac10:			; <UNDEFINED> instruction: 0x460cb5d0
    ac14:			; <UNDEFINED> instruction: 0x46114e15
    ac18:	addlt	r4, r4, r5, lsl sl
    ac1c:	smlsdxcs	r0, lr, r4, r4
    ac20:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    ac24:	ldmdavs	r2, {r9, sl, sp}
    ac28:			; <UNDEFINED> instruction: 0xf04f9203
    ac2c:	bmi	44b434 <__assert_fail@plt+0x448ef0>
    ac30:	strvs	lr, [r0, -sp, asr #19]
    ac34:			; <UNDEFINED> instruction: 0xf7ff447a
    ac38:	stmdacs	r1, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    ac3c:			; <UNDEFINED> instruction: 0x4620d110
    ac40:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    ac44:	andcs	r2, r0, r0, lsl #6
    ac48:	movwcs	lr, #2500	; 0x9c4
    ac4c:	blmi	21d47c <__assert_fail@plt+0x21af38>
    ac50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ac54:	blls	e4cc4 <__assert_fail@plt+0xe2780>
    ac58:	qaddle	r4, sl, r4
    ac5c:	ldcllt	0, cr11, [r0, #16]
    ac60:	rscscc	pc, pc, pc, asr #32
    ac64:			; <UNDEFINED> instruction: 0xf7f7e7f2
    ac68:	svclt	0x0000e9ae
    ac6c:	andeq	r6, r1, ip, lsr r1
    ac70:	andeq	r0, r0, ip, ror r2
    ac74:	ldrdeq	r5, [r0], -r8
    ac78:	andeq	r6, r1, r8, lsl #2
    ac7c:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    ac80:	ldcmi	0, cr11, [r5], {131}	; 0x83
    ac84:	strmi	sl, [sp], -r6, lsl #20
    ac88:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    ac8c:	blcc	148ddc <__assert_fail@plt+0x146898>
    ac90:	strmi	r5, [r4], -r1, ror #16
    ac94:	tstls	r1, r9, lsl #16
    ac98:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    ac9c:	andls	r4, r0, #26214400	; 0x1900000
    aca0:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
    aca4:	strmi	fp, [r2], -r8, lsl #3
    aca8:	strtmi	r4, [r0], -r9, lsr #12
    acac:			; <UNDEFINED> instruction: 0xffb0f7ff
    acb0:	blmi	29d4e4 <__assert_fail@plt+0x29afa0>
    acb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    acb8:	blls	64d28 <__assert_fail@plt+0x627e4>
    acbc:	qaddle	r4, sl, r9
    acc0:	pop	{r0, r1, ip, sp, pc}
    acc4:	andlt	r4, r2, r0, lsr r0
    acc8:			; <UNDEFINED> instruction: 0xf7f74770
    accc:	stmdavs	r0, {r2, r6, r7, r9, fp, sp, lr, pc}
    acd0:	strb	r4, [sp, r0, asr #4]!
    acd4:	ldmdb	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acd8:	andeq	r6, r1, lr, asr #1
    acdc:	andeq	r0, r0, ip, ror r2
    ace0:	andeq	r6, r1, r4, lsr #1
    ace4:			; <UNDEFINED> instruction: 0x460cb5d0
    ace8:			; <UNDEFINED> instruction: 0x46114e15
    acec:	addlt	r4, r4, r5, lsl sl
    acf0:	smlsdxcs	r0, lr, r4, r4
    acf4:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    acf8:	ldmdavs	r2, {r9, sl, sp}
    acfc:			; <UNDEFINED> instruction: 0xf04f9203
    ad00:	bmi	44b508 <__assert_fail@plt+0x448fc4>
    ad04:	strvs	lr, [r0, -sp, asr #19]
    ad08:			; <UNDEFINED> instruction: 0xf7ff447a
    ad0c:	stmdacs	r1, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    ad10:			; <UNDEFINED> instruction: 0x4620d110
    ad14:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    ad18:	andcs	r2, r0, r0, lsl #6
    ad1c:	movwcs	lr, #2500	; 0x9c4
    ad20:	blmi	21d550 <__assert_fail@plt+0x21b00c>
    ad24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ad28:	blls	e4d98 <__assert_fail@plt+0xe2854>
    ad2c:	qaddle	r4, sl, r4
    ad30:	ldcllt	0, cr11, [r0, #16]
    ad34:	rscscc	pc, pc, pc, asr #32
    ad38:			; <UNDEFINED> instruction: 0xf7f7e7f2
    ad3c:	svclt	0x0000e944
    ad40:	andeq	r6, r1, r8, rrx
    ad44:	andeq	r0, r0, ip, ror r2
    ad48:	andeq	r5, r0, ip, lsl #2
    ad4c:	andeq	r6, r1, r4, lsr r0
    ad50:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    ad54:	ldcmi	0, cr11, [r5], {131}	; 0x83
    ad58:	strmi	sl, [sp], -r6, lsl #20
    ad5c:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    ad60:	blcc	148eb0 <__assert_fail@plt+0x14696c>
    ad64:	strmi	r5, [r4], -r1, ror #16
    ad68:	tstls	r1, r9, lsl #16
    ad6c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    ad70:	andls	r4, r0, #26214400	; 0x1900000
    ad74:	ldc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
    ad78:	strmi	fp, [r2], -r8, lsl #3
    ad7c:	strtmi	r4, [r0], -r9, lsr #12
    ad80:			; <UNDEFINED> instruction: 0xffb0f7ff
    ad84:	blmi	29d5b8 <__assert_fail@plt+0x29b074>
    ad88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ad8c:	blls	64dfc <__assert_fail@plt+0x628b8>
    ad90:	qaddle	r4, sl, r9
    ad94:	pop	{r0, r1, ip, sp, pc}
    ad98:	andlt	r4, r2, r0, lsr r0
    ad9c:			; <UNDEFINED> instruction: 0xf7f74770
    ada0:	stmdavs	r0, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
    ada4:	strb	r4, [sp, r0, asr #4]!
    ada8:	stmdb	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    adac:	strdeq	r5, [r1], -sl
    adb0:	andeq	r0, r0, ip, ror r2
    adb4:	ldrdeq	r5, [r1], -r0
    adb8:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    adbc:	ldrbtmi	fp, [ip], #1328	; 0x530
    adc0:	addlt	r4, r3, r4, lsl sp
    adc4:	ldrmi	r4, [r1], -ip, lsl #12
    adc8:			; <UNDEFINED> instruction: 0x466b4a13
    adcc:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    add0:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    add4:			; <UNDEFINED> instruction: 0xf04f9501
    add8:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    addc:			; <UNDEFINED> instruction: 0xf7ff9500
    ade0:	stmdacs	r1, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    ade4:	strtmi	sp, [r0], -lr, lsl #2
    ade8:	blls	37240 <__assert_fail@plt+0x34cfc>
    adec:	eorvs	r4, r3, r8, lsr #12
    adf0:	blmi	21d620 <__assert_fail@plt+0x21b0dc>
    adf4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    adf8:	blls	64e68 <__assert_fail@plt+0x62924>
    adfc:	qaddle	r4, sl, r4
    ae00:	ldclt	0, cr11, [r0, #-12]!
    ae04:	rscscc	pc, pc, pc, asr #32
    ae08:			; <UNDEFINED> instruction: 0xf7f7e7f2
    ae0c:	svclt	0x0000e8dc
    ae10:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    ae14:	andeq	r0, r0, ip, ror r2
    ae18:	andeq	r4, r0, ip, lsr #17
    ae1c:	andeq	r5, r1, r4, ror #30
    ae20:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    ae24:	ldcmi	0, cr11, [r5], {131}	; 0x83
    ae28:	strmi	sl, [sp], -r6, lsl #20
    ae2c:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    ae30:	blcc	148f80 <__assert_fail@plt+0x146a3c>
    ae34:	strmi	r5, [r4], -r1, ror #16
    ae38:	tstls	r1, r9, lsl #16
    ae3c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    ae40:	andls	r4, r0, #26214400	; 0x1900000
    ae44:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    ae48:	strmi	fp, [r2], -r8, lsl #3
    ae4c:	strtmi	r4, [r0], -r9, lsr #12
    ae50:			; <UNDEFINED> instruction: 0xffb2f7ff
    ae54:	blmi	29d688 <__assert_fail@plt+0x29b144>
    ae58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ae5c:	blls	64ecc <__assert_fail@plt+0x62988>
    ae60:	qaddle	r4, sl, r9
    ae64:	pop	{r0, r1, ip, sp, pc}
    ae68:	andlt	r4, r2, r0, lsr r0
    ae6c:			; <UNDEFINED> instruction: 0xf7f74770
    ae70:	stmdavs	r0, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    ae74:	strb	r4, [sp, r0, asr #4]!
    ae78:	stmia	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae7c:	andeq	r5, r1, sl, lsr #30
    ae80:	andeq	r0, r0, ip, ror r2
    ae84:	andeq	r5, r1, r0, lsl #30
    ae88:			; <UNDEFINED> instruction: 0x460cb510
    ae8c:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ae90:			; <UNDEFINED> instruction: 0xf8dfb082
    ae94:			; <UNDEFINED> instruction: 0x4611c050
    ae98:	bmi	4dc298 <__assert_fail@plt+0x4d9d54>
    ae9c:			; <UNDEFINED> instruction: 0xf85e466b
    aea0:	ldrbtmi	ip, [sl], #-12
    aea4:	ldrdgt	pc, [r0], -ip
    aea8:	andgt	pc, r4, sp, asr #17
    aeac:	stceq	0, cr15, [r0], {79}	; 0x4f
    aeb0:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    aeb4:	tstle	lr, r1, lsl #16
    aeb8:	tstlt	r4, r0, lsr #12
    aebc:	andcs	r9, r0, r0, lsl #22
    aec0:	bmi	2a2f54 <__assert_fail@plt+0x2a0a10>
    aec4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    aec8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aecc:	subsmi	r9, sl, r1, lsl #22
    aed0:	andlt	sp, r2, r4, lsl #2
    aed4:			; <UNDEFINED> instruction: 0xf04fbd10
    aed8:	udf	#8975	; 0x230f
    aedc:	ldmda	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aee0:	andeq	r5, r1, r0, asr #29
    aee4:	andeq	r0, r0, ip, ror r2
    aee8:	andeq	r4, r0, lr, lsl #10
    aeec:	muleq	r1, r2, lr
    aef0:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    aef4:	ldcmi	0, cr11, [r5], {131}	; 0x83
    aef8:	strmi	sl, [sp], -r6, lsl #20
    aefc:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    af00:	blcc	149050 <__assert_fail@plt+0x146b0c>
    af04:	strmi	r5, [r4], -r1, ror #16
    af08:	tstls	r1, r9, lsl #16
    af0c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    af10:	andls	r4, r0, #26214400	; 0x1900000
    af14:	stc2	7, cr15, [r2], #1016	; 0x3f8
    af18:	strmi	fp, [r2], -r8, lsl #3
    af1c:	strtmi	r4, [r0], -r9, lsr #12
    af20:			; <UNDEFINED> instruction: 0xffb2f7ff
    af24:	blmi	29d758 <__assert_fail@plt+0x29b214>
    af28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    af2c:	blls	64f9c <__assert_fail@plt+0x62a58>
    af30:	qaddle	r4, sl, r9
    af34:	pop	{r0, r1, ip, sp, pc}
    af38:	andlt	r4, r2, r0, lsr r0
    af3c:			; <UNDEFINED> instruction: 0xf7f74770
    af40:	stmdavs	r0, {r1, r3, r7, r8, fp, sp, lr, pc}
    af44:	strb	r4, [sp, r0, asr #4]!
    af48:	ldmda	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af4c:	andeq	r5, r1, sl, asr lr
    af50:	andeq	r0, r0, ip, ror r2
    af54:	andeq	r5, r1, r0, lsr lr
    af58:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    af5c:	ldrbtmi	fp, [ip], #1328	; 0x530
    af60:	addlt	r4, r7, pc, lsl sp
    af64:	ldrmi	r4, [r1], -ip, lsl #12
    af68:	blge	11d7e8 <__assert_fail@plt+0x11b2a4>
    af6c:	blge	efb74 <__assert_fail@plt+0xed630>
    af70:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    af74:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    af78:			; <UNDEFINED> instruction: 0xf04f9505
    af7c:			; <UNDEFINED> instruction: 0xf7ff0500
    af80:	stmdacs	r2, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    af84:	strtmi	sp, [r0], -r4, lsr #2
    af88:	stmdals	r3, {r2, r6, r7, r8, ip, sp, pc}
    af8c:	cmnmi	pc, pc, asr #8	; <UNPREDICTABLE>
    af90:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d0, d4
    af94:	vld4.8	{d0,d2,d4,d6}, [r0]
    af98:	movwcs	r6, #639	; 0x27f
    af9c:	tstcs	r0, r1, lsl #20
    afa0:	mvnsvc	pc, #217055232	; 0xcf00000
    afa4:			; <UNDEFINED> instruction: 0xf022b2e8
    afa8:	movwmi	r0, #4623	; 0x120f
    afac:	movwcc	lr, #23043	; 0x5a03
    afb0:	b	1092fb8 <__assert_fail@plt+0x1090a74>
    afb4:	movwmi	r5, #45589	; 0xb215
    afb8:	eorvs	r6, r3, r2, rrx
    afbc:	blmi	21d7ec <__assert_fail@plt+0x21b2a8>
    afc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    afc4:	blls	165034 <__assert_fail@plt+0x162af0>
    afc8:	qaddle	r4, sl, r4
    afcc:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    afd0:	rscscc	pc, pc, pc, asr #32
    afd4:			; <UNDEFINED> instruction: 0xf7f6e7f2
    afd8:	svclt	0x0000eff6
    afdc:	strdeq	r5, [r1], -sl
    afe0:	andeq	r0, r0, ip, ror r2
    afe4:	andeq	r4, r0, r8, lsr #29
    afe8:	muleq	r1, r8, sp
    afec:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    aff0:	ldcmi	0, cr11, [r5], {131}	; 0x83
    aff4:	strmi	sl, [sp], -r6, lsl #20
    aff8:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    affc:	blcc	14914c <__assert_fail@plt+0x146c08>
    b000:	strmi	r5, [r4], -r1, ror #16
    b004:	tstls	r1, r9, lsl #16
    b008:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    b00c:	andls	r4, r0, #26214400	; 0x1900000
    b010:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
    b014:	strmi	fp, [r2], -r8, lsl #3
    b018:	strtmi	r4, [r0], -r9, lsr #12
    b01c:			; <UNDEFINED> instruction: 0xff9cf7ff
    b020:	blmi	29d854 <__assert_fail@plt+0x29b310>
    b024:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b028:	blls	65098 <__assert_fail@plt+0x62b54>
    b02c:	qaddle	r4, sl, r9
    b030:	pop	{r0, r1, ip, sp, pc}
    b034:	andlt	r4, r2, r0, lsr r0
    b038:			; <UNDEFINED> instruction: 0xf7f74770
    b03c:	stmdavs	r0, {r2, r3, r8, fp, sp, lr, pc}
    b040:	strb	r4, [sp, r0, asr #4]!
    b044:	svc	0x00bef7f6
    b048:	andeq	r5, r1, lr, asr sp
    b04c:	andeq	r0, r0, ip, ror r2
    b050:	andeq	r5, r1, r4, lsr sp
    b054:	svcmi	0x00f0e92d
    b058:	ldcmi	6, cr4, [r2], #-60	; 0xffffffc4
    b05c:	blmi	cb7278 <__assert_fail@plt+0xcb4d34>
    b060:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    b064:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    b068:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b06c:			; <UNDEFINED> instruction: 0xf04f9303
    b070:			; <UNDEFINED> instruction: 0xf7ff0300
    b074:	sxtab16mi	pc, r0, fp, ror #16	; <UNPREDICTABLE>
    b078:	stmia	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b07c:	svceq	0x0000f1b8
    b080:	blle	119c8a0 <__assert_fail@plt+0x119a35c>
    b084:			; <UNDEFINED> instruction: 0xf7f74638
    b088:			; <UNDEFINED> instruction: 0x4604e8ba
    b08c:	vcgt.s8	<illegal reg q13.5>, <illegal reg q5.5>, q4
    b090:			; <UNDEFINED> instruction: 0xf10d2b80
    b094:			; <UNDEFINED> instruction: 0xf6c00a04
    b098:			; <UNDEFINED> instruction: 0xf04f6be6
    b09c:	strtmi	r0, [r2], -r0, lsl #18
    b0a0:			; <UNDEFINED> instruction: 0x46404639
    b0a4:	andls	pc, r0, r6, asr #17
    b0a8:	stmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b0ac:	mcrne	8, 0, r6, cr3, cr5, {1}
    b0b0:	bne	ff942558 <__assert_fail@plt+0xff940014>
    b0b4:	stccs	0, cr13, [fp, #-36]	; 0xffffffdc
    b0b8:	mvnsle	r4, pc, lsl r4
    b0bc:	ldrbmi	r2, [r0], -r0, lsl #2
    b0c0:	blls	857fc <__assert_fail@plt+0x832b8>
    b0c4:	svc	0x001af7f6
    b0c8:	stccs	7, cr14, [fp, #-932]	; 0xfffffc5c
    b0cc:	stmdage	r1, {r1, r3, r8, ip, lr, pc}
    b0d0:	vmax.s8	d20, d11, d17
    b0d4:	strls	r2, [r1], #-896	; 0xfffffc80
    b0d8:	mvnvs	pc, #192, 12	; 0xc000000
    b0dc:			; <UNDEFINED> instruction: 0xf7f69302
    b0e0:	ldmdavs	r5!, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
    b0e4:			; <UNDEFINED> instruction: 0xf7f74640
    b0e8:	eorsvs	lr, r5, sl, lsl #20
    b0ec:	blmi	39d930 <__assert_fail@plt+0x39b3ec>
    b0f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b0f4:	blls	e5164 <__assert_fail@plt+0xe2c20>
    b0f8:	tstle	r0, sl, asr r0
    b0fc:	andlt	r4, r5, r0, lsr #12
    b100:	svchi	0x00f0e8bd
    b104:	svclt	0x00182d04
    b108:	tstle	r5, fp, lsl #26
    b10c:	bicle	r2, r6, fp, lsl #26
    b110:	stmdavs	r4, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b114:	strb	r4, [r9, r4, ror #4]!
    b118:	ldrbtcc	pc, [pc], #79	; b120 <__assert_fail@plt+0x8bdc>	; <UNPREDICTABLE>
    b11c:			; <UNDEFINED> instruction: 0xf7f6e7e2
    b120:	svclt	0x0000ef52
    b124:	strdeq	r5, [r1], -r6
    b128:	andeq	r0, r0, ip, ror r2
    b12c:	andeq	r5, r1, r8, ror #24
    b130:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    b134:	ldcmi	0, cr11, [r5], {131}	; 0x83
    b138:	strmi	sl, [sp], -r6, lsl #20
    b13c:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    b140:	blcc	149290 <__assert_fail@plt+0x146d4c>
    b144:	strmi	r5, [r4], -r1, ror #16
    b148:	tstls	r1, r9, lsl #16
    b14c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    b150:	andls	r4, r0, #26214400	; 0x1900000
    b154:	blx	fe0c9156 <__assert_fail@plt+0xfe0c6c12>
    b158:	strmi	fp, [r2], -r8, lsl #3
    b15c:	strtmi	r4, [r0], -r9, lsr #12
    b160:			; <UNDEFINED> instruction: 0xff78f7ff
    b164:	blmi	29d998 <__assert_fail@plt+0x29b454>
    b168:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b16c:	blls	651dc <__assert_fail@plt+0x62c98>
    b170:	qaddle	r4, sl, r9
    b174:	pop	{r0, r1, ip, sp, pc}
    b178:	andlt	r4, r2, r0, lsr r0
    b17c:			; <UNDEFINED> instruction: 0xf7f74770
    b180:	stmdavs	r0, {r1, r3, r5, r6, fp, sp, lr, pc}
    b184:	strb	r4, [sp, r0, asr #4]!
    b188:	svc	0x001cf7f6
    b18c:	andeq	r5, r1, sl, lsl ip
    b190:	andeq	r0, r0, ip, ror r2
    b194:	strdeq	r5, [r1], -r0
    b198:	svcmi	0x00f0e92d
    b19c:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    b1a0:	blmi	df73e4 <__assert_fail@plt+0xdf4ea0>
    b1a4:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    b1a8:	tstcs	r1, r8, lsl sl
    b1ac:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    b1b0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b1b4:			; <UNDEFINED> instruction: 0xf04f930d
    b1b8:			; <UNDEFINED> instruction: 0xf7fe0300
    b1bc:	pkhtbmi	pc, r0, r7, asr #31	; <UNPREDICTABLE>
    b1c0:	stmda	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b1c4:	svceq	0x0000f1b8
    b1c8:	blle	139c9e4 <__assert_fail@plt+0x139a4a0>
    b1cc:	svcge	0x00074a2d
    b1d0:	stmib	sp, {r0, r2, r4, r8, r9, sp}^
    b1d4:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    b1d8:	andls	r4, r0, #56, 12	; 0x3800000
    b1dc:	andcs	r4, r1, #26214400	; 0x1900000
    b1e0:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    b1e4:	ldmib	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b1e8:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    b1ec:	beq	547628 <__assert_fail@plt+0x5450e4>
    b1f0:	bleq	47334 <__assert_fail@plt+0x44df0>
    b1f4:	strtmi	r4, [r2], -r4, lsl #12
    b1f8:			; <UNDEFINED> instruction: 0x46404639
    b1fc:	andlt	pc, r0, r5, asr #17
    b200:	ldm	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b204:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    b208:	bne	94263c <__assert_fail@plt+0x9400f8>
    b20c:	mcrcs	0, 0, sp, cr11, cr0, {0}
    b210:	mvnsle	r4, r7, lsl #8
    b214:	ldrbmi	r2, [r0], -r0, lsl #2
    b218:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    b21c:	mcr	7, 3, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    b220:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    b224:	mcrcs	15, 0, fp, cr11, cr8, {0}
    b228:	mvfcsep	f5, f2
    b22c:	ldrb	sp, [r1, r3, ror #3]!
    b230:	tstle	sl, fp, lsl #28
    b234:	strtmi	sl, [r1], -r5, lsl #16
    b238:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    b23c:			; <UNDEFINED> instruction: 0xf6c09405
    b240:	movwls	r6, #25574	; 0x63e6
    b244:	mrc	7, 2, APSR_nzcv, cr10, cr6, {7}
    b248:	strbmi	r6, [r0], -lr, lsr #16
    b24c:	ldmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b250:	bmi	363310 <__assert_fail@plt+0x360dcc>
    b254:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    b258:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b25c:	subsmi	r9, sl, sp, lsl #22
    b260:	strtmi	sp, [r0], -r9, lsl #2
    b264:	pop	{r0, r1, r2, r3, ip, sp, pc}
    b268:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b26c:	ldrb	r4, [r0, r4, ror #4]!
    b270:	ldrbtcc	pc, [pc], #79	; b278 <__assert_fail@plt+0x8d34>	; <UNPREDICTABLE>
    b274:			; <UNDEFINED> instruction: 0xf7f6e7e9
    b278:	svclt	0x0000eea6
    b27c:			; <UNDEFINED> instruction: 0x00015bb2
    b280:	andeq	r0, r0, ip, ror r2
    b284:	andeq	r4, r0, r6, lsr ip
    b288:	andeq	r5, r1, r2, lsl #22
    b28c:	svcmi	0x00f0e92d
    b290:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    b294:	blmi	df74e8 <__assert_fail@plt+0xdf4fa4>
    b298:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    b29c:	tstcs	r1, ip, lsl sl
    b2a0:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    b2a4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b2a8:			; <UNDEFINED> instruction: 0xf04f9311
    b2ac:			; <UNDEFINED> instruction: 0xf7fe0300
    b2b0:	pkhtbmi	pc, r0, sp, asr #30	; <UNPREDICTABLE>
    b2b4:	svc	0x00cef7f6
    b2b8:	svceq	0x0000f1b8
    b2bc:	blle	139cad8 <__assert_fail@plt+0x139a594>
    b2c0:	svcge	0x00074a2d
    b2c4:	stmib	sp, {r0, r2, r5, r8, r9, sp}^
    b2c8:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    b2cc:	andls	r4, r0, #56, 12	; 0x3800000
    b2d0:	andcs	r4, r1, #26214400	; 0x1900000
    b2d4:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    b2d8:	stmdb	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b2dc:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    b2e0:	beq	54771c <__assert_fail@plt+0x5451d8>
    b2e4:	bleq	47428 <__assert_fail@plt+0x44ee4>
    b2e8:	strtmi	r4, [r2], -r4, lsl #12
    b2ec:			; <UNDEFINED> instruction: 0x46404639
    b2f0:	andlt	pc, r0, r5, asr #17
    b2f4:	ldmda	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b2f8:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    b2fc:	bne	942730 <__assert_fail@plt+0x9401ec>
    b300:	mcrcs	0, 0, sp, cr11, cr0, {0}
    b304:	mvnsle	r4, r7, lsl #8
    b308:	ldrbmi	r2, [r0], -r0, lsl #2
    b30c:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    b310:	ldcl	7, cr15, [r4, #984]!	; 0x3d8
    b314:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    b318:	mcrcs	15, 0, fp, cr11, cr8, {0}
    b31c:	mvfcsep	f5, f2
    b320:	ldrb	sp, [r1, r3, ror #3]!
    b324:	tstle	sl, fp, lsl #28
    b328:	strtmi	sl, [r1], -r5, lsl #16
    b32c:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    b330:			; <UNDEFINED> instruction: 0xf6c09405
    b334:	movwls	r6, #25574	; 0x63e6
    b338:	stcl	7, cr15, [r0, #984]!	; 0x3d8
    b33c:	strbmi	r6, [r0], -lr, lsr #16
    b340:	ldm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b344:	bmi	363404 <__assert_fail@plt+0x360ec0>
    b348:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    b34c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b350:	subsmi	r9, sl, r1, lsl fp
    b354:	strtmi	sp, [r0], -r9, lsl #2
    b358:	pop	{r0, r1, r4, ip, sp, pc}
    b35c:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b360:	ldrb	r4, [r0, r4, ror #4]!
    b364:	ldrbtcc	pc, [pc], #79	; b36c <__assert_fail@plt+0x8e28>	; <UNPREDICTABLE>
    b368:			; <UNDEFINED> instruction: 0xf7f6e7e9
    b36c:	svclt	0x0000ee2c
    b370:			; <UNDEFINED> instruction: 0x00015abe
    b374:	andeq	r0, r0, ip, ror r2
    b378:	andeq	r4, r0, sl, asr #22
    b37c:	andeq	r5, r1, lr, lsl #20
    b380:	addlt	fp, r4, r0, ror r5
    b384:	ldrmi	sl, [r6], -r8, lsl #24
    b388:			; <UNDEFINED> instruction: 0x461d4a13
    b38c:			; <UNDEFINED> instruction: 0xf8544b13
    b390:	ldrbtmi	r1, [sl], #-2820	; 0xfffff4fc
    b394:			; <UNDEFINED> instruction: 0x462258d3
    b398:	movwls	r6, #14363	; 0x381b
    b39c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b3a0:	strmi	r9, [r4], -r2, lsl #8
    b3a4:	blx	16c93a4 <__assert_fail@plt+0x16c6e60>
    b3a8:	andls	fp, r0, r8, ror r1
    b3ac:			; <UNDEFINED> instruction: 0x462b4632
    b3b0:			; <UNDEFINED> instruction: 0xf7ff4620
    b3b4:	bmi	2cb168 <__assert_fail@plt+0x2c8c24>
    b3b8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    b3bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b3c0:	subsmi	r9, sl, r3, lsl #22
    b3c4:	andlt	sp, r4, r6, lsl #2
    b3c8:			; <UNDEFINED> instruction: 0xf7f6bd70
    b3cc:	stmdavs	r0, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    b3d0:	ldrb	r4, [r0, r0, asr #4]!
    b3d4:	ldcl	7, cr15, [r6, #984]!	; 0x3d8
    b3d8:	andeq	r5, r1, r6, asr #19
    b3dc:	andeq	r0, r0, ip, ror r2
    b3e0:	muleq	r1, lr, r9
    b3e4:			; <UNDEFINED> instruction: 0xf7ffb538
    b3e8:	strcs	pc, [r0], #-2253	; 0xfffff733
    b3ec:	teqlt	r0, #5242880	; 0x500000
    b3f0:			; <UNDEFINED> instruction: 0xf7f74628
    b3f4:			; <UNDEFINED> instruction: 0xf100e824
    b3f8:	cmnlt	r8, r3, lsl r3
    b3fc:	bcs	baa70c <__assert_fail@plt+0xba81c8>
    b400:	stclvc	0, cr13, [r2], {15}
    b404:	andsle	r2, r2, lr, lsr #20
    b408:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    b40c:	ldmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b410:	tsteq	r3, #0, 2	; <UNPREDICTABLE>
    b414:	mvnsle	r2, r0, lsl #16
    b418:			; <UNDEFINED> instruction: 0xf7f74628
    b41c:			; <UNDEFINED> instruction: 0x4620e87c
    b420:	ldmdavc	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    b424:	rscle	r2, r3, r0, lsl #20
    b428:	bcs	baa738 <__assert_fail@plt+0xba81f4>
    b42c:	ldmdavc	sl, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    b430:	bcs	b9803c <__assert_fail@plt+0xb95af8>
    b434:	ldmdavc	fp, {r3, r5, r6, r7, r8, ip, lr, pc}^
    b438:	sbcsle	r2, r9, r0, lsl #22
    b43c:	strmi	lr, [r4], -r4, ror #15
    b440:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    b444:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    b448:	ldcmi	0, cr11, [r4], {131}	; 0x83
    b44c:	blmi	535c68 <__assert_fail@plt+0x533724>
    b450:			; <UNDEFINED> instruction: 0xf852447c
    b454:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    b458:	ldmdavs	fp, {r2, r9, sl, lr}
    b45c:			; <UNDEFINED> instruction: 0xf04f9301
    b460:	andls	r0, r0, #0, 6
    b464:			; <UNDEFINED> instruction: 0xf9faf7fe
    b468:	strmi	fp, [r1], -r0, lsl #3
    b46c:			; <UNDEFINED> instruction: 0xf7ff4620
    b470:	bmi	34b35c <__assert_fail@plt+0x348e18>
    b474:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    b478:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b47c:	subsmi	r9, sl, r1, lsl #22
    b480:	andlt	sp, r3, r9, lsl #2
    b484:			; <UNDEFINED> instruction: 0x4010e8bd
    b488:	ldrbmi	fp, [r0, -r3]!
    b48c:	mcr	7, 7, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    b490:	submi	r6, r0, #0, 16
    b494:			; <UNDEFINED> instruction: 0xf7f6e7ed
    b498:	svclt	0x0000ed96
    b49c:	andeq	r5, r1, r8, lsl #18
    b4a0:	andeq	r0, r0, ip, ror r2
    b4a4:	andeq	r5, r1, r2, ror #17
    b4a8:			; <UNDEFINED> instruction: 0x4615b530
    b4ac:			; <UNDEFINED> instruction: 0xf5ad4c1c
    b4b0:	bmi	722ab8 <__assert_fail@plt+0x720574>
    b4b4:	ldrbtmi	fp, [ip], #-135	; 0xffffff79
    b4b8:	orrpl	pc, r0, #54525952	; 0x3400000
    b4bc:	stmiapl	r2!, {r2, r4, r8, r9, ip, sp}
    b4c0:	ldmdavs	r2, {r2, r3, r9, sl, lr}
    b4c4:			; <UNDEFINED> instruction: 0xf04f601a
    b4c8:			; <UNDEFINED> instruction: 0xb3290200
    b4cc:			; <UNDEFINED> instruction: 0xf991b188
    b4d0:	bmi	5574d8 <__assert_fail@plt+0x554f94>
    b4d4:			; <UNDEFINED> instruction: 0xf44f2b2f
    b4d8:	svclt	0x00085380
    b4dc:	stmib	sp, {r0, sl, ip, sp}^
    b4e0:	cfstrsge	mvf0, [r5], {1}
    b4e4:			; <UNDEFINED> instruction: 0x4619447a
    b4e8:	strtmi	r9, [r0], -r0, lsl #4
    b4ec:			; <UNDEFINED> instruction: 0xf7f72201
    b4f0:			; <UNDEFINED> instruction: 0x4629e818
    b4f4:			; <UNDEFINED> instruction: 0xf7f64620
    b4f8:	stmdbmi	ip, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
    b4fc:	orrpl	pc, r0, #54525952	; 0x3400000
    b500:	tstcc	r4, #8, 20	; 0x8000
    b504:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    b508:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    b50c:	qaddle	r4, r1, r5
    b510:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    b514:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    b518:	strb	r4, [lr, r8, lsl #12]!
    b51c:	ldcl	7, cr15, [r2, #-984]	; 0xfffffc28
    b520:	andeq	r5, r1, r2, lsr #17
    b524:	andeq	r0, r0, ip, ror r2
    b528:	ldrdeq	r4, [r0], -ip
    b52c:	andeq	r5, r1, r4, asr r8
    b530:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    b534:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    b538:	blmi	43655c <__assert_fail@plt+0x434018>
    b53c:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    b540:	blpl	149698 <__assert_fail@plt+0x147154>
    b544:	movwls	r6, #14363	; 0x381b
    b548:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b54c:	stmib	sp, {r8, r9, sp}^
    b550:	strls	r5, [r2], #-1024	; 0xfffffc00
    b554:			; <UNDEFINED> instruction: 0xff6ef7fe
    b558:	blmi	21dd84 <__assert_fail@plt+0x21b840>
    b55c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b560:	blls	e55d0 <__assert_fail@plt+0xe308c>
    b564:	qaddle	r4, sl, r4
    b568:	pop	{r2, ip, sp, pc}
    b56c:	andlt	r4, r1, r0, lsr r0
    b570:			; <UNDEFINED> instruction: 0xf7f64770
    b574:	svclt	0x0000ed28
    b578:	andeq	r5, r1, ip, lsl r8
    b57c:	andeq	r0, r0, ip, ror r2
    b580:	strdeq	r5, [r1], -ip
    b584:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    b588:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    b58c:	blmi	4365b0 <__assert_fail@plt+0x43406c>
    b590:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    b594:	blpl	1496ec <__assert_fail@plt+0x1471a8>
    b598:	movwls	r6, #14363	; 0x381b
    b59c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b5a0:	stmib	sp, {r0, r8, r9, sp}^
    b5a4:	strls	r5, [r2], #-1024	; 0xfffffc00
    b5a8:			; <UNDEFINED> instruction: 0xff44f7fe
    b5ac:	blmi	21ddd8 <__assert_fail@plt+0x21b894>
    b5b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b5b4:	blls	e5624 <__assert_fail@plt+0xe30e0>
    b5b8:	qaddle	r4, sl, r4
    b5bc:	pop	{r2, ip, sp, pc}
    b5c0:	andlt	r4, r1, r0, lsr r0
    b5c4:			; <UNDEFINED> instruction: 0xf7f64770
    b5c8:	svclt	0x0000ecfe
    b5cc:	andeq	r5, r1, r8, asr #15
    b5d0:	andeq	r0, r0, ip, ror r2
    b5d4:	andeq	r5, r1, r8, lsr #15
    b5d8:	bmi	738618 <__assert_fail@plt+0x7360d4>
    b5dc:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    b5e0:	addlt	fp, r3, r0, ror r5
    b5e4:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    b5e8:	movwls	r6, #6171	; 0x181b
    b5ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b5f0:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    b5f4:	blmi	637a7c <__assert_fail@plt+0x635538>
    b5f8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b5fc:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    b600:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    b604:	strtmi	sl, [sl], -r8, lsl #22
    b608:	stmdavs	r0!, {r0, r8, sp}
    b60c:			; <UNDEFINED> instruction: 0xf7f69300
    b610:	stmdavs	r1!, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    b614:			; <UNDEFINED> instruction: 0xf7f6200a
    b618:	bmi	487220 <__assert_fail@plt+0x484cdc>
    b61c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    b620:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b624:	subsmi	r9, sl, r1, lsl #22
    b628:	andlt	sp, r3, lr, lsl #2
    b62c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b630:	ldrbmi	fp, [r0, -r3]!
    b634:	strmi	r4, [r3], -r9, lsl #28
    b638:	tstcs	r1, sl, lsl #20
    b63c:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    b640:			; <UNDEFINED> instruction: 0xf7f66820
    b644:	ldrb	lr, [sp, sl, lsl #29]
    b648:	ldc	7, cr15, [ip], #984	; 0x3d8
    b64c:	andeq	r5, r1, sl, ror r7
    b650:	andeq	r0, r0, ip, ror r2
    b654:	andeq	r5, r1, r6, ror #14
    b658:	andeq	r5, r1, r8, lsl ip
    b65c:	andeq	r0, r0, r4, lsl #5
    b660:	andeq	r5, r1, sl, lsr r7
    b664:	strdeq	r3, [r0], -lr
    b668:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    b66c:	eorsle	r2, r4, r0, lsl #16
    b670:	ldrblt	r4, [r0, #-2587]!	; 0xfffff5e5
    b674:	addlt	r4, r2, sl, ror r4
    b678:	ldmdavs	r2, {r2, r9, sl, lr}
    b67c:	ldrle	r0, [r4], #-1874	; 0xfffff8ae
    b680:			; <UNDEFINED> instruction: 0xf7fe4620
    b684:			; <UNDEFINED> instruction: 0x4605fab7
    b688:	stmvs	r0, {r3, r5, r6, r8, ip, sp, pc}
    b68c:	blx	1f4968e <__assert_fail@plt+0x1f4714a>
    b690:			; <UNDEFINED> instruction: 0xf7f64628
    b694:	andcs	lr, r0, #40, 24	; 0x2800
    b698:	ldrmi	r4, [r1], -r0, lsr #12
    b69c:	pop	{r1, ip, sp, pc}
    b6a0:			; <UNDEFINED> instruction: 0xf7fe4070
    b6a4:	andlt	fp, r2, fp, ror #20
    b6a8:	bmi	3bac70 <__assert_fail@plt+0x3b872c>
    b6ac:	ldmpl	fp, {r1, r2, r3, r8, sl, fp, lr}
    b6b0:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    b6b4:	stc	7, cr15, [r4, #984]	; 0x3d8
    b6b8:	bmi	35daf0 <__assert_fail@plt+0x35b5ac>
    b6bc:	strls	r4, [r0, #-1145]	; 0xfffffb87
    b6c0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    b6c4:	strmi	r2, [r3], -r1, lsl #2
    b6c8:			; <UNDEFINED> instruction: 0xf7f64630
    b6cc:	stmdbmi	r9, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
    b6d0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    b6d4:			; <UNDEFINED> instruction: 0xff80f7ff
    b6d8:			; <UNDEFINED> instruction: 0x4770e7d2
    b6dc:	andeq	r5, r1, lr, ror #13
    b6e0:	muleq	r1, ip, fp
    b6e4:	andeq	r0, r0, r4, lsl #5
    b6e8:			; <UNDEFINED> instruction: 0x000047b0
    b6ec:	muleq	r0, r8, ip
    b6f0:	andeq	r3, r0, r2, lsl #25
    b6f4:	muleq	r0, r6, r7
    b6f8:	blmi	95df90 <__assert_fail@plt+0x95ba4c>
    b6fc:	stmdbmi	r5!, {r1, r3, r4, r5, r6, sl, lr}
    b700:	addlt	fp, r7, r0, lsr r5
    b704:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    b708:	ldmdavs	fp, {sl, sp}
    b70c:			; <UNDEFINED> instruction: 0xf04f9305
    b710:	stmib	sp, {r8, r9}^
    b714:			; <UNDEFINED> instruction: 0xf7f64403
    b718:			; <UNDEFINED> instruction: 0x4605eeb0
    b71c:	ldmdbmi	lr, {r7, r8, r9, ip, sp, pc}
    b720:	bge	f6338 <__assert_fail@plt+0xf3df4>
    b724:			; <UNDEFINED> instruction: 0xf7f64479
    b728:	stmdacs	r2, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    b72c:	qadd16mi	fp, r1, r8
    b730:	strtmi	sp, [r8], -pc
    b734:			; <UNDEFINED> instruction: 0xf7f69101
    b738:	stmdbls	r1, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    b73c:	blmi	51dfa0 <__assert_fail@plt+0x51ba5c>
    b740:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b744:	blls	1657b4 <__assert_fail@plt+0x163270>
    b748:	tstle	ip, sl, asr r0
    b74c:	andlt	r4, r7, r0, lsr #12
    b750:	bls	fac18 <__assert_fail@plt+0xf86d4>
    b754:	ldrbtmi	pc, [pc], #-1103	; b75c <__assert_fail@plt+0x9218>	; <UNPREDICTABLE>
    b758:	vmlal.s8	<illegal reg q12.5>, d0, d4
    b75c:	vld3.8	{d0-d2}, [r2]
    b760:	movwcs	r6, #383	; 0x17f
    b764:	strcs	lr, [r2], #-2564	; 0xfffff5fc
    b768:	mvnsvc	pc, #217055232	; 0xcf00000
    b76c:			; <UNDEFINED> instruction: 0xf021b2c2
    b770:			; <UNDEFINED> instruction: 0x4322010f
    b774:	strcc	lr, [r0], #-2563	; 0xfffff5fd
    b778:	tstpl	r0, r1, asr #20
    b77c:	bfi	r4, r4, #6, #19
    b780:	strmi	r4, [r1], -r4, lsl #12
    b784:			; <UNDEFINED> instruction: 0xf7f6e7da
    b788:	svclt	0x0000ec1e
    b78c:	andeq	r5, r1, ip, asr r6
    b790:	andeq	r0, r0, ip, ror r2
    b794:	andeq	r3, r0, sl, lsl pc
    b798:	strdeq	r4, [r0], -r8
    b79c:	andeq	r5, r1, r8, lsl r6
    b7a0:	mvnsmi	lr, #737280	; 0xb4000
    b7a4:	strmi	fp, [ip], -r3, lsl #1
    b7a8:			; <UNDEFINED> instruction: 0x46074616
    b7ac:	blx	8c97ac <__assert_fail@plt+0x8c7268>
    b7b0:	ldrbtmi	r4, [sp], #-3356	; 0xfffff2e4
    b7b4:			; <UNDEFINED> instruction: 0xf8d0b160
    b7b8:			; <UNDEFINED> instruction: 0xf1b99008
    b7bc:	andle	r0, r7, r0, lsl #30
    b7c0:	andcs	r4, r6, #409600	; 0x64000
    b7c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    b7c8:	mcr	7, 4, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    b7cc:	tstlt	r8, r0, lsl #13
    b7d0:	andlt	r2, r3, r1
    b7d4:	mvnshi	lr, #12386304	; 0xbd0000
    b7d8:			; <UNDEFINED> instruction: 0xf7fe4648
    b7dc:	stmdacs	r0, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
    b7e0:	blle	ffd638a8 <__assert_fail@plt+0xffd61364>
    b7e4:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    b7e8:			; <UNDEFINED> instruction: 0xf0106818
    b7ec:	rscsle	r0, r0, r4
    b7f0:	stmiapl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    b7f4:	ldmdavs	lr, {r0, r1, r2, r3, r8, sl, fp, lr}
    b7f8:	stcl	7, cr15, [r2], #984	; 0x3d8
    b7fc:	ldrbtmi	r4, [sp], #-2318	; 0xfffff6f2
    b800:	ldrbtmi	r4, [r9], #-2574	; 0xfffff5f2
    b804:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    b808:	tstcs	r1, r1, lsl #2
    b80c:	ldrtmi	r4, [r0], -r3, lsl #12
    b810:	stc	7, cr15, [r2, #984]!	; 0x3d8
    b814:	ldrtmi	r4, [r8], -sl, lsl #18
    b818:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    b81c:	mrc2	7, 6, pc, cr12, cr15, {7}
    b820:	ldrb	r4, [r6, r0, asr #12]
    b824:	andeq	r5, r1, r6, lsr #11
    b828:	andeq	r4, r0, sl, lsr #13
    b82c:	andeq	r5, r1, sl, lsr #20
    b830:	andeq	r0, r0, r4, lsl #5
    b834:	andeq	r4, r0, r2, ror #12
    b838:	andeq	r3, r0, r2, asr fp
    b83c:	andeq	r3, r0, lr, lsr fp
    b840:	andeq	r4, r0, lr, asr r6
    b844:	addlt	fp, r4, r0, ror r5
    b848:	bmi	c5f110 <__assert_fail@plt+0xc5cbcc>
    b84c:	ldrbtmi	r4, [lr], #-2865	; 0xfffff4cf
    b850:	cfldrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
    b854:	ldmpl	r3, {r2, r4, r5, fp, sp, lr}^
    b858:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    b85c:			; <UNDEFINED> instruction: 0xf04f9303
    b860:	mrslt	r0, SPSR_mon
    b864:	blmi	ade120 <__assert_fail@plt+0xadbbdc>
    b868:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b86c:	blls	e58dc <__assert_fail@plt+0xe3398>
    b870:	qdaddle	r4, sl, r9
    b874:	ldcllt	0, cr11, [r0, #-16]!
    b878:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    b87c:	ldc	7, cr15, [ip], #-984	; 0xfffffc28
    b880:	strtmi	fp, [r2], -r0, lsl #3
    b884:			; <UNDEFINED> instruction: 0xf7f6a902
    b888:	bls	c6b60 <__assert_fail@plt+0xc461c>
    b88c:			; <UNDEFINED> instruction: 0xb12a4604
    b890:	ldrmi	r4, [r0], -r4, lsr #18
    b894:			; <UNDEFINED> instruction: 0xf7f64479
    b898:	smlalttlt	lr, r0, r2, sl
    b89c:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    b8a0:	ldmdblt	ip!, {r2, r3, r4, sp, lr}
    b8a4:	bmi	8544b4 <__assert_fail@plt+0x851f70>
    b8a8:	andsvs	r4, r3, sl, ror r4
    b8ac:			; <UNDEFINED> instruction: 0xf64fe7da
    b8b0:	ldrshtvs	r7, [r4], -pc
    b8b4:	bl	249894 <__assert_fail@plt+0x247350>
    b8b8:			; <UNDEFINED> instruction: 0xf7f64606
    b8bc:	addmi	lr, r6, #168, 22	; 0x2a000
    b8c0:	mrcmi	0, 0, sp, cr11, cr7, {0}
    b8c4:	strvc	pc, [r0], #68	; 0x44
    b8c8:	ldrbtmi	r4, [lr], #-2586	; 0xfffff5e6
    b8cc:	stmiapl	fp!, {r2, r4, r5, sp, lr}
    b8d0:	ldmdavs	sp, {r0, r3, r4, sl, fp, lr}
    b8d4:	ldcl	7, cr15, [r4], #-984	; 0xfffffc28
    b8d8:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    b8dc:	strls	r2, [r0], #-257	; 0xfffffeff
    b8e0:			; <UNDEFINED> instruction: 0x4603447a
    b8e4:			; <UNDEFINED> instruction: 0xf7f64628
    b8e8:	ldmdavs	r3!, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
    b8ec:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    b8f0:			; <UNDEFINED> instruction: 0xf7f6e7d9
    b8f4:			; <UNDEFINED> instruction: 0x4606ecdc
    b8f8:	bl	fe8c98d8 <__assert_fail@plt+0xfe8c7394>
    b8fc:	svclt	0x00084286
    b900:	movweq	pc, #8260	; 0x2044	; <UNPREDICTABLE>
    b904:			; <UNDEFINED> instruction: 0xe7ced1dd
    b908:	bl	17498e8 <__assert_fail@plt+0x17473a4>
    b90c:	andeq	r5, r1, r2, asr #19
    b910:	andeq	r5, r1, r8, lsl #10
    b914:	andeq	r0, r0, ip, ror r2
    b918:	andeq	r5, r1, r0, lsl #10
    b91c:	strdeq	r5, [r1], -r0
    b920:	andeq	r4, r0, r6, lsl r6
    b924:	andeq	r3, r0, r4, ror fp
    b928:	andeq	r5, r1, r2, ror r9
    b92c:	andeq	r5, r1, r8, ror #18
    b930:	andeq	r5, r1, r6, asr #18
    b934:	andeq	r0, r0, r4, lsl #5
    b938:	andeq	r4, r0, r6, lsl #11
    b93c:	andeq	r3, r0, ip, lsr #22
    b940:	mvnsmi	lr, sp, lsr #18
    b944:	strmi	fp, [r7], -r2, lsl #1
    b948:			; <UNDEFINED> instruction: 0xf7fe460e
    b94c:			; <UNDEFINED> instruction: 0xf8dff953
    b950:	ldrbtmi	r8, [r8], #128	; 0x80
    b954:			; <UNDEFINED> instruction: 0xf380fab0
    b958:	svccs	0x0000095b
    b95c:	sadd16mi	fp, ip, r4
    b960:	cfstrscs	mvf2, [r0], {1}
    b964:			; <UNDEFINED> instruction: 0x4605d131
    b968:	tstlt	r0, r0, lsl #17
    b96c:	blx	34996c <__assert_fail@plt+0x347428>
    b970:	cmnlt	r6, ip, lsr #1
    b974:			; <UNDEFINED> instruction: 0xf7fe4630
    b978:	adcvs	pc, lr, pc, asr #16
    b97c:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    b980:			; <UNDEFINED> instruction: 0xf0106818
    b984:	tstle	r4, r4
    b988:	pop	{r1, ip, sp, pc}
    b98c:	strdvs	r8, [lr], r0	; <UNPREDICTABLE>
    b990:	blmi	485968 <__assert_fail@plt+0x483424>
    b994:			; <UNDEFINED> instruction: 0xf8584c11
    b998:	ldrbtmi	r3, [ip], #-3
    b99c:			; <UNDEFINED> instruction: 0xf7f6681d
    b9a0:	stmdbmi	pc, {r4, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    b9a4:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    b9a8:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    b9ac:	tstcs	r1, r1, lsl #2
    b9b0:	strtmi	r4, [r8], -r3, lsl #12
    b9b4:	ldcl	7, cr15, [r0], {246}	; 0xf6
    b9b8:	ldrtmi	r4, [r8], -fp, lsl #18
    b9bc:			; <UNDEFINED> instruction: 0xf7ff4479
    b9c0:	andcs	pc, r0, fp, lsl #28
    b9c4:	pop	{r1, ip, sp, pc}
    b9c8:			; <UNDEFINED> instruction: 0xf06f81f0
    b9cc:	bfi	r0, r5, #0, #28
    b9d0:	andeq	r5, r1, r6, lsl #8
    b9d4:	muleq	r1, r2, r8
    b9d8:	andeq	r0, r0, r4, lsl #5
    b9dc:	andeq	r4, r0, r6, asr #9
    b9e0:	andeq	r3, r0, lr, lsr #19
    b9e4:	muleq	r0, sl, r9
    b9e8:	andeq	r4, r0, r4, ror #9
    b9ec:			; <UNDEFINED> instruction: 0xf8df0b11
    b9f0:	push	{r3, r5, r6, r8, lr, pc}
    b9f4:	b	105d9bc <__assert_fail@plt+0x105b478>
    b9f8:	ldrmi	r5, [r4], -r3, lsl #2
    b9fc:	blx	17f7c4c <__assert_fail@plt+0x17f5708>
    ba00:			; <UNDEFINED> instruction: 0xf021fe84
    ba04:	b	104c208 <__assert_fail@plt+0x1049cc4>
    ba08:			; <UNDEFINED> instruction: 0xf8df010e
    ba0c:	ldrbtmi	lr, [ip], #336	; 0x150
    ba10:	rsbsvs	pc, pc, #587202560	; 0x23000000
    ba14:	andgt	pc, r0, sp, asr #17
    ba18:			; <UNDEFINED> instruction: 0xf8df44fe
    ba1c:	vmla.f<illegal width 8>	q14, q2, d0[1]
    ba20:			; <UNDEFINED> instruction: 0xf022270b
    ba24:	tstls	r2, pc, lsl #4
    ba28:	svcge	0x0005433a
    ba2c:	ldrmi	r9, [lr], -r1, lsl #4
    ba30:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    ba34:	ldrmi	r2, [r9], -lr, lsr #6
    ba38:	andcs	r4, r1, #5242880	; 0x500000
    ba3c:			; <UNDEFINED> instruction: 0xf8dc4638
    ba40:			; <UNDEFINED> instruction: 0xf8cdc000
    ba44:			; <UNDEFINED> instruction: 0xf04fc044
    ba48:			; <UNDEFINED> instruction: 0xf8dd0c00
    ba4c:			; <UNDEFINED> instruction: 0xf7f68068
    ba50:	ldrtmi	lr, [r9], -r8, ror #26
    ba54:			; <UNDEFINED> instruction: 0xf8df4628
    ba58:			; <UNDEFINED> instruction: 0xf7fe910c
    ba5c:	ldrbtmi	pc, [r9], #2111	; 0x83f	; <UNPREDICTABLE>
    ba60:	cmplt	r8, r7, lsl #12
    ba64:	blmi	f9e36c <__assert_fail@plt+0xf9be28>
    ba68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ba6c:	blls	465adc <__assert_fail@plt+0x463598>
    ba70:	qdsuble	r4, sl, ip
    ba74:	andslt	r4, r2, r8, lsr r6
    ba78:			; <UNDEFINED> instruction: 0x87f0e8bd
    ba7c:			; <UNDEFINED> instruction: 0xf7fe4628
    ba80:	stmdacs	r0, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
    ba84:			; <UNDEFINED> instruction: 0x4607bfb8
    ba88:	strtmi	sp, [r8], -ip, ror #23
    ba8c:			; <UNDEFINED> instruction: 0xf8b2f7fe
    ba90:	movtlt	r4, #34434	; 0x8682
    ba94:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    ba98:	smmlaeq	fp, fp, r8, r6
    ba9c:	strbmi	sp, [r1], -r8, lsl #8
    baa0:			; <UNDEFINED> instruction: 0xf8ca4628
    baa4:			; <UNDEFINED> instruction: 0xf8ca4000
    baa8:			; <UNDEFINED> instruction: 0xf7ff6004
    baac:	ldrb	pc, [r9, r9, asr #30]	; <UNPREDICTABLE>
    bab0:			; <UNDEFINED> instruction: 0xf8594b2f
    bab4:			; <UNDEFINED> instruction: 0xf8d33003
    bab8:			; <UNDEFINED> instruction: 0xf7f69000
    babc:	pushmi	{r1, r7, r8, r9, fp, sp, lr, pc}
    bac0:	ldrsbtgt	pc, [r4], pc	; <UNPREDICTABLE>
    bac4:	ldrbtmi	r4, [r9], #-2605	; 0xfffff5d3
    bac8:	strdls	r4, [r1, -ip]
    bacc:	tstcs	r1, sl, ror r4
    bad0:	andgt	pc, r0, sp, asr #17
    bad4:	strbmi	r4, [r8], -r3, lsl #12
    bad8:	ldc	7, cr15, [lr], #-984	; 0xfffffc28
    badc:	strtmi	r4, [r8], -r8, lsr #18
    bae0:			; <UNDEFINED> instruction: 0xf7ff4479
    bae4:			; <UNDEFINED> instruction: 0xe7dafd79
    bae8:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    baec:	smmlaeq	sl, fp, r8, r6
    baf0:			; <UNDEFINED> instruction: 0x2120d411
    baf4:			; <UNDEFINED> instruction: 0xf7f62001
    baf8:	strmi	lr, [r2], r8, lsl #19
    bafc:	bmi	8b8824 <__assert_fail@plt+0x8b62e0>
    bb00:	strtmi	r4, [r8], -r1, lsl #12
    bb04:			; <UNDEFINED> instruction: 0xf7fe447a
    bb08:	stmdbmi	r0!, {r0, r3, r4, r5, fp, ip, sp, lr, pc}
    bb0c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    bb10:			; <UNDEFINED> instruction: 0xf876f7fe
    bb14:	blmi	5c5a14 <__assert_fail@plt+0x5c34d0>
    bb18:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    bb1c:	ldrdge	pc, [r0], -r3
    bb20:	bl	13c9b00 <__assert_fail@plt+0x13c75bc>
    bb24:			; <UNDEFINED> instruction: 0xf8df491a
    bb28:	bmi	6fbce0 <__assert_fail@plt+0x6f979c>
    bb2c:	ldrbtmi	r4, [ip], #1145	; 0x479
    bb30:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    bb34:			; <UNDEFINED> instruction: 0xf8cd2101
    bb38:	strmi	ip, [r3], -r0
    bb3c:			; <UNDEFINED> instruction: 0xf7f64650
    bb40:	ldmdbmi	r6, {r2, r3, sl, fp, sp, lr, pc}
    bb44:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    bb48:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    bb4c:			; <UNDEFINED> instruction: 0xf7f6e7d1
    bb50:			; <UNDEFINED> instruction: 0xf06fea3a
    bb54:	str	r0, [r5, fp, lsl #14]
    bb58:	muleq	r0, lr, r4
    bb5c:	andeq	r5, r1, r0, asr #6
    bb60:	andeq	r0, r0, ip, ror r2
    bb64:	strdeq	r5, [r1], -sl
    bb68:	strdeq	r5, [r1], -r0
    bb6c:	andeq	r5, r1, sl, ror r7
    bb70:	andeq	r0, r0, r4, lsl #5
    bb74:	andeq	r3, r0, lr, lsl #17
    bb78:	muleq	r0, r8, r3
    bb7c:	andeq	r3, r0, r8, ror r8
    bb80:	strdeq	r4, [r0], -ip
    bb84:	andeq	r5, r1, r6, lsr #14
    bb88:			; <UNDEFINED> instruction: 0xfffffb61
    bb8c:			; <UNDEFINED> instruction: 0xfffffc8f
    bb90:	andeq	r3, r0, r8, lsr #16
    bb94:	andeq	r4, r0, r2, lsr r3
    bb98:	andeq	r3, r0, r2, lsl r8
    bb9c:	andeq	r4, r0, lr, ror r3
    bba0:	mvnsmi	lr, #737280	; 0xb4000
    bba4:	addlt	r4, r3, r0, lsl #13
    bba8:	strmi	r2, [lr], -r0
    bbac:			; <UNDEFINED> instruction: 0x461d4617
    bbb0:			; <UNDEFINED> instruction: 0xf93cf7fe
    bbb4:	ldrsbtls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    bbb8:			; <UNDEFINED> instruction: 0x460444f9
    bbbc:	tstlt	r5, r8, ror r1
    bbc0:			; <UNDEFINED> instruction: 0xf7fd4629
    bbc4:	strbmi	pc, [r2], -pc, lsr #30	; <UNPREDICTABLE>
    bbc8:			; <UNDEFINED> instruction: 0x46204633
    bbcc:			; <UNDEFINED> instruction: 0xf7ff9700
    bbd0:	bllt	84b80c <__assert_fail@plt+0x8492c8>
    bbd4:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    bbd8:	smmlaeq	fp, fp, r8, r6
    bbdc:	strtmi	sp, [r0], -r3, lsl #8
    bbe0:	pop	{r0, r1, ip, sp, pc}
    bbe4:	blmi	4acbac <__assert_fail@plt+0x4aa668>
    bbe8:			; <UNDEFINED> instruction: 0xf8594d12
    bbec:	ldrbtmi	r3, [sp], #-3
    bbf0:			; <UNDEFINED> instruction: 0xf7f6681e
    bbf4:	ldmdbmi	r0, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    bbf8:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
    bbfc:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    bc00:	tstcs	r1, r1, lsl #2
    bc04:	ldrtmi	r4, [r0], -r3, lsl #12
    bc08:	bl	fe9c9be8 <__assert_fail@plt+0xfe9c76a4>
    bc0c:	strtmi	r4, [r0], -ip, lsl #18
    bc10:			; <UNDEFINED> instruction: 0xf7ff4479
    bc14:	strtmi	pc, [r0], -r1, ror #25
    bc18:	pop	{r0, r1, ip, sp, pc}
    bc1c:			; <UNDEFINED> instruction: 0x462083f0
    bc20:			; <UNDEFINED> instruction: 0xf7fe2400
    bc24:			; <UNDEFINED> instruction: 0xe7daf8b1
    bc28:	andeq	r5, r1, r0, lsr #3
    bc2c:	andeq	r5, r1, sl, lsr r6
    bc30:	andeq	r0, r0, r4, lsl #5
    bc34:	andeq	r4, r0, r2, ror r2
    bc38:	andeq	r3, r0, sl, asr r7
    bc3c:	andeq	r3, r0, r6, asr #14
    bc40:	andeq	r4, r0, r4, ror #2
    bc44:			; <UNDEFINED> instruction: 0xf7fdb508
    bc48:	ldrdlt	pc, [r0, -r5]
    bc4c:	stclt	8, cr6, [r8, #-512]	; 0xfffffe00
    bc50:			; <UNDEFINED> instruction: 0xf5adb5f0
    bc54:	svcmi	0x00265d80
    bc58:			; <UNDEFINED> instruction: 0xf8dfb085
    bc5c:	stcge	0, cr14, [r3], {152}	; 0x98
    bc60:			; <UNDEFINED> instruction: 0xf50d447f
    bc64:			; <UNDEFINED> instruction: 0xf10c5c80
    bc68:	movwcs	r0, #3084	; 0xc0c
    bc6c:	and	pc, lr, r7, asr r8	; <UNPREDICTABLE>
    bc70:	ldrmi	r4, [r6], -sp, lsl #12
    bc74:			; <UNDEFINED> instruction: 0xf6404621
    bc78:			; <UNDEFINED> instruction: 0xf8de72ff
    bc7c:			; <UNDEFINED> instruction: 0xf8cce000
    bc80:			; <UNDEFINED> instruction: 0xf04fe000
    bc84:			; <UNDEFINED> instruction: 0xf7fe0e00
    bc88:	cdpne	13, 0, cr15, cr3, cr15, {0}
    bc8c:	strtmi	sp, [r0], -fp, lsr #22
    bc90:	andcs	r2, r0, #-1073741813	; 0xc000000b
    bc94:			; <UNDEFINED> instruction: 0xf7f654e2
    bc98:			; <UNDEFINED> instruction: 0xb320ebae
    bc9c:	tstls	r1, r1, asr #24
    bca0:			; <UNDEFINED> instruction: 0xf7f64608
    bca4:	mcrrne	10, 10, lr, r2, cr12
    bca8:	ldmdale	ip, {r1, r4, r5, r7, r9, lr}
    bcac:	strtmi	r9, [r8], -r1, lsl #18
    bcb0:			; <UNDEFINED> instruction: 0xf7f6242f
    bcb4:	and	lr, r0, r6, asr r9
    bcb8:			; <UNDEFINED> instruction: 0x21217004
    bcbc:			; <UNDEFINED> instruction: 0xf7f64628
    bcc0:	stmdacs	r0, {r2, r5, r7, r9, fp, sp, lr, pc}
    bcc4:	stmdbmi	ip, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    bcc8:	orrpl	pc, r0, #54525952	; 0x3400000
    bccc:	movwcc	r4, #51721	; 0xca09
    bcd0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    bcd4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    bcd8:	qaddle	r4, r1, r6
    bcdc:			; <UNDEFINED> instruction: 0xf50d4628
    bce0:	andlt	r5, r5, r0, lsl #27
    bce4:	strcs	fp, [r0, #-3568]	; 0xfffff210
    bce8:			; <UNDEFINED> instruction: 0xf7f6e7ed
    bcec:	svclt	0x0000e96c
    bcf0:	strdeq	r5, [r1], -r8
    bcf4:	andeq	r0, r0, ip, ror r2
    bcf8:	andeq	r5, r1, r8, lsl #1
    bcfc:			; <UNDEFINED> instruction: 0x460db570
    bd00:	ldrmi	r7, [r4], -fp, lsl #25
    bd04:	sbclt	r4, r6, r4, lsr r9
    bd08:	ldrbtmi	r4, [r9], #-2612	; 0xfffff5cc
    bd0c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    bd10:			; <UNDEFINED> instruction: 0xf04f9245
    bd14:			; <UNDEFINED> instruction: 0xf0030200
    bd18:	blcs	28c90c <__assert_fail@plt+0x28a3c8>
    bd1c:	bcs	3b984 <__assert_fail@plt+0x39440>
    bd20:	orrslt	sp, r4, #-1073741821	; 0xc0000003
    bd24:	mulne	r0, r4, r9
    bd28:	eorle	r2, r7, pc, lsr #18
    bd2c:			; <UNDEFINED> instruction: 0xf1054620
    bd30:			; <UNDEFINED> instruction: 0xf7f60613
    bd34:	strmi	lr, [r5], -r4, ror #20
    bd38:			; <UNDEFINED> instruction: 0xf7f64630
    bd3c:	addmi	lr, r5, #96, 20	; 0x60000
    bd40:	andcs	sp, r0, sl, lsl #6
    bd44:	blmi	95e5e4 <__assert_fail@plt+0x95c0a0>
    bd48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bd4c:	blls	1165dbc <__assert_fail@plt+0x1163878>
    bd50:	teqle	pc, sl, asr r0	; <UNPREDICTABLE>
    bd54:	ldcllt	0, cr11, [r0, #-280]!	; 0xfffffee8
    bd58:	strtmi	r4, [sl], -r0, lsr #12
    bd5c:			; <UNDEFINED> instruction: 0xf7f64631
    bd60:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    bd64:			; <UNDEFINED> instruction: 0xf7f6d1ed
    bd68:	ldrbpl	lr, [r4, -r0, lsr #20]!
    bd6c:	stmdavs	r3, {r4, r5, r6, sl, fp, sp}
    bd70:			; <UNDEFINED> instruction: 0xf833d026
    bd74:	vmov.i32	d16, #132	; 0x00000084
    bd78:	strb	r2, [r3, r0, asr #1]!
    bd7c:			; <UNDEFINED> instruction: 0xf7f64620
    bd80:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    bd84:	mcrrne	0, 13, sp, r4, cr14
    bd88:			; <UNDEFINED> instruction: 0xf105e7d0
    bd8c:	bmi	54c1e0 <__assert_fail@plt+0x549c9c>
    bd90:			; <UNDEFINED> instruction: 0xf44fad03
    bd94:	ldrbtmi	r7, [sl], #-899	; 0xfffffc7d
    bd98:	stmib	sp, {r1, r2, r9, sl, lr}^
    bd9c:	strtmi	r2, [r8], -r0, lsl #2
    bda0:	andcs	r4, r1, #26214400	; 0x1900000
    bda4:	bl	fef49d84 <__assert_fail@plt+0xfef47840>
    bda8:			; <UNDEFINED> instruction: 0xf7f64630
    bdac:			; <UNDEFINED> instruction: 0x4623eb5a
    bdb0:	andcs	r4, r4, #42991616	; 0x2900000
    bdb4:	stmia	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bdb8:			; <UNDEFINED> instruction: 0xf080fab0
    bdbc:	strb	r0, [r1, r0, asr #18]
    bdc0:			; <UNDEFINED> instruction: 0xf9954435
    bdc4:			; <UNDEFINED> instruction: 0xf8332001
    bdc8:	ldreq	r2, [r2, #-18]	; 0xffffffee
    bdcc:	andcs	fp, r1, r8, asr #30
    bdd0:			; <UNDEFINED> instruction: 0xe7ced4b8
    bdd4:	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bdd8:	andeq	r5, r1, lr, asr #32
    bddc:	andeq	r0, r0, ip, ror r2
    bde0:	andeq	r5, r1, r0, lsl r0
    bde4:	andeq	r4, r0, sl, asr r1
    bde8:			; <UNDEFINED> instruction: 0x460eb5f8
    bdec:	strcs	r2, [r0, -r0, lsl #2]
    bdf0:	blx	ff249df2 <__assert_fail@plt+0xff2478ae>
    bdf4:	cmplt	r8, #5242880	; 0x500000
    bdf8:			; <UNDEFINED> instruction: 0xf7f64628
    bdfc:	ldrtmi	lr, [r2], -r0, lsr #22
    be00:	strtmi	r4, [r8], -r3, lsl #12
    be04:	ldreq	pc, [r3], #-259	; 0xfffffefd
    be08:	mvnlt	r4, r9, lsl r6
    be0c:	mulsgt	r3, r3, r8
    be10:	svceq	0x002ef1bc
    be14:	ldclvc	0, cr13, [fp], {8}
    be18:	andle	r2, sp, lr, lsr #22
    be1c:			; <UNDEFINED> instruction: 0xff6ef7ff
    be20:	rscle	r2, r9, r0, lsl #16
    be24:	strb	r3, [r7, r1, lsl #14]!
    be28:	mulgt	r1, r4, r8
    be2c:	svceq	0x0000f1bc
    be30:	ldclvc	0, cr13, [fp], {226}	; 0xe2
    be34:	mvnsle	r2, lr, lsr #22
    be38:	strcc	r7, [r1], #-2147	; 0xfffff79d
    be3c:	mvnle	r2, lr, lsr #22
    be40:	blcs	29fd4 <__assert_fail@plt+0x27a90>
    be44:	ubfx	sp, r8, #1, #10
    be48:	bl	1949e28 <__assert_fail@plt+0x19478e4>
    be4c:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
    be50:	ldrtmi	r4, [r8], -r7, lsl #12
    be54:	svclt	0x0000bdf8
    be58:	blmi	115e770 <__assert_fail@plt+0x115c22c>
    be5c:	push	{r1, r3, r4, r5, r6, sl, lr}
    be60:	strdlt	r4, [r8], r0
    be64:			; <UNDEFINED> instruction: 0x460e58d3
    be68:	strmi	r2, [r5], -r0, lsl #2
    be6c:	movwls	r6, #30747	; 0x781b
    be70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    be74:	stmib	sp, {r0, r3, r7, r9, sl, lr}^
    be78:			; <UNDEFINED> instruction: 0xf7fe1104
    be7c:			; <UNDEFINED> instruction: 0xf8dffb83
    be80:	ldrbtmi	r8, [r8], #244	; 0xf4
    be84:	rsble	r2, fp, r0, lsl #16
    be88:			; <UNDEFINED> instruction: 0x46044f3b
    be8c:	ldrdls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    be90:	ldrbtmi	r4, [r9], #1151	; 0x47f
    be94:			; <UNDEFINED> instruction: 0xf7f64620
    be98:			; <UNDEFINED> instruction: 0x4601ead2
    be9c:	stclvc	3, cr11, [fp], {0}
    bea0:	beq	5082ac <__assert_fail@plt+0x505d68>
    bea4:	eorsle	r2, r0, lr, lsr #22
    bea8:	blcs	bab1dc <__assert_fail@plt+0xba8c98>
    beac:	andcs	sp, r0, #52	; 0x34
    beb0:			; <UNDEFINED> instruction: 0xf7ff4620
    beb4:	stmdacs	r0, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    beb8:	stmdbge	r3, {r2, r3, r5, r6, r7, ip, lr, pc}
    bebc:			; <UNDEFINED> instruction: 0x463a4653
    bec0:			; <UNDEFINED> instruction: 0xf7fe4628
    bec4:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    bec8:	blls	100660 <__assert_fail@plt+0xfe11c>
    becc:	strhle	r4, [r1, #35]!	; 0x23
    bed0:	ldrbmi	sl, [r3], -r4, lsl #18
    bed4:	strtmi	r4, [r8], -sl, asr #12
    bed8:			; <UNDEFINED> instruction: 0xf888f7ff
    bedc:	bicsle	r2, r9, r0, lsl #16
    bee0:			; <UNDEFINED> instruction: 0xf7f64620
    bee4:	blmi	9c6b4c <__assert_fail@plt+0x9c4608>
    bee8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    beec:	ldrle	r0, [ip], #-1883	; 0xfffff8a5
    bef0:	ldrdeq	lr, [r4, -sp]
    bef4:	blmi	79e788 <__assert_fail@plt+0x79c244>
    bef8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    befc:	blls	1e5f6c <__assert_fail@plt+0x1e3a28>
    bf00:	teqle	r0, sl, asr r0
    bf04:	pop	{r3, ip, sp, pc}
    bf08:			; <UNDEFINED> instruction: 0xf89a87f0
    bf0c:	blcs	17f18 <__assert_fail@plt+0x159d4>
    bf10:	stclvc	0, cr13, [fp], {192}	; 0xc0
    bf14:	bicle	r2, sl, lr, lsr #22
    bf18:	mulcc	r1, sl, r8
    bf1c:	bicle	r2, r6, lr, lsr #22
    bf20:	mulcc	r2, sl, r8
    bf24:	adcsle	r2, r5, r0, lsl #22
    bf28:	blmi	605e34 <__assert_fail@plt+0x6038f0>
    bf2c:			; <UNDEFINED> instruction: 0xf8584c17
    bf30:	ldrbtmi	r3, [ip], #-3
    bf34:			; <UNDEFINED> instruction: 0xf7f6681f
    bf38:	ldmdbmi	r5, {r2, r6, r8, fp, sp, lr, pc}
    bf3c:	ldrbtmi	r4, [r9], #-2581	; 0xfffff5eb
    bf40:	tstls	r1, r0, lsl #8
    bf44:	tstcs	r1, sl, ror r4
    bf48:	ldrtmi	r4, [r8], -r3, lsl #12
    bf4c:	b	149f2c <__assert_fail@plt+0x1479e8>
    bf50:	blls	11e39c <__assert_fail@plt+0x11be58>
    bf54:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    bf58:			; <UNDEFINED> instruction: 0xf7ff4628
    bf5c:			; <UNDEFINED> instruction: 0xe7c7fb3d
    bf60:	strbmi	r4, [r9], -r8, asr #12
    bf64:			; <UNDEFINED> instruction: 0xf7f6e7c6
    bf68:	svclt	0x0000e82e
    bf6c:	strdeq	r4, [r1], -ip
    bf70:	andeq	r0, r0, ip, ror r2
    bf74:	ldrdeq	r4, [r1], -r6
    bf78:	andeq	r2, r0, ip, asr #11
    bf7c:	muleq	r0, r2, r1
    bf80:	andeq	r5, r1, r8, lsr #6
    bf84:	andeq	r4, r1, r0, ror #28
    bf88:	andeq	r0, r0, r4, lsl #5
    bf8c:	andeq	r3, r0, lr, lsr #30
    bf90:	andeq	r3, r0, r6, lsl r4
    bf94:	andeq	r3, r0, r0, lsl #8
    bf98:	andeq	r3, r0, r6, lsr #31
    bf9c:	ldrlt	r4, [r8, #-2335]!	; 0xfffff6e1
    bfa0:			; <UNDEFINED> instruction: 0xf7fe4479
    bfa4:	strmi	pc, [r5], -pc, ror #21
    bfa8:	eorsle	r2, r5, r0, lsl #16
    bfac:	strtmi	r2, [r8], -r0, lsl #8
    bfb0:	b	1149f90 <__assert_fail@plt+0x1147a4c>
    bfb4:	andseq	pc, r3, #0, 2
    bfb8:	orrslt	r4, r0, r3, lsl #12
    bfbc:			; <UNDEFINED> instruction: 0x46107cd9
    bfc0:	eorle	r2, r5, lr, lsr #18
    bfc4:	blcs	bab338 <__assert_fail@plt+0xba8df4>
    bfc8:	stmiblt	r4, {r4, ip, lr, pc}^
    bfcc:	svc	0x00f4f7f5
    bfd0:	strtmi	r4, [r8], -r4, lsl #12
    bfd4:	b	cc9fb4 <__assert_fail@plt+0xcc7a70>
    bfd8:	andseq	pc, r3, #0, 2
    bfdc:	stmdacs	r0, {r0, r1, r9, sl, lr}
    bfe0:	strtmi	sp, [r8], -ip, ror #3
    bfe4:	b	fe5c9fc4 <__assert_fail@plt+0xfe5c7a80>
    bfe8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    bfec:	andcc	r7, r1, #5439488	; 0x530000
    bff0:	mvnle	r2, lr, lsr #22
    bff4:	blcs	2a148 <__assert_fail@plt+0x27c04>
    bff8:	stccs	0, cr13, [r0], {217}	; 0xd9
    bffc:	strtmi	sp, [r0], -r6, ror #1
    c000:			; <UNDEFINED> instruction: 0xf7f52400
    c004:	qsub16mi	lr, r8, r0
    c008:	b	fe149fe8 <__assert_fail@plt+0xfe147aa4>
    c00c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    c010:	stmdbcs	r0, {r0, r4, r6, fp, ip, sp, lr}
    c014:	ldrb	sp, [r5, fp, asr #1]
    c018:	strb	r4, [r5, r4, lsl #12]!
    c01c:	andeq	r3, r0, r8, ror pc
    c020:	movwcs	fp, #1528	; 0x5f8
    c024:	strmi	r4, [ip], -r6, lsl #12
    c028:			; <UNDEFINED> instruction: 0xf7fe4615
    c02c:	vmovne.16	d3[0], pc
    c030:			; <UNDEFINED> instruction: 0xf103dd26
    c034:	adcmi	r0, sl, #16, 4
    c038:	andcs	sp, r0, #2228224	; 0x220000
    c03c:	strbtpl	r4, [r2], #1584	; 0x630
    c040:			; <UNDEFINED> instruction: 0xf7fd1c5d
    c044:	strmi	pc, [r7], -r7, asr #26
    c048:			; <UNDEFINED> instruction: 0xf7f6b1e8
    c04c:			; <UNDEFINED> instruction: 0x462ae8d8
    c050:	strmi	r4, [r6], -r1, lsr #12
    c054:	strtmi	r3, [r0], #-15
    c058:	svc	0x003cf7f5
    c05c:			; <UNDEFINED> instruction: 0x46394632
    c060:			; <UNDEFINED> instruction: 0xf7f54620
    c064:	stmibne	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    c068:	ldrbtmi	r4, [sp], #-3339	; 0xfffff2f5
    c06c:	stmdahi	lr!, {r0, r1, r2, r8, sl, fp, lr, pc}
    c070:	andsvs	r7, r8, sp, lsr #17
    c074:	subsvs	r4, r9, r0, lsr #12
    c078:			; <UNDEFINED> instruction: 0x819e609a
    c07c:	ldcllt	3, cr7, [r8, #628]!	; 0x274
    c080:	strtmi	r2, [r0], -r0, lsl #8
    c084:			; <UNDEFINED> instruction: 0xf104bdf8
    c088:	strtmi	r0, [sl], -pc
    c08c:			; <UNDEFINED> instruction: 0xf7f54621
    c090:	strtmi	lr, [r3], -r2, lsr #30
    c094:	svclt	0x0000e7e8
    c098:			; <UNDEFINED> instruction: 0x00003eb6
    c09c:	ldrbmi	lr, [r0, sp, lsr #18]!
    c0a0:			; <UNDEFINED> instruction: 0xf381fab1
    c0a4:			; <UNDEFINED> instruction: 0xf5ad4d39
    c0a8:	ldcmi	13, cr5, [r9], #-512	; 0xfffffe00
    c0ac:	ldrbtmi	fp, [sp], #-130	; 0xffffff7e
    c0b0:			; <UNDEFINED> instruction: 0xf50d095b
    c0b4:	stmdbpl	ip!, {r7, ip, lr}
    c0b8:	svclt	0x00142a00
    c0bc:	strcs	r4, [r1, #-1565]	; 0xfffff9e3
    c0c0:	stmdavs	r4!, {r2, ip, sp}
    c0c4:			; <UNDEFINED> instruction: 0xf04f6004
    c0c8:	cfstrscs	mvf0, [r0, #-0]
    c0cc:	andsvs	sp, r5, r8, asr r1
    c0d0:			; <UNDEFINED> instruction: 0xf9914617
    c0d4:	strmi	r3, [lr], -r0
    c0d8:	suble	r2, pc, r0, lsl #22
    c0dc:			; <UNDEFINED> instruction: 0xf7f64608
    c0e0:			; <UNDEFINED> instruction: 0xf100e88e
    c0e4:	strmi	r0, [r4], -fp, lsl #6
    c0e8:	svcpl	0x0080f5b3
    c0ec:			; <UNDEFINED> instruction: 0xf8dfd846
    c0f0:			; <UNDEFINED> instruction: 0xf10d80a4
    c0f4:	ldrbtmi	r0, [r8], #2308	; 0x904
    c0f8:	bl	19da0c <__assert_fail@plt+0x19b4c8>
    c0fc:	blgt	cf114 <__assert_fail@plt+0xccbd0>
    c100:	rscsvc	pc, pc, #64, 12	; 0x4000000
    c104:	ldmdahi	r8, {r4, r5, r8, ip, lr}
    c108:			; <UNDEFINED> instruction: 0xf8cc789b
    c10c:	strbmi	r1, [r9], -r4
    c110:	andeq	pc, r8, ip, lsr #17
    c114:			; <UNDEFINED> instruction: 0xf88c4630
    c118:			; <UNDEFINED> instruction: 0xf7f5300a
    c11c:	smlawbcs	pc, ip, pc, lr	; <UNPREDICTABLE>
    c120:			; <UNDEFINED> instruction: 0x46825535
    c124:			; <UNDEFINED> instruction: 0xf7f64630
    c128:			; <UNDEFINED> instruction: 0xb320e966
    c12c:	svceq	0x0000f1ba
    c130:	streq	lr, [r6], #-2976	; 0xfffff460
    c134:	ldclle	0, cr7, [pc, #20]	; c150 <__assert_fail@plt+0x9c0c>
    c138:	movwcs	r4, #1608	; 0x648
    c13c:	andcc	pc, sl, r9, lsl #16
    c140:	stmia	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c144:			; <UNDEFINED> instruction: 0xf7f5b1d0
    c148:	stmdacs	r0, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    c14c:	svclt	0x00146038
    c150:			; <UNDEFINED> instruction: 0xf06f2000
    c154:	ldmdbmi	r0, {r0, r1, r3}
    c158:	orrpl	pc, r0, #54525952	; 0x3400000
    c15c:	movwcc	r4, #18956	; 0x4a0c
    c160:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    c164:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    c168:	qaddle	r4, r1, ip
    c16c:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    c170:	pop	{r1, ip, sp, pc}
    c174:			; <UNDEFINED> instruction: 0xf1ba87f0
    c178:	ldclle	15, cr0, [sp], {0}
    c17c:	strb	r2, [sl, r1]!
    c180:	andseq	pc, r5, pc, rrx
    c184:			; <UNDEFINED> instruction: 0xf7f5e7e7
    c188:	svclt	0x0000ef1e
    c18c:	andeq	r4, r1, sl, lsr #25
    c190:	andeq	r0, r0, ip, ror r2
    c194:	andeq	r3, r0, sl, lsr lr
    c198:	strdeq	r4, [r1], -r8
    c19c:	svcmi	0x00f0e92d
    c1a0:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    c1a4:	addlt	r4, r7, r5, lsr sp
    c1a8:			; <UNDEFINED> instruction: 0xac064935
    c1ac:			; <UNDEFINED> instruction: 0xf50d447d
    c1b0:	strls	r5, [r1], #-896	; 0xfffffc80
    c1b4:	stmdaeq	r8, {r2, r5, r7, r8, ip, sp, lr, pc}
    c1b8:	tstcc	r4, #6881280	; 0x690000
    c1bc:			; <UNDEFINED> instruction: 0x46064a31
    c1c0:	andsvs	r6, r9, r9, lsl #16
    c1c4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    c1c8:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
    c1cc:			; <UNDEFINED> instruction: 0xf8442300
    c1d0:			; <UNDEFINED> instruction: 0xf7fe3c08
    c1d4:	ldmdblt	r8, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    c1d8:	stceq	8, cr15, [r8], {84}	; 0x54
    c1dc:	eorsle	r2, r3, r1, lsl #16
    c1e0:			; <UNDEFINED> instruction: 0xf44f9b01
    c1e4:	ldrtmi	r5, [r0], -r0, lsl #5
    c1e8:			; <UNDEFINED> instruction: 0xf7ff1f19
    c1ec:			; <UNDEFINED> instruction: 0x4607ff19
    c1f0:			; <UNDEFINED> instruction: 0xf8dfb338
    c1f4:	stcge	0, cr9, [r3, #-592]	; 0xfffffdb0
    c1f8:	ldrbtmi	r4, [r9], #2852	; 0xb24
    c1fc:	ldreq	pc, [r4], #-265	; 0xfffffef7
    c200:	movwls	r4, #1147	; 0x47b
    c204:	ldrtmi	r4, [r9], -sl, lsr #12
    c208:			; <UNDEFINED> instruction: 0xf7ff4630
    c20c:	stmiblt	r0, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    c210:	ldrdlt	pc, [r0], -r5
    c214:	beq	148640 <__assert_fail@plt+0x1460fc>
    c218:	ldrbmi	r9, [r8], -r0, lsl #18
    c21c:	mrc	7, 0, APSR_nzcv, cr14, cr5, {7}
    c220:	strmi	fp, [r2, #320]!	; 0x140
    c224:			; <UNDEFINED> instruction: 0xf85ad020
    c228:	ldrbmi	r1, [r8], -r4, lsl #22
    c22c:	mrc	7, 0, APSR_nzcv, cr6, cr5, {7}
    c230:	mvnsle	r2, r0, lsl #16
    c234:	ldrbmi	r9, [r8], -r1, lsl #20
    c238:			; <UNDEFINED> instruction: 0xf8422301
    c23c:			; <UNDEFINED> instruction: 0xf7f53c08
    c240:	blls	87b90 <__assert_fail@plt+0x8564c>
    c244:	stceq	8, cr15, [r8], {83}	; 0x53
    c248:			; <UNDEFINED> instruction: 0xf50d4911
    c24c:	bmi	321054 <__assert_fail@plt+0x31eb10>
    c250:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    c254:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    c258:	subsmi	r6, r1, sl, lsl r8
    c25c:			; <UNDEFINED> instruction: 0xf50dd10b
    c260:	andlt	r5, r7, r0, lsl #27
    c264:	svchi	0x00f0e8bd
    c268:	movwcs	r4, #1624	; 0x658
    c26c:	andcc	pc, r0, r8, asr #17
    c270:	mrc	7, 1, APSR_nzcv, cr8, cr5, {7}
    c274:			; <UNDEFINED> instruction: 0xf7f5e7c6
    c278:	svclt	0x0000eea6
    c27c:	andeq	r4, r1, ip, lsr #23
    c280:	andeq	r0, r0, ip, ror r2
    c284:	andeq	r3, r0, r6, ror sp
    c288:	andeq	r4, r1, sl, lsr sl
    c28c:	andeq	r3, r0, ip, lsr sp
    c290:	andeq	r4, r1, r6, lsl #22
    c294:	movwcs	fp, #1392	; 0x570
    c298:	addlt	r4, r2, r8, lsr #26
    c29c:	ldrmi	r4, [r6], -r8, lsr #24
    c2a0:			; <UNDEFINED> instruction: 0x461a447d
    c2a4:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    c2a8:			; <UNDEFINED> instruction: 0xf04f9401
    c2ac:	movwls	r0, #1024	; 0x400
    c2b0:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    c2b4:	movwlt	r4, #34308	; 0x8604
    c2b8:	strbtmi	r4, [r9], -r2, lsr #20
    c2bc:			; <UNDEFINED> instruction: 0xf7fe447a
    c2c0:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    c2c4:	stcls	13, cr13, [r0, #-104]	; 0xffffff98
    c2c8:	ldmdbmi	pc, {r0, r2, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    c2cc:	strtmi	r2, [r8], -r4, lsl #4
    c2d0:			; <UNDEFINED> instruction: 0xf7f64479
    c2d4:	bllt	8466e4 <__assert_fail@plt+0x8441a0>
    c2d8:			; <UNDEFINED> instruction: 0x212d1d28
    c2dc:	stm	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c2e0:			; <UNDEFINED> instruction: 0xf990b160
    c2e4:	strtmi	r5, [r0], -r1
    c2e8:	svclt	0x00183d00
    c2ec:			; <UNDEFINED> instruction: 0xf7fd2501
    c2f0:	stmdblt	lr, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
    c2f4:			; <UNDEFINED> instruction: 0xf7f59800
    c2f8:	strd	lr, [r7], -r6
    c2fc:	strtmi	r2, [r0], -r0, lsl #10
    c300:	stc2l	7, cr15, [r2, #-1012]	; 0xfffffc0c
    c304:	rscsle	r2, r5, r0, lsl #28
    c308:	eorsvs	r9, r3, r0, lsl #22
    c30c:	blmi	31eb50 <__assert_fail@plt+0x31c60c>
    c310:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c314:	blls	66384 <__assert_fail@plt+0x63e40>
    c318:	qaddle	r4, sl, ip
    c31c:	andlt	r4, r2, r8, lsr #12
    c320:	stmdbmi	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    c324:	andscs	r4, r1, #40, 12	; 0x2800000
    c328:			; <UNDEFINED> instruction: 0xf7f64479
    c32c:	blx	fec4668c <__assert_fail@plt+0xfec44148>
    c330:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
    c334:			; <UNDEFINED> instruction: 0xf7f5e7e3
    c338:	svclt	0x0000ee46
    c33c:			; <UNDEFINED> instruction: 0x00014ab8
    c340:	andeq	r0, r0, ip, ror r2
    c344:	muleq	r0, r0, ip
    c348:	andeq	r3, r0, r4, lsl #25
    c34c:	andeq	r4, r1, r8, asr #20
    c350:	andeq	r3, r0, r4, lsr ip
    c354:	svcmi	0x00f0e92d
    c358:	ldmdbmi	lr!, {r3, r7, r9, sl, lr}
    c35c:	bmi	f9dbc0 <__assert_fail@plt+0xf9b67c>
    c360:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    c364:	addlt	r4, r7, r9, ror r4
    c368:			; <UNDEFINED> instruction: 0xf50d461e
    c36c:	stmpl	sl, {r7, r8, r9, ip, lr}
    c370:	pkhbtmi	r3, r1, r4, lsl #6
    c374:	andsvs	r6, sl, r2, lsl r8
    c378:	andeq	pc, r0, #79	; 0x4f
    c37c:	orrpl	pc, r2, #54525952	; 0x3400000
    c380:	ldrdge	pc, [r0], -r3
    c384:	ldc2	7, cr15, [r6], #-1012	; 0xfffffc0c
    c388:	subsle	r2, sl, r0, lsl #16
    c38c:	strmi	r7, [r4], -r5, lsl #30
    c390:	ldrble	r0, [r6], #-1963	; 0xfffff855
    c394:	bleq	883f0 <__assert_fail@plt+0x85eac>
    c398:			; <UNDEFINED> instruction: 0xf1b8d027
    c39c:	andle	r0, r2, r0, lsl #30
    c3a0:			; <UNDEFINED> instruction: 0xf8c868e3
    c3a4:	mrslt	r3, CPSR
    c3a8:	eorsvs	r6, fp, r3, lsr #18
    c3ac:	stmdbvs	r3!, {r1, r2, r3, r8, ip, sp, pc}^
    c3b0:			; <UNDEFINED> instruction: 0xf1ba6033
    c3b4:	andle	r0, r2, r0, lsl #30
    c3b8:			; <UNDEFINED> instruction: 0xf8ca69a3
    c3bc:	svcvc	0x00223000
    c3c0:	vcgt.u32	d18, d15, d0
    c3c4:	strvc	r0, [r2, -r1, asr #4]!
    c3c8:			; <UNDEFINED> instruction: 0xf50d4824
    c3cc:	stmdbmi	r2!, {r7, r9, ip, lr}
    c3d0:	ldrbtmi	r3, [r8], #-532	; 0xfffffdec
    c3d4:	stmdavs	r8, {r0, r6, fp, ip, lr}
    c3d8:	submi	r6, r8, r1, lsl r8
    c3dc:			; <UNDEFINED> instruction: 0x4618d137
    c3e0:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    c3e4:	pop	{r0, r1, r2, ip, sp, pc}
    c3e8:	blmi	7703b0 <__assert_fail@plt+0x76de6c>
    c3ec:			; <UNDEFINED> instruction: 0xf045a905
    c3f0:	strbmi	r0, [r8], -r2, lsl #10
    c3f4:			; <UNDEFINED> instruction: 0xf640447b
    c3f8:			; <UNDEFINED> instruction: 0x772572ff
    c3fc:			; <UNDEFINED> instruction: 0xf7fe9103
    c400:			; <UNDEFINED> instruction: 0x1e03f953
    c404:	stmdbls	r3, {r5, r6, r7, r8, r9, fp, ip, lr, pc}
    c408:			; <UNDEFINED> instruction: 0xf8014608
    c40c:			; <UNDEFINED> instruction: 0x212fb003
    c410:	svc	0x00f0f7f5
    c414:	ldmdbmi	r3, {r6, r7, r8, ip, sp, pc}
    c418:	andseq	pc, r8, #4, 2
    c41c:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
    c420:	stmib	sp, {r0, ip, sp}^
    c424:	ldrbtmi	r3, [r9], #-512	; 0xfffffe00
    c428:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    c42c:	andeq	pc, ip, #4, 2
    c430:	svc	0x0024f7f5
    c434:	tstle	r7, r4, lsl #16
    c438:			; <UNDEFINED> instruction: 0xf0437f23
    c43c:	strvc	r0, [r3, -r1, lsl #6]!
    c440:			; <UNDEFINED> instruction: 0xf06fe7ab
    c444:			; <UNDEFINED> instruction: 0xe7bf0315
    c448:	mvnscc	pc, #79	; 0x4f
    c44c:			; <UNDEFINED> instruction: 0xf7f5e7bc
    c450:	svclt	0x0000edba
    c454:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    c458:	andeq	r0, r0, ip, ror r2
    c45c:	andeq	r4, r1, r6, lsl #19
    c460:	andeq	r2, r0, r4, asr #18
    c464:	andeq	r3, r0, sl, asr #22
    c468:	mvnsmi	lr, sp, lsr #18
    c46c:	strcs	fp, [r0, -r8, lsl #1]
    c470:	ldrdgt	pc, [r4], #143	; 0x8f
    c474:	ldrmi	r9, [r4], -r0, lsl #14
    c478:			; <UNDEFINED> instruction: 0x463a461d
    c47c:	svcmi	0x002f463b
    c480:			; <UNDEFINED> instruction: 0x460e44fc
    c484:			; <UNDEFINED> instruction: 0xf8dda906
    c488:			; <UNDEFINED> instruction: 0xf85c8038
    c48c:	ldmdavs	pc!, {r0, r1, r2, ip, sp, lr}	; <UNPREDICTABLE>
    c490:			; <UNDEFINED> instruction: 0xf04f9707
    c494:	strmi	r0, [r7], -r0, lsl #14
    c498:			; <UNDEFINED> instruction: 0xff5cf7ff
    c49c:	ldrtmi	fp, [r8], -r0, lsr #22
    c4a0:	blx	64a49e <__assert_fail@plt+0x647f5a>
    c4a4:	bls	1b922c <__assert_fail@plt+0x1b6ce8>
    c4a8:	svceq	0x0000f1b8
    c4ac:			; <UNDEFINED> instruction: 0xf8dfd02e
    c4b0:			; <UNDEFINED> instruction: 0xf04fc090
    c4b4:	svcmi	0x002333ff
    c4b8:	ldrbtmi	r4, [ip], #1577	; 0x629
    c4bc:	stmdacs	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    c4c0:	andls	r4, r1, pc, ror r4
    c4c4:	strtmi	r2, [r0], -r1, lsl #4
    c4c8:			; <UNDEFINED> instruction: 0xf8cd9603
    c4cc:	strls	ip, [r0, -r8]
    c4d0:	stmda	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c4d4:	b	1bdcf7c <__assert_fail@plt+0x1bdaa38>
    c4d8:	b	13cd0e0 <__assert_fail@plt+0x13cab9c>
    c4dc:	svclt	0x002873d3
    c4e0:	mrslt	r2, (UNDEF: 59)
    c4e4:	and	r4, r0, r0, lsr #12
    c4e8:	bmi	5d44f0 <__assert_fail@plt+0x5d1fac>
    c4ec:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    c4f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c4f4:	subsmi	r9, sl, r7, lsl #22
    c4f8:	andlt	sp, r8, fp, lsl r1
    c4fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c500:	bls	19e550 <__assert_fail@plt+0x19c00c>
    c504:			; <UNDEFINED> instruction: 0xf1b84478
    c508:	bicsle	r0, r0, r0, lsl #30
    c50c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    c510:	mvnscc	pc, #79	; 0x4f
    c514:	strtmi	r4, [r9], -pc, lsl #30
    c518:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    c51c:	ldrbtmi	r6, [pc], #-515	; c524 <__assert_fail@plt+0x9fe0>
    c520:	andcs	r9, r1, #1
    c524:			; <UNDEFINED> instruction: 0xf8cd4620
    c528:	strls	ip, [r0, -r8]
    c52c:	svc	0x00f8f7f5
    c530:			; <UNDEFINED> instruction: 0xf7f5e7d0
    c534:	svclt	0x0000ed48
    c538:	ldrdeq	r4, [r1], -r8
    c53c:	andeq	r0, r0, ip, ror r2
    c540:	andeq	r3, r0, r2, asr #21
    c544:	andeq	r3, r0, r8, asr #21
    c548:	andeq	r4, r1, sl, ror #16
    c54c:	andeq	r2, r0, r8, asr sl
    c550:	andeq	r3, r0, r4, ror #20
    c554:	andeq	r3, r0, r2, lsl #21
    c558:	strdlt	fp, [pc], r0
    c55c:	sasxmi	r4, r5, r0
    c560:	bge	31fe28 <__assert_fail@plt+0x31d8e4>
    c564:	andls	r4, r0, #2130706432	; 0x7f000000
    c568:	blge	2ddda0 <__assert_fail@plt+0x2db85c>
    c56c:	bge	2a2c6c <__assert_fail@plt+0x2a0728>
    c570:	ldmdavs	r6!, {r0, r3, r8, fp, sp, pc}
    c574:			; <UNDEFINED> instruction: 0xf04f960d
    c578:	strmi	r0, [r6], -r0, lsl #12
    c57c:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    c580:	ldrtmi	fp, [r0], -r0, lsr #22
    c584:	blx	fe9ca580 <__assert_fail@plt+0xfe9c803c>
    c588:	cmplt	r0, #6291456	; 0x600000
    c58c:	ldrdeq	lr, [r9, -sp]
    c590:	movwcs	lr, #47581	; 0xb9dd
    c594:			; <UNDEFINED> instruction: 0xf8dfb36d
    c598:	svcmi	0x0024c090
    c59c:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    c5a0:	ldrbtmi	r3, [pc], #-1286	; c5a8 <__assert_fail@plt+0xa064>
    c5a4:	tstls	r4, r5, lsl #4
    c5a8:	mvnscc	pc, #79	; 0x4f
    c5ac:	andcs	r9, r1, #3
    c5b0:	orrpl	pc, r0, pc, asr #8
    c5b4:	strls	r4, [r1], -r0, lsr #12
    c5b8:	andgt	pc, r8, sp, asr #17
    c5bc:			; <UNDEFINED> instruction: 0xf7f59700
    c5c0:			; <UNDEFINED> instruction: 0xf5b0efb0
    c5c4:	andle	r5, r1, #128, 30	; 0x200
    c5c8:	and	r4, r0, r0, lsr #12
    c5cc:	bmi	6145d4 <__assert_fail@plt+0x612090>
    c5d0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    c5d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c5d8:	subsmi	r9, sl, sp, lsl #22
    c5dc:	andlt	sp, pc, sp, lsl r1	; <UNPREDICTABLE>
    c5e0:	mrcmi	13, 0, fp, cr4, cr0, {7}
    c5e4:	ldrdeq	lr, [r9, -sp]
    c5e8:	movwcs	lr, #47581	; 0xb9dd
    c5ec:	cfstrscs	mvf4, [r0, #-504]	; 0xfffffe08
    c5f0:	svcmi	0x0011d1d1
    c5f4:	stmib	sp, {r0, r4, r8, sl, fp, lr}^
    c5f8:	ldrbtmi	r2, [pc], #-773	; c600 <__assert_fail@plt+0xa0bc>
    c5fc:	tstls	r4, sp, ror r4
    c600:			; <UNDEFINED> instruction: 0xf04f9003
    c604:	andcs	r3, r1, #-67108861	; 0xfc000003
    c608:	orrpl	pc, r0, pc, asr #8
    c60c:	strls	r4, [r1], -r0, lsr #12
    c610:	strls	r9, [r0, #-1794]	; 0xfffff8fe
    c614:	svc	0x0084f7f5
    c618:			; <UNDEFINED> instruction: 0xf7f5e7d3
    c61c:	svclt	0x0000ecd4
    c620:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    c624:	andeq	r0, r0, ip, ror r2
    c628:	andeq	r3, r0, r8, lsl sl
    c62c:	andeq	r3, r0, r2, lsr #20
    c630:	andeq	r4, r1, r6, lsl #15
    c634:	andeq	r2, r0, r0, ror r9
    c638:			; <UNDEFINED> instruction: 0x000039ba
    c63c:	andeq	r3, r0, r4, ror #19
    c640:	stmdbcs	r0, {r4, r5, r8, sl, ip, sp, pc}
    c644:	bcs	3c2ac <__assert_fail@plt+0x39d68>
    c648:	vcvt.f16.s16	d4, d12, #19
    c64c:	blmi	71faa4 <__assert_fail@plt+0x71d560>
    c650:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    c654:			; <UNDEFINED> instruction: 0xf8cd681b
    c658:			; <UNDEFINED> instruction: 0xf04f340c
    c65c:	andsle	r0, sl, r0, lsl #6
    c660:	andls	sl, r0, #3, 26	; 0xc0
    c664:	orrvs	pc, r0, #1325400064	; 0x4f000000
    c668:			; <UNDEFINED> instruction: 0xf7ff462a
    c66c:			; <UNDEFINED> instruction: 0xb190fefd
    c670:			; <UNDEFINED> instruction: 0x46284914
    c674:			; <UNDEFINED> instruction: 0xf7f54479
    c678:	strmi	lr, [r4], -r0, lsl #30
    c67c:	ldmdbmi	r2, {r3, r4, r6, r8, ip, sp, pc}
    c680:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    c684:	stc	7, cr15, [r8], {245}	; 0xf5
    c688:	strtmi	r4, [r0], -r3, lsl #12
    c68c:			; <UNDEFINED> instruction: 0xf7f5461c
    c690:	stccs	14, cr14, [r1], {112}	; 0x70
    c694:	andcs	sp, r0, ip
    c698:	blmi	25eed0 <__assert_fail@plt+0x25c98c>
    c69c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c6a0:			; <UNDEFINED> instruction: 0xf8dd681a
    c6a4:	subsmi	r3, sl, ip, lsl #8
    c6a8:	vrhadd.s8	d13, d13, d6
    c6ac:	ldclt	13, cr4, [r0, #-80]!	; 0xffffffb0
    c6b0:			; <UNDEFINED> instruction: 0xf7f54628
    c6b4:	strb	lr, [pc, r2, lsl #25]!
    c6b8:	stc	7, cr15, [r4], {245}	; 0xf5
    c6bc:	andeq	r4, r1, r8, lsl #14
    c6c0:	andeq	r0, r0, ip, ror r2
    c6c4:	andeq	r2, r0, ip, lsr #31
    c6c8:	andeq	r3, r0, sl, ror r9
    c6cc:			; <UNDEFINED> instruction: 0x000146bc
    c6d0:			; <UNDEFINED> instruction: 0xf5adb530
    c6d4:	ldcmi	13, cr5, [fp], {131}	; 0x83
    c6d8:	bmi	6f88fc <__assert_fail@plt+0x6f63b8>
    c6dc:	orrpl	pc, r3, #54525952	; 0x3400000
    c6e0:	tstcc	r4, #124, 8	; 0x7c000000
    c6e4:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    c6e8:			; <UNDEFINED> instruction: 0xf04f601a
    c6ec:			; <UNDEFINED> instruction: 0xb1b90200
    c6f0:	movwcs	sl, #3101	; 0xc1d
    c6f4:	vst2.8	{d25-d28}, [pc], r0
    c6f8:	strtmi	r5, [r2], -r0, lsl #7
    c6fc:	mrc2	7, 5, pc, cr4, cr15, {7}
    c700:	stfged	f3, [r2, #-448]	; 0xfffffe40
    c704:	andcs	r4, r3, r1, lsr #12
    c708:			; <UNDEFINED> instruction: 0xf7f5462a
    c70c:	ldmdblt	r8!, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    c710:	vst2.8	{d6,d8}, [r3 :128], fp
    c714:			; <UNDEFINED> instruction: 0xf5b34370
    c718:	svclt	0x00084f80
    c71c:	andle	r2, r0, r1
    c720:	stmdbmi	sl, {sp}
    c724:	orrpl	pc, r3, #54525952	; 0x3400000
    c728:	tstcc	r4, #28672	; 0x7000
    c72c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    c730:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    c734:	qaddle	r4, r1, r3
    c738:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    c73c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    c740:	mcrr	7, 15, pc, r0, cr5	; <UNPREDICTABLE>
    c744:	andeq	r4, r1, r8, ror r6
    c748:	andeq	r0, r0, ip, ror r2
    c74c:	andeq	r4, r1, ip, lsr #12
    c750:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c754:	ldmdbmi	r7, {r1, r3, r9, sl, lr}
    c758:	ldrbtmi	fp, [ip], #1296	; 0x510
    c75c:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
    c760:			; <UNDEFINED> instruction: 0xf85cb084
    c764:			; <UNDEFINED> instruction: 0xf50d1001
    c768:	ldcge	3, cr5, [fp], {131}	; 0x83
    c76c:	sbcsvs	r6, r9, r9, lsl #16
    c770:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    c774:	strtmi	r3, [r1], -ip, lsl #6
    c778:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    c77c:			; <UNDEFINED> instruction: 0x4621b138
    c780:	andcs	r4, r3, sl, ror #12
    c784:	mrc	7, 4, APSR_nzcv, cr12, cr5, {7}
    c788:			; <UNDEFINED> instruction: 0xf080fab0
    c78c:	stmdbmi	sl, {r6, r8, fp}
    c790:	orrpl	pc, r3, #54525952	; 0x3400000
    c794:	movwcc	r4, #51719	; 0xca07
    c798:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    c79c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    c7a0:	qaddle	r4, r1, r3
    c7a4:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    c7a8:	ldclt	0, cr11, [r0, #-16]
    c7ac:	stc	7, cr15, [sl], {245}	; 0xf5
    c7b0:	strdeq	r4, [r1], -lr
    c7b4:	andeq	r0, r0, ip, ror r2
    c7b8:	andeq	r4, r1, r0, asr #11
    c7bc:			; <UNDEFINED> instruction: 0xf5adb5f0
    c7c0:	svcmi	0x00205d01
    c7c4:	cdpmi	0, 2, cr11, cr0, cr13, {4}
    c7c8:	ldrbtmi	sl, [pc], #-3355	; c7d0 <__assert_fail@plt+0xa28c>
    c7cc:	movwpl	pc, #5389	; 0x150d	; <UNPREDICTABLE>
    c7d0:	strmi	r3, [ip], -ip, lsr #6
    c7d4:	andcs	r5, r0, #3112960	; 0x2f8000
    c7d8:	ldmdavs	r6!, {r0, r3, r5, r9, sl, lr}
    c7dc:			; <UNDEFINED> instruction: 0xf04f601e
    c7e0:			; <UNDEFINED> instruction: 0xf7ff0600
    c7e4:	teqlt	r0, r9	; <illegal shifter operand>	; <UNPREDICTABLE>
    c7e8:	strtmi	r4, [r9], -sl, ror #12
    c7ec:			; <UNDEFINED> instruction: 0xf7f52003
    c7f0:	strmi	lr, [r6], -r8, ror #28
    c7f4:	andcs	fp, r0, r8, ror r1
    c7f8:			; <UNDEFINED> instruction: 0xf50d4914
    c7fc:	bmi	4a1408 <__assert_fail@plt+0x49eec4>
    c800:	ldrbtmi	r3, [r9], #-812	; 0xfffffcd4
    c804:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    c808:	subsmi	r6, r1, sl, lsl r8
    c80c:			; <UNDEFINED> instruction: 0xf50dd117
    c810:	andlt	r5, sp, r1, lsl #26
    c814:			; <UNDEFINED> instruction: 0xf50dbdf0
    c818:	strtmi	r5, [r8], -r3, lsl #15
    c81c:			; <UNDEFINED> instruction: 0xf640370c
    c820:			; <UNDEFINED> instruction: 0x463972ff
    c824:	stc	7, cr15, [r6], {245}	; 0xf5
    c828:	blle	ff91403c <__assert_fail@plt+0xff911af8>
    c82c:	ldrtmi	r4, [r8], -r1, lsr #12
    c830:			; <UNDEFINED> instruction: 0xf7f554fe
    c834:	stmdacc	r0, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
    c838:	andcs	fp, r1, r8, lsl pc
    c83c:			; <UNDEFINED> instruction: 0xf7f5e7dc
    c840:	svclt	0x0000ebc2
    c844:	andeq	r4, r1, lr, lsl #11
    c848:	andeq	r0, r0, ip, ror r2
    c84c:	andeq	r4, r1, r6, asr r5
    c850:	mvnsmi	lr, #737280	; 0xb4000
    c854:	stmdbmi	r4!, {r0, r2, r3, r9, sl, lr}^
    c858:	bmi	191e0bc <__assert_fail@plt+0x191bb78>
    c85c:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
    c860:	addlt	r4, r1, r9, ror r4
    c864:	orrpl	pc, r3, #54525952	; 0x3400000
    c868:	stmpl	sl, {r1, r2, r9, sl, lr}
    c86c:	ldmdavs	r2, {r2, r3, r4, r8, r9, ip, sp}
    c870:			; <UNDEFINED> instruction: 0xf04f601a
    c874:	stmdacs	r0, {r9}
    c878:	adchi	pc, r0, r0
    c87c:			; <UNDEFINED> instruction: 0xf0002d00
    c880:	ldmdami	fp, {r1, r2, r5, r7, pc}^
    c884:	strtmi	r2, [r9], -r5, lsl #4
    c888:			; <UNDEFINED> instruction: 0xf7f54478
    c88c:	stmdacs	r0, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
    c890:	addhi	pc, r5, r0
    c894:			; <UNDEFINED> instruction: 0xf7f54628
    c898:			; <UNDEFINED> instruction: 0x4604eb90
    c89c:			; <UNDEFINED> instruction: 0xf04fb398
    c8a0:	and	r0, r1, r1, lsr #16
    c8a4:	andhi	pc, r0, r0, lsl #17
    c8a8:	strtmi	r2, [r0], -pc, lsr #2
    c8ac:	stc	7, cr15, [ip], #980	; 0x3d4
    c8b0:	mvnsle	r2, r0, lsl #16
    c8b4:	suble	r2, r5, r0, lsl #30
    c8b8:	blcs	192a96c <__assert_fail@plt+0x1928428>
    c8bc:			; <UNDEFINED> instruction: 0x4638d03c
    c8c0:	bl	1eca89c <__assert_fail@plt+0x1ec8358>
    c8c4:	mvnslt	r4, r5, lsl #12
    c8c8:	and	r2, r0, r1, lsr #14
    c8cc:			; <UNDEFINED> instruction: 0x212f7007
    c8d0:			; <UNDEFINED> instruction: 0xf7f54628
    c8d4:	stmdacs	r0, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
    c8d8:	bmi	11c10c0 <__assert_fail@plt+0x11beb7c>
    c8dc:			; <UNDEFINED> instruction: 0xf44faf1f
    c8e0:	stmib	sp, {r7, r8, r9, ip, lr}^
    c8e4:	ldrmi	r5, [r9], -r2, lsl #8
    c8e8:			; <UNDEFINED> instruction: 0x4638447a
    c8ec:	strls	r9, [r1], -r0, lsl #4
    c8f0:			; <UNDEFINED> instruction: 0xf7f52201
    c8f4:			; <UNDEFINED> instruction: 0x4603ee16
    c8f8:	ldrmi	r4, [sp], -r8, lsr #12
    c8fc:	b	ffcca8d8 <__assert_fail@plt+0xffcc8394>
    c900:	svcpl	0x0080f5b5
    c904:			; <UNDEFINED> instruction: 0xf04fd35d
    c908:			; <UNDEFINED> instruction: 0xf04f0800
    c90c:	strtmi	r0, [r0], -r0, lsl #18
    c910:	b	ffa4a8ec <__assert_fail@plt+0xffa483a8>
    c914:	bmi	d5edfc <__assert_fail@plt+0xd5c8b8>
    c918:	orrpl	pc, r3, #54525952	; 0x3400000
    c91c:	tstcc	ip, #2030043136	; 0x79000000
    c920:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    c924:	subsmi	r6, r1, sl, lsl r8
    c928:			; <UNDEFINED> instruction: 0x4640d15b
    c92c:			; <UNDEFINED> instruction: 0xf50d4649
    c930:	andlt	r5, r1, r4, lsl #27
    c934:	mvnshi	lr, #12386304	; 0xbd0000
    c938:	blcs	1b6aaec <__assert_fail@plt+0x1b685a8>
    c93c:	stmiavc	fp!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
    c940:			; <UNDEFINED> instruction: 0xd1bc2b2d
    c944:	vldrge	s8, [pc, #-180]	; c898 <__assert_fail@plt+0xa354>
    c948:	orrpl	pc, r0, #1325400064	; 0x4f000000
    c94c:	strvs	lr, [r1], #-2509	; 0xfffff633
    c950:			; <UNDEFINED> instruction: 0x4628447a
    c954:	ldrmi	r9, [r9], -r0, lsl #4
    c958:			; <UNDEFINED> instruction: 0xf7f52201
    c95c:			; <UNDEFINED> instruction: 0xf5b0ede2
    c960:	sbcsle	r5, r0, #128, 30	; 0x200
    c964:			; <UNDEFINED> instruction: 0xf7fe4628
    c968:	strmi	pc, [r0], r7, asr #29
    c96c:	b	161e398 <__assert_fail@plt+0x161be54>
    c970:	bicle	r0, ip, r9, lsl #6
    c974:	vst2.8	{d20-d21}, [pc :128], r2
    c978:	ldrmi	r5, [r9], -r0, lsl #7
    c97c:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    c980:	andls	r9, r0, r2, lsl #8
    c984:	strls	r4, [r1], -r8, lsr #12
    c988:	stcl	7, cr15, [sl, #980]	; 0x3d4
    c98c:	svcpl	0x0080f5b0
    c990:			; <UNDEFINED> instruction: 0x4628d2bd
    c994:	mrc2	7, 5, pc, cr0, cr14, {7}
    c998:	strmi	r4, [r9], r0, lsl #13
    c99c:			; <UNDEFINED> instruction: 0xf10de7b7
    c9a0:			; <UNDEFINED> instruction: 0x46290810
    c9a4:	strcc	r2, [r5, #-3]
    c9a8:			; <UNDEFINED> instruction: 0xf7f54642
    c9ac:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    c9b0:	svcge	0x0070f47f
    c9b4:	stmdbhi	r8, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    c9b8:	str	r4, [r8, r4, lsl #12]!
    c9bc:	ldrbtmi	r4, [lr], #-3601	; 0xfffff1ef
    c9c0:			; <UNDEFINED> instruction: 0x4638e75c
    c9c4:	mrc2	7, 4, pc, cr8, cr14, {7}
    c9c8:	strmi	r4, [r9], r0, lsl #13
    c9cc:	blmi	3c6850 <__assert_fail@plt+0x3c430c>
    c9d0:	subsvc	pc, r5, #1325400064	; 0x4f000000
    c9d4:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    c9d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c9dc:			; <UNDEFINED> instruction: 0xf7f54478
    c9e0:			; <UNDEFINED> instruction: 0xf7f5edb2
    c9e4:	svclt	0x0000eaf0
    c9e8:	strdeq	r4, [r1], -r8
    c9ec:	andeq	r0, r0, ip, ror r2
    c9f0:	andeq	r2, r0, r8, lsr fp
    c9f4:	andeq	r3, r0, ip, lsr #14
    c9f8:	andeq	r4, r1, ip, lsr r4
    c9fc:	ldrdeq	r3, [r0], -ip
    ca00:	andeq	r3, r0, r2, asr #13
    ca04:	muleq	r0, lr, r5
    ca08:	andeq	r3, r0, r0, lsr #13
    ca0c:	andeq	r3, r0, lr, lsr #12
    ca10:	andeq	r1, r0, ip, ror #23
    ca14:	strmi	r2, [r1], -r0, lsl #4
    ca18:			; <UNDEFINED> instruction: 0xf7ff4610
    ca1c:	svclt	0x0000bf19
    ca20:			; <UNDEFINED> instruction: 0xf7fdb508
    ca24:	ldmib	r0, {r0, r1, r2, r5, r6, r7, fp, ip, sp, lr, pc}^
    ca28:	stflts	f0, [r8, #-0]
    ca2c:	svcmi	0x00f0e92d
    ca30:	ldmdbmi	r2!, {r3, r7, r9, sl, lr}^
    ca34:	bmi	1c9e480 <__assert_fail@plt+0x1c9bf3c>
    ca38:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    ca3c:	addlt	r4, r5, r9, ror r4
    ca40:			; <UNDEFINED> instruction: 0xf50d461f
    ca44:	stmpl	sl, {r7, r8, r9, ip, lr}
    ca48:	ldmdavs	r2, {r2, r3, r8, r9, ip, sp}
    ca4c:			; <UNDEFINED> instruction: 0xf04f601a
    ca50:	stmdacs	r0, {r9}
    ca54:	addshi	pc, r9, r0
    ca58:	tstcs	r0, sl, ror #20
    ca5c:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    ca60:	blx	ff5caa5c <__assert_fail@plt+0xff5c8518>
    ca64:	stmdacs	r0, {r2, r9, sl, lr}
    ca68:	mvfgesm	f5, f7
    ca6c:			; <UNDEFINED> instruction: 0xf6404603
    ca70:			; <UNDEFINED> instruction: 0x462872ff
    ca74:			; <UNDEFINED> instruction: 0xf7fd4631
    ca78:	mcrne	14, 0, pc, cr3, cr7, {0}	; <UNPREDICTABLE>
    ca7c:	addhi	pc, r5, r0, asr #5
    ca80:	ldrbtpl	r4, [r4], #1584	; 0x630
    ca84:			; <UNDEFINED> instruction: 0xf87af001
    ca88:			; <UNDEFINED> instruction: 0xf0014630
    ca8c:	sxtab16mi	pc, r3, r7, ror #16	; <UNPREDICTABLE>
    ca90:	rsbsle	r2, sl, r0, lsl #16
    ca94:	beq	c08bd8 <__assert_fail@plt+0xc06694>
    ca98:			; <UNDEFINED> instruction: 0xf886e001
    ca9c:			; <UNDEFINED> instruction: 0x2121a000
    caa0:			; <UNDEFINED> instruction: 0xf7f54658
    caa4:			; <UNDEFINED> instruction: 0x4606ebb2
    caa8:	mvnsle	r2, r0, lsl #16
    caac:	svceq	0x0000f1b8
    cab0:			; <UNDEFINED> instruction: 0xf1b9bf18
    cab4:			; <UNDEFINED> instruction: 0xf0400f00
    cab8:	cmnlt	r7, r3, lsl #1
    cabc:			; <UNDEFINED> instruction: 0xf7fd4628
    cac0:	andcs	pc, r0, #589824	; 0x90000
    cac4:			; <UNDEFINED> instruction: 0xf7ff4659
    cac8:	strmi	pc, [r2], -r3, asr #29
    cacc:	stmib	r7, {r0, r1, r3, r9, sl, lr}^
    cad0:	tstmi	r3, #0, 6
    cad4:	stmdbmi	ip, {r0, r3, r4, r6, ip, lr, pc}^
    cad8:	orrpl	pc, r0, #54525952	; 0x3400000
    cadc:	movwcc	r4, #51784	; 0xca48
    cae0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    cae4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    cae8:			; <UNDEFINED> instruction: 0xf0404051
    caec:	strtmi	r8, [r0], -r4, lsl #1
    caf0:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    caf4:	pop	{r0, r2, ip, sp, pc}
    caf8:	bmi	1130ac0 <__assert_fail@plt+0x112e57c>
    cafc:	stcge	14, cr10, [r4], {1}
    cb00:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    cb04:	movwcs	r4, #1585	; 0x631
    cb08:			; <UNDEFINED> instruction: 0xf7fd9301
    cb0c:			; <UNDEFINED> instruction: 0xf854ff11
    cb10:			; <UNDEFINED> instruction: 0xf1a42c0c
    cb14:			; <UNDEFINED> instruction: 0xf8440008
    cb18:	bcs	17b40 <__assert_fail@plt+0x155fc>
    cb1c:	ldmdbmi	ip!, {r0, r3, r4, r5, ip, lr, pc}
    cb20:			; <UNDEFINED> instruction: 0xf7f54479
    cb24:	orrslt	lr, r8, #34816	; 0x8800
    cb28:	andcs	r4, r4, #950272	; 0xe8000
    cb2c:			; <UNDEFINED> instruction: 0xf7f54479
    cb30:	ldmdavs	r2!, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    cb34:	bllt	181e34c <__assert_fail@plt+0x181be08>
    cb38:			; <UNDEFINED> instruction: 0xf7f54610
    cb3c:			; <UNDEFINED> instruction: 0x4628e9d4
    cb40:	blx	b4ab44 <__assert_fail@plt+0xb48600>
    cb44:	teqlt	r8, #6291456	; 0x600000
    cb48:	svceq	0x0000f1b8
    cb4c:			; <UNDEFINED> instruction: 0xf1b9bf18
    cb50:	cmple	r6, r0, lsl #30
    cb54:	suble	r2, r0, r0, lsl #30
    cb58:			; <UNDEFINED> instruction: 0xf7fc4628
    cb5c:	andcs	pc, r0, #748	; 0x2ec
    cb60:			; <UNDEFINED> instruction: 0xf7ff4631
    cb64:			; <UNDEFINED> instruction: 0x4602fe75
    cb68:	stmib	r7, {r0, r1, r3, r9, sl, lr}^
    cb6c:	tstmi	r3, #0, 6
    cb70:	teqle	r3, r0, lsr r6
    cb74:	ldmib	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cb78:	svceq	0x0000f1b8
    cb7c:			; <UNDEFINED> instruction: 0x464ad019
    cb80:	strtmi	r4, [r8], -r1, asr #12
    cb84:			; <UNDEFINED> instruction: 0xf864f7ff
    cb88:			; <UNDEFINED> instruction: 0xf04fb998
    cb8c:			; <UNDEFINED> instruction: 0xe7a234ff
    cb90:			; <UNDEFINED> instruction: 0x46106832
    cb94:	stmib	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cb98:	svceq	0x0000f1b8
    cb9c:	strbmi	sp, [sl], -r6
    cba0:	strtmi	r4, [r8], -r1, asr #12
    cba4:			; <UNDEFINED> instruction: 0xf854f7ff
    cba8:	rscle	r2, lr, r0, lsl #16
    cbac:	svccs	0x0000463c
    cbb0:			; <UNDEFINED> instruction: 0x4628d091
    cbb4:			; <UNDEFINED> instruction: 0xf7ff2400
    cbb8:	stmib	r7, {r0, r1, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    cbbc:	str	r0, [sl, r0, lsl #2]
    cbc0:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    cbc4:			; <UNDEFINED> instruction: 0x46404659
    cbc8:			; <UNDEFINED> instruction: 0xf7f5464a
    cbcc:			; <UNDEFINED> instruction: 0xf808eb84
    cbd0:	svccs	0x00006009
    cbd4:	svcge	0x0072f47f
    cbd8:			; <UNDEFINED> instruction: 0x4630e77d
    cbdc:	stmib	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cbe0:			; <UNDEFINED> instruction: 0xf109e779
    cbe4:			; <UNDEFINED> instruction: 0x46013aff
    cbe8:	ldrbmi	r4, [r2], -r0, asr #12
    cbec:	bl	1ccabc8 <__assert_fail@plt+0x1cc8684>
    cbf0:	andmi	pc, sl, r8, lsl #16
    cbf4:			; <UNDEFINED> instruction: 0xf7f5e7ae
    cbf8:	svclt	0x0000e9e6
    cbfc:	andeq	r4, r1, ip, lsl r3
    cc00:	andeq	r0, r0, ip, ror r2
    cc04:			; <UNDEFINED> instruction: 0x000021be
    cc08:	andeq	r4, r1, r8, ror r2
    cc0c:	andeq	r3, r0, sl, asr #8
    cc10:	andeq	r2, r0, r0, rrx
    cc14:	andeq	r2, r0, r0, asr ip
    cc18:	cmnmi	r0, #737280	; 0xb4000
    cc1c:	strmi	r4, [r9], r0, lsl #13
    cc20:	b	161e4a0 <__assert_fail@plt+0x161bf5c>
    cc24:	andsle	r0, r3, r9, lsl #6
    cc28:	ldrmi	r2, [r5], -r0, lsl #6
    cc2c:			; <UNDEFINED> instruction: 0xf7fe461a
    cc30:			; <UNDEFINED> instruction: 0x4604ffb7
    cc34:	blls	1b921c <__assert_fail@plt+0x1b6cd8>
    cc38:			; <UNDEFINED> instruction: 0x46294632
    cc3c:	mrc2	7, 7, pc, cr6, cr15, {7}
    cc40:	strtmi	r4, [r0], -r3, lsl #12
    cc44:			; <UNDEFINED> instruction: 0xf7fd461c
    cc48:			; <UNDEFINED> instruction: 0x4620f89f
    cc4c:	cmnhi	r0, #12386304	; 0xbd0000
    cc50:	ldreq	pc, [r5], #-111	; 0xffffff91
    cc54:			; <UNDEFINED> instruction: 0xf06fe7f9
    cc58:	ldrb	r0, [r6, fp, lsl #8]!
    cc5c:	addlt	fp, r6, r0, ror r5
    cc60:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cc64:	strls	sl, [r0], -r2, lsl #28
    cc68:	cdpmi	3, 1, cr2, cr3, cr0, {0}
    cc6c:			; <UNDEFINED> instruction: 0x461a44fc
    cc70:	strmi	r4, [sp], -r4, lsl #12
    cc74:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    cc78:			; <UNDEFINED> instruction: 0x96056836
    cc7c:	streq	pc, [r0], -pc, asr #32
    cc80:			; <UNDEFINED> instruction: 0xffcaf7ff
    cc84:	ldmib	sp, {r7, r8, fp, ip, sp, pc}^
    cc88:	adcmi	r2, fp, #134217728	; 0x8000000
    cc8c:	adcmi	fp, r2, #6, 30
    cc90:	andcs	r2, r0, r1
    cc94:	blmi	21f4c0 <__assert_fail@plt+0x21cf7c>
    cc98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cc9c:	blls	166d0c <__assert_fail@plt+0x1647c8>
    cca0:	qaddle	r4, sl, r4
    cca4:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    cca8:	rscscc	pc, pc, pc, asr #32
    ccac:			; <UNDEFINED> instruction: 0xf7f5e7f2
    ccb0:	svclt	0x0000e98a
    ccb4:	andeq	r4, r1, ip, ror #1
    ccb8:	andeq	r0, r0, ip, ror r2
    ccbc:	andeq	r4, r1, r0, asr #1
    ccc0:			; <UNDEFINED> instruction: 0xb09db5f0
    ccc4:	strmi	r4, [r7], -r1, lsr #24
    ccc8:	ldrmi	r4, [r6], -r1, lsr #22
    cccc:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    ccd0:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    ccd4:			; <UNDEFINED> instruction: 0xf04f931b
    ccd8:			; <UNDEFINED> instruction: 0xf7fe0300
    ccdc:	strhlt	pc, [r0, #249]!	; 0xf9	; <UNPREDICTABLE>
    cce0:			; <UNDEFINED> instruction: 0xf7f54605
    cce4:	vstrne	s28, [r3, #560]	; 0x230
    cce8:	ldmdale	r6, {r0, r1, r4, r5, r7, r9, lr}
    ccec:	strtmi	r1, [r9], -r2, asr #24
    ccf0:			; <UNDEFINED> instruction: 0xf7f51d60
    ccf4:	blmi	6070bc <__assert_fail@plt+0x604b78>
    ccf8:	strtmi	r4, [r1], -sl, ror #12
    ccfc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    cd00:	eorvs	r7, r0, fp, lsl r9
    cd04:			; <UNDEFINED> instruction: 0x71232003
    cd08:	bl	ff6cace4 <__assert_fail@plt+0xff6c87a0>
    cd0c:	blls	13b1b4 <__assert_fail@plt+0x138c70>
    cd10:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    cd14:	svcmi	0x00c0f5b3
    cd18:	andcs	sp, r0, sl
    cd1c:	blmi	31f55c <__assert_fail@plt+0x31d018>
    cd20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cd24:	blls	6e6d94 <__assert_fail@plt+0x6e4850>
    cd28:	qaddle	r4, sl, ip
    cd2c:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    cd30:	ldmib	sp, {r3, r4, r5, r9, sl, lr}^
    cd34:			; <UNDEFINED> instruction: 0xf7ff6708
    cd38:	addmi	pc, pc, #1840	; 0x730
    cd3c:	addmi	fp, r6, #8, 30
    cd40:	strtmi	sp, [r0], -fp, ror #3
    cd44:			; <UNDEFINED> instruction: 0xf7f5e7ea
    cd48:	svclt	0x0000e93e
    cd4c:	andeq	r4, r1, ip, lsl #1
    cd50:	andeq	r0, r0, ip, ror r2
    cd54:	andeq	r2, r0, r4, asr #13
    cd58:	andeq	r4, r1, r8, lsr r0
    cd5c:			; <UNDEFINED> instruction: 0x461eb570
    cd60:	ldrmi	r2, [r4], -r0, lsl #6
    cd64:			; <UNDEFINED> instruction: 0x4625461a
    cd68:			; <UNDEFINED> instruction: 0xff1af7fe
    cd6c:	cmplt	r0, r4, lsl #12
    cd70:			; <UNDEFINED> instruction: 0x46294632
    cd74:			; <UNDEFINED> instruction: 0xffa4f7ff
    cd78:	strtmi	r4, [r0], -r3, lsl #12
    cd7c:			; <UNDEFINED> instruction: 0xf7fd461c
    cd80:	strtmi	pc, [r0], -r3, lsl #16
    cd84:	svclt	0x0000bd70
    cd88:			; <UNDEFINED> instruction: 0x461eb570
    cd8c:	ldrmi	r2, [r4], -r0, lsl #6
    cd90:			; <UNDEFINED> instruction: 0x4625461a
    cd94:			; <UNDEFINED> instruction: 0xff04f7fe
    cd98:	cmplt	r0, r4, lsl #12
    cd9c:			; <UNDEFINED> instruction: 0x46294632
    cda0:			; <UNDEFINED> instruction: 0xff56f7fe
    cda4:	strtmi	r4, [r0], -r3, lsl #12
    cda8:			; <UNDEFINED> instruction: 0xf7fc461c
    cdac:	strtmi	pc, [r0], -sp, ror #31
    cdb0:	svclt	0x0000bd70
    cdb4:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cdb8:	ldrlt	r2, [r0, #-768]	; 0xfffffd00
    cdbc:	cfldrsmi	mvf4, [sl], {252}	; 0xfc
    cdc0:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    cdc4:			; <UNDEFINED> instruction: 0xf50db082
    cdc8:			; <UNDEFINED> instruction: 0xf85c5280
    cdcc:	andcc	r4, r4, #4
    cdd0:	andsvs	r6, r4, r4, lsr #16
    cdd4:	streq	pc, [r0], #-79	; 0xffffffb1
    cdd8:			; <UNDEFINED> instruction: 0xf7fe461a
    cddc:	strmi	pc, [r4], -r1, ror #29
    cde0:	vrhadd.s8	<illegal reg q13.5>, <illegal reg q0.5>, q12
    cde4:	strbtmi	r0, [r9], -r1, lsl #4
    cde8:			; <UNDEFINED> instruction: 0xff32f7fe
    cdec:	strtmi	r4, [r0], -r1, lsl #12
    cdf0:			; <UNDEFINED> instruction: 0xfffaf7fe
    cdf4:	strtmi	r4, [r0], -r3, lsl #12
    cdf8:			; <UNDEFINED> instruction: 0xf7fc461c
    cdfc:	stmdbmi	fp, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ce00:	orrpl	pc, r0, #54525952	; 0x3400000
    ce04:	movwcc	r4, #18952	; 0x4a08
    ce08:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    ce0c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    ce10:	qaddle	r4, r1, r4
    ce14:			; <UNDEFINED> instruction: 0xf50d4620
    ce18:	andlt	r5, r2, r0, lsl #27
    ce1c:			; <UNDEFINED> instruction: 0xf7f5bd10
    ce20:	svclt	0x0000e8d2
    ce24:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    ce28:	andeq	r0, r0, ip, ror r2
    ce2c:	andeq	r3, r1, r0, asr pc
    ce30:	addlt	fp, r5, r0, lsr r5
    ce34:	strcs	r4, [r0], #-3348	; 0xfffff2ec
    ce38:	ldrbtmi	r4, [sp], #-2324	; 0xfffff6ec
    ce3c:	stmdapl	r9!, {sl, ip, pc}^
    ce40:	stmdavs	r9, {r0, r2, r9, sl, lr}
    ce44:			; <UNDEFINED> instruction: 0xf04f9103
    ce48:			; <UNDEFINED> instruction: 0xf7f50100
    ce4c:	stmdacs	r0, {r1, r2, r3, r8, fp, sp, lr, pc}
    ce50:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    ce54:			; <UNDEFINED> instruction: 0x4620bfb8
    ce58:			; <UNDEFINED> instruction: 0xf10ddb09
    ce5c:	strtmi	r0, [r8], -fp, lsl #2
    ce60:			; <UNDEFINED> instruction: 0xf7f52201
    ce64:	adcmi	lr, r0, #2490368	; 0x260000
    ce68:	ldrdcs	fp, [r0], -r4
    ce6c:	bmi	214e78 <__assert_fail@plt+0x212934>
    ce70:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    ce74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ce78:	subsmi	r9, sl, r3, lsl #22
    ce7c:	andlt	sp, r5, r1, lsl #2
    ce80:			; <UNDEFINED> instruction: 0xf7f5bd30
    ce84:	svclt	0x0000e8a0
    ce88:	andeq	r3, r1, lr, lsl pc
    ce8c:	andeq	r0, r0, ip, ror r2
    ce90:	andeq	r3, r1, r6, ror #29
    ce94:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ce98:	blmi	51e6a4 <__assert_fail@plt+0x51c160>
    ce9c:	ldrbtmi	r2, [ip], #3
    cea0:	addslt	fp, sp, r0, lsl #10
    cea4:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    cea8:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
    ceac:			; <UNDEFINED> instruction: 0xf04f931b
    ceb0:			; <UNDEFINED> instruction: 0xf7f50300
    ceb4:	ldmiblt	r0, {r3, r4, r5, r7, fp, sp, lr, pc}
    ceb8:	vst2.8	{d9-d10}, [r0], r4
    cebc:			; <UNDEFINED> instruction: 0xf5a04070
    cec0:	blx	fec1d1c8 <__assert_fail@plt+0xfec1ac84>
    cec4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    cec8:	blmi	21f6f4 <__assert_fail@plt+0x21d1b0>
    cecc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ced0:	blls	6e6f40 <__assert_fail@plt+0x6e49fc>
    ced4:	qaddle	r4, sl, r4
    ced8:			; <UNDEFINED> instruction: 0xf85db01d
    cedc:	andcs	pc, r0, r4, lsl #22
    cee0:			; <UNDEFINED> instruction: 0xf7f5e7f2
    cee4:	svclt	0x0000e870
    cee8:			; <UNDEFINED> instruction: 0x00013eba
    ceec:	andeq	r0, r0, ip, ror r2
    cef0:	andeq	r3, r1, ip, lsl #29
    cef4:	svcmi	0x00f0e92d
    cef8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cefc:	blhi	c83b8 <__assert_fail@plt+0xc5e74>
    cf00:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cf04:	vst1.32	{d20-d22}, [pc], r2
    cf08:	strcs	r6, [r0, #-1152]	; 0xfffffb80
    cf0c:	ands	fp, r3, r3, lsl #1
    cf10:	svclt	0x00081c69
    cf14:	svccc	0x00fff1b4
    cf18:			; <UNDEFINED> instruction: 0xf06fd05c
    cf1c:	adcmi	r4, r9, #0, 2
    cf20:	andeq	pc, r1, pc, rrx
    cf24:	adcmi	fp, r0, #8, 30
    cf28:	stmdbne	r2!, {r1, r8, r9, ip, lr, pc}
    cf2c:	movweq	lr, #23365	; 0x5b45
    cf30:	strtmi	r4, [r9], r0, lsr #13
    cf34:			; <UNDEFINED> instruction: 0x461d4614
    cf38:	strtmi	r4, [fp], -r2, lsr #12
    cf3c:			; <UNDEFINED> instruction: 0xf7ff4650
    cf40:			; <UNDEFINED> instruction: 0xf04fff77
    cf44:			; <UNDEFINED> instruction: 0x461332ff
    cf48:	mvnle	r2, r0, lsl #16
    cf4c:	movwls	r1, #2211	; 0x8a3
    cf50:	movweq	lr, #11077	; 0x2b45
    cf54:	ldmib	sp, {r0, r8, r9, ip, pc}^
    cf58:	ldrmi	r2, [r9, #768]	; 0x300
    cf5c:	ldrmi	fp, [r0, #3848]	; 0xf08
    cf60:	cdp	2, 0, cr13, cr8, cr10, {1}
    cf64:	and	sl, r9, r0, lsl sl
    cf68:			; <UNDEFINED> instruction: 0xf114465c
    cf6c:			; <UNDEFINED> instruction: 0x465536ff
    cf70:	ldrbcc	pc, [pc, r5, asr #2]!	; <UNPREDICTABLE>
    cf74:	svclt	0x000845b9
    cf78:	andsle	r4, fp, #176, 10	; 0x2c000000
    cf7c:	bleq	147be4 <__assert_fail@plt+0x1456a0>
    cf80:	beq	4487e8 <__assert_fail@plt+0x4462a4>
    cf84:	movweq	lr, #23369	; 0x5b49
    cf88:	bleq	17078cc <__assert_fail@plt+0x1705388>
    cf8c:	blvc	ff1078c0 <__assert_fail@plt+0xff10537c>
    cf90:	beq	15078d4 <__assert_fail@plt+0x1505390>
    cf94:			; <UNDEFINED> instruction: 0x4653465a
    cf98:			; <UNDEFINED> instruction: 0xff4af7ff
    cf9c:	rscle	r2, r3, r0, lsl #16
    cfa0:	usatcc	pc, #31, r4, lsl #2	; <UNPREDICTABLE>
    cfa4:			; <UNDEFINED> instruction: 0xf14546d1
    cfa8:			; <UNDEFINED> instruction: 0x46d837ff
    cfac:	svclt	0x000845b9
    cfb0:	mvnle	r4, #176, 10	; 0x2c000000
    cfb4:	bge	44881c <__assert_fail@plt+0x4462d8>
    cfb8:	andcs	r4, r0, #80, 12	; 0x5000000
    cfbc:			; <UNDEFINED> instruction: 0xf7ff2300
    cfc0:			; <UNDEFINED> instruction: 0xf118ff37
    cfc4:			; <UNDEFINED> instruction: 0xf1490001
    cfc8:	andlt	r0, r3, r0, lsl #2
    cfcc:	blhi	c82c8 <__assert_fail@plt+0xc5d84>
    cfd0:	svchi	0x00f0e8bd
    cfd4:	strtmi	r4, [r9], -r0, lsr #12
    cfd8:	ldc	0, cr11, [sp], #12
    cfdc:	pop	{r1, r8, r9, fp, pc}
    cfe0:	svclt	0x00008ff0
    cfe4:			; <UNDEFINED> instruction: 0x460cb570
    cfe8:	adclt	r4, r4, lr, lsr #26
    cfec:	vqdmulh.s<illegal width 8>	d20, d1, d30
    cff0:	ldrbtmi	r2, [sp], #-370	; 0xfffffe8e
    cff4:	smlabteq	r4, r8, r2, pc	; <UNPREDICTABLE>
    cff8:	stmiapl	fp!, {r1, r5, r9, sl, lr}^
    cffc:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    d000:			; <UNDEFINED> instruction: 0xf04f9323
    d004:			; <UNDEFINED> instruction: 0xf7f50300
    d008:	stmdacs	r0, {r1, r3, r5, fp, sp, lr, pc}
    d00c:	andcs	fp, r0, r8, lsr #31
    d010:	bmi	9c3c3c <__assert_fail@plt+0x9c16f8>
    d014:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    d018:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d01c:	subsmi	r9, sl, r3, lsr #22
    d020:	eorlt	sp, r4, lr, lsr r1
    d024:	mcrge	13, 0, fp, cr8, cr0, {3}
    d028:	orrspl	pc, r3, pc, asr #8
    d02c:	ldrtmi	r4, [r2], -r8, lsr #12
    d030:	ldmda	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d034:	svclt	0x00a82800
    d038:	blle	173c60 <__assert_fail@plt+0x17171c>
    d03c:	ldrdcs	r0, [r0], -sl
    d040:	stmib	r4, {r0, r1, r3, r4, r6, r9}^
    d044:	strb	r3, [r4, r0, lsl #4]!
    d048:	vst1.8	{d26-d27}, [pc], r1
    d04c:	strtmi	r7, [r8], -r1, lsl #2
    d050:	tsteq	ip, r8, asr #5	; <UNPREDICTABLE>
    d054:	stmda	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d058:	blle	57060 <__assert_fail@plt+0x54b1c>
    d05c:	strb	r9, [sp, r1, lsl #22]!
    d060:			; <UNDEFINED> instruction: 0x46294632
    d064:			; <UNDEFINED> instruction: 0xf7f42003
    d068:	blls	348fe8 <__assert_fail@plt+0x346aa4>
    d06c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    d070:			; <UNDEFINED> instruction: 0xf5b3b938
    d074:	svclt	0x00044f00
    d078:	tstcs	r4, #3620864	; 0x374000
    d07c:	movwcs	lr, #2500	; 0x9c4
    d080:			; <UNDEFINED> instruction: 0xf5b3d0c7
    d084:	svclt	0x00184fc0
    d088:	rscscc	pc, pc, pc, asr #32
    d08c:	strtmi	sp, [r8], -r1, asr #3
    d090:			; <UNDEFINED> instruction: 0xff30f7ff
    d094:	strmi	r4, [fp], -r2, lsl #12
    d098:	stmib	r4, {sp}^
    d09c:	ldr	r2, [r8, r0, lsl #6]!
    d0a0:	svc	0x0090f7f4
    d0a4:	andeq	r3, r1, r6, ror #26
    d0a8:	andeq	r0, r0, ip, ror r2
    d0ac:	andeq	r3, r1, r2, asr #26
    d0b0:	blmi	4df900 <__assert_fail@plt+0x4dd3bc>
    d0b4:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    d0b8:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    d0bc:	strbtmi	r4, [r9], -ip, lsl #12
    d0c0:	movwls	r6, #14363	; 0x381b
    d0c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d0c8:			; <UNDEFINED> instruction: 0xff8cf7ff
    d0cc:	ldmib	sp, {r3, r7, r8, fp, ip, sp, pc}^
    d0d0:	beq	16d98d8 <__assert_fail@plt+0x16d7394>
    d0d4:	bicpl	lr, r2, #274432	; 0x43000
    d0d8:	stmib	r4, {r1, r4, r6, r9, fp}^
    d0dc:	bmi	2598e4 <__assert_fail@plt+0x2573a0>
    d0e0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    d0e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d0e8:	subsmi	r9, sl, r3, lsl #22
    d0ec:	andlt	sp, r4, r4, lsl #2
    d0f0:			; <UNDEFINED> instruction: 0xf04fbd10
    d0f4:	udf	#8975	; 0x230f
    d0f8:	svc	0x0064f7f4
    d0fc:	andeq	r3, r1, r4, lsr #25
    d100:	andeq	r0, r0, ip, ror r2
    d104:	andeq	r3, r1, r6, ror ip
    d108:	vmax.s8	d20, d1, d10
    d10c:	strlt	r2, [r8, #-360]	; 0xfffffe98
    d110:	svc	0x00a4f7f4
    d114:	stclt	7, cr1, [r8, #-768]	; 0xfffffd00
    d118:	addlt	fp, r3, r0, lsl #10
    d11c:	tstls	r1, r1, lsl #20
    d120:	cmncs	fp, r1, asr #4	; <UNPREDICTABLE>
    d124:	svc	0x009af7f4
    d128:	andlt	r1, r3, r0, asr #15
    d12c:	blx	14b2aa <__assert_fail@plt+0x148d66>
    d130:	ldrdgt	pc, [r8], #-143	; 0xffffff71
    d134:	cmncs	sl, r1, asr #4	; <UNPREDICTABLE>
    d138:	ldrbtmi	r4, [ip], #2833	; 0xb11
    d13c:	addlt	fp, r3, r0, lsl #10
    d140:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    d144:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
    d148:			; <UNDEFINED> instruction: 0xf04f9301
    d14c:			; <UNDEFINED> instruction: 0xf7f40300
    d150:	stmdacs	r0, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
    d154:			; <UNDEFINED> instruction: 0x2000bfb8
    d158:	stmdals	r0, {r0, r1, r8, r9, fp, ip, lr, pc}
    d15c:	svclt	0x00183800
    d160:	bmi	21516c <__assert_fail@plt+0x212c28>
    d164:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    d168:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d16c:	subsmi	r9, sl, r1, lsl #22
    d170:	andlt	sp, r3, r2, lsl #2
    d174:	blx	14b2f2 <__assert_fail@plt+0x148dae>
    d178:	svc	0x0024f7f4
    d17c:	andeq	r3, r1, lr, lsl ip
    d180:	andeq	r0, r0, ip, ror r2
    d184:	strdeq	r3, [r1], -r2
    d188:			; <UNDEFINED> instruction: 0x4605b570
    d18c:	strmi	r6, [lr], -r3, lsl #18
    d190:	addslt	r4, ip, ip, lsr #16
    d194:	vst2.8	{d4,d6}, [r3 :128], ip
    d198:	ldrbtmi	r4, [r8], #-880	; 0xfffffc90
    d19c:	svcmi	0x00c0f5b3
    d1a0:	ldrtmi	r5, [r0], -r1, asr #16
    d1a4:	tstls	fp, r9, lsl #16
    d1a8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    d1ac:			; <UNDEFINED> instruction: 0xf042bf0c
    d1b0:	ldrmi	r0, [r1], -r0, lsl #3
    d1b4:	stmda	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d1b8:	strmi	r2, [r4], -r0, lsl #16
    d1bc:	bmi	9039ec <__assert_fail@plt+0x9014a8>
    d1c0:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    d1c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d1c8:	subsmi	r9, sl, fp, lsl fp
    d1cc:			; <UNDEFINED> instruction: 0x4620d138
    d1d0:	ldcllt	0, cr11, [r0, #-112]!	; 0xffffff90
    d1d4:	strbtmi	r4, [sl], -r1, lsl #12
    d1d8:			; <UNDEFINED> instruction: 0xf7f42003
    d1dc:	stmdacs	r0, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
    d1e0:	ldmib	sp, {r2, r5, r8, r9, fp, ip, lr, pc}^
    d1e4:	ldmib	r5, {r8}^
    d1e8:	addsmi	r2, r9, #0, 6
    d1ec:	addsmi	fp, r0, #8, 30
    d1f0:	ldmib	sp, {r2, r3, r4, r8, ip, lr, pc}^
    d1f4:	ldmib	r5, {r3, r4, r8}^
    d1f8:	addsmi	r2, r9, #24, 6	; 0x60000000
    d1fc:	addsmi	fp, r0, #8, 30
    d200:	stmdbvs	fp!, {r2, r4, r8, ip, lr, pc}
    d204:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    d208:	svcmi	0x00c0f5b3
    d20c:			; <UNDEFINED> instruction: 0x4620d1d7
    d210:			; <UNDEFINED> instruction: 0xff8ef7ff
    d214:	sbcsle	r2, r2, r0, lsl #16
    d218:	andcs	r4, r5, #212992	; 0x34000
    d21c:	ldrbtmi	r2, [r9], #-0
    d220:	mrc	7, 5, APSR_nzcv, cr6, cr4, {7}
    d224:			; <UNDEFINED> instruction: 0xf7f54631
    d228:	strb	lr, [r8, sl, lsl #16]
    d22c:			; <UNDEFINED> instruction: 0xf04f4620
    d230:			; <UNDEFINED> instruction: 0xf7f534ff
    d234:			; <UNDEFINED> instruction: 0xf7f5e964
    d238:	movtcs	lr, #55310	; 0xd80e
    d23c:	ldr	r6, [lr, r3]!
    d240:	mcr	7, 6, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    d244:			; <UNDEFINED> instruction: 0x00013bbe
    d248:	andeq	r0, r0, ip, ror r2
    d24c:	muleq	r1, r6, fp
    d250:	andeq	r2, r0, r6, ror lr
    d254:	vhsub.s8	d18, d5, d0
    d258:	strlt	r3, [r8, #-305]	; 0xfffffecf
    d25c:	mrc	7, 7, APSR_nzcv, cr14, cr4, {7}
    d260:	rscvc	lr, r0, r0, lsr #20
    d264:	svclt	0x0000bd08
    d268:			; <UNDEFINED> instruction: 0xf8df4613
    d26c:	ldrlt	ip, [r0, #-80]!	; 0xffffffb0
    d270:	blmi	4deae8 <__assert_fail@plt+0x4dc5a4>
    d274:	strdlt	r4, [r5], ip
    d278:	bge	5eab4 <__assert_fail@plt+0x5c570>
    d27c:	tstcc	r1, r0, asr #4	; <UNPREDICTABLE>
    d280:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    d284:	movwls	r6, #14363	; 0x381b
    d288:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d28c:	mcr	7, 7, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
    d290:			; <UNDEFINED> instruction: 0xf89db978
    d294:			; <UNDEFINED> instruction: 0xf89d2004
    d298:	eorvs	r3, sl, r5
    d29c:	bmi	265330 <__assert_fail@plt+0x262dec>
    d2a0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    d2a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d2a8:	subsmi	r9, sl, r3, lsl #22
    d2ac:	andlt	sp, r5, r4, lsl #2
    d2b0:			; <UNDEFINED> instruction: 0xf04fbd30
    d2b4:	udf	#8975	; 0x230f
    d2b8:	mcr	7, 4, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    d2bc:	andeq	r3, r1, r4, ror #21
    d2c0:	andeq	r0, r0, ip, ror r2
    d2c4:			; <UNDEFINED> instruction: 0x00013ab6
    d2c8:	ldcle	8, cr2, [r6], {17}
    d2cc:	blle	4972d4 <__assert_fail@plt+0x494d90>
    d2d0:	ldmdale	r0, {r0, r4, fp, sp}
    d2d4:			; <UNDEFINED> instruction: 0xf000e8df
    d2d8:			; <UNDEFINED> instruction: 0x1c19090c
    d2dc:	stmdacs	r5!, {r0, r1, r2, r3, r4, r9, sp}
    d2e0:	svceq	0x000f2e2b
    d2e4:	svceq	0x00373431
    d2e8:	ldmdami	r8, {r0, r1, r2, r3, r9, sl, ip}
    d2ec:			; <UNDEFINED> instruction: 0x47704478
    d2f0:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    d2f4:	andcs	r4, r0, r0, ror r7
    d2f8:	ldmdacs	pc!, {r4, r5, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
    d2fc:	ldmdami	r5, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    d300:			; <UNDEFINED> instruction: 0x47704478
    d304:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    d308:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    d30c:			; <UNDEFINED> instruction: 0x47704478
    d310:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    d314:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    d318:			; <UNDEFINED> instruction: 0x47704478
    d31c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    d320:	ldmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    d324:			; <UNDEFINED> instruction: 0x47704478
    d328:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    d32c:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
    d330:			; <UNDEFINED> instruction: 0x47704478
    d334:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    d338:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
    d33c:			; <UNDEFINED> instruction: 0x47704478
    d340:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    d344:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    d348:			; <UNDEFINED> instruction: 0x47704478
    d34c:	andeq	r2, r0, r8, lsr #28
    d350:			; <UNDEFINED> instruction: 0x00002dbe
    d354:	andeq	r2, r0, ip, lsl lr
    d358:	andeq	r2, r0, sl, lsl #28
    d35c:	andeq	r2, r0, ip, lsr #27
    d360:	andeq	r2, r0, lr, lsr #27
    d364:			; <UNDEFINED> instruction: 0x00002db4
    d368:			; <UNDEFINED> instruction: 0x00002db6
    d36c:			; <UNDEFINED> instruction: 0x00002db4
    d370:			; <UNDEFINED> instruction: 0x00002db6
    d374:			; <UNDEFINED> instruction: 0x00002db8
    d378:			; <UNDEFINED> instruction: 0x00002dba
    d37c:			; <UNDEFINED> instruction: 0x00002dbc
    d380:			; <UNDEFINED> instruction: 0x00002dbe
    d384:	andeq	r2, r0, r4, asr #27
    d388:	blmi	81fc0c <__assert_fail@plt+0x81d6c8>
    d38c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    d390:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    d394:			; <UNDEFINED> instruction: 0x212fb09c
    d398:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    d39c:			; <UNDEFINED> instruction: 0xf04f931b
    d3a0:			; <UNDEFINED> instruction: 0xf7f50300
    d3a4:	movwcs	lr, #2088	; 0x828
    d3a8:	cmnlt	r8, fp, lsr #32
    d3ac:	andcs	r4, r4, #24, 18	; 0x60000
    d3b0:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    d3b4:	ldm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d3b8:			; <UNDEFINED> instruction: 0xf7f4b940
    d3bc:			; <UNDEFINED> instruction: 0xf994eef6
    d3c0:	stmdavs	r3, {r2, sp}
    d3c4:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    d3c8:	strle	r0, [sl], #-1307	; 0xfffffae5
    d3cc:	bmi	4553d4 <__assert_fail@plt+0x452e90>
    d3d0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    d3d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d3d8:	subsmi	r9, sl, fp, lsl fp
    d3dc:	andslt	sp, ip, r2, lsl r1
    d3e0:			; <UNDEFINED> instruction: 0x4631bd70
    d3e4:	andcs	r4, r3, sl, ror #12
    d3e8:	stmda	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d3ec:	mvnle	r2, r0, lsl #16
    d3f0:			; <UNDEFINED> instruction: 0xf4039b04
    d3f4:			; <UNDEFINED> instruction: 0xf5b34370
    d3f8:	mvnle	r4, r0, asr #31
    d3fc:	strmi	r2, [r4], #-1
    d400:	strb	r6, [r4, ip, lsr #32]!
    d404:	ldcl	7, cr15, [lr, #976]	; 0x3d0
    d408:	andeq	r3, r1, ip, asr #19
    d40c:	andeq	r0, r0, ip, ror r2
    d410:	andeq	r2, r0, r2, ror sp
    d414:	andeq	r3, r1, r6, lsl #19
    d418:	blmi	c9fce4 <__assert_fail@plt+0xc9d7a0>
    d41c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    d420:	cfstr32vc	mvfx15, [r3, #-692]	; 0xfffffd4c
    d424:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d428:			; <UNDEFINED> instruction: 0xf04f9381
    d42c:			; <UNDEFINED> instruction: 0xb3a10300
    d430:	mulcc	r0, r1, r9
    d434:	strmi	fp, [r4], -fp, lsl #7
    d438:	cdpge	3, 4, cr11, cr1, cr8, {4}
    d43c:	vst1.8	{d20-d21}, [pc :128], sl
    d440:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
    d444:	ldrbtmi	r4, [sl], #-257	; 0xfffffeff
    d448:	andls	r4, r0, #26214400	; 0x1900000
    d44c:	andcs	r4, r1, #48, 12	; 0x3000000
    d450:	stmda	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d454:	ldrtmi	r4, [r0], -r5, lsr #18
    d458:			; <UNDEFINED> instruction: 0xf7f54479
    d45c:	strmi	lr, [r5], -lr, lsl #16
    d460:	svcge	0x0004b1d8
    d464:	mvnscs	r4, r2, lsl #12
    d468:			; <UNDEFINED> instruction: 0xf7f44638
    d46c:			; <UNDEFINED> instruction: 0xb120ed42
    d470:			; <UNDEFINED> instruction: 0xf7f44638
    d474:	stmdacs	r1, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
    d478:	strcs	sp, [r0], #-2068	; 0xfffff7ec
    d47c:			; <UNDEFINED> instruction: 0xf7f44628
    d480:	bmi	709268 <__assert_fail@plt+0x706d24>
    d484:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    d488:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d48c:	subsmi	r9, sl, r1, lsl #23
    d490:	strtmi	sp, [r0], -r4, lsr #2
    d494:	cfstr32vc	mvfx15, [r3, #-52]	; 0xffffffcc
    d498:	strcs	fp, [r0], #-3568	; 0xfffff210
    d49c:	ldcmi	7, cr14, [r5], {241}	; 0xf1
    d4a0:			; <UNDEFINED> instruction: 0xe7ca447c
    d4a4:	bmi	51e58c <__assert_fail@plt+0x51c048>
    d4a8:	orrvc	pc, r0, #1325400064	; 0x4f000000
    d4ac:	ldrbtmi	r9, [sl], #-1793	; 0xfffff8ff
    d4b0:	andls	r4, r0, #26214400	; 0x1900000
    d4b4:	andcs	r2, r1, #0, 14
    d4b8:	stcvc	8, cr15, [r1], {-0}
    d4bc:			; <UNDEFINED> instruction: 0xf7f54630
    d4c0:			; <UNDEFINED> instruction: 0xf994e830
    d4c4:	stmdblt	r1!, {ip}
    d4c8:			; <UNDEFINED> instruction: 0xf7f44630
    d4cc:	stmdacs	r0, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    d4d0:			; <UNDEFINED> instruction: 0x4630d1d3
    d4d4:	ldcl	7, cr15, [r0, #-976]!	; 0xfffffc30
    d4d8:	strb	r4, [pc, r4, lsl #12]
    d4dc:	ldcl	7, cr15, [r2, #-976]!	; 0xfffffc30
    d4e0:	andeq	r3, r1, ip, lsr r9
    d4e4:	andeq	r0, r0, ip, ror r2
    d4e8:	andeq	r2, r0, r6, ror #25
    d4ec:	andeq	r2, r0, r8, asr #3
    d4f0:	ldrdeq	r3, [r1], -r2
    d4f4:			; <UNDEFINED> instruction: 0x00001abc
    d4f8:	muleq	r0, r6, ip
    d4fc:	andcs	r4, r0, r1, lsl #12
    d500:	svclt	0x008af7ff
    d504:	bmi	d5f9dc <__assert_fail@plt+0xd5d498>
    d508:	mvnsmi	lr, sp, lsr #18
    d50c:			; <UNDEFINED> instruction: 0xf5ad4479
    d510:	addlt	r5, r2, r0, lsl #27
    d514:			; <UNDEFINED> instruction: 0xf50d588a
    d518:	movwcc	r5, #17280	; 0x4380
    d51c:	andsvs	r6, sl, r2, lsl r8
    d520:	andeq	pc, r0, #79	; 0x4f
    d524:	suble	r2, pc, r0, lsl #16
    d528:	mulcc	r0, r0, r9
    d52c:	blcs	bded44 <__assert_fail@plt+0xbdc800>
    d530:	cdpge	0, 0, cr13, cr1, cr10, {2}
    d534:	orrpl	pc, r0, pc, asr #8
    d538:			; <UNDEFINED> instruction: 0xf7f44630
    d53c:			; <UNDEFINED> instruction: 0x4605ee3c
    d540:	stmdavc	r3!, {r3, r6, r8, ip, sp, pc}
    d544:	eorsle	r2, r4, lr, lsr #22
    d548:	mulcc	r0, r4, r9
    d54c:	ldrtmi	fp, [r0], -r3, lsr #19
    d550:	ldc	7, cr15, [r2, #-976]!	; 0xfffffc30
    d554:	stmdbmi	r2!, {r0, r2, r9, sl, lr}
    d558:	orrpl	pc, r0, #54525952	; 0x3400000
    d55c:	movwcc	r4, #18975	; 0x4a1f
    d560:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    d564:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    d568:	teqle	r3, r1, asr r0
    d56c:			; <UNDEFINED> instruction: 0xf50d4628
    d570:	andlt	r5, r2, r0, lsl #27
    d574:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d578:			; <UNDEFINED> instruction: 0xf7f44630
    d57c:	strmi	lr, [r7], -r0, asr #28
    d580:			; <UNDEFINED> instruction: 0xf7f44620
    d584:			; <UNDEFINED> instruction: 0x4680ee3c
    d588:	andcc	r1, r2, r8, lsr r8
    d58c:	stcl	7, cr15, [r6, #976]	; 0x3d0
    d590:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d594:			; <UNDEFINED> instruction: 0x4631d0df
    d598:			; <UNDEFINED> instruction: 0xf7f4463a
    d59c:	stmibne	r8!, {r1, r5, r6, r7, sl, fp, sp, lr, pc}^
    d5a0:			; <UNDEFINED> instruction: 0xf108232f
    d5a4:	strtmi	r0, [r1], -r1, lsl #4
    d5a8:	andcc	r5, r1, fp, ror #11
    d5ac:	ldcl	7, cr15, [r8], {244}	; 0xf4
    d5b0:	stmdavc	r2!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    d5b4:	svclt	0x00082a2f
    d5b8:	sbcle	r3, r5, r2, lsl #8
    d5bc:	bicle	r2, r3, lr, lsr #22
    d5c0:	blcs	2b754 <__assert_fail@plt+0x29210>
    d5c4:	ldr	sp, [pc, r3, asr #1]!
    d5c8:	mcr	7, 2, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    d5cc:	tstcs	r6, #0, 10
    d5d0:	strb	r6, [r0, r3]
    d5d4:	ldcl	7, cr15, [r6], #976	; 0x3d0
    d5d8:	andeq	r3, r1, ip, asr #16
    d5dc:	andeq	r0, r0, ip, ror r2
    d5e0:	strdeq	r3, [r1], -r8
    d5e4:	blmi	81fe68 <__assert_fail@plt+0x81d924>
    d5e8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    d5ec:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    d5f0:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    d5f4:			; <UNDEFINED> instruction: 0xf04f9301
    d5f8:	cmnlt	r8, #0, 6
    d5fc:	mulmi	r0, r0, r9
    d600:	tstcs	r0, r4, asr #2
    d604:	svc	0x0074f7f4
    d608:	biclt	r4, r8, r4, lsl #12
    d60c:			; <UNDEFINED> instruction: 0xf7ff4669
    d610:	ldmdblt	r0, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    d614:	blmi	51fe70 <__assert_fail@plt+0x51d92c>
    d618:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d61c:	blls	6768c <__assert_fail@plt+0x65148>
    d620:	tstle	sp, sl, asr r0
    d624:	andlt	r4, r3, r0, lsr #12
    d628:	stmdals	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
    d62c:			; <UNDEFINED> instruction: 0xff66f7ff
    d630:	stmdacs	r0, {r0, r1, r9, sl, lr}
    d634:	strtmi	sp, [r0], -lr, ror #1
    d638:			; <UNDEFINED> instruction: 0xf7f4461c
    d63c:	ubfx	lr, r4, #24, #10
    d640:	blmi	25fe74 <__assert_fail@plt+0x25d930>
    d644:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d648:	blls	676b8 <__assert_fail@plt+0x65174>
    d64c:	qaddle	r4, sl, r7
    d650:	andlt	r4, r3, r8, lsr #12
    d654:	ldrhtmi	lr, [r0], -sp
    d658:	stclt	7, cr15, [ip], #976	; 0x3d0
    d65c:	ldrb	r4, [r9, r4, lsl #12]
    d660:	ldc	7, cr15, [r0], #976	; 0x3d0
    d664:	andeq	r3, r1, r0, ror r7
    d668:	andeq	r0, r0, ip, ror r2
    d66c:	andeq	r3, r1, r0, asr #14
    d670:	andeq	r3, r1, r4, lsl r7
    d674:	blmi	ff4e01c4 <__assert_fail@plt+0xff4ddc80>
    d678:	push	{r1, r3, r4, r5, r6, sl, lr}
    d67c:	strdlt	r4, [r9], r0
    d680:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d684:			; <UNDEFINED> instruction: 0xf04f9307
    d688:	stmdacs	r0, {r8, r9}
    d68c:	adchi	pc, r5, r0
    d690:	mulcc	r0, r0, r9
    d694:	blcs	1eeb4 <__assert_fail@plt+0x1c970>
    d698:	addshi	pc, pc, r0
    d69c:			; <UNDEFINED> instruction: 0xf7f4a805
    d6a0:			; <UNDEFINED> instruction: 0x4604ee74
    d6a4:			; <UNDEFINED> instruction: 0xf0402800
    d6a8:			; <UNDEFINED> instruction: 0xf7f48098
    d6ac:	mcrrne	14, 9, lr, r3, cr8
    d6b0:			; <UNDEFINED> instruction: 0xf0004605
    d6b4:	stmdacs	r0, {r5, r7, pc}
    d6b8:	adchi	pc, r4, r0
    d6bc:	vadd.i8	d25, d11, d6
    d6c0:			; <UNDEFINED> instruction: 0xf7f42980
    d6c4:			; <UNDEFINED> instruction: 0xf04fef1c
    d6c8:	strls	r3, [r2], #-1023	; 0xfffffc01
    d6cc:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    d6d0:			; <UNDEFINED> instruction: 0xf7f49306
    d6d4:	svcls	0x0005edc0
    d6d8:	bleq	249b14 <__assert_fail@plt+0x2475d0>
    d6dc:			; <UNDEFINED> instruction: 0xf04f46a0
    d6e0:	blge	cfef8 <__assert_fail@plt+0xcd9b4>
    d6e4:	strmi	r9, [r6], -r0, lsl #6
    d6e8:			; <UNDEFINED> instruction: 0x46594652
    d6ec:			; <UNDEFINED> instruction: 0xf7f44638
    d6f0:	stmdacs	r0, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
    d6f4:	bl	feec4b30 <__assert_fail@plt+0xfeec25ec>
    d6f8:	strmi	r0, [r3], #2560	; 0xa00
    d6fc:			; <UNDEFINED> instruction: 0xf0004480
    d700:	ldrbmi	r8, [r2], -pc, asr #2
    d704:			; <UNDEFINED> instruction: 0x46384659
    d708:			; <UNDEFINED> instruction: 0xf7f42400
    d70c:	stmdacs	r0, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    d710:	strdle	sp, [r7], -r1
    d714:	blcs	1277e8 <__assert_fail@plt+0x1252a4>
    d718:	blcs	2fd380 <__assert_fail@plt+0x2fae3c>
    d71c:	stfcsd	f5, [r4], {2}
    d720:	msrhi	LR_irq, r0
    d724:			; <UNDEFINED> instruction: 0xf1b89f05
    d728:			; <UNDEFINED> instruction: 0xf0000f00
    d72c:			; <UNDEFINED> instruction: 0xf1b880f7
    d730:			; <UNDEFINED> instruction: 0xf0400f04
    d734:	stmdals	r2, {r0, r4, r5, r6, r7, pc}
    d738:	svclt	0x00bc2800
    d73c:	stmdaeq	r0, {r6, r7, r8, ip, sp, lr, pc}
    d740:	vaddhn.i16	d18, q0, q0
    d744:	andcc	r8, r1, r9, lsl r1
    d748:	stcl	7, cr15, [r8], #976	; 0x3d0
    d74c:	stmdacs	r0, {r2, r9, sl, lr}
    d750:	tsthi	r0, r0	; <UNPREDICTABLE>
    d754:	ldrdlt	pc, [r8], -sp
    d758:	ldrbmi	r2, [sl], -r0, lsl #2
    d75c:	ldc	7, cr15, [r4, #976]!	; 0x3d0
    d760:	svceq	0x0000f1bb
    d764:	vqadd.s8	d29, d11, d20
    d768:			; <UNDEFINED> instruction: 0xf6c02a80
    d76c:	strtmi	r6, [r1], r6, ror #21
    d770:			; <UNDEFINED> instruction: 0xf04fab03
    d774:	movwls	r0, #6144	; 0x1800
    d778:	andhi	pc, r0, sp, asr #17
    d77c:			; <UNDEFINED> instruction: 0x4649465a
    d780:			; <UNDEFINED> instruction: 0xf7f44638
    d784:	stmdacs	r0, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}
    d788:	bl	fef04bc4 <__assert_fail@plt+0xfef02680>
    d78c:	strmi	r0, [r1], #2816	; 0xb00
    d790:	andsle	r4, r7, r0, lsl #9
    d794:			; <UNDEFINED> instruction: 0x4649465a
    d798:	movwcs	r4, #1592	; 0x638
    d79c:			; <UNDEFINED> instruction: 0xf7f49300
    d7a0:	stmdacs	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
    d7a4:	strdle	sp, [r8], -r1
    d7a8:	blcs	12787c <__assert_fail@plt+0x125338>
    d7ac:	blcs	2fd414 <__assert_fail@plt+0x2faed0>
    d7b0:	blls	41bc4 <__assert_fail@plt+0x3f680>
    d7b4:	vqrdmulh.s<illegal width 8>	d18, d0, d4
    d7b8:			; <UNDEFINED> instruction: 0xf1b880ea
    d7bc:	svclt	0x00080f00
    d7c0:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    d7c4:	svcls	0x00059b02
    d7c8:			; <UNDEFINED> instruction: 0xf0404543
    d7cc:			; <UNDEFINED> instruction: 0x46c380da
    d7d0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d7d4:	andhi	pc, fp, r4, lsl #16
    d7d8:	strcs	lr, [r0], #-161	; 0xffffff5f
    d7dc:	blmi	1e601cc <__assert_fail@plt+0x1e5dc88>
    d7e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d7e4:	blls	1e7854 <__assert_fail@plt+0x1e5310>
    d7e8:			; <UNDEFINED> instruction: 0xf040405a
    d7ec:	strtmi	r8, [r0], -r6, ror #1
    d7f0:	pop	{r0, r3, ip, sp, pc}
    d7f4:	stmdals	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d7f8:	mcr	7, 4, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    d7fc:			; <UNDEFINED> instruction: 0xf7f49806
    d800:			; <UNDEFINED> instruction: 0xe7ebee7e
    d804:			; <UNDEFINED> instruction: 0xf7f49805
    d808:			; <UNDEFINED> instruction: 0xf04fee7a
    d80c:	movwls	r3, #21503	; 0x53ff
    d810:	stc	7, cr15, [r0, #-976]!	; 0xfffffc30
    d814:	strmi	r6, [r4], -r5
    d818:	stcl	7, cr15, [r8, #-976]	; 0xfffffc30
    d81c:	ldcl	7, cr15, [r8], #-976	; 0xfffffc30
    d820:	vmlal.s8	q1, d0, d0
    d824:	stmdavs	r5!, {r0, r1, r2, r7, pc}
    d828:	andseq	pc, r5, pc, rrx
    d82c:	rsbmi	fp, r8, #1073741827	; 0x40000003
    d830:	svcls	0x00062500
    d834:	stmcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    d838:	beq	249c74 <__assert_fail@plt+0x247730>
    d83c:	stmiavs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    d840:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    d844:	bleq	149988 <__assert_fail@plt+0x147444>
    d848:	andls	r2, r2, r0, lsl #12
    d84c:			; <UNDEFINED> instruction: 0x4651465a
    d850:	eorvs	r4, r6, r8, lsr r6
    d854:	stcl	7, cr15, [lr, #-976]!	; 0xfffffc30
    d858:	stcle	8, cr2, [sp, #-0]
    d85c:	bleq	48750 <__assert_fail@plt+0x4620c>
    d860:	andsle	r6, r1, r2, lsr #16
    d864:	strmi	r2, [r2], #2571	; 0xa0b
    d868:	strdcs	sp, [r0, -r0]
    d86c:	stmib	sp, {r3, r6, r9, sl, lr}^
    d870:			; <UNDEFINED> instruction: 0xf7f46803
    d874:	strb	lr, [r9, r4, asr #22]!
    d878:	blcs	12790c <__assert_fail@plt+0x1253c8>
    d87c:	blcs	2fd4e4 <__assert_fail@plt+0x2fafa0>
    d880:	blcs	301cc4 <__assert_fail@plt+0x2ff780>
    d884:	ldrb	sp, [r0, r2, ror #3]!
    d888:	tstle	sl, fp, lsl #20
    d88c:	ldrbmi	sl, [r9], -r3, lsl #16
    d890:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    d894:	andlt	pc, ip, sp, asr #17
    d898:	mvnvs	pc, #192, 12	; 0xc000000
    d89c:			; <UNDEFINED> instruction: 0xf7f49304
    d8a0:			; <UNDEFINED> instruction: 0xb3b5eb2e
    d8a4:	ldrdge	pc, [r8], -sp
    d8a8:			; <UNDEFINED> instruction: 0xf1ba9e06
    d8ac:	eorsle	r0, r0, r0, lsl #30
    d8b0:	stmcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    d8b4:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    d8b8:	stmiavs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    d8bc:	ldrbmi	r2, [r2], -r0, lsl #14
    d8c0:	ldrtmi	r4, [r0], -r9, lsr #12
    d8c4:			; <UNDEFINED> instruction: 0xf7f46027
    d8c8:	stmdavs	r3!, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}
    d8cc:	stcle	8, cr2, [ip, #-0]
    d8d0:	beq	487c0 <__assert_fail@plt+0x4627c>
    d8d4:	blcs	30191c <__assert_fail@plt+0x2ff3d8>
    d8d8:	mvnsle	r4, r5, lsl #8
    d8dc:	strbmi	r2, [r8], -r0, lsl #2
    d8e0:	stmdavc	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    d8e4:	bl	2cb8bc <__assert_fail@plt+0x2c9378>
    d8e8:	blcs	147894 <__assert_fail@plt+0x145350>
    d8ec:	blcs	2fd554 <__assert_fail@plt+0x2fb010>
    d8f0:	blcs	301d34 <__assert_fail@plt+0x2ff7f0>
    d8f4:	ldrb	sp, [r1, r3, ror #3]!
    d8f8:	tstle	sl, fp, lsl #22
    d8fc:	ldrbmi	sl, [r1], -r3, lsl #16
    d900:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    d904:	andge	pc, ip, sp, asr #17
    d908:	mvnvs	pc, #192, 12	; 0xc000000
    d90c:			; <UNDEFINED> instruction: 0xf7f49304
    d910:	strdcs	lr, [r0], -r6
    d914:	mrrc	7, 15, pc, sl, cr4	; <UNPREDICTABLE>
    d918:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d91c:	ldrtmi	r4, [r8], -r4, asr #12
    d920:	stcl	7, cr15, [ip, #976]!	; 0x3d0
    d924:	strtmi	r2, [r8], -r0, lsl #4
    d928:			; <UNDEFINED> instruction: 0xf7f44611
    d92c:			; <UNDEFINED> instruction: 0xf8c6ebb0
    d930:	ldrb	r8, [r3, -r0]
    d934:	b	ff24b90c <__assert_fail@plt+0xff2493c8>
    d938:	ldcl	7, cr15, [r4, #-976]!	; 0xfffffc30
    d93c:			; <UNDEFINED> instruction: 0xf6ff2800
    d940:	qsub16mi	sl, r9, r2
    d944:	strls	r4, [r3, #-1584]	; 0xfffff9d0
    d948:	ldcl	7, cr15, [r2, #976]	; 0x3d0
    d94c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d950:	svcge	0x0069f43f
    d954:			; <UNDEFINED> instruction: 0xf7ffa903
    d958:	bllt	64cdbc <__assert_fail@plt+0x64a878>
    d95c:			; <UNDEFINED> instruction: 0xf7f44628
    d960:	strb	lr, [r6, -lr, asr #24]!
    d964:	stmdals	r0, {r8, sp}
    d968:	stmib	sp, {r0, sl, ip, sp}^
    d96c:			; <UNDEFINED> instruction: 0xf7f41903
    d970:	ldrt	lr, [r9], r6, asr #21
    d974:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d978:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    d97c:	b	feccb954 <__assert_fail@plt+0xfecc9410>
    d980:			; <UNDEFINED> instruction: 0xf8d6e7cd
    d984:			; <UNDEFINED> instruction: 0xf1b88000
    d988:	sbcle	r0, r8, r0, lsl #30
    d98c:	strdcs	lr, [r0, -r4]
    d990:	movwcc	r9, #6145	; 0x1801
    d994:	bne	1080d0 <__assert_fail@plt+0x105b8c>
    d998:			; <UNDEFINED> instruction: 0xf7f49300
    d99c:			; <UNDEFINED> instruction: 0xe6edeab0
    d9a0:	strb	r9, [r4], r5, lsl #30
    d9a4:			; <UNDEFINED> instruction: 0xf7ff9803
    d9a8:	strmi	pc, [r3], -r9, lsr #27
    d9ac:	sbcsle	r2, r5, r0, lsl #16
    d9b0:	ldrmi	r4, [sp], -r8, lsr #12
    d9b4:	b	fe5cb98c <__assert_fail@plt+0xfe5c9448>
    d9b8:			; <UNDEFINED> instruction: 0xf7f4e7d0
    d9bc:	svclt	0x0000eb04
    d9c0:	andeq	r3, r1, r0, ror #13
    d9c4:	andeq	r0, r0, ip, ror r2
    d9c8:	andeq	r3, r1, r8, ror r5
    d9cc:	vmla.f<illegal width 8>	d18, d16, d2[0]
    d9d0:			; <UNDEFINED> instruction: 0xf7f40108
    d9d4:	svclt	0x0000bb3b
    d9d8:			; <UNDEFINED> instruction: 0x4614b570
    d9dc:	addlt	r4, r4, r1, lsr #20
    d9e0:	strmi	r4, [r5], -r1, lsr #22
    d9e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d9e8:	movwls	r6, #14363	; 0x381b
    d9ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d9f0:	tstlt	r1, #11534336	; 0xb00000
    d9f4:	stmdage	r2, {r0, r2, r3, r4, r9, fp, lr}
    d9f8:	strls	r2, [r0], #-257	; 0xfffffeff
    d9fc:			; <UNDEFINED> instruction: 0xf7f4447a
    da00:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    da04:	eorscs	sp, pc, r8, lsr #22
    da08:	ldcl	7, cr15, [r4, #-976]	; 0xfffffc30
    da0c:	stmdals	r2, {r1, r2, r9, sl, lr}
    da10:			; <UNDEFINED> instruction: 0xffdcf7ff
    da14:	ldrtmi	r4, [r0], -r4, lsl #12
    da18:	stcl	7, cr15, [ip, #-976]	; 0xfffffc30
    da1c:	andsle	r1, r6, r3, ror #24
    da20:	eorvs	r9, fp, r2, lsl #22
    da24:	blmi	420274 <__assert_fail@plt+0x41dd30>
    da28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    da2c:	blls	e7a9c <__assert_fail@plt+0xe5558>
    da30:	tstle	r4, sl, asr r0
    da34:	andlt	r4, r4, r0, lsr #12
    da38:	stmdami	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    da3c:			; <UNDEFINED> instruction: 0xf7f44478
    da40:			; <UNDEFINED> instruction: 0x4603eb5c
    da44:	bicsle	r2, r5, r0, lsl #16
    da48:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    da4c:	stmdals	r2, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    da50:	b	124ba28 <__assert_fail@plt+0x12494e4>
    da54:	strb	r2, [r4, r0, lsl #6]!
    da58:	ldrbtcc	pc, [pc], #79	; da60 <__assert_fail@plt+0xb51c>	; <UNPREDICTABLE>
    da5c:			; <UNDEFINED> instruction: 0xf7f4e7e2
    da60:	svclt	0x0000eab2
    da64:	andeq	r3, r1, r4, ror r3
    da68:	andeq	r0, r0, ip, ror r2
    da6c:	andeq	r2, r0, r8, ror #14
    da70:	andeq	r3, r1, r0, lsr r3
    da74:	andeq	r2, r0, r0, lsr #14
    da78:	andeq	r2, r0, sl, lsl #14
    da7c:			; <UNDEFINED> instruction: 0x460ab570
    da80:	tstmi	r6, r0, asr #4	; <UNPREDICTABLE>
    da84:			; <UNDEFINED> instruction: 0xf7f44605
    da88:	mcrne	12, 0, lr, cr4, cr2, {4}
    da8c:	strtmi	sp, [r0], -r1, lsl #22
    da90:			; <UNDEFINED> instruction: 0x4628bd70
    da94:	b	fe8cba6c <__assert_fail@plt+0xfe8c9528>
    da98:	blle	ffe152b0 <__assert_fail@plt+0xffe12d6c>
    da9c:			; <UNDEFINED> instruction: 0xf7f42101
    daa0:	cdpne	12, 0, cr14, cr2, cr6, {4}
    daa4:			; <UNDEFINED> instruction: 0xf042db07
    daa8:	tstcs	r2, r1, lsl #4
    daac:			; <UNDEFINED> instruction: 0xf7f44620
    dab0:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    dab4:			; <UNDEFINED> instruction: 0xf7f4daeb
    dab8:	strmi	lr, [r5], -lr, asr #23
    dabc:	stmdavs	lr!, {r5, r9, sl, lr}
    dac0:	ldrbtcc	pc, [pc], #79	; dac8 <__assert_fail@plt+0xb584>	; <UNPREDICTABLE>
    dac4:	ldc	7, cr15, [sl, #-976]	; 0xfffffc30
    dac8:	strb	r6, [r0, lr, lsr #32]!
    dacc:	bllt	14cbaa4 <__assert_fail@plt+0x14c9560>
    dad0:	mvnsmi	lr, #737280	; 0xb4000
    dad4:	suble	r2, fp, r0, lsl #16
    dad8:	mulcc	r0, r0, r9
    dadc:	suble	r2, r7, r0, lsl #22
    dae0:			; <UNDEFINED> instruction: 0xf7f44689
    dae4:	strmi	lr, [r7], -sl, ror #20
    dae8:	suble	r2, r4, r0, lsl #16
    daec:	mulcc	r0, r0, r9
    daf0:	svclt	0x00062b2f
    daf4:			; <UNDEFINED> instruction: 0xf9901c45
    daf8:	strmi	r3, [r5], -r1
    dafc:			; <UNDEFINED> instruction: 0x262fb3b3
    db00:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    db04:			; <UNDEFINED> instruction: 0xf880e00a
    db08:			; <UNDEFINED> instruction: 0xf9958000
    db0c:	bllt	d9b14 <__assert_fail@plt+0xd75d0>
    db10:			; <UNDEFINED> instruction: 0xf8054625
    db14:			; <UNDEFINED> instruction: 0xf9946b01
    db18:	teqlt	fp, #1
    db1c:	strtmi	r2, [r8], -pc, lsr #2
    db20:	bl	1ccbaf8 <__assert_fail@plt+0x1cc95b4>
    db24:	stmdacs	r0, {r2, r9, sl, lr}
    db28:			; <UNDEFINED> instruction: 0xf995d1ed
    db2c:	mvnlt	r3, r0
    db30:	ldrtmi	r4, [r8], -r9, asr #12
    db34:	bl	fed4bb0c <__assert_fail@plt+0xfed495c8>
    db38:			; <UNDEFINED> instruction: 0xb1b84605
    db3c:	bl	fe2cbb14 <__assert_fail@plt+0xfe2c95d0>
    db40:	blcs	467b54 <__assert_fail@plt+0x465610>
    db44:			; <UNDEFINED> instruction: 0x4638d012
    db48:	stmib	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    db4c:	pop	{r3, r5, r9, sl, lr}
    db50:			; <UNDEFINED> instruction: 0x464983f8
    db54:			; <UNDEFINED> instruction: 0xf7f44638
    db58:	strmi	lr, [r5], -r4, lsr #23
    db5c:	sbcsle	r2, r7, r0, lsl #16
    db60:	bl	1e4bb38 <__assert_fail@plt+0x1e495f4>
    db64:	blcs	467b78 <__assert_fail@plt+0x465634>
    db68:	ubfx	sp, r2, #1, #13
    db6c:	strb	r2, [sl, r0, lsl #10]!
    db70:	ldreq	pc, [r5, #-111]	; 0xffffff91
    db74:			; <UNDEFINED> instruction: 0xf06fe7ea
    db78:	strb	r0, [r7, fp, lsl #10]!
    db7c:	teqlt	r0, r8, lsl #10
    db80:			; <UNDEFINED> instruction: 0xf7f4212f
    db84:	tstlt	r0, r8, lsr ip
    db88:			; <UNDEFINED> instruction: 0xf8002300
    db8c:	vstrlt	d3, [r8, #-4]
    db90:	strdlt	fp, [r9], #80	; 0x50	; <UNPREDICTABLE>
    db94:	stcge	14, cr4, [r2, #-124]	; 0xffffff84
    db98:	svcge	0x00034a1f
    db9c:	ldrbtmi	r4, [lr], #-2847	; 0xfffff4e1
    dba0:	cfstrsge	mvf4, [r4], {122}	; 0x7a
    dba4:	tstcs	r0, r0, lsr r8
    dba8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    dbac:			; <UNDEFINED> instruction: 0xf04f9367
    dbb0:	mcrrne	3, 0, r0, r3, cr0
    dbb4:	eorsvs	r6, r9, r9, lsr #32
    dbb8:	andle	r6, r9, r1, lsr #32
    dbbc:	blmi	5e0424 <__assert_fail@plt+0x5ddee0>
    dbc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    dbc4:	blls	19e7c34 <__assert_fail@plt+0x19e56f0>
    dbc8:	qsuble	r4, sl, r0
    dbcc:	ldcllt	0, cr11, [r0, #420]!	; 0x1a4
    dbd0:			; <UNDEFINED> instruction: 0xf7f4a805
    dbd4:	ldrdlt	lr, [r8, -r8]!
    dbd8:	andcs	r4, r0, #18432	; 0x4800
    dbdc:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    dbe0:			; <UNDEFINED> instruction: 0xe7eb601a
    dbe4:			; <UNDEFINED> instruction: 0xf10d4910
    dbe8:			; <UNDEFINED> instruction: 0x463b0096
    dbec:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    dbf0:			; <UNDEFINED> instruction: 0xf7f49400
    dbf4:	stmdacc	r1, {r2, r6, r8, r9, fp, sp, lr, pc}
    dbf8:	stmiale	sp!, {r1, fp, sp}^
    dbfc:	stmdavs	r9!, {r3, r4, r5, fp, sp, lr}
    dc00:	andeq	r6, r0, #2228224	; 0x220000
    dc04:	andmi	lr, r1, r0, lsl #22
    dc08:	eorsvs	r4, r0, r0, lsl r4
    dc0c:			; <UNDEFINED> instruction: 0xf7f4e7d6
    dc10:	svclt	0x0000e9da
    dc14:	andeq	r3, r1, sl, ror #8
    dc18:			; <UNDEFINED> instruction: 0x000131b8
    dc1c:	andeq	r0, r0, ip, ror r2
    dc20:	muleq	r1, r8, r1
    dc24:	andeq	r3, r1, sl, lsr #8
    dc28:	andeq	r2, r0, r6, lsl #11
    dc2c:	mvnsmi	lr, sp, lsr #18
    dc30:	strmi	r4, [pc], -r4, lsl #12
    dc34:			; <UNDEFINED> instruction: 0xf7f44690
    dc38:	movwcs	lr, #2830	; 0xb0e
    dc3c:	bicslt	r6, ip, r3
    dc40:	mulvs	r0, r4, r9
    dc44:	strmi	fp, [r5], -r6, asr #3
    dc48:	b	febcbc20 <__assert_fail@plt+0xfebc96dc>
    dc4c:			; <UNDEFINED> instruction: 0xf8336803
    dc50:	ldreq	r3, [fp, #-22]	; 0xffffffea
    dc54:	andcs	sp, sl, #16, 10	; 0x4000000
    dc58:			; <UNDEFINED> instruction: 0x46204639
    dc5c:	b	ff24bc34 <__assert_fail@plt+0xff2496f0>
    dc60:	andeq	pc, r0, r8, asr #17
    dc64:	stmdblt	r0!, {r3, r5, fp, sp, lr}
    dc68:	adcmi	r6, r3, #3866624	; 0x3b0000
    dc6c:	pop	{r2, ip, lr, pc}
    dc70:	submi	r8, r0, #240, 2	; 0x3c
    dc74:	ldrhhi	lr, [r0, #141]!	; 0x8d
    dc78:	andseq	pc, r5, pc, rrx
    dc7c:	svclt	0x0000e7f7
    dc80:			; <UNDEFINED> instruction: 0x460eb570
    dc84:			; <UNDEFINED> instruction: 0x46044615
    dc88:	bl	16cbc60 <__assert_fail@plt+0x16c971c>
    dc8c:			; <UNDEFINED> instruction: 0xb126b150
    dc90:	tsteq	pc, #4, 2	; <UNPREDICTABLE>
    dc94:	addseq	r0, fp, fp, asr r9
    dc98:	tstlt	sp, r3, lsr r0
    dc9c:			; <UNDEFINED> instruction: 0xf024341f
    dca0:	eorvs	r0, ip, pc, lsl r4
    dca4:	svclt	0x0000bd70
    dca8:	bllt	1cbc80 <__assert_fail@plt+0x1c973c>
    dcac:	andcs	r4, r0, #638976	; 0x9c000
    dcb0:			; <UNDEFINED> instruction: 0xf44f4b27
    dcb4:	ldrblt	r6, [r0, #0]!
    dcb8:	addlt	r4, r3, r9, ror r4
    dcbc:	strvs	pc, [r0, -pc, asr #8]
    dcc0:	strbtmi	r5, [lr], -fp, asr #17
    dcc4:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
    dcc8:			; <UNDEFINED> instruction: 0xf04f9301
    dccc:			; <UNDEFINED> instruction: 0xf7ff0300
    dcd0:			; <UNDEFINED> instruction: 0x4604ffd7
    dcd4:	eors	fp, r4, r8, asr r9
    dcd8:			; <UNDEFINED> instruction: 0x4620007f
    dcdc:			; <UNDEFINED> instruction: 0xffe4f7ff
    dce0:	ldrtmi	r2, [r8], -r0, lsl #4
    dce4:			; <UNDEFINED> instruction: 0xf7ff4631
    dce8:	strmi	pc, [r4], -fp, asr #31
    dcec:	bls	3aa14 <__assert_fail@plt+0x384d0>
    dcf0:	strtmi	r2, [r0], -r0, lsl #2
    dcf4:	b	ffa4bccc <__assert_fail@plt+0xffa49788>
    dcf8:	strtmi	r9, [r3], -r0, lsl #20
    dcfc:	rscscs	r2, r2, r0, lsl #2
    dd00:	b	1acbcd8 <__assert_fail@plt+0x1ac9794>
    dd04:	ble	395520 <__assert_fail@plt+0x392fdc>
    dd08:	b	fe94bce0 <__assert_fail@plt+0xfe94979c>
    dd0c:	svcne	0x0080f5b7
    dd10:			; <UNDEFINED> instruction: 0xf1a36803
    dd14:	blx	fecce974 <__assert_fail@plt+0xfeccc430>
    dd18:	b	140ab2c <__assert_fail@plt+0x14085e8>
    dd1c:	svclt	0x00a81353
    dd20:	blcs	16928 <__assert_fail@plt+0x143e4>
    dd24:			; <UNDEFINED> instruction: 0x4620d1d8
    dd28:			; <UNDEFINED> instruction: 0xffbef7ff
    dd2c:	bmi	24e0d4 <__assert_fail@plt+0x24bb90>
    dd30:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    dd34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dd38:	subsmi	r9, sl, r1, lsl #22
    dd3c:	andlt	sp, r3, r4, lsl #2
    dd40:			; <UNDEFINED> instruction: 0xf04fbdf0
    dd44:	udf	#8975	; 0x230f
    dd48:	ldmdb	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dd4c:	andeq	r3, r1, r0, lsr #1
    dd50:	andeq	r0, r0, ip, ror r2
    dd54:	andeq	r3, r1, r6, lsr #32
    dd58:	svcmi	0x00f0e92d
    dd5c:	stmibeq	r3, {r0, r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    dd60:	andls	fp, r4, r9, lsl #1
    dd64:	addhi	pc, r5, r0
    dd68:	blmi	10df5ec <__assert_fail@plt+0x10dd0a8>
    dd6c:	andcs	r4, r0, r2, lsl #13
    dd70:	movwls	r4, #25723	; 0x647b
    dd74:	strmi	r4, [fp], r1, asr #22
    dd78:			; <UNDEFINED> instruction: 0x46054690
    dd7c:	movwls	r4, #21627	; 0x547b
    dd80:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    dd84:	bl	fedf29a8 <__assert_fail@plt+0xfedf0464>
    dd88:			; <UNDEFINED> instruction: 0xf1050fd5
    dd8c:	stmdble	r8, {r0, sl}
    dd90:			; <UNDEFINED> instruction: 0xf005096a
    dd94:			; <UNDEFINED> instruction: 0xf858031f
    dd98:	blx	895e28 <__assert_fail@plt+0x8938e4>
    dd9c:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    dda0:	strtmi	sp, [r5], -fp, lsl #8
    dda4:	stmiale	lr!, {r0, r3, r5, r7, r8, sl, lr}^
    dda8:	beq	48c58 <__assert_fail@plt+0x46714>
    ddac:	movwcs	r9, #2052	; 0x804
    ddb0:	andcc	pc, r0, sl, lsl #17
    ddb4:	pop	{r0, r3, ip, sp, pc}
    ddb8:	strmi	r8, [r1, #4080]!	; 0xff0
    ddbc:	bl	fee042bc <__assert_fail@plt+0xfee01d78>
    ddc0:	ldmdble	fp!, {r2, r4, r6, r7, r8, r9, sl, fp}
    ddc4:			; <UNDEFINED> instruction: 0xf0040963
    ddc8:			; <UNDEFINED> instruction: 0xf858021f
    ddcc:	blx	8d9e60 <__assert_fail@plt+0x8d791c>
    ddd0:			; <UNDEFINED> instruction: 0xf012f202
    ddd4:	eorsle	r0, r1, r1, lsl #4
    ddd8:	ldrbtcc	pc, [pc], r9, lsl #2	; <UNPREDICTABLE>
    dddc:	and	r1, r9, r6, ror fp
    dde0:	svceq	0x00d3ebb7
    dde4:			; <UNDEFINED> instruction: 0xf858d90f
    dde8:	blx	8d9e74 <__assert_fail@plt+0x8d7930>
    ddec:	ldrbeq	pc, [fp, ip, lsl #6]	; <UNPREDICTABLE>
    ddf0:	strmi	sp, [r2], -r9, lsl #10
    ddf4:	addsmi	r1, r6, #311296	; 0x4c000
    ddf8:	ldceq	0, cr15, [pc], {3}
    ddfc:	andeq	pc, r1, r2, lsl #2
    de00:	cmpne	r3, pc, asr #20
    de04:	bcs	825bc <__assert_fail@plt+0x80078>
    de08:	stmiane	ip!, {r2, r5, ip, lr, pc}
    de0c:			; <UNDEFINED> instruction: 0xf04f9a05
    de10:			; <UNDEFINED> instruction: 0x465933ff
    de14:	stmib	sp, {r4, r6, r9, sl, lr}^
    de18:	andls	r5, r0, #16777216	; 0x1000000
    de1c:			; <UNDEFINED> instruction: 0xf7f42201
    de20:	ldrbmi	lr, [r8, #-2944]	; 0xfffff480
    de24:	movwcs	fp, #3892	; 0xf34
    de28:	b	14d6a34 <__assert_fail@plt+0x14d44f0>
    de2c:			; <UNDEFINED> instruction: 0xd11c73d0
    de30:	bl	feadf040 <__assert_fail@plt+0xfeadcafc>
    de34:			; <UNDEFINED> instruction: 0x1c650b00
    de38:	ldr	r2, [r3, r1]!
    de3c:			; <UNDEFINED> instruction: 0xf04f9a06
    de40:			; <UNDEFINED> instruction: 0x465933ff
    de44:	strls	r4, [r1, #-1616]	; 0xfffff9b0
    de48:	andls	r4, r0, #44, 12	; 0x2c00000
    de4c:			; <UNDEFINED> instruction: 0xf7f42201
    de50:	strb	lr, [r6, r8, ror #22]!
    de54:			; <UNDEFINED> instruction: 0xf04f9907
    de58:			; <UNDEFINED> instruction: 0x465033ff
    de5c:	strpl	lr, [r1], #-2509	; 0xfffff633
    de60:	ldrbmi	r9, [r9], -r0, lsl #2
    de64:	bl	174be3c <__assert_fail@plt+0x17498f8>
    de68:	ldrdcs	lr, [r0], -fp
    de6c:	pop	{r0, r3, ip, sp, pc}
    de70:			; <UNDEFINED> instruction: 0xf8dd8ff0
    de74:			; <UNDEFINED> instruction: 0xe799a010
    de78:	andeq	r2, r0, r4, lsl r4
    de7c:	andeq	r2, r0, r0, lsl r4
    de80:	strdeq	r2, [r0], -lr
    de84:	mvnsmi	lr, sp, lsr #18
    de88:	stccc	0, cr0, [r4], {220}	; 0xdc
    de8c:	strmi	r4, [r4], r6, lsl #13
    de90:	stmdbcs	r0, {r1, r3, r5, r6, sl, ip, lr, pc}
    de94:	andcs	sp, r0, r8, rrx
    de98:	b	1405f18 <__assert_fail@plt+0x14039d4>
    de9c:			; <UNDEFINED> instruction: 0xf0071857
    dea0:			; <UNDEFINED> instruction: 0xf852071f
    dea4:	blx	a2df4c <__assert_fail@plt+0xa2ba08>
    dea8:	ldrbeq	pc, [pc, r7, lsl #14]!	; <UNPREDICTABLE>
    deac:			; <UNDEFINED> instruction: 0xf045d54a
    deb0:	stmdacs	r0, {r3, r9, sl}
    deb4:	strbtmi	fp, [r0], -r8, lsl #30
    deb8:	ldrtmi	r2, [r5], -r9, lsl #28
    debc:			; <UNDEFINED> instruction: 0xf106bfc8
    dec0:	cfstr64le	mvdx0, [r5, #-348]	; 0xfffffea4
    dec4:	strbtmi	r3, [r6], -r4, lsl #24
    dec8:	blpl	8bee8 <__assert_fail@plt+0x899a4>
    decc:	bl	fe9c2ff0 <__assert_fail@plt+0xfe9c0aac>
    ded0:	addmi	r0, sp, #58720256	; 0x3800000
    ded4:	ldrtmi	sp, [r4], r3, asr #32
    ded8:	svceq	0x00d4ebb3
    dedc:	stmdbeq	r6!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, pc}^
    dee0:	ldreq	pc, [pc, #-4]	; dee4 <__assert_fail@plt+0xb9a0>
    dee4:			; <UNDEFINED> instruction: 0xf8522500
    dee8:	svclt	0x00886026
    deec:			; <UNDEFINED> instruction: 0xf505fa26
    def0:	streq	pc, [r1], -r4, lsl #2
    def4:			; <UNDEFINED> instruction: 0xf005bf88
    def8:	bl	feccf304 <__assert_fail@plt+0xfecccdc0>
    defc:	stmdble	sl, {r1, r2, r4, r6, r7, r8, r9, sl, fp}
    df00:			; <UNDEFINED> instruction: 0xf0060977
    df04:			; <UNDEFINED> instruction: 0xf852061f
    df08:	blx	9e9fac <__assert_fail@plt+0x9e7a68>
    df0c:	ldrbeq	pc, [r7, r6, lsl #12]!	; <UNPREDICTABLE>
    df10:			; <UNDEFINED> instruction: 0xf045bf48
    df14:	cfstr32ne	mvfx0, [r6], #8
    df18:	svceq	0x00d6ebb3
    df1c:	ldmdbeq	r7!, {r1, r3, r8, fp, ip, lr, pc}^
    df20:	ldreq	pc, [pc], -r6
    df24:	eorvc	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    df28:			; <UNDEFINED> instruction: 0xf606fa27
    df2c:	svclt	0x004807f6
    df30:	streq	pc, [r4, #-69]	; 0xffffffbb
    df34:	blx	fec152d8 <__assert_fail@plt+0xfec12d94>
    df38:	bl	fed0b940 <__assert_fail@plt+0xfed093fc>
    df3c:	b	13d1ea0 <__assert_fail@plt+0x13cf95c>
    df40:	stmiale	sl!, {r1, r2, r4, r6, r9, sl, ip}
    df44:	svclt	0x00082d00
    df48:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    df4c:	uqadd16mi	fp, r0, r8
    df50:	strbtmi	r3, [r6], -r4, lsl #24
    df54:	ldreq	pc, [r0, #-261]!	; 0xfffffefb
    df58:	blpl	8bf78 <__assert_fail@plt+0x89a34>
    df5c:	movwcs	sp, #1463	; 0x5b7
    df60:			; <UNDEFINED> instruction: 0xb1207033
    df64:	ldrhhi	lr, [r0, #141]!	; 0x8d
    df68:			; <UNDEFINED> instruction: 0xf80c2300
    df6c:	strbtmi	r3, [r0], -r1, lsl #18
    df70:	ldrhhi	lr, [r0, #141]!	; 0x8d
    df74:	ldrbmi	lr, [r0, sp, lsr #18]!
    df78:	strmi	r4, [r9], r7, lsl #12
    df7c:			; <UNDEFINED> instruction: 0xf7f44692
    df80:	stmdacs	r1, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
    df84:	ldrbtcc	pc, [pc], #256	; df8c <__assert_fail@plt+0xba48>	; <UNPREDICTABLE>
    df88:	stmdble	r2, {r2, r3, r4, r5, sl, lr}
    df8c:	blcs	c2c080 <__assert_fail@plt+0xc29b3c>
    df90:	ldrbmi	sp, [r2], -r6, rrx
    df94:	strbmi	r2, [r8], -r0, lsl #2
    df98:	ldmib	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    df9c:	svclt	0x009c42a7
    dfa0:			; <UNDEFINED> instruction: 0xf04f2500
    dfa4:	ldmdale	r8, {r0, fp}^
    dfa8:	mulvs	r0, r4, r9
    dfac:	svclt	0x00042e2c
    dfb0:			; <UNDEFINED> instruction: 0x6c01f914
    dfb4:	ldrbtcc	pc, [pc], #260	; dfbc <__assert_fail@plt+0xba78>	; <UNPREDICTABLE>
    dfb8:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    dfbc:	stmdble	r9, {r0, r3, r8, r9, fp, sp}
    dfc0:	stmia	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dfc4:			; <UNDEFINED> instruction: 0xf8536803
    dfc8:			; <UNDEFINED> instruction: 0xf1a33026
    dfcc:	bcs	14e958 <__assert_fail@plt+0x14c414>
    dfd0:	blcc	1604104 <__assert_fail@plt+0x1601bc0>
    dfd4:	strle	r0, [ip, #-2010]	; 0xfffff826
    dfd8:	svceq	0x00d5ebba
    dfdc:	stmdbeq	r8!, {r0, r3, r8, fp, ip, lr, pc}^
    dfe0:	andseq	pc, pc, #5
    dfe4:			; <UNDEFINED> instruction: 0xf102fa08
    dfe8:	eorcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    dfec:			; <UNDEFINED> instruction: 0xf849430a
    dff0:	ldreq	r2, [lr, r0, lsr #32]
    dff4:	cfstr64ne	mvdx13, [sl], #-52	; 0xffffffcc
    dff8:	svceq	0x00d2ebba
    dffc:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    e000:	andseq	pc, pc, #2
    e004:	vpmax.s8	d15, d2, d8
    e008:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    e00c:			; <UNDEFINED> instruction: 0xf849430a
    e010:	ldrbeq	r2, [r8, -r0, lsr #32]
    e014:	cfstr32ne	mvfx13, [sl], #52	; 0x34
    e018:	svceq	0x00d2ebba
    e01c:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    e020:	andseq	pc, pc, #2
    e024:	vpmax.s8	d15, d2, d8
    e028:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    e02c:			; <UNDEFINED> instruction: 0xf849430a
    e030:	ldreq	r2, [r9, -r0, lsr #32]
    e034:	cfstr64ne	mvdx13, [fp], #52	; 0x34
    e038:	svceq	0x00d3ebba
    e03c:	ldmdbeq	r9, {r0, r3, r8, fp, ip, lr, pc}^
    e040:	tsteq	pc, #3	; <UNPREDICTABLE>
    e044:	vpmax.u8	d15, d3, d8
    e048:	eorcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    e04c:			; <UNDEFINED> instruction: 0xf8494313
    e050:	stccc	0, cr3, [r1], {33}	; 0x21
    e054:	adcmi	r3, r7, #4, 10	; 0x1000000
    e058:	andcs	sp, r0, r6, lsr #19
    e05c:			; <UNDEFINED> instruction: 0x87f0e8bd
    e060:	blcs	1e2c254 <__assert_fail@plt+0x1e29d10>
    e064:	strcc	fp, [r2, -r8, lsl #30]
    e068:			; <UNDEFINED> instruction: 0xf04fe793
    e06c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    e070:	svclt	0x000087f0
    e074:	svcmi	0x00f0e92d
    e078:	ldclmi	0, cr11, [r2, #-556]	; 0xfffffdd4
    e07c:	movwls	r4, #9743	; 0x260f
    e080:	blmi	1456488 <__assert_fail@plt+0x1453f44>
    e084:			; <UNDEFINED> instruction: 0x4616447d
    e088:	ldrtmi	r4, [r8], -r4, lsl #12
    e08c:	stmiaeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    e090:			; <UNDEFINED> instruction: 0xf10d58eb
    e094:			; <UNDEFINED> instruction: 0xf10d0a18
    e098:	ldmdavs	fp, {r2, r4, r8, r9, fp}
    e09c:			; <UNDEFINED> instruction: 0xf04f9309
    e0a0:	mrsls	r0, SP_abt
    e0a4:	ldmdb	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e0a8:	suble	r2, sl, r0, lsl #24
    e0ac:	strtmi	r2, [r0], -ip, lsr #2
    e0b0:	stmia	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e0b4:	smlabblt	r8, r1, r6, r4
    e0b8:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    e0bc:	ldrbmi	r4, [r2], -r0, lsr #12
    e0c0:			; <UNDEFINED> instruction: 0xf7ff4659
    e0c4:			; <UNDEFINED> instruction: 0x9003fdb3
    e0c8:	cmnle	r7, r0, lsl #16
    e0cc:	strcs	r9, [r1, #-3078]	; 0xfffff3fa
    e0d0:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
    e0d4:			; <UNDEFINED> instruction: 0xb1a34507
    e0d8:	ldrmi	r2, [r8], -sp, lsr #2
    e0dc:			; <UNDEFINED> instruction: 0xf7f49301
    e0e0:			; <UNDEFINED> instruction: 0x4602e894
    e0e4:	blls	7a68c <__assert_fail@plt+0x78148>
    e0e8:	strtmi	r2, [sl], #-300	; 0xfffffed4
    e0ec:	ldrmi	r9, [r8], -r1, lsl #4
    e0f0:	stm	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e0f4:	strmi	r9, [r3], -r1, lsl #20
    e0f8:	eorsle	r2, r8, r0, lsl #16
    e0fc:	addsmi	r4, r3, #721420288	; 0x2b000000
    e100:			; <UNDEFINED> instruction: 0x46a4d834
    e104:			; <UNDEFINED> instruction: 0xf04f9b02
    e108:	cdpne	14, 1, cr0, cr8, cr1, {0}
    e10c:	andcs	fp, r1, r8, lsl pc
    e110:	svclt	0x008c45a0
    e114:			; <UNDEFINED> instruction: 0xf0002300
    e118:	ldmiblt	fp, {r0, r8, r9}^
    e11c:	svceq	0x00d4ebb6
    e120:	stmdbeq	r1!, {r0, r3, r8, fp, ip, lr, pc}^
    e124:	tsteq	pc, #4	; <UNPREDICTABLE>
    e128:	vpmax.s8	d15, d3, d14
    e12c:	eorcc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    e130:			; <UNDEFINED> instruction: 0xf8474313
    e134:	strtmi	r3, [ip], #-33	; 0xffffffdf
    e138:	stmible	r9!, {r2, r5, r6, r8, sl, lr}^
    e13c:	stccs	6, cr4, [r0], {76}	; 0x4c
    e140:	blls	182818 <__assert_fail@plt+0x1802d4>
    e144:	teqlt	r3, r0, lsr #12
    e148:	muleq	r0, r3, r9
    e14c:	svclt	0x00183800
    e150:	and	r2, r0, r1
    e154:	bmi	756164 <__assert_fail@plt+0x753c20>
    e158:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    e15c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e160:	subsmi	r9, sl, r9, lsl #22
    e164:	andlt	sp, fp, ip, lsr #2
    e168:	svchi	0x00f0e8bd
    e16c:	ldrmi	r9, [r0], -r3, lsl #26
    e170:	bge	1dfadc <__assert_fail@plt+0x1dd598>
    e174:			; <UNDEFINED> instruction: 0xf7ff9301
    e178:	blls	8d6e4 <__assert_fail@plt+0x8b1a0>
    e17c:	stmdals	r5, {r4, r5, r6, r7, r8, fp, ip, sp, pc}
    e180:			; <UNDEFINED> instruction: 0xf990b170
    e184:	movwls	r2, #4096	; 0x1000
    e188:	teqcs	sl, r2, asr r1
    e18c:	ldmda	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e190:	blls	7a658 <__assert_fail@plt+0x78114>
    e194:	addsmi	r3, r8, #1
    e198:			; <UNDEFINED> instruction: 0xf045bf38
    e19c:	pushlt	{r0, r8, sl}
    e1a0:			; <UNDEFINED> instruction: 0x4c06e9dd
    e1a4:	stmdale	r9, {r2, r5, r6, r8, sl, lr}
    e1a8:	str	r9, [fp, r8, lsl #26]!
    e1ac:	ldrbmi	sl, [r9], -r8, lsl #20
    e1b0:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    e1b4:	blls	23c5fc <__assert_fail@plt+0x23a0b8>
    e1b8:	mvnsle	r2, r0, lsl #22
    e1bc:	strb	r2, [sl, r1]
    e1c0:	svc	0x0000f7f3
    e1c4:	ldrdeq	r2, [r1], -r4
    e1c8:	andeq	r0, r0, ip, ror r2
    e1cc:	strdeq	r2, [r1], -lr
    e1d0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    e1d4:	svclt	0x00be2900
    e1d8:			; <UNDEFINED> instruction: 0xf04f2000
    e1dc:	and	r4, r6, r0, lsl #2
    e1e0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    e1e4:			; <UNDEFINED> instruction: 0xf06fbf1c
    e1e8:			; <UNDEFINED> instruction: 0xf04f4100
    e1ec:			; <UNDEFINED> instruction: 0xf00030ff
    e1f0:			; <UNDEFINED> instruction: 0xf1adb857
    e1f4:	stmdb	sp!, {r3, sl, fp}^
    e1f8:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    e1fc:	blcs	44e28 <__assert_fail@plt+0x428e4>
    e200:			; <UNDEFINED> instruction: 0xf000db1a
    e204:			; <UNDEFINED> instruction: 0xf8ddf853
    e208:	ldmib	sp, {r2, sp, lr, pc}^
    e20c:	andlt	r2, r4, r2, lsl #6
    e210:	submi	r4, r0, #112, 14	; 0x1c00000
    e214:	cmpeq	r1, r1, ror #22
    e218:	blle	6d8e20 <__assert_fail@plt+0x6d68dc>
    e21c:			; <UNDEFINED> instruction: 0xf846f000
    e220:	ldrd	pc, [r4], -sp
    e224:	movwcs	lr, #10717	; 0x29dd
    e228:	submi	fp, r0, #4
    e22c:	cmpeq	r1, r1, ror #22
    e230:	bl	18deb80 <__assert_fail@plt+0x18dc63c>
    e234:	ldrbmi	r0, [r0, -r3, asr #6]!
    e238:	bl	18deb88 <__assert_fail@plt+0x18dc644>
    e23c:			; <UNDEFINED> instruction: 0xf0000343
    e240:			; <UNDEFINED> instruction: 0xf8ddf835
    e244:	ldmib	sp, {r2, sp, lr, pc}^
    e248:	andlt	r2, r4, r2, lsl #6
    e24c:	bl	185eb54 <__assert_fail@plt+0x185c610>
    e250:	ldrbmi	r0, [r0, -r1, asr #2]!
    e254:	bl	18deba4 <__assert_fail@plt+0x18dc660>
    e258:			; <UNDEFINED> instruction: 0xf0000343
    e25c:			; <UNDEFINED> instruction: 0xf8ddf827
    e260:	ldmib	sp, {r2, sp, lr, pc}^
    e264:	andlt	r2, r4, r2, lsl #6
    e268:	bl	18debb8 <__assert_fail@plt+0x18dc674>
    e26c:	ldrbmi	r0, [r0, -r3, asr #6]!
    e270:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    e274:	svclt	0x00082900
    e278:	svclt	0x001c2800
    e27c:	mvnscc	pc, pc, asr #32
    e280:	rscscc	pc, pc, pc, asr #32
    e284:	stmdalt	ip, {ip, sp, lr, pc}
    e288:	stfeqd	f7, [r8], {173}	; 0xad
    e28c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    e290:			; <UNDEFINED> instruction: 0xf80cf000
    e294:	ldrd	pc, [r4], -sp
    e298:	movwcs	lr, #10717	; 0x29dd
    e29c:	ldrbmi	fp, [r0, -r4]!
    e2a0:			; <UNDEFINED> instruction: 0xf04fb502
    e2a4:			; <UNDEFINED> instruction: 0xf7f30008
    e2a8:	stclt	13, cr14, [r2, #-752]	; 0xfffffd10
    e2ac:	svclt	0x00084299
    e2b0:	push	{r4, r7, r9, lr}
    e2b4:			; <UNDEFINED> instruction: 0x46044ff0
    e2b8:	andcs	fp, r0, r8, lsr pc
    e2bc:			; <UNDEFINED> instruction: 0xf8dd460d
    e2c0:	svclt	0x0038c024
    e2c4:	cmnle	fp, #1048576	; 0x100000
    e2c8:			; <UNDEFINED> instruction: 0x46994690
    e2cc:			; <UNDEFINED> instruction: 0xf283fab3
    e2d0:	rsbsle	r2, r0, r0, lsl #22
    e2d4:			; <UNDEFINED> instruction: 0xf385fab5
    e2d8:	rsble	r2, r8, r0, lsl #26
    e2dc:			; <UNDEFINED> instruction: 0xf1a21ad2
    e2e0:	blx	251b68 <__assert_fail@plt+0x24f624>
    e2e4:	blx	24cef4 <__assert_fail@plt+0x24a9b0>
    e2e8:			; <UNDEFINED> instruction: 0xf1c2f30e
    e2ec:	b	12cff74 <__assert_fail@plt+0x12cda30>
    e2f0:	blx	a10f04 <__assert_fail@plt+0xa0e9c0>
    e2f4:	b	130af18 <__assert_fail@plt+0x13089d4>
    e2f8:	blx	210f0c <__assert_fail@plt+0x20e9c8>
    e2fc:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    e300:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    e304:	andcs	fp, r0, ip, lsr pc
    e308:	movwle	r4, #42497	; 0xa601
    e30c:	bl	fed16318 <__assert_fail@plt+0xfed13dd4>
    e310:	blx	f340 <__assert_fail@plt+0xcdfc>
    e314:	blx	84a754 <__assert_fail@plt+0x848210>
    e318:	bl	198af3c <__assert_fail@plt+0x19889f8>
    e31c:	tstmi	r9, #46137344	; 0x2c00000
    e320:	bcs	1e568 <__assert_fail@plt+0x1c024>
    e324:	b	140241c <__assert_fail@plt+0x13ffed8>
    e328:	b	13d0498 <__assert_fail@plt+0x13cdf54>
    e32c:	b	12108a0 <__assert_fail@plt+0x120e35c>
    e330:	ldrmi	r7, [r6], -fp, asr #17
    e334:	bl	fed46368 <__assert_fail@plt+0xfed43e24>
    e338:	bl	194ef60 <__assert_fail@plt+0x194ca1c>
    e33c:	ldmne	fp, {r0, r3, r9, fp}^
    e340:	beq	2c9070 <__assert_fail@plt+0x2c6b2c>
    e344:			; <UNDEFINED> instruction: 0xf14a1c5c
    e348:	cfsh32cc	mvfx0, mvfx1, #0
    e34c:	strbmi	sp, [sp, #-7]
    e350:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    e354:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    e358:	adfccsz	f4, f1, #5.0
    e35c:	blx	182b40 <__assert_fail@plt+0x1805fc>
    e360:	blx	94bf84 <__assert_fail@plt+0x949a40>
    e364:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    e368:	vseleq.f32	s30, s28, s11
    e36c:	blx	954774 <__assert_fail@plt+0x952230>
    e370:	b	110c380 <__assert_fail@plt+0x1109e3c>
    e374:			; <UNDEFINED> instruction: 0xf1a2040e
    e378:			; <UNDEFINED> instruction: 0xf1c20720
    e37c:	blx	20fc04 <__assert_fail@plt+0x20d6c0>
    e380:	blx	14af90 <__assert_fail@plt+0x148a4c>
    e384:	blx	14bfa8 <__assert_fail@plt+0x149a64>
    e388:	b	110ab98 <__assert_fail@plt+0x1108654>
    e38c:	blx	90efb0 <__assert_fail@plt+0x90ca6c>
    e390:	bl	118bbb0 <__assert_fail@plt+0x118966c>
    e394:	teqmi	r3, #1073741824	; 0x40000000
    e398:	strbmi	r1, [r5], -r0, lsl #21
    e39c:	tsteq	r3, r1, ror #22
    e3a0:	svceq	0x0000f1bc
    e3a4:	stmib	ip, {r0, ip, lr, pc}^
    e3a8:	pop	{r8, sl, lr}
    e3ac:	blx	fed32374 <__assert_fail@plt+0xfed2fe30>
    e3b0:	msrcc	CPSR_, #132, 6	; 0x10000002
    e3b4:	blx	fee48204 <__assert_fail@plt+0xfee45cc0>
    e3b8:	blx	fed8ade0 <__assert_fail@plt+0xfed8889c>
    e3bc:	eorcc	pc, r0, #335544322	; 0x14000002
    e3c0:	orrle	r2, fp, r0, lsl #26
    e3c4:	svclt	0x0000e7f3
    e3c8:	mvnsmi	lr, #737280	; 0xb4000
    e3cc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    e3d0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    e3d4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    e3d8:	ldcl	7, cr15, [lr], #972	; 0x3cc
    e3dc:	blne	1d9f5d8 <__assert_fail@plt+0x1d9d094>
    e3e0:	strhle	r1, [sl], -r6
    e3e4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    e3e8:	svccc	0x0004f855
    e3ec:	strbmi	r3, [sl], -r1, lsl #8
    e3f0:	ldrtmi	r4, [r8], -r1, asr #12
    e3f4:	adcmi	r4, r6, #152, 14	; 0x2600000
    e3f8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    e3fc:	svclt	0x000083f8
    e400:	andeq	r2, r1, sl, lsr r6
    e404:	andeq	r2, r1, r0, lsr r6
    e408:	svclt	0x00004770
    e40c:	tstcs	r0, r2, lsl #22
    e410:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    e414:	svclt	0x002af7f3
    e418:	strdeq	r2, [r1], -r0

Disassembly of section .fini:

0000e41c <.fini>:
    e41c:	push	{r3, lr}
    e420:	pop	{r3, pc}
