"%s-reset"	,	L_13
nr_controllers	,	V_175
mvebu_mbus_get_pcie_mem_aperture	,	F_100
pci_bus	,	V_34
PCI_CLASS_BRIDGE_PCI	,	V_73
mvebu_pcie_handle_membase_change	,	F_34
msleep	,	F_94
PCIE_WIN5_REMAP_OFF	,	V_20
mvebu_sw_pci_bridge_read	,	F_36
bar	,	V_96
dev	,	V_53
PCI_CLASS_REVISION	,	V_89
of_parse_phandle	,	F_67
gpio_is_valid	,	F_82
PCI_INTERRUPT_LINE	,	V_110
"ignoring %s, missing pcie-port property\n"	,	L_8
mvebu_sw_pci_bridge	,	V_71
pna	,	V_194
OF_GPIO_ACTIVE_LOW	,	V_217
PCI_CAPABILITY_LIST	,	V_107
PCI_COMMAND_IO	,	V_29
"reset-gpios"	,	L_12
old	,	V_145
devm_kasprintf	,	F_79
io_attr	,	V_7
PCI_CAP_ID_EXP	,	V_114
devfn	,	V_36
PCI_EXP_DEVCTL_URRE	,	V_120
rangesz	,	V_193
PCISWCAP_EXP_LNKCTL	,	V_128
mvebu_has_ioport	,	F_5
PCISWCAP	,	V_108
mvebu_pcie_ops	,	V_180
size	,	V_16
of_node	,	V_203
mvebu_pcie_suspend	,	F_70
bridge	,	V_56
GFP_KERNEL	,	V_212
device	,	V_76
remap	,	V_47
of_n_addr_cells	,	F_60
PCIE_WIN04_REMAP_OFF	,	F_16
of_clk_get_by_name	,	F_86
__be32	,	T_6
MVEBU_MBUS_NO_REMAP	,	V_54
GPIOF_OUT_INIT_LOW	,	V_219
mvebu_pcie_handle_iobase_change	,	F_32
mbus_dram_target_info	,	V_14
ports	,	V_152
secondary_status	,	V_103
device_node	,	V_183
of_property_read_u32	,	F_76
PCI_EXP_LNKCAP_CLKPM	,	V_127
vendor	,	V_74
rlen	,	V_191
PCIE_CMD_OFF	,	V_28
where	,	V_37
attribute	,	V_46
DT_TYPE_MEM32	,	V_200
"msi-parent"	,	L_6
tgt	,	V_186
stat	,	V_11
devm_ioremap_resource	,	F_57
saved_pcie_stat	,	V_204
PCIE_STAT_LINK_DOWN	,	V_9
sz	,	V_44
i	,	V_17
regs	,	V_185
ENOENT	,	V_201
fls	,	F_17
PCI_EXP_DEVCTL_FERE	,	V_121
"%s: reset gpio is active low\n"	,	L_14
mvebu_pcie_rd_conf	,	F_41
of_pci_get_devfn	,	F_80
cs	,	V_23
of_gpio_flags	,	V_208
max_t	,	F_49
"marvell,pcie-lane"	,	L_9
PCI_EXP_DEVCAP	,	V_117
mvebu_sw_pci_bridge_write	,	F_37
"PCI MEM"	,	L_3
mvebu_pcie_link_up	,	F_6
PCI_EXP_TYPE_ROOT_PORT	,	V_112
nports	,	V_151
PCI_BASE_ADDRESS_1	,	V_95
phys_addr_t	,	T_3
PCI_BASE_ADDRESS_0	,	V_94
PCISWCAP_EXP_LNKCTL2	,	V_141
size_mapped	,	V_48
devm_add_action	,	F_88
pcie	,	V_51
platform_device	,	V_182
of_node_put	,	F_69
for_each_available_child_of_node	,	F_106
ERR_PTR	,	F_56
PCIE_BAR_LO_OFF	,	F_12
mvebu_pcie	,	V_147
bus	,	V_35
"Could not create MBus window at [mem %pa-%pa]: %d\n"	,	L_1
__iomem	,	T_2
mvebu_pcie_add_windows	,	F_29
dn	,	V_222
align	,	V_165
primary_bus	,	V_101
DT_CPUADDR_TO_TARGET	,	F_64
gpio_flags	,	V_215
of_node_full_name	,	F_78
devm_gpio_request_one	,	F_84
"reset-delay-us"	,	L_16
iolimitupper	,	V_58
reg	,	V_4
pcie_sltcap	,	V_131
mvebu_sw_pci_bridge_init	,	F_35
PCI_COMMAND	,	V_88
io_offset	,	V_159
PCIE_MASK_OFF	,	V_32
conf_data	,	V_38
memwin_base	,	V_67
iobaseupper	,	V_59
ret	,	V_49
iowin_size	,	V_62
res	,	V_164
PCI_EXP_LNKCTL	,	V_129
PCISWCAP_EXP_DEVCTL	,	V_118
"failed to parse bus-range property: %d\n"	,	L_18
membase	,	V_66
"PCI I/O"	,	L_4
PCI_EXP_DEVCTL	,	V_119
PCI_ROM_ADDRESS1	,	V_109
PCISWCAP_EXP_LNKCAP2	,	V_140
PCIBIOS_DEVICE_NOT_FOUND	,	V_154
reset_gpio	,	V_209
PCIE_CONF_DATA_OFF	,	V_39
pci_dev	,	V_162
readl_relaxed	,	F_23
ops	,	V_179
readw_relaxed	,	F_22
port	,	V_2
rounddown_pow_of_two	,	F_50
PCIE_WIN04_BASE_OFF	,	F_15
name	,	V_156
mvebu_readl	,	F_3
DT_FLAGS_TO_TYPE	,	F_62
child	,	V_207
bist	,	V_92
mvebu_pcie_del_windows	,	F_27
PCIE_STAT_OFF	,	V_8
cache_line_size	,	V_82
PCISWCAP_EXP_RTCTL	,	V_134
interface	,	V_90
sys	,	V_149
PCISWCAP_EXP_RTSTA	,	V_136
dev_err	,	F_31
rtype	,	V_198
mvebu_pcie_powerdown	,	F_95
align_resource	,	V_181
end	,	V_50
gpiod_set_value_cansleep	,	F_93
PCISWCAP_EXP_SLTCAP2	,	V_142
PCIE_WIN5_BASE_OFF	,	V_19
class	,	V_72
mask	,	V_27
memlimit	,	V_65
PCIE_RC_RTSTA	,	V_137
map_irq	,	V_177
devm_kfree	,	F_89
PCI_COMMAND_MEMORY	,	V_30
start	,	V_64
clk_disable_unprepare	,	F_96
PCI_EXP_LNKCAP	,	V_126
PCI_PRIMARY_BUS	,	V_97
target	,	V_45
of_get_available_child_count	,	F_104
PCI_EXP_DEVCTL_NFERE	,	V_122
mv_mbus_dram_info	,	F_10
mvebu_pcie_msi_enable	,	F_66
setup	,	V_176
mvebu_mbus_del_window	,	F_28
PCISWCAP_EXP_LNKCAP	,	V_125
mvebu_pcie_setup	,	F_42
base	,	V_5
mvebu_pcie_set_local_dev_nr	,	F_8
realio	,	V_157
ENOMEM	,	V_213
dev_get_drvdata	,	F_71
mem_attr	,	V_70
secondary_bus	,	V_100
PCIBIOS_BAD_REGISTER_NUMBER	,	V_43
IORESOURCE_IO	,	V_167
dev_info	,	F_83
mvebu_pcie_hw_rd_conf	,	F_19
PCI_IO_RANGE_TYPE_32	,	V_83
hw	,	V_172
number	,	V_40
round_up	,	F_48
IO_SPACE_LIMIT	,	V_225
dram	,	V_15
clk_put	,	F_74
pci_add_resource	,	F_45
val	,	V_3
clk	,	V_206
io	,	V_63
of_irq_parse_and_map_pci	,	V_178
mem_target	,	V_69
PCI_VENDOR_ID_MARVELL	,	V_75
mvebu_pcie_powerup	,	F_90
secondary_latency_timer	,	V_98
header_type	,	V_80
cmd	,	V_26
PCI_COMMAND_MASTER	,	V_31
mvebu_pcie_port	,	V_1
reset_udelay	,	V_221
status	,	V_84
mvebu_pcie_set_local_bus_nr	,	F_7
PCIE_CONF_ADDR	,	F_20
private_data	,	V_150
msi_ctrl	,	V_173
of_address_to_resource	,	F_55
CONFIG_PCI_MSI	,	F_52
flags	,	V_166
PCI_EXP_DEVCTL_CERE	,	V_123
resource_size_t	,	T_5
range	,	V_190
of_get_property	,	F_59
skip	,	V_210
PCI_PREF_MEMORY_BASE	,	V_105
PCISWCAP_EXP_LIST_ID	,	V_111
PCI_IO_BASE	,	V_102
mvebu_pcie_enable	,	F_51
mvebu_mbus_get_pcie_io_aperture	,	F_101
PCIE_WIN5_CTRL_OFF	,	V_18
clk_prepare_enable	,	F_91
cpuaddr	,	V_197
mvebu_writel	,	F_1
PCIE_STAT_DEV	,	V_13
PCIE_WIN04_CTRL_OFF	,	F_14
of_read_number	,	F_61
err	,	V_144
PCI_IO_BASE_UPPER16	,	V_106
io_target	,	V_6
PCIE_BAR_HI_OFF	,	F_13
EPROBE_DEFER	,	V_214
reset_name	,	V_216
"invalid memory aperture size\n"	,	L_17
pci_sys_data	,	V_148
devm_request_pci_bus_resources	,	F_46
gpio_to_desc	,	F_85
PCI_VENDOR_ID	,	V_87
subordinate_bus	,	V_99
PCISWCAP_EXP_DEVCAP	,	V_115
PCIE_MASK_ENABLE_INTS	,	V_33
EINVAL	,	V_195
GPIOF_OUT_INIT_HIGH	,	V_220
PCI_SLOT	,	F_63
PCIBIOS_MIN_IO	,	V_224
devm_kcalloc	,	F_105
PCISWCAP_EXP_DEVCTL2	,	V_139
iowin_base	,	V_61
udelay	,	F_92
mvebu_pcie_map_registers	,	F_54
iobase	,	V_55
msi	,	V_174
PCISWCAP_EXP_SLTCAP	,	V_130
mvebu_pcie_align_resource	,	F_47
data	,	V_205
pci_common_init_dev	,	F_53
num	,	V_223
mbus_attr	,	V_24
mvebu_pcie_hw_wr_conf	,	F_24
"marvell,pcie-port"	,	L_7
of_pci_find_msi_chip_by_node	,	F_68
size_t	,	T_4
num_cs	,	V_21
pdev	,	V_52
u32	,	T_1
GPIOF_ACTIVE_LOW	,	V_218
"%s: cannot map registers\n"	,	L_19
PCISWCAP_EXP_DEVCAP2	,	V_138
hw_pci	,	V_171
"ranges"	,	L_5
PCIE_DEV_ID_OFF	,	V_77
sysdata	,	V_153
"%s: cannot get tgt/attr for mem window\n"	,	L_11
mvebu_mbus_add_window_remap_by_id	,	F_30
PCIE_DEV_REV_OFF	,	V_79
PCIE_CONF_ADDR_OFF	,	V_41
"Attempt to set IO when IO is disabled\n"	,	L_2
resource	,	V_163
DT_CPUADDR_TO_ATTR	,	F_65
"pcie%d.%d"	,	L_10
mvebu_pcie_setup_wins	,	F_9
mvebu_pcie_find_port	,	F_39
iolimit	,	V_57
revision	,	V_78
SZ_1M	,	V_170
na	,	V_188
PCI_EXP_FLAGS_SLOT	,	V_113
SZ_64K	,	V_168
mvebu_get_tgt_attr	,	F_58
platform_set_drvdata	,	F_99
busn	,	V_161
devm_kzalloc	,	F_98
np	,	V_184
PCI_MEMORY_BASE	,	V_104
nr	,	V_10
nranges	,	V_192
ns	,	V_189
PCISWCAP_EXP_SLTCTL	,	V_132
pcie_rtctl	,	V_135
slot	,	V_196
sys_to_pcie	,	F_38
PCI_STATUS_CAP_LIST	,	V_85
PCIE_CAP_PCIEXP	,	V_116
PCI_EXP_SLTSTA_PDS	,	V_133
mem	,	V_155
mbus_dram_target_id	,	V_25
pci_add_resource_offset	,	F_44
msi_node	,	V_202
mbus_dram_window	,	V_22
IORESOURCE_MEM	,	V_169
attr	,	V_187
value	,	V_86
of_get_named_gpio_flags	,	F_81
lane	,	V_211
of_pci_parse_bus_range	,	F_103
mvebu_pcie_port_clk_put	,	F_73
readl	,	F_4
mvebu_pcie_parse_port	,	F_75
writel	,	F_2
memwin_size	,	V_68
DT_TYPE_IO	,	V_199
PCISWCAP_EXP_SLTCTL2	,	V_143
PCI_CACHE_LINE_SIZE	,	V_91
"%s: cannot get clock\n"	,	L_15
mvebu_pcie_wr_conf	,	F_40
resources	,	V_158
dev_warn	,	F_77
PCI_EXP_LNKCTL_CLKREQ_EN	,	V_146
pci_ioremap_io	,	F_107
writeb	,	F_25
latency_timer	,	V_93
mvebu_pcie_probe	,	F_97
command	,	V_60
pcie_devctl	,	V_124
writew	,	F_26
PCIE_BAR_CTRL_OFF	,	F_11
mvebu_pcie_setup_hw	,	F_18
PCIBIOS_SUCCESSFUL	,	V_42
resource_size	,	F_43
mem_offset	,	V_160
u64	,	T_7
readb_relaxed	,	F_21
min_t	,	F_102
PCI_HEADER_TYPE_BRIDGE	,	V_81
dev_WARN	,	F_33
mvebu_pcie_resume	,	F_72
PCIE_STAT_BUS	,	V_12
IS_ERR	,	F_87
