<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ufl.edu</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>accelerator</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI_REG.OFFSET_BASE_PARAM" spirit:dependency="ADDRBLOCKPARAM_VALUE.S00_AXI_reg.OFFSET_BASE_PARAM">0</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI_REG.OFFSET_HIGH_PARAM" spirit:dependency="ADDRBLOCKPARAM_VALUE.S00_AXI_reg.OFFSET_HIGH_PARAM">0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>accelerator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6c667a5e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>accelerator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0ca019da</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4dd28f02</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>wrapper_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c7763772</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>fclk0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fclk1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fclk2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fclk3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">20</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_32/fifo_32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_32_prog_full/fifo_32_prog_full.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../ip_repo/accelerator_1.0/fifo_generator_1_39/fifo_generator_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_cores/dram_wr_ram1.edn</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_cores/dram_rd_ram1.edn</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_cores/dram_wr_ram0.edn</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AND.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/NOT.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/REGISTER.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/config_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/user_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/memory_map.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/user_app.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/math_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_model.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/accelerator_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/address_generator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_read_ram0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/handshake.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/accelerator_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d974c89a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_32/fifo_32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_32_prog_full/fifo_32_prog_full.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../ip_repo/accelerator_1.0/fifo_generator_1_39/fifo_generator_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AND.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/NOT.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/REGISTER.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/config_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/user_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/memory_map.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/user_app.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/math_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_model.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/accelerator_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/address_generator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_read_ram0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/handshake.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/accelerator_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/data/accelerator.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/data/accelerator.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/src/accelerator.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/src/accelerator.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/src/accelerator_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/accelerator_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/wrapper_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Accelerator template</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">20</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">accelerator_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>accelerator_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-12-16T00:33:49Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ufl.edu:user:accelerator:1.0_ARCHIVE_LOCATION">C:/Users/gstitt/Desktop/rc_class/ip_repo/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d95e8c5_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a949d40_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19a8ff35_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cf86ea0_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2929b770_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@543e9eaf_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d6fadb9_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60da56b8_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@384d5b4_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53f0c976_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ead4ba0_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25cf14af_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f87b37a_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@430153ba_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66e276f9_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@159473d4_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e6c2c2b_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@763ee830_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77902978_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75f4405d_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39ea7ad7_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d830e02_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4765375c_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20b0ca40_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2606ca53_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@511f2761_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36018fe1_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23e8bb67_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19b88141_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21ef3c46_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5df355ed_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a6d6b96_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21d91fcb_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f3060ac_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@656596ae_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@197a95b7_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cb66b6b_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31e06c5f_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@aa02175_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@329d73e4_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48184763_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@375a11a_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@521ee91b_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f8700aa_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@137f2fae_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dd8bd49_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76be651a_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21439278_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7905ee24_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4481bc4f_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bcfb2c0_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11b57f7d_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@167631af_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d811fd2_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ad4c603_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44e15f5b_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53da832a_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43606e18_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ee10784_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76a5002d_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33bf5c6d_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a87c115_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a533cae_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35a579ef_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29eeb3ad_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e1cb39d_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15b2ab00_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@412f6fdd_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2457f6e_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3af9211e_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d2a9a69_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f3b85d_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c0993ef_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1510a7eb_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1543b445_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@459df69_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f38fd41_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19ce4ca9_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d718fae_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15c47d7_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ece0c69_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@343e5db6_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63377204_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7894f17a_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53290fc8_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bc351df_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72a9589a_ARCHIVE_LOCATION">d:/fall2021/RC/PROJECT_DMA/provided_code/dram_test/accelerator_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b1c5cd83"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ebdd79b6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7fa10aaa"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b1ec4633"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="72da4266"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="760df5fd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
