"Cadence Directory" internal none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/.cadence/
"Current Directory" internal none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso
"GUI Flow" internal none virtuoso6
"GUI Preset" internal none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/.preset.autosave
"Job Signature" internal none IPVS_1646493592_23390
"PVS Job Mode" internal none lvs
"Run Directory" internal none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top
"Technology Mapping File" internal none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/pvtech.lib
"Technology Name" internal none "XT018_1243"
"Technology Rule File" internal none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/.technology.rul
"Technology RuleSet" internal none "default"
"PVS Version" internal none 15.22-s262
"Binary Name" internal none ipvs
"PVS Build Date" internal none "Thu Dec 15 17:04:58 PST 2016"
"PVS Job Time" internal none 1646493593
"CDL Out Display Pin Information" internal none ENABLED
"CDL Out Stop List" internal text auCdl
"CDL Out View List" internal text auCdl schematic cmos_sch
"Control File" input text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/pvslvsctl
"DFII version" internal none 6.1.7.0
"Do not check rules files before run" internal none ENABLED
"Extracted Spice File" output text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/filter_top.spi
"Input Layout" input none OA: filter_verif filter_top layout
"Input Schematic" input none OA: filter_verif filter_top schematic
"Intermediate GDSII File" output none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/filter_top.gds
"Intermediate GDSII File creation Errors" output none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/PIPO1.LOG
"Intermediate OASIS File creation Errors" output none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/PIPO1.LOG
"Layout Cell Name" internal none filter_top
"Layout ConvertPin" internal text geometryAndText
"Layout GDSII" input none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/filter_top.gds
"Layout HierDepth" internal none 32
"Layout Layermap" internal text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/.xkit/setup/xt018/cadence/PDK/TECH_XT018_1243/strmInOut.layertable
"Layout Library Name" internal none filter_verif
"Layout MaxVertices" internal none 2048
"Layout NoConvertHalfWidthPath" input none nil
"Layout ObjectMap" internal text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/.xkit/setup/xt018/cadence/PDK/TECH_XT018_1243/strmOutObjects.map
"Layout ReplaceBusBitChar" input none nil
"Layout Scale" internal none 0.001
"Layout TechLib" internal none filter_verif
"Layout Top Cell" internal none filter_top
"Layout View Name" internal none layout
"Output Layout Cellmap I" internal text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/lay_cellMap.txt
"PIPO Log I" log text  /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/PIPO1.LOG
"PIPO Output I" internal text  /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/PIPO1.OUT
"PIPO Setup File I" internal text  /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/pipo1.setup
"PVS Job Log" log text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/pvsuilvs.log
"PVS Job Mode" internal none lvs
"Rule File" input text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/.config.rul
"Rule File" input text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/.technology.rul
"Run Directory" internal none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top
"SI Log" log text  /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/SI.LOG
"SI OSS Directory" internal none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/
"SI Output" log text  /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/SI.OUT
"SI Setup File" internal text  /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/si.env
"Schematic Cell Name" internal none filter_top
"Schematic Library Name" internal none filter_verif
"Schematic Netlist" output text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/filter_top.cdl
"Schematic Top Cell" internal none filter_top
"Schematic View Name" internal none schematic
"Simulator Mode" internal none auCdl
"PVS Version" internal none 15.22-s262
"Binary Name" internal none pvsvirt
"PVS Build Date" internal none "Thu Dec 15 17:04:58 PST 2016"
"PVS Job Time" internal none 1646493605
"Comparison Report" output cls /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/filter_top_lvs.sum.cls
"ERC Result" internal none EMPTY
"ERC Summary" output text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/filter_top.sum
"Extracted Spice File" output text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/filter_top.spi
"Extraction Report" output erc /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/filter_top_lvs.sum
"Extraction Result" internal none CLEAN
"LVS Report Options" internal none -none
"Layout GDSII" input none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/filter_top.gds
"Layout Top Cell" internal none filter_top
"Lvs Replicate Devices" internal none ENABLED
"PVS Job Mode" internal none lvs
"Report MaxResults" internal none 1000
"Rule File" input text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/.config.rul
"Rule File" input text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/.technology.rul
"Run Directory" internal none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/
"SCONNECT RDB" output rdb /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/filter_top.softchk
"Schematic Top Cell" internal none filter_top
"UI Data" internal none ENABLED
"PVS Version" internal none 15.22-s262
"Binary Name" internal none pvs
"PVS Build Date" internal none "Thu Dec 15 17:04:58 PST 2016"
"PVS Job Time" internal none 1646493605
"Comparison Result" internal none MATCH
"LVS Run Name" internal none filter_top_lvs.sum
"Run Directory" internal none /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/
"Schematic Netlist" input text /home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/netlist
"UI Data" internal none ENABLED
"PVS Version" internal none 15.22-s262
"Binary Name" internal none pvsnvn
"PVS Build Date" internal none "Thu Dec 15 17:04:58 PST 2016"
"PVS Job Time" internal none 1646493619
