module bit_8_up_down_counter_load(
    input clk,
    input rst,
    input mode,
    input load,
    input [7:0] din,
    output [7:0] cnt_out
    );
    
    reg [7:0] cnt_out;
    
    always@(posedge clk) begin
    if(rst)
    cnt_out<=0;
    else begin
    if(mode)
    cnt_out<=cnt_out+1;
    else if(!mode)
    cnt_out<=cnt_out-1;
    if(load)
    cnt_out<=din;
    end
    end
    
endmodule
