Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 22 18:15:02 2023
| Host         : fedora running 64-bit Fedora release 34 (Thirty Four)
| Command      : report_timing_summary -max_paths 10 -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.651        0.000                      0                  158        0.187        0.000                      0                  158       49.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              94.651        0.000                      0                  158        0.187        0.000                      0                  158       49.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       94.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.651ns  (required time - arrival time)
  Source:                 main_i/index001_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/index001_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 2.375ns (47.722%)  route 2.602ns (52.278%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 105.168 - 100.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.867     5.629    main_i/clock_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  main_i/index001_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.419     6.048 r  main_i/index001_reg[6]/Q
                         net (fo=2, routed)           0.914     6.962    main_i/index001_reg_n_0_[6]
    SLICE_X108Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     7.791 r  main_i/index001_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.792    main_i/index001_reg[8]_i_2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  main_i/index001_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.909    main_i/index001_reg[12]_i_2_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  main_i/index001_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.026    main_i/index001_reg[16]_i_2_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  main_i/index001_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.143    main_i/index001_reg[20]_i_2_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  main_i/index001_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.260    main_i/index001_reg[24]_i_2_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  main_i/index001_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.377    main_i/index001_reg[28]_i_2_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.596 r  main_i/index001_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.945     9.541    main_i/index001_reg[31]_i_4_n_7
    SLICE_X111Y54        LUT2 (Prop_lut2_I0_O)        0.323     9.864 r  main_i/index001[29]_i_1/O
                         net (fo=1, routed)           0.742    10.606    main_i/index001[29]_i_1_n_0
    SLICE_X109Y53        FDRE                                         r  main_i/index001_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.686   105.168    main_i/clock_IBUF_BUFG
    SLICE_X109Y53        FDRE                                         r  main_i/index001_reg[29]/C
                         clock pessimism              0.435   105.603    
                         clock uncertainty           -0.035   105.568    
    SLICE_X109Y53        FDRE (Setup_fdre_C_D)       -0.311   105.257    main_i/index001_reg[29]
  -------------------------------------------------------------------
                         required time                        105.257    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                 94.651    

Slack (MET) :             95.513ns  (required time - arrival time)
  Source:                 main_i/index001_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/index001_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 2.256ns (51.936%)  route 2.088ns (48.064%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.867     5.629    main_i/clock_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  main_i/index001_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.419     6.048 r  main_i/index001_reg[6]/Q
                         net (fo=2, routed)           0.914     6.962    main_i/index001_reg_n_0_[6]
    SLICE_X108Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     7.791 r  main_i/index001_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.792    main_i/index001_reg[8]_i_2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  main_i/index001_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.909    main_i/index001_reg[12]_i_2_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  main_i/index001_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.026    main_i/index001_reg[16]_i_2_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  main_i/index001_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.143    main_i/index001_reg[20]_i_2_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  main_i/index001_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.260    main_i/index001_reg[24]_i_2_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.499 r  main_i/index001_reg[28]_i_2/O[2]
                         net (fo=1, routed)           1.173     9.672    main_i/index001_reg[28]_i_2_n_5
    SLICE_X105Y52        LUT2 (Prop_lut2_I0_O)        0.301     9.973 r  main_i/index001[27]_i_1/O
                         net (fo=1, routed)           0.000     9.973    main_i/index001[27]_i_1_n_0
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.613   105.095    main_i/clock_IBUF_BUFG
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[27]/C
                         clock pessimism              0.394   105.489    
                         clock uncertainty           -0.035   105.454    
    SLICE_X105Y52        FDRE (Setup_fdre_C_D)        0.032   105.486    main_i/index001_reg[27]
  -------------------------------------------------------------------
                         required time                        105.486    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                 95.513    

Slack (MET) :             95.513ns  (required time - arrival time)
  Source:                 main_i/state_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/index001_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.704ns (17.149%)  route 3.401ns (82.851%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.868     5.630    main_i/clock_IBUF_BUFG
    SLICE_X113Y53        FDSE                                         r  main_i/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDSE (Prop_fdse_C_Q)         0.456     6.086 f  main_i/state_reg[4]/Q
                         net (fo=32, routed)          1.564     7.651    main_i/state[4]
    SLICE_X113Y51        LUT2 (Prop_lut2_I0_O)        0.124     7.775 f  main_i/index001[31]_i_3/O
                         net (fo=1, routed)           0.402     8.177    main_i/index001[31]_i_3_n_0
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     8.301 r  main_i/index001[31]_i_1/O
                         net (fo=32, routed)          1.434     9.736    main_i/index001
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.613   105.095    main_i/clock_IBUF_BUFG
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[13]/C
                         clock pessimism              0.394   105.489    
                         clock uncertainty           -0.035   105.454    
    SLICE_X105Y52        FDRE (Setup_fdre_C_CE)      -0.205   105.249    main_i/index001_reg[13]
  -------------------------------------------------------------------
                         required time                        105.249    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                 95.513    

Slack (MET) :             95.513ns  (required time - arrival time)
  Source:                 main_i/state_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/index001_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.704ns (17.149%)  route 3.401ns (82.851%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.868     5.630    main_i/clock_IBUF_BUFG
    SLICE_X113Y53        FDSE                                         r  main_i/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDSE (Prop_fdse_C_Q)         0.456     6.086 f  main_i/state_reg[4]/Q
                         net (fo=32, routed)          1.564     7.651    main_i/state[4]
    SLICE_X113Y51        LUT2 (Prop_lut2_I0_O)        0.124     7.775 f  main_i/index001[31]_i_3/O
                         net (fo=1, routed)           0.402     8.177    main_i/index001[31]_i_3_n_0
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     8.301 r  main_i/index001[31]_i_1/O
                         net (fo=32, routed)          1.434     9.736    main_i/index001
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.613   105.095    main_i/clock_IBUF_BUFG
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[15]/C
                         clock pessimism              0.394   105.489    
                         clock uncertainty           -0.035   105.454    
    SLICE_X105Y52        FDRE (Setup_fdre_C_CE)      -0.205   105.249    main_i/index001_reg[15]
  -------------------------------------------------------------------
                         required time                        105.249    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                 95.513    

Slack (MET) :             95.513ns  (required time - arrival time)
  Source:                 main_i/state_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/index001_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.704ns (17.149%)  route 3.401ns (82.851%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.868     5.630    main_i/clock_IBUF_BUFG
    SLICE_X113Y53        FDSE                                         r  main_i/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDSE (Prop_fdse_C_Q)         0.456     6.086 f  main_i/state_reg[4]/Q
                         net (fo=32, routed)          1.564     7.651    main_i/state[4]
    SLICE_X113Y51        LUT2 (Prop_lut2_I0_O)        0.124     7.775 f  main_i/index001[31]_i_3/O
                         net (fo=1, routed)           0.402     8.177    main_i/index001[31]_i_3_n_0
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     8.301 r  main_i/index001[31]_i_1/O
                         net (fo=32, routed)          1.434     9.736    main_i/index001
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.613   105.095    main_i/clock_IBUF_BUFG
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[19]/C
                         clock pessimism              0.394   105.489    
                         clock uncertainty           -0.035   105.454    
    SLICE_X105Y52        FDRE (Setup_fdre_C_CE)      -0.205   105.249    main_i/index001_reg[19]
  -------------------------------------------------------------------
                         required time                        105.249    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                 95.513    

Slack (MET) :             95.513ns  (required time - arrival time)
  Source:                 main_i/state_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/index001_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.704ns (17.149%)  route 3.401ns (82.851%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.868     5.630    main_i/clock_IBUF_BUFG
    SLICE_X113Y53        FDSE                                         r  main_i/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDSE (Prop_fdse_C_Q)         0.456     6.086 f  main_i/state_reg[4]/Q
                         net (fo=32, routed)          1.564     7.651    main_i/state[4]
    SLICE_X113Y51        LUT2 (Prop_lut2_I0_O)        0.124     7.775 f  main_i/index001[31]_i_3/O
                         net (fo=1, routed)           0.402     8.177    main_i/index001[31]_i_3_n_0
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     8.301 r  main_i/index001[31]_i_1/O
                         net (fo=32, routed)          1.434     9.736    main_i/index001
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.613   105.095    main_i/clock_IBUF_BUFG
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[21]/C
                         clock pessimism              0.394   105.489    
                         clock uncertainty           -0.035   105.454    
    SLICE_X105Y52        FDRE (Setup_fdre_C_CE)      -0.205   105.249    main_i/index001_reg[21]
  -------------------------------------------------------------------
                         required time                        105.249    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                 95.513    

Slack (MET) :             95.513ns  (required time - arrival time)
  Source:                 main_i/state_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/index001_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.704ns (17.149%)  route 3.401ns (82.851%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.868     5.630    main_i/clock_IBUF_BUFG
    SLICE_X113Y53        FDSE                                         r  main_i/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDSE (Prop_fdse_C_Q)         0.456     6.086 f  main_i/state_reg[4]/Q
                         net (fo=32, routed)          1.564     7.651    main_i/state[4]
    SLICE_X113Y51        LUT2 (Prop_lut2_I0_O)        0.124     7.775 f  main_i/index001[31]_i_3/O
                         net (fo=1, routed)           0.402     8.177    main_i/index001[31]_i_3_n_0
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     8.301 r  main_i/index001[31]_i_1/O
                         net (fo=32, routed)          1.434     9.736    main_i/index001
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.613   105.095    main_i/clock_IBUF_BUFG
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[25]/C
                         clock pessimism              0.394   105.489    
                         clock uncertainty           -0.035   105.454    
    SLICE_X105Y52        FDRE (Setup_fdre_C_CE)      -0.205   105.249    main_i/index001_reg[25]
  -------------------------------------------------------------------
                         required time                        105.249    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                 95.513    

Slack (MET) :             95.513ns  (required time - arrival time)
  Source:                 main_i/state_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/index001_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.704ns (17.149%)  route 3.401ns (82.851%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.868     5.630    main_i/clock_IBUF_BUFG
    SLICE_X113Y53        FDSE                                         r  main_i/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDSE (Prop_fdse_C_Q)         0.456     6.086 f  main_i/state_reg[4]/Q
                         net (fo=32, routed)          1.564     7.651    main_i/state[4]
    SLICE_X113Y51        LUT2 (Prop_lut2_I0_O)        0.124     7.775 f  main_i/index001[31]_i_3/O
                         net (fo=1, routed)           0.402     8.177    main_i/index001[31]_i_3_n_0
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     8.301 r  main_i/index001[31]_i_1/O
                         net (fo=32, routed)          1.434     9.736    main_i/index001
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.613   105.095    main_i/clock_IBUF_BUFG
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[27]/C
                         clock pessimism              0.394   105.489    
                         clock uncertainty           -0.035   105.454    
    SLICE_X105Y52        FDRE (Setup_fdre_C_CE)      -0.205   105.249    main_i/index001_reg[27]
  -------------------------------------------------------------------
                         required time                        105.249    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                 95.513    

Slack (MET) :             95.513ns  (required time - arrival time)
  Source:                 main_i/state_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/index001_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.704ns (17.149%)  route 3.401ns (82.851%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.868     5.630    main_i/clock_IBUF_BUFG
    SLICE_X113Y53        FDSE                                         r  main_i/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDSE (Prop_fdse_C_Q)         0.456     6.086 f  main_i/state_reg[4]/Q
                         net (fo=32, routed)          1.564     7.651    main_i/state[4]
    SLICE_X113Y51        LUT2 (Prop_lut2_I0_O)        0.124     7.775 f  main_i/index001[31]_i_3/O
                         net (fo=1, routed)           0.402     8.177    main_i/index001[31]_i_3_n_0
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     8.301 r  main_i/index001[31]_i_1/O
                         net (fo=32, routed)          1.434     9.736    main_i/index001
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.613   105.095    main_i/clock_IBUF_BUFG
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[8]/C
                         clock pessimism              0.394   105.489    
                         clock uncertainty           -0.035   105.454    
    SLICE_X105Y52        FDRE (Setup_fdre_C_CE)      -0.205   105.249    main_i/index001_reg[8]
  -------------------------------------------------------------------
                         required time                        105.249    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                 95.513    

Slack (MET) :             95.513ns  (required time - arrival time)
  Source:                 main_i/state_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/index001_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.704ns (17.149%)  route 3.401ns (82.851%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.868     5.630    main_i/clock_IBUF_BUFG
    SLICE_X113Y53        FDSE                                         r  main_i/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDSE (Prop_fdse_C_Q)         0.456     6.086 f  main_i/state_reg[4]/Q
                         net (fo=32, routed)          1.564     7.651    main_i/state[4]
    SLICE_X113Y51        LUT2 (Prop_lut2_I0_O)        0.124     7.775 f  main_i/index001[31]_i_3/O
                         net (fo=1, routed)           0.402     8.177    main_i/index001[31]_i_3_n_0
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     8.301 r  main_i/index001[31]_i_1/O
                         net (fo=32, routed)          1.434     9.736    main_i/index001
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.613   105.095    main_i/clock_IBUF_BUFG
    SLICE_X105Y52        FDRE                                         r  main_i/index001_reg[9]/C
                         clock pessimism              0.394   105.489    
                         clock uncertainty           -0.035   105.454    
    SLICE_X105Y52        FDRE (Setup_fdre_C_CE)      -0.205   105.249    main_i/index001_reg[9]
  -------------------------------------------------------------------
                         required time                        105.249    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                 95.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_i/done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.639     1.736    main_i/clock_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  main_i/done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     1.877 f  main_i/done_int_reg/Q
                         net (fo=5, routed)           0.134     2.011    main_i/done_OBUF
    SLICE_X112Y51        LUT6 (Prop_lut6_I0_O)        0.045     2.056 r  main_i/busy_i_2/O
                         net (fo=1, routed)           0.000     2.056    main_i/busy_i_2_n_0
    SLICE_X112Y51        FDRE                                         r  main_i/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.911     2.105    main_i/clock_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  main_i/busy_reg/C
                         clock pessimism             -0.356     1.749    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.120     1.869    main_i/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 main_i/temporary0018_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/var14_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.638     1.735    main_i/clock_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  main_i/temporary0018_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.148     1.883 r  main_i/temporary0018_reg[1]/Q
                         net (fo=2, routed)           0.071     1.954    main_i/temporary0018[1]
    SLICE_X112Y54        LUT3 (Prop_lut3_I0_O)        0.098     2.052 r  main_i/var14_i_1/O
                         net (fo=1, routed)           0.000     2.052    main_i/var14_i_1_n_0
    SLICE_X112Y54        FDRE                                         r  main_i/var14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.910     2.104    main_i/clock_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  main_i/var14_reg/C
                         clock pessimism             -0.369     1.735    
    SLICE_X112Y54        FDRE (Hold_fdre_C_D)         0.121     1.856    main_i/var14_reg
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 main_i/temporary0001_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/var5_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.477%)  route 0.126ns (37.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.638     1.735    main_i/clock_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  main_i/temporary0001_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.164     1.899 r  main_i/temporary0001_reg[1]/Q
                         net (fo=2, routed)           0.126     2.024    main_i/temporary0001_reg_n_0_[1]
    SLICE_X112Y54        LUT3 (Prop_lut3_I0_O)        0.045     2.069 r  main_i/var5_i_1/O
                         net (fo=1, routed)           0.000     2.069    main_i/var5_i_1_n_0
    SLICE_X112Y54        FDRE                                         r  main_i/var5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.910     2.104    main_i/clock_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  main_i/var5_reg/C
                         clock pessimism             -0.369     1.735    
    SLICE_X112Y54        FDRE (Hold_fdre_C_D)         0.121     1.856    main_i/var5_reg
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main_i/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/state_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.130%)  route 0.171ns (47.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.638     1.735    main_i/clock_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  main_i/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     1.876 f  main_i/state_reg[3]/Q
                         net (fo=35, routed)          0.171     2.047    main_i/state[3]
    SLICE_X110Y54        LUT6 (Prop_lut6_I2_O)        0.045     2.092 r  main_i/state[5]_i_3/O
                         net (fo=1, routed)           0.000     2.092    main_i/state[5]_i_3_n_0
    SLICE_X110Y54        FDSE                                         r  main_i/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.910     2.104    main_i/clock_IBUF_BUFG
    SLICE_X110Y54        FDSE                                         r  main_i/state_reg[5]/C
                         clock pessimism             -0.356     1.748    
    SLICE_X110Y54        FDSE (Hold_fdse_C_D)         0.092     1.840    main_i/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_i/tempint000_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/tempint000_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.639     1.736    main_i/clock_IBUF_BUFG
    SLICE_X111Y51        FDRE                                         r  main_i/tempint000_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  main_i/tempint000_reg[2]/Q
                         net (fo=3, routed)           0.168     2.045    main_i/tempint000_reg_n_0_[2]
    SLICE_X111Y51        LUT6 (Prop_lut6_I5_O)        0.045     2.090 r  main_i/tempint000[2]_i_1/O
                         net (fo=1, routed)           0.000     2.090    main_i/tempint000[2]_i_1_n_0
    SLICE_X111Y51        FDRE                                         r  main_i/tempint000_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.911     2.105    main_i/clock_IBUF_BUFG
    SLICE_X111Y51        FDRE                                         r  main_i/tempint000_reg[2]/C
                         clock pessimism             -0.369     1.736    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.091     1.827    main_i/tempint000_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_i/tempint001_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/tempint001_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.639     1.736    main_i/clock_IBUF_BUFG
    SLICE_X111Y51        FDRE                                         r  main_i/tempint001_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  main_i/tempint001_reg[2]/Q
                         net (fo=5, routed)           0.170     2.047    main_i/tempint001_reg_n_0_[2]
    SLICE_X111Y51        LUT6 (Prop_lut6_I5_O)        0.045     2.092 r  main_i/tempint001[2]_i_1/O
                         net (fo=1, routed)           0.000     2.092    main_i/tempint001[2]_i_1_n_0
    SLICE_X111Y51        FDRE                                         r  main_i/tempint001_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.911     2.105    main_i/clock_IBUF_BUFG
    SLICE_X111Y51        FDRE                                         r  main_i/tempint001_reg[2]/C
                         clock pessimism             -0.369     1.736    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.092     1.828    main_i/tempint001_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_i/var1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/var1_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.638     1.735    main_i/clock_IBUF_BUFG
    SLICE_X111Y53        FDRE                                         r  main_i/var1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDRE (Prop_fdre_C_Q)         0.141     1.876 r  main_i/var1_reg/Q
                         net (fo=4, routed)           0.179     2.055    main_i/var1
    SLICE_X111Y53        LUT6 (Prop_lut6_I5_O)        0.045     2.100 r  main_i/var1_i_1/O
                         net (fo=1, routed)           0.000     2.100    main_i/var1_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  main_i/var1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.910     2.104    main_i/clock_IBUF_BUFG
    SLICE_X111Y53        FDRE                                         r  main_i/var1_reg/C
                         clock pessimism             -0.369     1.735    
    SLICE_X111Y53        FDRE (Hold_fdre_C_D)         0.091     1.826    main_i/var1_reg
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 main_i/var4_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/var4_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.638     1.735    main_i/clock_IBUF_BUFG
    SLICE_X111Y53        FDRE                                         r  main_i/var4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDRE (Prop_fdre_C_Q)         0.141     1.876 r  main_i/var4_reg/Q
                         net (fo=6, routed)           0.181     2.057    main_i/var4
    SLICE_X111Y53        LUT6 (Prop_lut6_I5_O)        0.045     2.102 r  main_i/var4_i_1/O
                         net (fo=1, routed)           0.000     2.102    main_i/var4_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  main_i/var4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.910     2.104    main_i/clock_IBUF_BUFG
    SLICE_X111Y53        FDRE                                         r  main_i/var4_reg/C
                         clock pessimism             -0.369     1.735    
    SLICE_X111Y53        FDRE (Hold_fdre_C_D)         0.092     1.827    main_i/var4_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 main_i/v004_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/v004_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.639     1.736    main_i/clock_IBUF_BUFG
    SLICE_X113Y52        FDRE                                         r  main_i/v004_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  main_i/v004_i_reg[0]/Q
                         net (fo=3, routed)           0.182     2.059    main_i/var60[2]
    SLICE_X113Y52        LUT6 (Prop_lut6_I5_O)        0.045     2.104 r  main_i/v004_i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.104    main_i/v004_i[0]_i_1_n_0
    SLICE_X113Y52        FDRE                                         r  main_i/v004_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.911     2.105    main_i/clock_IBUF_BUFG
    SLICE_X113Y52        FDRE                                         r  main_i/v004_i_reg[0]/C
                         clock pessimism             -0.369     1.736    
    SLICE_X113Y52        FDRE (Hold_fdre_C_D)         0.092     1.828    main_i/v004_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 main_i/done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.453%)  route 0.203ns (52.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.639     1.736    main_i/clock_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  main_i/done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  main_i/done_int_reg/Q
                         net (fo=5, routed)           0.203     2.080    main_i/done_OBUF
    SLICE_X113Y51        LUT4 (Prop_lut4_I3_O)        0.042     2.122 r  main_i/done_int_i_1/O
                         net (fo=1, routed)           0.000     2.122    main_i/done_int_i_1_n_0
    SLICE_X113Y51        FDRE                                         r  main_i/done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.911     2.105    main_i/clock_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  main_i/done_int_reg/C
                         clock pessimism             -0.369     1.736    
    SLICE_X113Y51        FDRE (Hold_fdre_C_D)         0.105     1.841    main_i/done_int_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y51  main_i/busy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X113Y51  main_i/done_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y49  main_i/index000_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X110Y52  main_i/index000_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y55  main_i/index000_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X110Y52  main_i/index000_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y54  main_i/index000_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X111Y52  main_i/index000_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X105Y53  main_i/index000_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y55  main_i/index000_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  main_i/index000_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  main_i/index000_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  main_i/index000_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y55  main_i/index000_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  main_i/index000_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  main_i/index000_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y55  main_i/index000_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  main_i/index000_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  main_i/index000_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y49  main_i/index000_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y55  main_i/index000_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  main_i/index000_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y53  main_i/index000_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  main_i/index000_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  main_i/index000_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y49  main_i/index000_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y55  main_i/index000_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  main_i/index000_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y54  main_i/index000_reg[22]/C



