# MIPS pipelined datapath with data hazard solution and 2 level cache memory

A simple VHDL implementation of a MIPS pipelined datapath with data hazard solution and 2 level cache memory.

In the doc.pdf some basic implementation notes (partially in italian) can be founded 
