{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697734600081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697734600089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 23:56:39 2023 " "Processing started: Thu Oct 19 23:56:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697734600089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697734600089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_lab3 -c top_lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_lab3 -c top_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697734600089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697734602295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697734602296 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 top_lab3.sv(27) " "Verilog HDL Expression warning at top_lab3.sv(27): truncated literal to match 24 bits" {  } { { "top_lab3.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697734624933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_lab3.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_lab3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_lab3 " "Found entity 1: top_lab3" {  } { { "top_lab3.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697734624942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697734624942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697734624946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697734624946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697734624958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697734624958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfshr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfshr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfshr " "Found entity 1: lfshr" {  } { { "lfshr.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/lfshr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697734624968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697734624968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifoctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fifoctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoctrl " "Found entity 1: fifoctrl" {  } { { "fifoctrl.v" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/fifoctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697734624984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697734624984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider_1hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider_1hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider_1Hz " "Found entity 1: clockDivider_1Hz" {  } { { "clockDivider_1Hz.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/clockDivider_1Hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697734625001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697734625001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider_0_5hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider_0_5hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider_0_5Hz " "Found entity 1: clockDivider_0_5Hz" {  } { { "clockDivider_0_5Hz.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/clockDivider_0_5Hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697734625018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697734625018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtohex.sv 2 2 " "Found 2 design units, including 2 entities, in source file bcdtohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdtohex " "Found entity 1: bcdtohex" {  } { { "bcdtohex.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/bcdtohex.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697734625033 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDtoSevenSegmentTest " "Found entity 2: BCDtoSevenSegmentTest" {  } { { "bcdtohex.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/bcdtohex.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697734625033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697734625033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_lab3 " "Elaborating entity \"top_lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697734625189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider_0_5Hz clockDivider_0_5Hz:clkw " "Elaborating entity \"clockDivider_0_5Hz\" for hierarchy \"clockDivider_0_5Hz:clkw\"" {  } { { "top_lab3.sv" "clkw" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697734625211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider_1Hz clockDivider_1Hz:clkr " "Elaborating entity \"clockDivider_1Hz\" for hierarchy \"clockDivider_1Hz:clkr\"" {  } { { "top_lab3.sv" "clkr" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697734625230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfshr lfshr:ran " "Elaborating entity \"lfshr\" for hierarchy \"lfshr:ran\"" {  } { { "top_lab3.sv" "ran" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697734625247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:memory " "Elaborating entity \"RAM\" for hierarchy \"RAM:memory\"" {  } { { "top_lab3.sv" "memory" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697734625269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:memory\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/RAM.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697734625498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:memory\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/RAM.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697734625515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697734625515 ""}  } { { "RAM.v" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/RAM.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697734625515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l8t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l8t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l8t1 " "Found entity 1: altsyncram_l8t1" {  } { { "db/altsyncram_l8t1.tdf" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/db/altsyncram_l8t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697734625606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697734625606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l8t1 RAM:memory\|altsyncram:altsyncram_component\|altsyncram_l8t1:auto_generated " "Elaborating entity \"altsyncram_l8t1\" for hierarchy \"RAM:memory\|altsyncram:altsyncram_component\|altsyncram_l8t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697734625606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifoctrl fifoctrl:controller " "Elaborating entity \"fifoctrl\" for hierarchy \"fifoctrl:controller\"" {  } { { "top_lab3.sv" "controller" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697734625625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:select " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:select\"" {  } { { "top_lab3.sv" "select" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697734625640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdtohex bcdtohex:h5 " "Elaborating entity \"bcdtohex\" for hierarchy \"bcdtohex:h5\"" {  } { { "top_lab3.sv" "h5" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697734625653 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 1 " "Ignored assignment(s) for \"SW\[1\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626454 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 2 " "Ignored assignment(s) for \"SW\[2\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 3 " "Ignored assignment(s) for \"SW\[3\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 4 " "Ignored assignment(s) for \"SW\[4\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 5 " "Ignored assignment(s) for \"SW\[5\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 6 " "Ignored assignment(s) for \"SW\[6\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 7 " "Ignored assignment(s) for \"SW\[7\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 8 " "Ignored assignment(s) for \"SW\[8\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 9 " "Ignored assignment(s) for \"SW\[9\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 0 " "Ignored assignment(s) for \"SW\[0\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 1 " "Ignored assignment(s) for \"SW\[1\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 2 " "Ignored assignment(s) for \"SW\[2\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 3 " "Ignored assignment(s) for \"SW\[3\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 4 " "Ignored assignment(s) for \"SW\[4\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626455 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 5 " "Ignored assignment(s) for \"SW\[5\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626456 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 6 " "Ignored assignment(s) for \"SW\[6\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626456 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 7 " "Ignored assignment(s) for \"SW\[7\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626456 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 8 " "Ignored assignment(s) for \"SW\[8\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626456 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "SW 9 " "Ignored assignment(s) for \"SW\[9\]\" because \"SW\" is not a bus or array" {  } { { "top_lab3.sv" "SW" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/top_lab3.sv" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1697734626456 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697734626479 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lfshr.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/lfshr.sv" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1697734626497 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1697734626497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697734626645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697734627320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697734627320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697734627580 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697734627580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "224 " "Implemented 224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697734627580 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1697734627580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697734627580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697734627596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 23:57:07 2023 " "Processing ended: Thu Oct 19 23:57:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697734627596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697734627596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697734627596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697734627596 ""}
