#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 15 00:07:42 2025
# Process ID: 43916
# Current directory: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2156 C:\Users\ASUS TUF\Documents\Vivado\Nano_Alts\Lower1\Lab10.xpr
# Log file: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/vivado.log
# Journal file: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.xpr}
update_compile_order -fileset sources_1
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_0 -dir {c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip}
set_property -dict [list CONFIG.Implementation {DSP48} CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {4} CONFIG.B_Width {4} CONFIG.Add_Mode {Add_Subtract} CONFIG.Latency {0} CONFIG.B_Constant {false} CONFIG.A_Width {4} CONFIG.B_Width {4} CONFIG.Out_Width {4} CONFIG.B_Value {0000}] [get_ips c_addsub_0]
generate_target {instantiation_template} [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
launch_runs -jobs 8 c_addsub_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -directory {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files} -ipstatic_source_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/questa} {riviera=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_Out {true} CONFIG.Bypass {false}] [get_ips c_addsub_0]
generate_target all [get_files  {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -no_script -sync -force -quiet
reset_run c_addsub_0_synth_1
launch_runs -jobs 8 c_addsub_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -directory {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files} -ipstatic_source_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/questa} {riviera=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CE {false} CONFIG.C_In {true}] [get_ips c_addsub_0]
generate_target all [get_files  {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -no_script -sync -force -quiet
reset_run c_addsub_0_synth_1
launch_runs -jobs 8 c_addsub_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -directory {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files} -ipstatic_source_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/questa} {riviera=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_In {false}] [get_ips c_addsub_0]
generate_target all [get_files  {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -no_script -sync -force -quiet
reset_run c_addsub_0_synth_1
launch_runs -jobs 8 c_addsub_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -directory {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files} -ipstatic_source_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/questa} {riviera=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_In {true}] [get_ips c_addsub_0]
set_property -dict [list CONFIG.C_In {false} CONFIG.C_Out {true}] [get_ips c_addsub_0]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Test_AU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg}
source Test_AU.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Test_AU.tcl
close_sim
launch_simulation
source Test_AU.tcl
close_sim
launch_simulation
source Test_AU.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Test_Comp [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source Test_Comp.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close [ open {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/PC_Inc_Behav.vhd} w ]
add_files {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/PC_Inc_Behav.vhd}}
update_compile_order -fileset sources_1
report_utilization -name utilization_2
report_utilization -name utilization_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Test_Comp.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top NanoProcessor [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
report_utilization -name utilization_1
report_utilization -name utilization_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Computer [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Program_ROM.vhd}}]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
report_utilization -name utilization_1
close_sim
launch_simulation
source Test_Comp.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
report_utilization -name utilization_2
close_sim
launch_simulation
source Test_Comp.tcl
close_sim
launch_simulation
source Test_Comp.tcl
close_sim
launch_simulation
source Test_Comp.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Test_Comp.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
report_utilization -name utilization_3
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_sim
launch_simulation
source Test_Comp.tcl
close_sim
launch_simulation
source Test_Comp.tcl
close_sim
launch_simulation
source Test_Comp.tcl
close_sim
close_sim
