Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 28 14:37:49 2025
| Host         : echo-x250 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.260        0.000                      0                  265        0.205        0.000                      0                  265        4.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.260        0.000                      0                  265        0.205        0.000                      0                  265        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 current_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.349ns (35.964%)  route 2.402ns (64.036%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.390     4.600    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y90         FDRE                                         r  current_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.433     5.033 r  current_number_reg[4]/Q
                         net (fo=17, routed)          1.145     6.178    uart_rx_inst/current_number_reg[4]
    SLICE_X11Y93         LUT2 (Prop_lut2_I1_O)        0.105     6.283 r  uart_rx_inst/current_number[6]_i_7/O
                         net (fo=1, routed)           0.000     6.283    uart_rx_inst/current_number[6]_i_7_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     6.736 r  uart_rx_inst/current_number_reg[6]_i_3/O[2]
                         net (fo=1, routed)           0.698     7.434    uart_rx_inst/current_number_reg[6]_i_3_n_5
    SLICE_X10Y93         LUT4 (Prop_lut4_I0_O)        0.253     7.687 r  uart_rx_inst/current_number[6]_i_2/O
                         net (fo=1, routed)           0.560     8.246    uart_rx_inst/current_number[6]_i_2_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.105     8.351 r  uart_rx_inst/current_number[6]_i_1/O
                         net (fo=1, routed)           0.000     8.351    uart_rx_inst_n_5
    SLICE_X10Y93         FDRE                                         r  current_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.280    14.332    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  current_number_reg[6]/C
                         clock pessimism              0.243    14.574    
                         clock uncertainty           -0.035    14.539    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.072    14.611    current_number_reg[6]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.748ns (23.747%)  route 2.402ns (76.253%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.457     4.667    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.100 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.817     5.917    counter[11]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.105     6.022 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.205     6.227    counter[31]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.105     6.332 r  counter[31]_i_3/O
                         net (fo=2, routed)           0.634     6.966    counter[31]_i_3_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.746     7.817    p_0_in
    SLICE_X2Y86          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.345    14.397    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.243    14.639    
                         clock uncertainty           -0.035    14.604    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.423    14.181    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.748ns (23.747%)  route 2.402ns (76.253%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.457     4.667    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.100 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.817     5.917    counter[11]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.105     6.022 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.205     6.227    counter[31]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.105     6.332 r  counter[31]_i_3/O
                         net (fo=2, routed)           0.634     6.966    counter[31]_i_3_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.746     7.817    p_0_in
    SLICE_X2Y86          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.345    14.397    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.243    14.639    
                         clock uncertainty           -0.035    14.604    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.423    14.181    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.748ns (23.747%)  route 2.402ns (76.253%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.457     4.667    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.100 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.817     5.917    counter[11]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.105     6.022 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.205     6.227    counter[31]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.105     6.332 r  counter[31]_i_3/O
                         net (fo=2, routed)           0.634     6.966    counter[31]_i_3_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.746     7.817    p_0_in
    SLICE_X2Y86          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.345    14.397    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.243    14.639    
                         clock uncertainty           -0.035    14.604    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.423    14.181    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.748ns (23.747%)  route 2.402ns (76.253%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.457     4.667    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.100 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.817     5.917    counter[11]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.105     6.022 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.205     6.227    counter[31]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.105     6.332 r  counter[31]_i_3/O
                         net (fo=2, routed)           0.634     6.966    counter[31]_i_3_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.746     7.817    p_0_in
    SLICE_X2Y86          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.345    14.397    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.243    14.639    
                         clock uncertainty           -0.035    14.604    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.423    14.181    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.748ns (23.785%)  route 2.397ns (76.215%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.457     4.667    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.100 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.817     5.917    counter[11]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.105     6.022 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.205     6.227    counter[31]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.105     6.332 r  counter[31]_i_3/O
                         net (fo=2, routed)           0.634     6.966    counter[31]_i_3_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.741     7.812    p_0_in
    SLICE_X2Y93          FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.423    14.185    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.748ns (23.785%)  route 2.397ns (76.215%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.457     4.667    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.100 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.817     5.917    counter[11]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.105     6.022 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.205     6.227    counter[31]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.105     6.332 r  counter[31]_i_3/O
                         net (fo=2, routed)           0.634     6.966    counter[31]_i_3_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.741     7.812    p_0_in
    SLICE_X2Y93          FDRE                                         r  counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.423    14.185    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.748ns (23.785%)  route 2.397ns (76.215%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.457     4.667    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.100 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.817     5.917    counter[11]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.105     6.022 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.205     6.227    counter[31]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.105     6.332 r  counter[31]_i_3/O
                         net (fo=2, routed)           0.634     6.966    counter[31]_i_3_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.741     7.812    p_0_in
    SLICE_X2Y93          FDRE                                         r  counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.423    14.185    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.748ns (24.546%)  route 2.299ns (75.454%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.457     4.667    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.100 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.817     5.917    counter[11]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.105     6.022 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.205     6.227    counter[31]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.105     6.332 r  counter[31]_i_3/O
                         net (fo=2, routed)           0.634     6.966    counter[31]_i_3_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.643     7.715    p_0_in
    SLICE_X2Y87          FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.346    14.398    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.243    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.423    14.182    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.748ns (24.546%)  route 2.299ns (75.454%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.457     4.667    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.100 f  counter_reg[11]/Q
                         net (fo=2, routed)           0.817     5.917    counter[11]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.105     6.022 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.205     6.227    counter[31]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.105     6.332 r  counter[31]_i_3/O
                         net (fo=2, routed)           0.634     6.966    counter[31]_i_3_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.105     7.071 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.643     7.715    p_0_in
    SLICE_X2Y87          FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.346    14.398    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.243    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.423    14.182    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  6.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uart_rx_inst/bittimer_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/bittimer_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.246ns (75.357%)  route 0.080ns (24.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.575     1.494    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y96         FDSE                                         r  uart_rx_inst/bittimer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDSE (Prop_fdse_C_Q)         0.148     1.642 r  uart_rx_inst/bittimer_reg[5]/Q
                         net (fo=7, routed)           0.080     1.723    uart_rx_inst/bittimer_reg_n_0_[5]
    SLICE_X10Y96         LUT6 (Prop_lut6_I4_O)        0.098     1.821 r  uart_rx_inst/bittimer[7]_i_1/O
                         net (fo=1, routed)           0.000     1.821    uart_rx_inst/bittimer[7]_i_1_n_0
    SLICE_X10Y96         FDSE                                         r  uart_rx_inst/bittimer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.846     2.011    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y96         FDSE                                         r  uart_rx_inst/bittimer_reg[7]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X10Y96         FDSE (Hold_fdse_C_D)         0.121     1.615    uart_rx_inst/bittimer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 btnd_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.227ns (76.161%)  route 0.071ns (23.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  btnd_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  btnd_prev_reg/Q
                         net (fo=2, routed)           0.071     1.719    btnd_prev
    SLICE_X4Y88          LUT6 (Prop_lut6_I2_O)        0.099     1.818 r  current_row[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    current_row[1]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  current_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  current_row_reg[1]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.092     1.612    current_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 btnd_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.227ns (76.208%)  route 0.071ns (23.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  btnd_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  btnd_prev_reg/Q
                         net (fo=2, routed)           0.071     1.719    btnd_prev
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.099     1.818 r  current_row[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    current_row[0]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  current_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  current_row_reg[0]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.091     1.611    current_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart_rx_inst/bittimer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/bittimer_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.246ns (74.875%)  route 0.083ns (25.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.575     1.494    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y95         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDSE (Prop_fdse_C_Q)         0.148     1.642 r  uart_rx_inst/bittimer_reg[0]/Q
                         net (fo=12, routed)          0.083     1.725    uart_rx_inst/bittimer_reg_n_0_[0]
    SLICE_X10Y95         LUT6 (Prop_lut6_I2_O)        0.098     1.823 r  uart_rx_inst/bittimer[6]_i_1/O
                         net (fo=1, routed)           0.000     1.823    uart_rx_inst/bittimer[6]_i_1_n_0
    SLICE_X10Y95         FDSE                                         r  uart_rx_inst/bittimer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.846     2.011    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y95         FDSE                                         r  uart_rx_inst/bittimer_reg[6]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X10Y95         FDSE (Hold_fdse_C_D)         0.120     1.614    uart_rx_inst/bittimer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uart_rx_inst/shreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/shreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.005%)  route 0.159ns (52.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.574     1.493    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  uart_rx_inst/shreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  uart_rx_inst/shreg_reg[4]/Q
                         net (fo=8, routed)           0.159     1.793    uart_rx_inst/shreg[4]
    SLICE_X10Y92         FDRE                                         r  uart_rx_inst/shreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.845     2.010    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  uart_rx_inst/shreg_reg[3]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.063     1.569    uart_rx_inst/shreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_rx_inst/bittimer_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/bittimer_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.346%)  route 0.091ns (28.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.575     1.494    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDSE                                         r  uart_rx_inst/bittimer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDSE (Prop_fdse_C_Q)         0.128     1.622 r  uart_rx_inst/bittimer_reg[3]/Q
                         net (fo=6, routed)           0.091     1.713    uart_rx_inst/bittimer_reg_n_0_[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I4_O)        0.099     1.812 r  uart_rx_inst/bittimer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.812    uart_rx_inst/bittimer[4]_i_1_n_0
    SLICE_X9Y96          FDSE                                         r  uart_rx_inst/bittimer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.846     2.011    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDSE                                         r  uart_rx_inst/bittimer_reg[4]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X9Y96          FDSE (Hold_fdse_C_D)         0.092     1.586    uart_rx_inst/bittimer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 current_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_reg[0,2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.390%)  route 0.149ns (47.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.574     1.493    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y90         FDRE                                         r  current_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  current_number_reg[4]/Q
                         net (fo=17, routed)          0.149     1.806    current_number_reg_n_0_[4]
    SLICE_X11Y89         FDRE                                         r  matrix_reg[0,2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.844     2.009    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y89         FDRE                                         r  matrix_reg[0,2][4]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.066     1.574    matrix_reg[0,2][4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 btnc_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transpose_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.030%)  route 0.162ns (43.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  btnc_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  btnc_prev_reg/Q
                         net (fo=1, routed)           0.162     1.846    btnc_prev
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.043     1.889 r  transpose_mode_i_1/O
                         net (fo=1, routed)           0.000     1.889    transpose_mode_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  transpose_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  transpose_mode_reg/C
                         clock pessimism             -0.515     1.519    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.133     1.652    transpose_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 current_number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_reg[2,1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.569%)  route 0.181ns (52.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.574     1.493    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y90         FDRE                                         r  current_number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  current_number_reg[5]/Q
                         net (fo=17, routed)          0.181     1.838    current_number_reg_n_0_[5]
    SLICE_X9Y90          FDRE                                         r  matrix_reg[2,1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.845     2.010    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  matrix_reg[2,1][5]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.066     1.596    matrix_reg[2,1][5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.281%)  route 0.167ns (47.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.828    counter[0]
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.042     1.870 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    counter[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87     btnc_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     btnd_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     btnu_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     btnc_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     btnc_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     btnd_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     btnd_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     btnu_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     btnu_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     btnc_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     btnc_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     btnd_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     btnd_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     btnu_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     btnu_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transpose_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.049ns  (logic 4.566ns (34.989%)  route 8.483ns (65.011%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.454     4.664    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  transpose_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.433     5.097 r  transpose_mode_reg/Q
                         net (fo=45, routed)          2.130     7.228    transpose_mode
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.333 r  SEG_OUT_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.317     7.650    SEG_OUT_OBUF[6]_inst_i_70_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.105     7.755 r  SEG_OUT_OBUF[6]_inst_i_30/O
                         net (fo=5, routed)           1.132     8.887    SEG_OUT_OBUF[6]_inst_i_30_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.105     8.992 r  SEG_OUT_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           0.944     9.936    SEG_OUT_OBUF[6]_inst_i_18_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.105    10.041 r  SEG_OUT_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.672    10.713    SEG_OUT_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.105    10.818 r  SEG_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.808    11.627    SEG_OUT_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.115    11.742 r  SEG_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.479    14.221    SEG_OUT_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.493    17.713 r  SEG_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.713    SEG_OUT[0]
    T10                                                               r  SEG_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transpose_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.688ns  (logic 4.364ns (34.394%)  route 8.324ns (65.606%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.454     4.664    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  transpose_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.433     5.097 r  transpose_mode_reg/Q
                         net (fo=45, routed)          2.130     7.228    transpose_mode
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.333 r  SEG_OUT_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.317     7.650    SEG_OUT_OBUF[6]_inst_i_70_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.105     7.755 r  SEG_OUT_OBUF[6]_inst_i_30/O
                         net (fo=5, routed)           1.132     8.887    SEG_OUT_OBUF[6]_inst_i_30_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.105     8.992 r  SEG_OUT_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           0.944     9.936    SEG_OUT_OBUF[6]_inst_i_18_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.105    10.041 r  SEG_OUT_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.672    10.713    SEG_OUT_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.105    10.818 r  SEG_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.764    11.582    SEG_OUT_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.105    11.687 r  SEG_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.365    14.052    SEG_OUT_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.301    17.353 r  SEG_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.353    SEG_OUT[1]
    R10                                                               r  SEG_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transpose_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.686ns  (logic 4.545ns (35.829%)  route 8.141ns (64.171%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.454     4.664    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  transpose_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.433     5.097 r  transpose_mode_reg/Q
                         net (fo=45, routed)          2.130     7.228    transpose_mode
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.333 r  SEG_OUT_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.317     7.650    SEG_OUT_OBUF[6]_inst_i_70_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.105     7.755 r  SEG_OUT_OBUF[6]_inst_i_30/O
                         net (fo=5, routed)           1.132     8.887    SEG_OUT_OBUF[6]_inst_i_30_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.105     8.992 r  SEG_OUT_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           0.944     9.936    SEG_OUT_OBUF[6]_inst_i_18_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.105    10.041 r  SEG_OUT_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.672    10.713    SEG_OUT_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.105    10.818 r  SEG_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.810    11.629    SEG_OUT_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I1_O)        0.118    11.747 r  SEG_OUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.135    13.881    SEG_OUT_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.469    17.350 r  SEG_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.350    SEG_OUT[5]
    T11                                                               r  SEG_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transpose_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.431ns  (logic 4.359ns (35.065%)  route 8.072ns (64.935%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.454     4.664    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  transpose_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.433     5.097 r  transpose_mode_reg/Q
                         net (fo=45, routed)          2.130     7.228    transpose_mode
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.333 r  SEG_OUT_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.317     7.650    SEG_OUT_OBUF[6]_inst_i_70_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.105     7.755 r  SEG_OUT_OBUF[6]_inst_i_30/O
                         net (fo=5, routed)           1.132     8.887    SEG_OUT_OBUF[6]_inst_i_30_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.105     8.992 r  SEG_OUT_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           0.944     9.936    SEG_OUT_OBUF[6]_inst_i_18_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.105    10.041 r  SEG_OUT_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.672    10.713    SEG_OUT_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.105    10.818 r  SEG_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.808    11.627    SEG_OUT_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.105    11.732 r  SEG_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.068    13.799    SEG_OUT_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.296    17.095 r  SEG_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.095    SEG_OUT[3]
    K13                                                               r  SEG_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transpose_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.271ns  (logic 4.342ns (35.385%)  route 7.929ns (64.615%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.454     4.664    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  transpose_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.433     5.097 r  transpose_mode_reg/Q
                         net (fo=45, routed)          2.130     7.228    transpose_mode
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.333 r  SEG_OUT_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.317     7.650    SEG_OUT_OBUF[6]_inst_i_70_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.105     7.755 r  SEG_OUT_OBUF[6]_inst_i_30/O
                         net (fo=5, routed)           1.132     8.887    SEG_OUT_OBUF[6]_inst_i_30_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.105     8.992 r  SEG_OUT_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           0.944     9.936    SEG_OUT_OBUF[6]_inst_i_18_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.105    10.041 r  SEG_OUT_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.672    10.713    SEG_OUT_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.105    10.818 r  SEG_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.810    11.629    SEG_OUT_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.105    11.734 r  SEG_OUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.923    13.656    SEG_OUT_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.279    16.935 r  SEG_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.935    SEG_OUT[4]
    P15                                                               r  SEG_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transpose_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.154ns  (logic 4.485ns (36.900%)  route 7.669ns (63.101%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.454     4.664    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  transpose_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.433     5.097 r  transpose_mode_reg/Q
                         net (fo=45, routed)          2.130     7.228    transpose_mode
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.333 r  SEG_OUT_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.317     7.650    SEG_OUT_OBUF[6]_inst_i_70_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.105     7.755 r  SEG_OUT_OBUF[6]_inst_i_30/O
                         net (fo=5, routed)           1.132     8.887    SEG_OUT_OBUF[6]_inst_i_30_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.105     8.992 f  SEG_OUT_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           0.944     9.936    SEG_OUT_OBUF[6]_inst_i_18_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.105    10.041 f  SEG_OUT_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.672    10.713    SEG_OUT_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.105    10.818 f  SEG_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.764    11.582    SEG_OUT_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.126    11.708 r  SEG_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.709    13.417    SEG_OUT_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.401    16.818 r  SEG_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.818    SEG_OUT[2]
    K16                                                               r  SEG_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transpose_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.615ns  (logic 4.346ns (37.417%)  route 7.269ns (62.583%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.454     4.664    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  transpose_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.433     5.097 r  transpose_mode_reg/Q
                         net (fo=45, routed)          2.130     7.228    transpose_mode
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.333 r  SEG_OUT_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.317     7.650    SEG_OUT_OBUF[6]_inst_i_70_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.105     7.755 r  SEG_OUT_OBUF[6]_inst_i_30/O
                         net (fo=5, routed)           1.132     8.887    SEG_OUT_OBUF[6]_inst_i_30_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.105     8.992 r  SEG_OUT_OBUF[6]_inst_i_18/O
                         net (fo=5, routed)           0.944     9.936    SEG_OUT_OBUF[6]_inst_i_18_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I1_O)        0.105    10.041 r  SEG_OUT_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.672    10.713    SEG_OUT_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.105    10.818 r  SEG_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.537    11.355    SEG_OUT_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I1_O)        0.105    11.460 r  SEG_OUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.536    12.996    SEG_OUT_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.283    16.279 r  SEG_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.279    SEG_OUT[6]
    L18                                                               r  SEG_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.736ns  (logic 3.932ns (45.013%)  route 4.803ns (54.987%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.455     4.665    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.379     5.044 f  digit_index_reg[1]/Q
                         net (fo=21, routed)          0.955     6.000    digit_index_reg_n_0_[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.127     6.127 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.848     9.975    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.426    13.401 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.401    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.118ns  (logic 3.907ns (54.887%)  route 3.211ns (45.113%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.455     4.665    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.348     5.013 r  digit_index_reg[2]/Q
                         net (fo=19, routed)          0.761     5.774    digit_index_reg_n_0_[2]
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.239     6.013 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.450     8.464    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.320    11.784 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.784    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 3.783ns (53.241%)  route 3.322ns (46.759%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.455     4.665    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.379     5.044 f  digit_index_reg[1]/Q
                         net (fo=21, routed)          0.901     5.945    digit_index_reg_n_0_[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.105     6.050 r  AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.422     8.472    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.299    11.771 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.771    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.477ns (69.273%)  route 0.655ns (30.727%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.128     1.648 f  digit_index_reg[2]/Q
                         net (fo=19, routed)          0.248     1.896    digit_index_reg_n_0_[2]
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.098     1.994 r  AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.407     2.401    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.652 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.652    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.422ns (62.785%)  route 0.843ns (37.215%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  digit_index_reg[1]/Q
                         net (fo=21, routed)          0.280     1.941    digit_index_reg_n_0_[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.986 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.564     2.549    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.786 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.786    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.509ns (66.253%)  route 0.769ns (33.747%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.128     1.648 f  digit_index_reg[2]/Q
                         net (fo=19, routed)          0.220     1.868    digit_index_reg_n_0_[2]
    SLICE_X5Y89          LUT6 (Prop_lut6_I3_O)        0.098     1.966 r  SEG_OUT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.162     2.128    SEG_OUT_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I2_O)        0.045     2.173 r  SEG_OUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.560    SEG_OUT_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.798 r  SEG_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.798    SEG_OUT[6]
    L18                                                               r  SEG_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.504ns (64.638%)  route 0.823ns (35.362%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  digit_index_reg[0]/Q
                         net (fo=21, routed)          0.141     1.802    digit_index_reg_n_0_[0]
    SLICE_X5Y89          LUT3 (Prop_lut3_I2_O)        0.048     1.850 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.532    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     3.847 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.847    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.489ns (63.728%)  route 0.848ns (36.272%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  digit_index_reg[1]/Q
                         net (fo=21, routed)          0.272     1.933    digit_index_reg_n_0_[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.045     1.978 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.576     2.554    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.857 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.857    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.501ns (62.698%)  route 0.893ns (37.302%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  digit_index_reg[1]/Q
                         net (fo=21, routed)          0.280     1.941    digit_index_reg_n_0_[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.046     1.987 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.614     2.601    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.915 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.915    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.526ns (60.578%)  route 0.993ns (39.422%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.128     1.648 f  digit_index_reg[2]/Q
                         net (fo=19, routed)          0.220     1.868    digit_index_reg_n_0_[2]
    SLICE_X5Y89          LUT6 (Prop_lut6_I3_O)        0.098     1.966 r  SEG_OUT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.297     2.263    SEG_OUT_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I2_O)        0.044     2.307 r  SEG_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.476     2.784    SEG_OUT_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.256     4.040 r  SEG_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.040    SEG_OUT[2]
    K16                                                               r  SEG_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.505ns (57.973%)  route 1.091ns (42.027%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.128     1.648 f  digit_index_reg[2]/Q
                         net (fo=19, routed)          0.220     1.868    digit_index_reg_n_0_[2]
    SLICE_X5Y89          LUT6 (Prop_lut6_I3_O)        0.098     1.966 r  SEG_OUT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.239     2.205    SEG_OUT_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I2_O)        0.045     2.250 r  SEG_OUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.633     2.883    SEG_OUT_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.117 r  SEG_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.117    SEG_OUT[4]
    P15                                                               r  SEG_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.461ns (55.966%)  route 1.149ns (44.034%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  digit_index_reg[1]/Q
                         net (fo=21, routed)          0.272     1.933    digit_index_reg_n_0_[1]
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.045     1.978 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.877     2.856    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.131 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.131    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.522ns (57.717%)  route 1.115ns (42.283%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  digit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.128     1.648 f  digit_index_reg[2]/Q
                         net (fo=19, routed)          0.220     1.868    digit_index_reg_n_0_[2]
    SLICE_X5Y89          LUT6 (Prop_lut6_I3_O)        0.098     1.966 r  SEG_OUT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.213     2.179    SEG_OUT_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y89          LUT4 (Prop_lut4_I1_O)        0.045     2.224 r  SEG_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.906    SEG_OUT_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.157 r  SEG_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.157    SEG_OUT[3]
    K13                                                               r  SEG_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.946ns  (logic 1.549ns (26.046%)  route 4.397ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.962     5.383    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.128     5.511 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.435     5.946    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X10Y96         FDSE                                         r  uart_rx_inst/bittimer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.280     4.332    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y96         FDSE                                         r  uart_rx_inst/bittimer_reg[1]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.946ns  (logic 1.549ns (26.046%)  route 4.397ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.962     5.383    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.128     5.511 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.435     5.946    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X10Y96         FDSE                                         r  uart_rx_inst/bittimer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.280     4.332    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y96         FDSE                                         r  uart_rx_inst/bittimer_reg[5]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.946ns  (logic 1.549ns (26.046%)  route 4.397ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.962     5.383    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.128     5.511 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.435     5.946    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X10Y96         FDSE                                         r  uart_rx_inst/bittimer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.280     4.332    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y96         FDSE                                         r  uart_rx_inst/bittimer_reg[7]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.945ns  (logic 1.549ns (26.049%)  route 4.397ns (73.951%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.962     5.383    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.128     5.511 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.434     5.945    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X10Y97         FDSE                                         r  uart_rx_inst/bittimer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.280     4.332    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y97         FDSE                                         r  uart_rx_inst/bittimer_reg[8]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.945ns  (logic 1.549ns (26.049%)  route 4.397ns (73.951%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.962     5.383    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.128     5.511 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.434     5.945    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X10Y97         FDSE                                         r  uart_rx_inst/bittimer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.280     4.332    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y97         FDSE                                         r  uart_rx_inst/bittimer_reg[9]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.932ns  (logic 1.549ns (26.110%)  route 4.383ns (73.890%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.962     5.383    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.128     5.511 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.421     5.932    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X9Y96          FDSE                                         r  uart_rx_inst/bittimer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.280     4.332    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDSE                                         r  uart_rx_inst/bittimer_reg[2]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.932ns  (logic 1.549ns (26.110%)  route 4.383ns (73.890%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.962     5.383    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.128     5.511 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.421     5.932    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X9Y96          FDSE                                         r  uart_rx_inst/bittimer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.280     4.332    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDSE                                         r  uart_rx_inst/bittimer_reg[3]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.932ns  (logic 1.549ns (26.110%)  route 4.383ns (73.890%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.962     5.383    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.128     5.511 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.421     5.932    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X9Y96          FDSE                                         r  uart_rx_inst/bittimer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.280     4.332    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDSE                                         r  uart_rx_inst/bittimer_reg[4]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.549ns (26.581%)  route 4.278ns (73.419%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.962     5.383    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.128     5.511 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.315     5.826    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X10Y95         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.280     4.332    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y95         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.549ns (26.581%)  route 4.278ns (73.419%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.962     5.383    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.128     5.511 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.315     5.826    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X10Y95         FDSE                                         r  uart_rx_inst/bittimer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.280     4.332    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y95         FDSE                                         r  uart_rx_inst/bittimer_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            btnd_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.248ns (34.995%)  route 0.460ns (65.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=3, routed)           0.460     0.708    BTND_IBUF
    SLICE_X4Y88          FDRE                                         r  btnd_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  btnd_prev_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            btnc_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.244ns (34.076%)  route 0.473ns (65.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=2, routed)           0.473     0.717    BTNC_IBUF
    SLICE_X6Y87          FDRE                                         r  btnc_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  btnc_prev_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            btnu_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.254ns (34.952%)  route 0.472ns (65.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           0.472     0.726    BTNU_IBUF
    SLICE_X4Y88          FDRE                                         r  btnu_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  btnu_prev_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            transpose_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.292ns (39.429%)  route 0.449ns (60.571%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=2, routed)           0.449     0.694    BTNC_IBUF
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.048     0.742 r  transpose_mode_i_1/O
                         net (fo=1, routed)           0.000     0.742    transpose_mode_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  transpose_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  transpose_mode_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            current_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.293ns (37.299%)  route 0.492ns (62.701%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=3, routed)           0.492     0.740    BTND_IBUF
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.785 r  current_row[0]_i_1/O
                         net (fo=1, routed)           0.000     0.785    current_row[0]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  current_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  current_row_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            current_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.293ns (37.089%)  route 0.497ns (62.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=3, routed)           0.497     0.745    BTND_IBUF
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.045     0.790 r  current_row[1]_i_1/O
                         net (fo=1, routed)           0.000     0.790    current_row[1]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  current_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  current_row_reg[1]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/shreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.325ns  (logic 0.257ns (11.074%)  route 2.067ns (88.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           2.067     2.325    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X11Y94         FDRE                                         r  uart_rx_inst/shreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.846     2.011    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y94         FDRE                                         r  uart_rx_inst/shreg_reg[7]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.491ns  (logic 0.302ns (12.144%)  route 2.188ns (87.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           2.188     2.446    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X11Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.491 r  uart_rx_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.491    uart_rx_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X11Y95         FDRE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.846     2.011    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y95         FDRE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.300ns (11.682%)  route 2.272ns (88.318%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           2.129     2.387    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.043     2.430 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.142     2.572    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X10Y95         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.846     2.011    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y95         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.572ns  (logic 0.300ns (11.682%)  route 2.272ns (88.318%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           2.129     2.387    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X10Y95         LUT4 (Prop_lut4_I1_O)        0.043     2.430 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.142     2.572    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X10Y95         FDSE                                         r  uart_rx_inst/bittimer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.846     2.011    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y95         FDSE                                         r  uart_rx_inst/bittimer_reg[6]/C





