Analysis & Synthesis report for drawlines
Sun Mar 09 17:16:32 2014
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD|ps
 11. State Machine - |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated
 20. Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated
 21. Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
 22. Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 23. Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 24. Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 25. Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 26. Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 27. Source assignments for nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated
 28. Source assignments for nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1
 29. Source assignments for nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 30. Source assignments for nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 31. Source assignments for nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated
 32. Source assignments for nios_system:drawline_system|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch
 33. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
 34. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
 35. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
 36. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
 37. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
 38. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 39. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
 40. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 41. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 42. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 43. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 44. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 45. Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
 46. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA
 47. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_address_translator:user_input_translator
 48. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory
 49. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_controller:controller
 51. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 52. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel|lpm_mux:LPM_MUX_component
 53. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x1_sel|lpm_mux:LPM_MUX_component
 54. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|y_mux:y0_sel|lpm_mux:LPM_MUX_component
 55. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|y_mux:y1_sel|lpm_mux:LPM_MUX_component
 56. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:x_plot|lpm_mux:LPM_MUX_component
 57. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:y_plot|lpm_mux:LPM_MUX_component
 58. Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component
 59. Parameter Settings for User Entity Instance: nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 60. Parameter Settings for User Entity Instance: nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 61. Parameter Settings for User Entity Instance: nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
 62. Parameter Settings for User Entity Instance: nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0
 63. Parameter Settings for User Entity Instance: nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram
 64. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 65. altsyncram Parameter Settings by Entity Instance
 66. altpll Parameter Settings by Entity Instance
 67. scfifo Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "nios_system:drawline_system|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch"
 69. Port Connectivity Checks: "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
 70. Port Connectivity Checks: "nios_system:drawline_system|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
 71. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel"
 72. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|status:reg_status"
 73. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|mode:reg_mode"
 74. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|go:reg_go"
 75. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|colour:reg_colour"
 76. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|register_end:reg1"
 77. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|register_start:reg0"
 78. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|salve_sel:reg_sel"
 79. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller"
 80. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:y_plot"
 81. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:x_plot"
 82. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x1_sel"
 83. Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel"
 84. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
 85. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
 86. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
 87. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
 88. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
 89. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
 90. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
 91. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
 92. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
 93. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
 94. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
 95. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
 96. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
 97. Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
 98. Port Connectivity Checks: "nios_system:drawline_system"
 99. Elapsed Time Per Partition
100. Analysis & Synthesis Messages
101. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 09 17:16:32 2014    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; drawlines                                ;
; Top-level Entity Name              ; lab5_top_module                          ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 1,944                                    ;
;     Total combinational functions  ; 1,786                                    ;
;     Dedicated logic registers      ; 898                                      ;
; Total registers                    ; 898                                      ;
; Total pins                         ; 66                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 274,432                                  ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lab5_top_module    ; drawlines          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; State Machine Processing                                                   ; User-Encoded       ; Auto               ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+--------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ;
+--------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; C:/Users/Jeff/Desktop/lab5 project/drawline/vga_adapter/vga_pll.v                ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/vga_adapter/vga_controller.v         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/vga_adapter/vga_address_translator.v ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/vga_adapter/vga_adapter.v            ;
; y_mux.v                              ; yes             ; User Wizard-Generated File             ; C:/Users/Jeff/Desktop/lab5 project/drawline/y_mux.v                              ;
; xy_mux.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/Jeff/Desktop/lab5 project/drawline/xy_mux.v                             ;
; read_mux.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Jeff/Desktop/lab5 project/drawline/read_mux.v                           ;
; plot_mux.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Jeff/Desktop/lab5 project/drawline/plot_mux.v                           ;
; LDA_path.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/LDA_path.v                           ;
; LDA.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/LDA.v                                ;
; drawlines.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/drawlines.v                          ;
; ASC_path.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/ASC_path.v                           ;
; ASC.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/ASC.v                                ;
; onchip_memory2_0.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/onchip_memory2_0.v                   ;
; nios_system.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/nios_system.v                        ;
; jtag_uart_0.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/jtag_uart_0.v                        ;
; cpu_0_test_bench.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/cpu_0_test_bench.v                   ;
; cpu_0_oci_test_bench.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/cpu_0_oci_test_bench.v               ;
; cpu_0_jtag_debug_module_wrapper.v    ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/cpu_0_jtag_debug_module_wrapper.v    ;
; cpu_0_jtag_debug_module_tck.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/cpu_0_jtag_debug_module_tck.v        ;
; cpu_0_jtag_debug_module_sysclk.v     ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/cpu_0_jtag_debug_module_sysclk.v     ;
; cpu_0.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/cpu_0.v                              ;
; lab5_top_module.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/lab5_top_module.v                    ;
; drawlines_slave.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Jeff/Desktop/lab5 project/drawline/drawlines_slave.v                    ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;
; aglobal111.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc                    ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc                        ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc                        ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc                      ;
; db/altsyncram_vaf1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/altsyncram_vaf1.tdf               ;
; cpu_0_rf_ram_a.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jeff/Desktop/lab5 project/drawline/cpu_0_rf_ram_a.mif                   ;
; db/altsyncram_0bf1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/altsyncram_0bf1.tdf               ;
; cpu_0_rf_ram_b.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jeff/Desktop/lab5 project/drawline/cpu_0_rf_ram_b.mif                   ;
; db/altsyncram_c572.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/altsyncram_c572.tdf               ;
; cpu_0_ociram_default_contents.mif    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jeff/Desktop/lab5 project/drawline/cpu_0_ociram_default_contents.mif    ;
; db/altsyncram_e502.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/altsyncram_e502.tdf               ;
; altera_std_synchronizer.v            ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altera_std_synchronizer.v         ;
; sld_virtual_jtag_basic.v             ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v          ;
; db/altsyncram_ddg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/altsyncram_ddg1.tdf               ;
; db/altsyncram_d7r1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/altsyncram_d7r1.tdf               ;
; db/decode_tpa.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/decode_tpa.tdf                    ;
; db/mux_8kb.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/mux_8kb.tdf                       ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf                        ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;
; lpm_mux.tdf                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;
; muxlut.inc                           ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/muxlut.inc                        ;
; bypassff.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/bypassff.inc                      ;
; altshift.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altshift.inc                      ;
; db/mux_tmc.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/mux_tmc.tdf                       ;
; db/mux_smc.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/mux_smc.tdf                       ;
; db/mux_k7f.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/mux_k7f.tdf                       ;
; scfifo.tdf                           ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/scfifo.tdf                        ;
; a_regfifo.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_regfifo.inc                     ;
; a_dpfifo.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_dpfifo.inc                      ;
; a_i2fifo.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_i2fifo.inc                      ;
; a_fffifo.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_fffifo.inc                      ;
; a_f2fifo.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_f2fifo.inc                      ;
; db/scfifo_1n21.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/scfifo_1n21.tdf                   ;
; db/a_dpfifo_8t21.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/a_dpfifo_8t21.tdf                 ;
; db/a_fefifo_7cf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/a_fefifo_7cf.tdf                  ;
; db/cntr_rj7.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/cntr_rj7.tdf                      ;
; db/dpram_5h21.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/dpram_5h21.tdf                    ;
; db/altsyncram_9tl1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/altsyncram_9tl1.tdf               ;
; db/cntr_fjb.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/cntr_fjb.tdf                      ;
; alt_jtag_atlantic.v                  ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v               ;
; db/altsyncram_f3c1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jeff/Desktop/lab5 project/drawline/db/altsyncram_f3c1.tdf               ;
; onchip_memory2_0.hex                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jeff/Desktop/lab5 project/drawline/onchip_memory2_0.hex                 ;
; sld_hub.vhd                          ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/sld_hub.vhd                       ;
; sld_rom_sr.vhd                       ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;
+--------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,944    ;
;                                             ;          ;
; Total combinational functions               ; 1786     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 817      ;
;     -- 3 input functions                    ; 707      ;
;     -- <=2 input functions                  ; 262      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 1493     ;
;     -- arithmetic mode                      ; 293      ;
;                                             ;          ;
; Total registers                             ; 898      ;
;     -- Dedicated logic registers            ; 898      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 66       ;
; Total memory bits                           ; 274432   ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 902      ;
; Total fan-out                               ; 13117    ;
; Average fan-out                             ; 4.44     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                         ; Library Name ;
+-------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab5_top_module                                                                                ; 1786 (1)          ; 898 (0)      ; 274432      ; 0            ; 0       ; 0         ; 66   ; 0            ; |lab5_top_module                                                                                                                                                                                                                                                                            ;              ;
;    |nios_system:drawline_system|                                                                ; 1656 (1)          ; 822 (0)      ; 274432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system                                                                                                                                                                                                                                                ;              ;
;       |cpu_0:the_cpu_0|                                                                         ; 915 (658)         ; 483 (300)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                  ; 257 (38)          ; 182 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|               ; 115 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|              ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                    ; 105 (105)         ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                 ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                   ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                   ; 10 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                         ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_c572:auto_generated|                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_vaf1:auto_generated|                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_0bf1:auto_generated|                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                      ; 55 (55)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                          ; 28 (28)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |drawlines_slave:the_drawlines_slave|                                                     ; 499 (0)           ; 194 (0)      ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave                                                                                                                                                                                                            ;              ;
;          |drawlines:drawlines_slave|                                                            ; 499 (0)           ; 194 (0)      ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave                                                                                                                                                                                  ;              ;
;             |ASC:ACC_controller|                                                                ; 49 (0)            ; 75 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller                                                                                                                                                               ;              ;
;                |colour:reg_colour|                                                              ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|colour:reg_colour                                                                                                                                             ;              ;
;                |go:reg_go|                                                                      ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|go:reg_go                                                                                                                                                     ;              ;
;                |mode:reg_mode|                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|mode:reg_mode                                                                                                                                                 ;              ;
;                |read_mux:read_sel|                                                              ; 36 (0)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel                                                                                                                                             ;              ;
;                   |lpm_mux:LPM_MUX_component|                                                   ; 36 (0)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component                                                                                                                   ;              ;
;                      |mux_k7f:auto_generated|                                                   ; 36 (36)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated                                                                                            ;              ;
;                |register_end:reg1|                                                              ; 1 (1)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|register_end:reg1                                                                                                                                             ;              ;
;                |register_start:reg0|                                                            ; 2 (2)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|register_start:reg0                                                                                                                                           ;              ;
;                |status:reg_status|                                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|status:reg_status                                                                                                                                             ;              ;
;             |LDA:LDA_FSMD|                                                                      ; 36 (36)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD                                                                                                                                                                     ;              ;
;             |LDA_datapath:LDA_element|                                                          ; 213 (0)           ; 79 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element                                                                                                                                                         ;              ;
;                |colour_select:colour_assign|                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|colour_select:colour_assign                                                                                                                             ;              ;
;                |delta_x:delx|                                                                   ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|delta_x:delx                                                                                                                                            ;              ;
;                |delta_y:dely|                                                                   ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|delta_y:dely                                                                                                                                            ;              ;
;                |error_select:error_get|                                                         ; 37 (37)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|error_select:error_get                                                                                                                                  ;              ;
;                |get_steep:steep_fun|                                                            ; 77 (77)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|get_steep:steep_fun                                                                                                                                     ;              ;
;                |get_y:y_loop|                                                                   ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|get_y:y_loop                                                                                                                                            ;              ;
;                |plot_mux:x_plot|                                                                ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:x_plot                                                                                                                                         ;              ;
;                   |lpm_mux:LPM_MUX_component|                                                   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:x_plot|lpm_mux:LPM_MUX_component                                                                                                               ;              ;
;                      |mux_tmc:auto_generated|                                                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:x_plot|lpm_mux:LPM_MUX_component|mux_tmc:auto_generated                                                                                        ;              ;
;                |plot_mux:y_plot|                                                                ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:y_plot                                                                                                                                         ;              ;
;                   |lpm_mux:LPM_MUX_component|                                                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:y_plot|lpm_mux:LPM_MUX_component                                                                                                               ;              ;
;                      |mux_tmc:auto_generated|                                                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:y_plot|lpm_mux:LPM_MUX_component|mux_tmc:auto_generated                                                                                        ;              ;
;                |x0_gt_x1:compare_x|                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|x0_gt_x1:compare_x                                                                                                                                      ;              ;
;                |x_add:x_loop|                                                                   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|x_add:x_loop                                                                                                                                            ;              ;
;                |x_compare:x_comp|                                                               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|x_compare:x_comp                                                                                                                                        ;              ;
;                |xy_select:xy_selection|                                                         ; 35 (33)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection                                                                                                                                  ;              ;
;                   |xy_mux:x0_sel|                                                               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel                                                                                                                    ;              ;
;                      |lpm_mux:LPM_MUX_component|                                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel|lpm_mux:LPM_MUX_component                                                                                          ;              ;
;                         |mux_tmc:auto_generated|                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel|lpm_mux:LPM_MUX_component|mux_tmc:auto_generated                                                                   ;              ;
;                   |xy_mux:x1_sel|                                                               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x1_sel                                                                                                                    ;              ;
;                      |lpm_mux:LPM_MUX_component|                                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x1_sel|lpm_mux:LPM_MUX_component                                                                                          ;              ;
;                         |mux_tmc:auto_generated|                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x1_sel|lpm_mux:LPM_MUX_component|mux_tmc:auto_generated                                                                   ;              ;
;             |vga_adapter:VGA|                                                                   ; 201 (3)           ; 36 (0)       ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA                                                                                                                                                                  ;              ;
;                |altsyncram:VideoMemory|                                                         ; 116 (0)           ; 10 (0)       ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                           ;              ;
;                   |altsyncram_ddg1:auto_generated|                                              ; 116 (0)           ; 10 (0)       ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated                                                                                                            ;              ;
;                      |altsyncram_d7r1:altsyncram1|                                              ; 116 (0)           ; 10 (10)      ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1                                                                                ;              ;
;                         |decode_tpa:decode4|                                                    ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode4                                                             ;              ;
;                         |decode_tpa:decode_a|                                                   ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode_a                                                            ;              ;
;                         |decode_tpa:decode_b|                                                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode_b                                                            ;              ;
;                         |mux_8kb:mux5|                                                          ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|mux_8kb:mux5                                                                   ;              ;
;                |vga_address_translator:user_input_translator|                                   ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                     ;              ;
;                |vga_controller:controller|                                                      ; 62 (42)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_controller:controller                                                                                                                                        ;              ;
;                   |vga_address_translator:controller_translator|                                ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                           ;              ;
;                |vga_pll:mypll|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                    ;              ;
;                   |altpll:altpll_component|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                            ;              ;
;       |drawlines_slave_s1_arbitrator:the_drawlines_slave_s1|                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|drawlines_slave_s1_arbitrator:the_drawlines_slave_s1                                                                                                                                                                                           ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                             ; 145 (35)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                      ; 59 (59)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;                |scfifo_1n21:auto_generated|                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                  ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_fjb:wr_ptr|                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ;              ;
;                      |dpram_5h21:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;                |scfifo_1n21:auto_generated|                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                  ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_fjb:wr_ptr|                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ;              ;
;                      |dpram_5h21:FIFOram|                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ;              ;
;       |nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch                                                                                                                                                               ;              ;
;       |onchip_memory2_0:the_onchip_memory2_0|                                                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0                                                                                                                                                                                                          ;              ;
;          |altsyncram:the_altsyncram|                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                ;              ;
;             |altsyncram_f3c1:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated                                                                                                                                                 ;              ;
;       |onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|nios_system:drawline_system|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1                                                                                                                                                                                         ;              ;
;    |sld_hub:auto_hub|                                                                           ; 129 (89)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|sld_hub:auto_hub                                                                                                                                                                                                                                                           ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                 ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                   ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                               ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5_top_module|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                 ;              ;
+-------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Name                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_0_ociram_default_contents.mif ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_a.mif                ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_b.mif                ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ALTSYNCRAM                                                                       ; AUTO ; True Dual Port   ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; None                              ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
; nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768  ; onchip_memory2_0.hex              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                          ; IP Include File                                                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Altera ; sopc         ; 11.1    ; N/A          ; N/A          ; |lab5_top_module|nios_system:drawline_system                                                                                                                             ; C:/Users/Jeff/Desktop/lab5 project/drawline/nios_system.v         ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel                          ; C:/Users/Jeff/Desktop/lab5 project/drawline/read_mux.v            ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:x_plot                      ; C:/Users/Jeff/Desktop/lab5 project/drawline/plot_mux.v            ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:y_plot                      ; C:/Users/Jeff/Desktop/lab5 project/drawline/plot_mux.v            ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel ; C:/Users/Jeff/Desktop/lab5 project/drawline/xy_mux.v              ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x1_sel ; C:/Users/Jeff/Desktop/lab5 project/drawline/xy_mux.v              ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|y_mux:y0_sel  ; C:/Users/Jeff/Desktop/lab5 project/drawline/y_mux.v               ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|y_mux:y1_sel  ; C:/Users/Jeff/Desktop/lab5 project/drawline/y_mux.v               ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_pll:mypll                                 ; C:/Users/Jeff/Desktop/lab5 project/drawline/vga_adapter/vga_pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD|ps ;
+--------+------+------+------+--------------------------------------------------------------------------------------------------------------+
; Name   ; ps~7 ; ps~6 ; ps~5 ; ps~4                                                                                                         ;
+--------+------+------+------+--------------------------------------------------------------------------------------------------------------+
; ps.s0  ; 0    ; 0    ; 0    ; 0                                                                                                            ;
; ps.s1  ; 0    ; 0    ; 0    ; 1                                                                                                            ;
; ps.s2  ; 0    ; 0    ; 1    ; 0                                                                                                            ;
; ps.s3  ; 0    ; 0    ; 1    ; 1                                                                                                            ;
; ps.s4  ; 0    ; 1    ; 0    ; 0                                                                                                            ;
; ps.s5  ; 0    ; 1    ; 0    ; 1                                                                                                            ;
; ps.s6  ; 0    ; 1    ; 1    ; 0                                                                                                            ;
; ps.s7  ; 0    ; 1    ; 1    ; 1                                                                                                            ;
; ps.s8  ; 1    ; 0    ; 0    ; 0                                                                                                            ;
; ps.s9  ; 1    ; 0    ; 0    ; 1                                                                                                            ;
; ps.s10 ; 1    ; 0    ; 1    ; 0                                                                                                            ;
; ps.s11 ; 1    ; 0    ; 1    ; 1                                                                                                            ;
; ps.s12 ; 1    ; 1    ; 0    ; 0                                                                                                            ;
; ps.s13 ; 1    ; 1    ; 0    ; 1                                                                                                            ;
+--------+------+------+------+--------------------------------------------------------------------------------------------------------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+----------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize~5 ; DRsize~4 ; DRsize~3                                                                                                                                                                                                             ;
+------------+----------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0        ; 0        ; 0                                                                                                                                                                                                                    ;
; DRsize.001 ; 0        ; 0        ; 1                                                                                                                                                                                                                    ;
; DRsize.010 ; 0        ; 1        ; 0                                                                                                                                                                                                                    ;
; DRsize.011 ; 0        ; 1        ; 1                                                                                                                                                                                                                    ;
; DRsize.100 ; 1        ; 0        ; 0                                                                                                                                                                                                                    ;
; DRsize.101 ; 1        ; 0        ; 1                                                                                                                                                                                                                    ;
+------------+----------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                                                   ; Latch Enable Signal                                                                                          ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD|Sel_p                                                 ; GND                                                                                                          ; yes                    ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|colour_select:colour_assign|colour_out[2] ; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD|ps.s1 ; yes                    ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|colour_select:colour_assign|colour_out[1] ; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD|ps.s1 ; yes                    ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|colour_select:colour_assign|colour_out[0] ; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD|ps.s1 ; yes                    ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD|Sel_y                                                 ; GND                                                                                                          ; yes                    ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD|Sxy                                                   ; GND                                                                                                          ; yes                    ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD|SER[0]                                                ; GND                                                                                                          ; yes                    ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD|SER[1]                                                ; GND                                                                                                          ; yes                    ;
; Number of user-specified and inferred latches = 8                                                                                                            ;                                                                                                              ;                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                           ; Lost fanout                                                                                                                                                                                        ;
; nios_system:drawline_system|cpu_0:the_cpu_0|W_ienable_reg[1..31]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0:the_cpu_0|W_ipending_reg[1..31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0:the_cpu_0|R_ctrl_custom                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_wrap                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0:the_cpu_0|W_control_rd_data[1..31]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                         ; Lost fanout                                                                                                                                                                                        ;
; nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter                                                   ; Lost fanout                                                                                                                                                                                        ;
; nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                   ; Lost fanout                                                                                                                                                                                        ;
; nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                          ; Lost fanout                                                                                                                                                                                        ;
; nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                                       ; Lost fanout                                                                                                                                                                                        ;
; nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                   ; Lost fanout                                                                                                                                                                                        ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[1]                                       ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[2]                                       ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[2]                                       ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[3]                                       ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[3]                                       ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[4]                                       ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[4]                                       ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[5]                                       ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[5]                                       ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[6]                                       ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[6]                                       ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                       ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                       ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]                                       ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]                                       ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]                                       ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]                                       ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                      ; Merged with nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[31]                                      ;
; nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                         ; Merged with nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                          ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe37 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe38 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe39 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe40 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe41 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe42 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe43 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe44 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe45 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe46 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe47 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe48 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe49 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe50 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe51 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe52 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe53 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe54 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe55 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe56 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe57 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe58 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe59 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe60 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe61 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe62 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe63 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe64 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe65 ; Merged with nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ;
; nios_system:drawline_system|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[24..31]                                                           ; Merged with nios_system:drawline_system|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[23]                                                               ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated|dffe36 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD|ps~8                                                                            ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 238                                                                                                                                                ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable ; Stuck at GND              ; nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module, ;
;                                                                                                                                           ; due to stuck port data_in ; nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 898   ;
; Number of registers using Synchronous Clear  ; 69    ;
; Number of registers using Synchronous Load   ; 229   ;
; Number of registers using Asynchronous Clear ; 558   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 458   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|colour:reg_colour|b[2]              ; 2       ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|colour:reg_colour|b[1]              ; 2       ;
; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|colour:reg_colour|b[0]              ; 2       ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                 ; 11      ;
; nios_system:drawline_system|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_waitrequest                                     ; 12      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|hbreak_enabled                                                                                       ; 7       ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                    ; 2       ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                           ; 1       ;
; nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                 ; 5       ;
; nios_system:drawline_system|cpu_0:the_cpu_0|F_pc[10]                                                                                             ; 29      ;
; nios_system:drawline_system|cpu_0:the_cpu_0|i_read                                                                                               ; 30      ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                     ; 3       ;
; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                     ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                             ; 2       ;
; Total number of inverted registers = 15                                                                                                          ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|get_y:y_loop|y[7]                                                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|x0[8]                                                                        ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|error_select:error_get|error[3]                                                                     ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                       ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|E_src2[14]                                                                                                                                                                 ;                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|E_src1[22]                                                                                                                                                                 ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|E_src1[12]                                                                                                                                                                 ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|E_shift_rot_result[16]                                                                                                                                                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                                                                                        ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                                                                                        ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|D_iw[16]                                                                                                                                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|d_byteenable[1]                                                                                                                                                            ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|x0[5]                                                                        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                    ;                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|W_alu_result[5]                                                                                                                                                            ;                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[20]                                                                                  ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|E_src2[20]                                                                                                                                                                 ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[18]                                                                                  ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|d_writedata[26]                                                                                                                                                            ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[11] ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ;                            ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|W_alu_result[29]                                                                                                                                                           ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|F_pc[1]                                                                                                                                                                    ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[8]                                                                                   ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[30]                                                                      ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|d_byteenable[3]                                                                                                                                                            ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                    ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |lab5_top_module|nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                    ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|E_logic_result[14]                                                                                                                                                         ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[3]                                                                                                                            ;                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|W_rf_wr_data[13]                                                                                                                                                           ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |lab5_top_module|nios_system:drawline_system|cpu_0:the_cpu_0|D_dst_regnum[4]                                                                                                                                                            ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:drawline_system|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                  ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                                                ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_vaf1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                  ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                                                ;
+----------------+--------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_0bf1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                                             ;
+----------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                           ;
+----------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                                   ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                                ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                                ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_c572                   ; Untyped                                                                                                                                                                                                ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                             ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                   ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                   ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                   ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                   ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                           ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                   ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                   ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                           ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                   ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                           ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                           ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA ;
+-------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value          ; Type                                                                                                        ;
+-------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer                                                                                              ;
; MONOCHROME              ; FALSE          ; String                                                                                                      ;
; RESOLUTION              ; 320x240        ; String                                                                                                      ;
; BACKGROUND_IMAGE        ; background.mif ; String                                                                                                      ;
+-------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                                                     ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                                                                                   ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                           ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                                                    ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                                                                    ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_B                            ; 3                    ; Signed Integer                                                                                                    ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                                                                                                    ;
; NUMWORDS_B                         ; 76800                ; Signed Integer                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; INIT_FILE                          ; background.mif       ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ddg1      ; Untyped                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                     ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                                                  ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                                                                  ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                                                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                                                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                  ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                  ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                  ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                  ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                                           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                  ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                  ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                                                           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                                                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                  ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                  ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                  ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                  ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                  ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                  ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                  ;
; M                             ; 0                 ; Untyped                                                                                                                                  ;
; N                             ; 1                 ; Untyped                                                                                                                                  ;
; M2                            ; 1                 ; Untyped                                                                                                                                  ;
; N2                            ; 1                 ; Untyped                                                                                                                                  ;
; SS                            ; 1                 ; Untyped                                                                                                                                  ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                  ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                  ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                  ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                  ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                  ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                  ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                  ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                  ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                  ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                  ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                  ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                  ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                  ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                  ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                  ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                  ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                  ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                  ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                  ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                  ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                  ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                  ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                  ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                  ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                  ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                  ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                  ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                  ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                  ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                  ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                  ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                  ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                  ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                  ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                  ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                  ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                  ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                  ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                  ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                  ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                  ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                  ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                  ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                  ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                  ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                  ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                  ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                  ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                  ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                  ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                  ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                  ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                  ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                  ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                  ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                  ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                  ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                  ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                  ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                  ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                  ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                  ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                                                                                  ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                                                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                  ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                                                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                                                  ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                                                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                           ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                                      ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                                                                                                            ;
; MONOCHROME              ; FALSE      ; String                                                                                                                                    ;
; RESOLUTION              ; 320x240    ; String                                                                                                                                    ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                                                                                                           ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                                                                                                           ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                                                                                                           ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                                                                                                           ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                                                                                                           ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                                                                                                           ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                                                                                                           ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                                                                                                           ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                                                                               ;
+----------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                                                                                                             ;
+----------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel|lpm_mux:LPM_MUX_component ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                     ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                           ;
; LPM_WIDTH              ; 9          ; Signed Integer                                                                                                                                                                           ;
; LPM_SIZE               ; 2          ; Signed Integer                                                                                                                                                                           ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; mux_tmc    ; Untyped                                                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                  ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x1_sel|lpm_mux:LPM_MUX_component ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                     ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                           ;
; LPM_WIDTH              ; 9          ; Signed Integer                                                                                                                                                                           ;
; LPM_SIZE               ; 2          ; Signed Integer                                                                                                                                                                           ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; mux_tmc    ; Untyped                                                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                  ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|y_mux:y0_sel|lpm_mux:LPM_MUX_component ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                    ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                          ;
; LPM_WIDTH              ; 8          ; Signed Integer                                                                                                                                                                          ;
; LPM_SIZE               ; 2          ; Signed Integer                                                                                                                                                                          ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; mux_smc    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                 ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|y_mux:y1_sel|lpm_mux:LPM_MUX_component ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                                    ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                                          ;
; LPM_WIDTH              ; 8          ; Signed Integer                                                                                                                                                                          ;
; LPM_SIZE               ; 2          ; Signed Integer                                                                                                                                                                          ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; mux_smc    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                                                 ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:x_plot|lpm_mux:LPM_MUX_component ;
+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                ;
+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTH              ; 9          ; Signed Integer                                                                                                                                                      ;
; LPM_SIZE               ; 2          ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                                                                                                                      ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER         ; mux_tmc    ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                             ;
+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:y_plot|lpm_mux:LPM_MUX_component ;
+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                                ;
+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTH              ; 9          ; Signed Integer                                                                                                                                                      ;
; LPM_SIZE               ; 2          ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                                                                                                                      ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER         ; mux_tmc    ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                             ;
+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                            ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                  ;
; LPM_WIDTH              ; 32         ; Signed Integer                                                                                                                                                  ;
; LPM_SIZE               ; 6          ; Signed Integer                                                                                                                                                  ;
; LPM_WIDTHS             ; 3          ; Signed Integer                                                                                                                                                  ;
; LPM_PIPELINE           ; 1          ; Signed Integer                                                                                                                                                  ;
; CBXI_PARAMETER         ; mux_k7f    ; Untyped                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                         ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                    ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                          ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                         ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                                  ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                          ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                          ;
; RESERVED                ; 0                                ; Signed Integer                                                                          ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                          ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                          ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                          ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0 ;
+----------------+-------------------------+---------------------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                                ;
+----------------+-------------------------+---------------------------------------------------------------------+
; INIT_FILE      ; ../onchip_memory2_0.hex ; String                                                              ;
+----------------+-------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; onchip_memory2_0.hex ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 1024                 ; Signed Integer                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_f3c1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                      ;
; Entity Instance                           ; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                              ;
; Entity Instance                           ; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                              ;
; Entity Instance                           ; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                               ;
; Entity Instance                           ; nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                               ;
; Entity Instance                           ; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 3                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 76800                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 3                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 76800                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                              ;
; Entity Instance                           ; nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                                    ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                                               ;
; Entity Instance               ; nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                                          ;
;     -- PLL_TYPE               ; FAST                                                                                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                               ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                  ;
; Entity Instance            ; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                 ;
; Entity Instance            ; nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                 ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                            ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; data0x[31..1]  ; Input ; Info     ; Stuck at GND                                                                                                           ;
; data1x[31..1]  ; Input ; Info     ; Stuck at GND                                                                                                           ;
; data2x[31..1]  ; Input ; Info     ; Stuck at GND                                                                                                           ;
; data3x[31..17] ; Input ; Info     ; Stuck at GND                                                                                                           ;
; data4x[31..17] ; Input ; Info     ; Stuck at GND                                                                                                           ;
; data5x[31..3]  ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|status:reg_status" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                         ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|mode:reg_mode" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|go:reg_go" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|colour:reg_colour" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                         ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|register_end:reg1" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                         ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|register_start:reg0" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|salve_sel:reg_sel" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                  ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; mode        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; status      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; go          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; line_start  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; line_end    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; line_colour ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                        ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------+
; mode_register       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; status_register     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; go_register         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; line_starting_point ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; line_end_point      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; line_colour         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:y_plot"              ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "data0x[8..8]" will be connected to GND. ;
; data1x ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "data1x[8..8]" will be connected to GND. ;
; result ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "result[8..8]" have no fanouts                      ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:x_plot" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                         ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; data1x[8] ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x1_sel" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x[8] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x[8] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (7 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                       ;
; clocken0  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                             ;
; clocken1  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                             ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                       ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench" ;
+-----------------+-------+----------+--------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                  ;
+-----------------+-------+----------+--------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                             ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:drawline_system"                                                                                                                                              ;
+-------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; LEDG_from_the_drawlines_slave ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "LEDG_from_the_drawlines_slave[8..8]" have no fanouts ;
+-------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Sun Mar 09 17:16:04 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off drawlines -c drawlines
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter
Info (12021): Found 1 design units, including 1 entities, in source file y_mux.v
    Info (12023): Found entity 1: y_mux
Info (12021): Found 1 design units, including 1 entities, in source file xy_mux.v
    Info (12023): Found entity 1: xy_mux
Info (12021): Found 0 design units, including 0 entities, in source file ui_datapath.v
Info (12021): Found 2 design units, including 2 entities, in source file ui.v
    Info (12023): Found entity 1: UI
    Info (12023): Found entity 2: UI_data
Info (12021): Found 1 design units, including 1 entities, in source file read_mux.v
    Info (12023): Found entity 1: read_mux
Info (12021): Found 1 design units, including 1 entities, in source file plot_mux.v
    Info (12023): Found entity 1: plot_mux
Info (12021): Found 12 design units, including 12 entities, in source file lda_path.v
    Info (12023): Found entity 1: get_steep
    Info (12023): Found entity 2: x0_gt_x1
    Info (12023): Found entity 3: xy_select
    Info (12023): Found entity 4: delta_x
    Info (12023): Found entity 5: delta_y
    Info (12023): Found entity 6: error_select
    Info (12023): Found entity 7: x_add
    Info (12023): Found entity 8: get_y
    Info (12023): Found entity 9: x_compare
    Info (12023): Found entity 10: y_compare
    Info (12023): Found entity 11: error_compare
    Info (12023): Found entity 12: colour_select
Info (12021): Found 2 design units, including 2 entities, in source file lda.v
    Info (12023): Found entity 1: LDA
    Info (12023): Found entity 2: LDA_datapath
Info (12021): Found 1 design units, including 1 entities, in source file error_mux.v
    Info (12023): Found entity 1: error_mux
Info (12021): Found 1 design units, including 1 entities, in source file drawlines.v
    Info (12023): Found entity 1: drawlines
Info (12021): Found 7 design units, including 7 entities, in source file asc_path.v
    Info (12023): Found entity 1: register_start
    Info (12023): Found entity 2: register_end
    Info (12023): Found entity 3: colour
    Info (12023): Found entity 4: go
    Info (12023): Found entity 5: mode
    Info (12023): Found entity 6: status
    Info (12023): Found entity 7: salve_sel
Info (12021): Found 1 design units, including 1 entities, in source file asc.v
    Info (12023): Found entity 1: ASC
Info (12021): Found 1 design units, including 1 entities, in source file onchip_memory2_0.v
    Info (12023): Found entity 1: onchip_memory2_0
Info (12021): Found 8 design units, including 8 entities, in source file nios_system.v
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_arbitrator
    Info (12023): Found entity 2: cpu_0_data_master_arbitrator
    Info (12023): Found entity 3: cpu_0_instruction_master_arbitrator
    Info (12023): Found entity 4: drawlines_slave_s1_arbitrator
    Info (12023): Found entity 5: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 6: onchip_memory2_0_s1_arbitrator
    Info (12023): Found entity 7: nios_system_reset_clk_0_domain_synch_module
    Info (12023): Found entity 8: nios_system
Info (12021): Found 7 design units, including 7 entities, in source file jtag_uart_0.v
    Info (12023): Found entity 1: jtag_uart_0_log_module
    Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: jtag_uart_0_drom_module
    Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_test_bench.v
    Info (12023): Found entity 1: cpu_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_oci_test_bench.v
    Info (12023): Found entity 1: cpu_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk
Info (12021): Found 22 design units, including 22 entities, in source file cpu_0.v
    Info (12023): Found entity 1: cpu_0_register_bank_a_module
    Info (12023): Found entity 2: cpu_0_register_bank_b_module
    Info (12023): Found entity 3: cpu_0_nios2_oci_debug
    Info (12023): Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 5: cpu_0_nios2_ocimem
    Info (12023): Found entity 6: cpu_0_nios2_avalon_reg
    Info (12023): Found entity 7: cpu_0_nios2_oci_break
    Info (12023): Found entity 8: cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 9: cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 10: cpu_0_nios2_oci_itrace
    Info (12023): Found entity 11: cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 12: cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 13: cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: cpu_0_nios2_oci_fifo
    Info (12023): Found entity 17: cpu_0_nios2_oci_pib
    Info (12023): Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 19: cpu_0_nios2_oci_im
    Info (12023): Found entity 20: cpu_0_nios2_performance_monitors
    Info (12023): Found entity 21: cpu_0_nios2_oci
    Info (12023): Found entity 22: cpu_0
Info (12021): Found 1 design units, including 1 entities, in source file lab5_top_module.v
    Info (12023): Found entity 1: lab5_top_module
Info (12021): Found 1 design units, including 1 entities, in source file drawlines_slave.v
    Info (12023): Found entity 1: drawlines_slave
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1501): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1503): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1659): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2578): conditional expression evaluates to a constant
Info (12127): Elaborating entity "lab5_top_module" for the top level hierarchy
Warning (10034): Output port "LEDR" at lab5_top_module.v(18) has no driver
Info (12128): Elaborating entity "nios_system" for hierarchy "nios_system:drawline_system"
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Info (12128): Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "nios_system:drawline_system|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Info (12128): Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "nios_system:drawline_system|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Info (12128): Elaborating entity "cpu_0" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0"
Info (12128): Elaborating entity "cpu_0_test_bench" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info (12128): Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vaf1.tdf
    Info (12023): Found entity 1: altsyncram_vaf1
Info (12128): Elaborating entity "altsyncram_vaf1" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated"
Info (12128): Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0bf1.tdf
    Info (12023): Found entity 1: altsyncram_0bf1
Info (12128): Elaborating entity "altsyncram_0bf1" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_oci" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info (12128): Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info (12128): Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf
    Info (12023): Found entity 1: altsyncram_c572
Info (12128): Elaborating entity "altsyncram_c572" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "cpu_0_oci_test_bench" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info (12128): Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info (12128): Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info (12023): Found entity 1: altsyncram_e502
Info (12128): Elaborating entity "altsyncram_e502" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "drawlines_slave_s1_arbitrator" for hierarchy "nios_system:drawline_system|drawlines_slave_s1_arbitrator:the_drawlines_slave_s1"
Info (12128): Elaborating entity "drawlines_slave" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave"
Info (12128): Elaborating entity "drawlines" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave"
Warning (10034): Output port "LEDG" at drawlines.v(43) has no driver
Info (12128): Elaborating entity "vga_adapter" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA"
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_address_translator:user_input_translator"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory"
Info (12133): Instantiated megafunction "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddg1.tdf
    Info (12023): Found entity 1: altsyncram_ddg1
Info (12128): Elaborating entity "altsyncram_ddg1" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7r1.tdf
    Info (12023): Found entity 1: altsyncram_d7r1
Info (12128): Elaborating entity "altsyncram_d7r1" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1"
Warning (287013): Variable or input pin "clocken1" is defined but never used
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tpa.tdf
    Info (12023): Found entity 1: decode_tpa
Info (12128): Elaborating entity "decode_tpa" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode3"
Info (12128): Elaborating entity "decode_tpa" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8kb.tdf
    Info (12023): Found entity 1: mux_8kb
Info (12128): Elaborating entity "mux_8kb" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|mux_8kb:mux5"
Info (12128): Elaborating entity "vga_pll" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_pll:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_controller:controller"
Info (12128): Elaborating entity "LDA" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD"
Warning (10240): Verilog HDL Always Construct warning at LDA.v(49): inferring latch(es) for variable "Sxy", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at LDA.v(59): inferring latch(es) for variable "SER", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at LDA.v(71): inferring latch(es) for variable "Sel_y", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at LDA.v(81): inferring latch(es) for variable "Sel_p", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Sel_p" at LDA.v(83)
Info (10041): Inferred latch for "Sel_y" at LDA.v(73)
Info (10041): Inferred latch for "SER[0]" at LDA.v(61)
Info (10041): Inferred latch for "SER[1]" at LDA.v(61)
Info (10041): Inferred latch for "Sxy" at LDA.v(51)
Info (12128): Elaborating entity "LDA_datapath" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element"
Info (12128): Elaborating entity "get_steep" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|get_steep:steep_fun"
Info (12128): Elaborating entity "x0_gt_x1" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|x0_gt_x1:compare_x"
Info (12128): Elaborating entity "xy_select" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection"
Info (12128): Elaborating entity "xy_mux" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tmc.tdf
    Info (12023): Found entity 1: mux_tmc
Info (12128): Elaborating entity "mux_tmc" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|xy_mux:x0_sel|lpm_mux:LPM_MUX_component|mux_tmc:auto_generated"
Info (12128): Elaborating entity "y_mux" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|y_mux:y0_sel"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|y_mux:y0_sel|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|y_mux:y0_sel|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|y_mux:y0_sel|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_smc.tdf
    Info (12023): Found entity 1: mux_smc
Info (12128): Elaborating entity "mux_smc" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|xy_select:xy_selection|y_mux:y0_sel|lpm_mux:LPM_MUX_component|mux_smc:auto_generated"
Info (12128): Elaborating entity "delta_x" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|delta_x:delx"
Info (12128): Elaborating entity "delta_y" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|delta_y:dely"
Info (12128): Elaborating entity "error_select" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|error_select:error_get"
Info (12128): Elaborating entity "x_add" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|x_add:x_loop"
Warning (10230): Verilog HDL assignment warning at LDA_path.v(179): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "get_y" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|get_y:y_loop"
Warning (10230): Verilog HDL assignment warning at LDA_path.v(196): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "x_compare" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|x_compare:x_comp"
Info (12128): Elaborating entity "y_compare" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|y_compare:y_comp"
Info (12128): Elaborating entity "plot_mux" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|plot_mux:x_plot"
Info (12128): Elaborating entity "error_compare" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|error_compare:error_comp"
Info (12128): Elaborating entity "colour_select" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA_datapath:LDA_element|colour_select:colour_assign"
Warning (10240): Verilog HDL Always Construct warning at LDA_path.v(261): inferring latch(es) for variable "colour_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "colour_out[0]" at LDA_path.v(264)
Info (10041): Inferred latch for "colour_out[1]" at LDA_path.v(264)
Info (10041): Inferred latch for "colour_out[2]" at LDA_path.v(264)
Info (12128): Elaborating entity "ASC" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller"
Warning (10230): Verilog HDL assignment warning at ASC.v(81): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "salve_sel" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|salve_sel:reg_sel"
Warning (10240): Verilog HDL Always Construct warning at ASC_path.v(134): inferring latch(es) for variable "mode", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ASC_path.v(134): inferring latch(es) for variable "status", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ASC_path.v(134): inferring latch(es) for variable "go", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ASC_path.v(134): inferring latch(es) for variable "line_start", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ASC_path.v(134): inferring latch(es) for variable "line_end", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ASC_path.v(134): inferring latch(es) for variable "line_colour", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "line_colour" at ASC_path.v(151)
Info (10041): Inferred latch for "line_end" at ASC_path.v(151)
Info (10041): Inferred latch for "line_start" at ASC_path.v(151)
Info (10041): Inferred latch for "go" at ASC_path.v(151)
Info (10041): Inferred latch for "status" at ASC_path.v(151)
Info (10041): Inferred latch for "mode" at ASC_path.v(151)
Info (12128): Elaborating entity "register_start" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|register_start:reg0"
Info (12128): Elaborating entity "register_end" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|register_end:reg1"
Info (12128): Elaborating entity "colour" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|colour:reg_colour"
Info (12128): Elaborating entity "go" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|go:reg_go"
Info (12128): Elaborating entity "mode" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|mode:reg_mode"
Info (12128): Elaborating entity "status" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|status:reg_status"
Info (12128): Elaborating entity "read_mux" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_size" = "6"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_k7f.tdf
    Info (12023): Found entity 1: mux_k7f
Info (12128): Elaborating entity "mux_k7f" for hierarchy "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|ASC:ACC_controller|read_mux:read_sel|lpm_mux:LPM_MUX_component|mux_k7f:auto_generated"
Info (12128): Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "nios_system:drawline_system|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Info (12128): Elaborating entity "jtag_uart_0" for hierarchy "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "nios_system:drawline_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "onchip_memory2_0_s1_arbitrator" for hierarchy "nios_system:drawline_system|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1"
Info (12128): Elaborating entity "onchip_memory2_0" for hierarchy "nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f3c1.tdf
    Info (12023): Found entity 1: altsyncram_f3c1
Info (12128): Elaborating entity "altsyncram_f3c1" for hierarchy "nios_system:drawline_system|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated"
Info (12128): Elaborating entity "nios_system_reset_clk_0_domain_synch_module" for hierarchy "nios_system:drawline_system|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
Info (17049): 59 registers lost all their fanouts during netlist optimizations. The first 59 are displayed below.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|LDA:LDA_FSMD|ps~8" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Jeff/Desktop/lab5 project/drawline/drawlines.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "nios_system:drawline_system|drawlines_slave:the_drawlines_slave|drawlines:drawlines_slave|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|pll"
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 2267 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 1994 logic cells
    Info (21064): Implemented 201 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 362 megabytes
    Info: Processing ended: Sun Mar 09 17:16:32 2014
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jeff/Desktop/lab5 project/drawline/drawlines.map.smsg.


