/// Auto-generated bit field definitions for SLCHOST
/// Device: ESP32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "bitfield_utils.hpp"

namespace alloy::hal::espressif::esp32::esp32::slchost {

using namespace alloy::hal::bitfields;

// ============================================================================
// SLCHOST Bit Field Definitions
// ============================================================================

/// HOST_SLCHOST_FUNC2_0 - HOST_SLCHOST_FUNC2_0
namespace host_slchost_func2_0 {
    /// Position: 24, Width: 1
    /// Access: read-write
    using HOST_SLC_FUNC2_INT = BitField<24, 1>;
    constexpr uint32_t HOST_SLC_FUNC2_INT_Pos = 24;
    constexpr uint32_t HOST_SLC_FUNC2_INT_Msk = HOST_SLC_FUNC2_INT::mask;

}  // namespace host_slchost_func2_0

/// HOST_SLCHOST_FUNC2_1 - HOST_SLCHOST_FUNC2_1
namespace host_slchost_func2_1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using HOST_SLC_FUNC2_INT_EN = BitField<0, 1>;
    constexpr uint32_t HOST_SLC_FUNC2_INT_EN_Pos = 0;
    constexpr uint32_t HOST_SLC_FUNC2_INT_EN_Msk = HOST_SLC_FUNC2_INT_EN::mask;

}  // namespace host_slchost_func2_1

/// HOST_SLCHOST_FUNC2_2 - HOST_SLCHOST_FUNC2_2
namespace host_slchost_func2_2 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using HOST_SLC_FUNC1_MDSTAT = BitField<0, 1>;
    constexpr uint32_t HOST_SLC_FUNC1_MDSTAT_Pos = 0;
    constexpr uint32_t HOST_SLC_FUNC1_MDSTAT_Msk = HOST_SLC_FUNC1_MDSTAT::mask;

}  // namespace host_slchost_func2_2

/// HOST_SLCHOST_GPIO_STATUS0 - HOST_SLCHOST_GPIO_STATUS0
namespace host_slchost_gpio_status0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using HOST_GPIO_SDIO_INT0 = BitField<0, 32>;
    constexpr uint32_t HOST_GPIO_SDIO_INT0_Pos = 0;
    constexpr uint32_t HOST_GPIO_SDIO_INT0_Msk = HOST_GPIO_SDIO_INT0::mask;

}  // namespace host_slchost_gpio_status0

/// HOST_SLCHOST_GPIO_STATUS1 - HOST_SLCHOST_GPIO_STATUS1
namespace host_slchost_gpio_status1 {
    /// Position: 0, Width: 8
    /// Access: read-only
    using HOST_GPIO_SDIO_INT1 = BitField<0, 8>;
    constexpr uint32_t HOST_GPIO_SDIO_INT1_Pos = 0;
    constexpr uint32_t HOST_GPIO_SDIO_INT1_Msk = HOST_GPIO_SDIO_INT1::mask;

}  // namespace host_slchost_gpio_status1

/// HOST_SLCHOST_GPIO_IN0 - HOST_SLCHOST_GPIO_IN0
namespace host_slchost_gpio_in0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using HOST_GPIO_SDIO_IN0 = BitField<0, 32>;
    constexpr uint32_t HOST_GPIO_SDIO_IN0_Pos = 0;
    constexpr uint32_t HOST_GPIO_SDIO_IN0_Msk = HOST_GPIO_SDIO_IN0::mask;

}  // namespace host_slchost_gpio_in0

/// HOST_SLCHOST_GPIO_IN1 - HOST_SLCHOST_GPIO_IN1
namespace host_slchost_gpio_in1 {
    /// Position: 0, Width: 8
    /// Access: read-only
    using HOST_GPIO_SDIO_IN1 = BitField<0, 8>;
    constexpr uint32_t HOST_GPIO_SDIO_IN1_Pos = 0;
    constexpr uint32_t HOST_GPIO_SDIO_IN1_Msk = HOST_GPIO_SDIO_IN1::mask;

}  // namespace host_slchost_gpio_in1

/// HOST_SLC0HOST_TOKEN_RDATA - HOST_SLC0HOST_TOKEN_RDATA
namespace host_slc0host_token_rdata {
    /// Position: 0, Width: 12
    /// Access: read-only
    using HOST_SLC0_TOKEN0 = BitField<0, 12>;
    constexpr uint32_t HOST_SLC0_TOKEN0_Pos = 0;
    constexpr uint32_t HOST_SLC0_TOKEN0_Msk = HOST_SLC0_TOKEN0::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using HOST_SLC0_RX_PF_VALID = BitField<12, 1>;
    constexpr uint32_t HOST_SLC0_RX_PF_VALID_Pos = 12;
    constexpr uint32_t HOST_SLC0_RX_PF_VALID_Msk = HOST_SLC0_RX_PF_VALID::mask;

    /// Position: 16, Width: 12
    /// Access: read-only
    using HOST_HOSTSLC0_TOKEN1 = BitField<16, 12>;
    constexpr uint32_t HOST_HOSTSLC0_TOKEN1_Pos = 16;
    constexpr uint32_t HOST_HOSTSLC0_TOKEN1_Msk = HOST_HOSTSLC0_TOKEN1::mask;

    /// Position: 28, Width: 4
    /// Access: read-only
    using HOST_SLC0_RX_PF_EOF = BitField<28, 4>;
    constexpr uint32_t HOST_SLC0_RX_PF_EOF_Pos = 28;
    constexpr uint32_t HOST_SLC0_RX_PF_EOF_Msk = HOST_SLC0_RX_PF_EOF::mask;

}  // namespace host_slc0host_token_rdata

/// HOST_SLC0_HOST_PF - HOST_SLC0_HOST_PF
namespace host_slc0_host_pf {
    /// Position: 0, Width: 32
    /// Access: read-only
    using HOST_SLC0_PF_DATA = BitField<0, 32>;
    constexpr uint32_t HOST_SLC0_PF_DATA_Pos = 0;
    constexpr uint32_t HOST_SLC0_PF_DATA_Msk = HOST_SLC0_PF_DATA::mask;

}  // namespace host_slc0_host_pf

/// HOST_SLC1_HOST_PF - HOST_SLC1_HOST_PF
namespace host_slc1_host_pf {
    /// Position: 0, Width: 32
    /// Access: read-only
    using HOST_SLC1_PF_DATA = BitField<0, 32>;
    constexpr uint32_t HOST_SLC1_PF_DATA_Pos = 0;
    constexpr uint32_t HOST_SLC1_PF_DATA_Msk = HOST_SLC1_PF_DATA::mask;

}  // namespace host_slc1_host_pf

/// HOST_SLC0HOST_INT_RAW - HOST_SLC0HOST_INT_RAW
namespace host_slc0host_int_raw {
    /// Position: 0, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT0_INT_RAW = BitField<0, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT0_INT_RAW_Pos = 0;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT0_INT_RAW_Msk = HOST_SLC0_TOHOST_BIT0_INT_RAW::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT1_INT_RAW = BitField<1, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT1_INT_RAW_Pos = 1;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT1_INT_RAW_Msk = HOST_SLC0_TOHOST_BIT1_INT_RAW::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT2_INT_RAW = BitField<2, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT2_INT_RAW_Pos = 2;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT2_INT_RAW_Msk = HOST_SLC0_TOHOST_BIT2_INT_RAW::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT3_INT_RAW = BitField<3, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT3_INT_RAW_Pos = 3;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT3_INT_RAW_Msk = HOST_SLC0_TOHOST_BIT3_INT_RAW::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT4_INT_RAW = BitField<4, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT4_INT_RAW_Pos = 4;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT4_INT_RAW_Msk = HOST_SLC0_TOHOST_BIT4_INT_RAW::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT5_INT_RAW = BitField<5, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT5_INT_RAW_Pos = 5;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT5_INT_RAW_Msk = HOST_SLC0_TOHOST_BIT5_INT_RAW::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT6_INT_RAW = BitField<6, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT6_INT_RAW_Pos = 6;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT6_INT_RAW_Msk = HOST_SLC0_TOHOST_BIT6_INT_RAW::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT7_INT_RAW = BitField<7, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT7_INT_RAW_Pos = 7;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT7_INT_RAW_Msk = HOST_SLC0_TOHOST_BIT7_INT_RAW::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOKEN0_1TO0_INT_RAW = BitField<8, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN0_1TO0_INT_RAW_Pos = 8;
    constexpr uint32_t HOST_SLC0_TOKEN0_1TO0_INT_RAW_Msk = HOST_SLC0_TOKEN0_1TO0_INT_RAW::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOKEN1_1TO0_INT_RAW = BitField<9, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN1_1TO0_INT_RAW_Pos = 9;
    constexpr uint32_t HOST_SLC0_TOKEN1_1TO0_INT_RAW_Msk = HOST_SLC0_TOKEN1_1TO0_INT_RAW::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOKEN0_0TO1_INT_RAW = BitField<10, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN0_0TO1_INT_RAW_Pos = 10;
    constexpr uint32_t HOST_SLC0_TOKEN0_0TO1_INT_RAW_Msk = HOST_SLC0_TOKEN0_0TO1_INT_RAW::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOKEN1_0TO1_INT_RAW = BitField<11, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN1_0TO1_INT_RAW_Pos = 11;
    constexpr uint32_t HOST_SLC0_TOKEN1_0TO1_INT_RAW_Msk = HOST_SLC0_TOKEN1_0TO1_INT_RAW::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using HOST_SLC0HOST_RX_SOF_INT_RAW = BitField<12, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_SOF_INT_RAW_Pos = 12;
    constexpr uint32_t HOST_SLC0HOST_RX_SOF_INT_RAW_Msk = HOST_SLC0HOST_RX_SOF_INT_RAW::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using HOST_SLC0HOST_RX_EOF_INT_RAW = BitField<13, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_EOF_INT_RAW_Pos = 13;
    constexpr uint32_t HOST_SLC0HOST_RX_EOF_INT_RAW_Msk = HOST_SLC0HOST_RX_EOF_INT_RAW::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using HOST_SLC0HOST_RX_START_INT_RAW = BitField<14, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_START_INT_RAW_Pos = 14;
    constexpr uint32_t HOST_SLC0HOST_RX_START_INT_RAW_Msk = HOST_SLC0HOST_RX_START_INT_RAW::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using HOST_SLC0HOST_TX_START_INT_RAW = BitField<15, 1>;
    constexpr uint32_t HOST_SLC0HOST_TX_START_INT_RAW_Pos = 15;
    constexpr uint32_t HOST_SLC0HOST_TX_START_INT_RAW_Msk = HOST_SLC0HOST_TX_START_INT_RAW::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using HOST_SLC0_RX_UDF_INT_RAW = BitField<16, 1>;
    constexpr uint32_t HOST_SLC0_RX_UDF_INT_RAW_Pos = 16;
    constexpr uint32_t HOST_SLC0_RX_UDF_INT_RAW_Msk = HOST_SLC0_RX_UDF_INT_RAW::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using HOST_SLC0_TX_OVF_INT_RAW = BitField<17, 1>;
    constexpr uint32_t HOST_SLC0_TX_OVF_INT_RAW_Pos = 17;
    constexpr uint32_t HOST_SLC0_TX_OVF_INT_RAW_Msk = HOST_SLC0_TX_OVF_INT_RAW::mask;

    /// Position: 18, Width: 1
    /// Access: read-only
    using HOST_SLC0_RX_PF_VALID_INT_RAW = BitField<18, 1>;
    constexpr uint32_t HOST_SLC0_RX_PF_VALID_INT_RAW_Pos = 18;
    constexpr uint32_t HOST_SLC0_RX_PF_VALID_INT_RAW_Msk = HOST_SLC0_RX_PF_VALID_INT_RAW::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using HOST_SLC0_EXT_BIT0_INT_RAW = BitField<19, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT0_INT_RAW_Pos = 19;
    constexpr uint32_t HOST_SLC0_EXT_BIT0_INT_RAW_Msk = HOST_SLC0_EXT_BIT0_INT_RAW::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using HOST_SLC0_EXT_BIT1_INT_RAW = BitField<20, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT1_INT_RAW_Pos = 20;
    constexpr uint32_t HOST_SLC0_EXT_BIT1_INT_RAW_Msk = HOST_SLC0_EXT_BIT1_INT_RAW::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using HOST_SLC0_EXT_BIT2_INT_RAW = BitField<21, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT2_INT_RAW_Pos = 21;
    constexpr uint32_t HOST_SLC0_EXT_BIT2_INT_RAW_Msk = HOST_SLC0_EXT_BIT2_INT_RAW::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using HOST_SLC0_EXT_BIT3_INT_RAW = BitField<22, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT3_INT_RAW_Pos = 22;
    constexpr uint32_t HOST_SLC0_EXT_BIT3_INT_RAW_Msk = HOST_SLC0_EXT_BIT3_INT_RAW::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using HOST_SLC0_RX_NEW_PACKET_INT_RAW = BitField<23, 1>;
    constexpr uint32_t HOST_SLC0_RX_NEW_PACKET_INT_RAW_Pos = 23;
    constexpr uint32_t HOST_SLC0_RX_NEW_PACKET_INT_RAW_Msk = HOST_SLC0_RX_NEW_PACKET_INT_RAW::mask;

    /// Position: 24, Width: 1
    /// Access: read-only
    using HOST_SLC0_HOST_RD_RETRY_INT_RAW = BitField<24, 1>;
    constexpr uint32_t HOST_SLC0_HOST_RD_RETRY_INT_RAW_Pos = 24;
    constexpr uint32_t HOST_SLC0_HOST_RD_RETRY_INT_RAW_Msk = HOST_SLC0_HOST_RD_RETRY_INT_RAW::mask;

    /// Position: 25, Width: 1
    /// Access: read-only
    using HOST_GPIO_SDIO_INT_RAW = BitField<25, 1>;
    constexpr uint32_t HOST_GPIO_SDIO_INT_RAW_Pos = 25;
    constexpr uint32_t HOST_GPIO_SDIO_INT_RAW_Msk = HOST_GPIO_SDIO_INT_RAW::mask;

}  // namespace host_slc0host_int_raw

/// HOST_SLC1HOST_INT_RAW - HOST_SLC1HOST_INT_RAW
namespace host_slc1host_int_raw {
    /// Position: 0, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT0_INT_RAW = BitField<0, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT0_INT_RAW_Pos = 0;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT0_INT_RAW_Msk = HOST_SLC1_TOHOST_BIT0_INT_RAW::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT1_INT_RAW = BitField<1, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT1_INT_RAW_Pos = 1;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT1_INT_RAW_Msk = HOST_SLC1_TOHOST_BIT1_INT_RAW::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT2_INT_RAW = BitField<2, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT2_INT_RAW_Pos = 2;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT2_INT_RAW_Msk = HOST_SLC1_TOHOST_BIT2_INT_RAW::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT3_INT_RAW = BitField<3, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT3_INT_RAW_Pos = 3;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT3_INT_RAW_Msk = HOST_SLC1_TOHOST_BIT3_INT_RAW::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT4_INT_RAW = BitField<4, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT4_INT_RAW_Pos = 4;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT4_INT_RAW_Msk = HOST_SLC1_TOHOST_BIT4_INT_RAW::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT5_INT_RAW = BitField<5, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT5_INT_RAW_Pos = 5;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT5_INT_RAW_Msk = HOST_SLC1_TOHOST_BIT5_INT_RAW::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT6_INT_RAW = BitField<6, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT6_INT_RAW_Pos = 6;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT6_INT_RAW_Msk = HOST_SLC1_TOHOST_BIT6_INT_RAW::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT7_INT_RAW = BitField<7, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT7_INT_RAW_Pos = 7;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT7_INT_RAW_Msk = HOST_SLC1_TOHOST_BIT7_INT_RAW::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOKEN0_1TO0_INT_RAW = BitField<8, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN0_1TO0_INT_RAW_Pos = 8;
    constexpr uint32_t HOST_SLC1_TOKEN0_1TO0_INT_RAW_Msk = HOST_SLC1_TOKEN0_1TO0_INT_RAW::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOKEN1_1TO0_INT_RAW = BitField<9, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN1_1TO0_INT_RAW_Pos = 9;
    constexpr uint32_t HOST_SLC1_TOKEN1_1TO0_INT_RAW_Msk = HOST_SLC1_TOKEN1_1TO0_INT_RAW::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOKEN0_0TO1_INT_RAW = BitField<10, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN0_0TO1_INT_RAW_Pos = 10;
    constexpr uint32_t HOST_SLC1_TOKEN0_0TO1_INT_RAW_Msk = HOST_SLC1_TOKEN0_0TO1_INT_RAW::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOKEN1_0TO1_INT_RAW = BitField<11, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN1_0TO1_INT_RAW_Pos = 11;
    constexpr uint32_t HOST_SLC1_TOKEN1_0TO1_INT_RAW_Msk = HOST_SLC1_TOKEN1_0TO1_INT_RAW::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using HOST_SLC1HOST_RX_SOF_INT_RAW = BitField<12, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_SOF_INT_RAW_Pos = 12;
    constexpr uint32_t HOST_SLC1HOST_RX_SOF_INT_RAW_Msk = HOST_SLC1HOST_RX_SOF_INT_RAW::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using HOST_SLC1HOST_RX_EOF_INT_RAW = BitField<13, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_EOF_INT_RAW_Pos = 13;
    constexpr uint32_t HOST_SLC1HOST_RX_EOF_INT_RAW_Msk = HOST_SLC1HOST_RX_EOF_INT_RAW::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using HOST_SLC1HOST_RX_START_INT_RAW = BitField<14, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_START_INT_RAW_Pos = 14;
    constexpr uint32_t HOST_SLC1HOST_RX_START_INT_RAW_Msk = HOST_SLC1HOST_RX_START_INT_RAW::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using HOST_SLC1HOST_TX_START_INT_RAW = BitField<15, 1>;
    constexpr uint32_t HOST_SLC1HOST_TX_START_INT_RAW_Pos = 15;
    constexpr uint32_t HOST_SLC1HOST_TX_START_INT_RAW_Msk = HOST_SLC1HOST_TX_START_INT_RAW::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using HOST_SLC1_RX_UDF_INT_RAW = BitField<16, 1>;
    constexpr uint32_t HOST_SLC1_RX_UDF_INT_RAW_Pos = 16;
    constexpr uint32_t HOST_SLC1_RX_UDF_INT_RAW_Msk = HOST_SLC1_RX_UDF_INT_RAW::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using HOST_SLC1_TX_OVF_INT_RAW = BitField<17, 1>;
    constexpr uint32_t HOST_SLC1_TX_OVF_INT_RAW_Pos = 17;
    constexpr uint32_t HOST_SLC1_TX_OVF_INT_RAW_Msk = HOST_SLC1_TX_OVF_INT_RAW::mask;

    /// Position: 18, Width: 1
    /// Access: read-only
    using HOST_SLC1_RX_PF_VALID_INT_RAW = BitField<18, 1>;
    constexpr uint32_t HOST_SLC1_RX_PF_VALID_INT_RAW_Pos = 18;
    constexpr uint32_t HOST_SLC1_RX_PF_VALID_INT_RAW_Msk = HOST_SLC1_RX_PF_VALID_INT_RAW::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using HOST_SLC1_EXT_BIT0_INT_RAW = BitField<19, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT0_INT_RAW_Pos = 19;
    constexpr uint32_t HOST_SLC1_EXT_BIT0_INT_RAW_Msk = HOST_SLC1_EXT_BIT0_INT_RAW::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using HOST_SLC1_EXT_BIT1_INT_RAW = BitField<20, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT1_INT_RAW_Pos = 20;
    constexpr uint32_t HOST_SLC1_EXT_BIT1_INT_RAW_Msk = HOST_SLC1_EXT_BIT1_INT_RAW::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using HOST_SLC1_EXT_BIT2_INT_RAW = BitField<21, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT2_INT_RAW_Pos = 21;
    constexpr uint32_t HOST_SLC1_EXT_BIT2_INT_RAW_Msk = HOST_SLC1_EXT_BIT2_INT_RAW::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using HOST_SLC1_EXT_BIT3_INT_RAW = BitField<22, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT3_INT_RAW_Pos = 22;
    constexpr uint32_t HOST_SLC1_EXT_BIT3_INT_RAW_Msk = HOST_SLC1_EXT_BIT3_INT_RAW::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW = BitField<23, 1>;
    constexpr uint32_t HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_Pos = 23;
    constexpr uint32_t HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_Msk = HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW::mask;

    /// Position: 24, Width: 1
    /// Access: read-only
    using HOST_SLC1_HOST_RD_RETRY_INT_RAW = BitField<24, 1>;
    constexpr uint32_t HOST_SLC1_HOST_RD_RETRY_INT_RAW_Pos = 24;
    constexpr uint32_t HOST_SLC1_HOST_RD_RETRY_INT_RAW_Msk = HOST_SLC1_HOST_RD_RETRY_INT_RAW::mask;

    /// Position: 25, Width: 1
    /// Access: read-only
    using HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW = BitField<25, 1>;
    constexpr uint32_t HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_Pos = 25;
    constexpr uint32_t HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_Msk = HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW::mask;

}  // namespace host_slc1host_int_raw

/// HOST_SLC0HOST_INT_ST - HOST_SLC0HOST_INT_ST
namespace host_slc0host_int_st {
    /// Position: 0, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT0_INT_ST = BitField<0, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT0_INT_ST_Pos = 0;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT0_INT_ST_Msk = HOST_SLC0_TOHOST_BIT0_INT_ST::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT1_INT_ST = BitField<1, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT1_INT_ST_Pos = 1;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT1_INT_ST_Msk = HOST_SLC0_TOHOST_BIT1_INT_ST::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT2_INT_ST = BitField<2, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT2_INT_ST_Pos = 2;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT2_INT_ST_Msk = HOST_SLC0_TOHOST_BIT2_INT_ST::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT3_INT_ST = BitField<3, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT3_INT_ST_Pos = 3;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT3_INT_ST_Msk = HOST_SLC0_TOHOST_BIT3_INT_ST::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT4_INT_ST = BitField<4, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT4_INT_ST_Pos = 4;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT4_INT_ST_Msk = HOST_SLC0_TOHOST_BIT4_INT_ST::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT5_INT_ST = BitField<5, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT5_INT_ST_Pos = 5;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT5_INT_ST_Msk = HOST_SLC0_TOHOST_BIT5_INT_ST::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT6_INT_ST = BitField<6, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT6_INT_ST_Pos = 6;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT6_INT_ST_Msk = HOST_SLC0_TOHOST_BIT6_INT_ST::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOHOST_BIT7_INT_ST = BitField<7, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT7_INT_ST_Pos = 7;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT7_INT_ST_Msk = HOST_SLC0_TOHOST_BIT7_INT_ST::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOKEN0_1TO0_INT_ST = BitField<8, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN0_1TO0_INT_ST_Pos = 8;
    constexpr uint32_t HOST_SLC0_TOKEN0_1TO0_INT_ST_Msk = HOST_SLC0_TOKEN0_1TO0_INT_ST::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOKEN1_1TO0_INT_ST = BitField<9, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN1_1TO0_INT_ST_Pos = 9;
    constexpr uint32_t HOST_SLC0_TOKEN1_1TO0_INT_ST_Msk = HOST_SLC0_TOKEN1_1TO0_INT_ST::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOKEN0_0TO1_INT_ST = BitField<10, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN0_0TO1_INT_ST_Pos = 10;
    constexpr uint32_t HOST_SLC0_TOKEN0_0TO1_INT_ST_Msk = HOST_SLC0_TOKEN0_0TO1_INT_ST::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using HOST_SLC0_TOKEN1_0TO1_INT_ST = BitField<11, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN1_0TO1_INT_ST_Pos = 11;
    constexpr uint32_t HOST_SLC0_TOKEN1_0TO1_INT_ST_Msk = HOST_SLC0_TOKEN1_0TO1_INT_ST::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using HOST_SLC0HOST_RX_SOF_INT_ST = BitField<12, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_SOF_INT_ST_Pos = 12;
    constexpr uint32_t HOST_SLC0HOST_RX_SOF_INT_ST_Msk = HOST_SLC0HOST_RX_SOF_INT_ST::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using HOST_SLC0HOST_RX_EOF_INT_ST = BitField<13, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_EOF_INT_ST_Pos = 13;
    constexpr uint32_t HOST_SLC0HOST_RX_EOF_INT_ST_Msk = HOST_SLC0HOST_RX_EOF_INT_ST::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using HOST_SLC0HOST_RX_START_INT_ST = BitField<14, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_START_INT_ST_Pos = 14;
    constexpr uint32_t HOST_SLC0HOST_RX_START_INT_ST_Msk = HOST_SLC0HOST_RX_START_INT_ST::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using HOST_SLC0HOST_TX_START_INT_ST = BitField<15, 1>;
    constexpr uint32_t HOST_SLC0HOST_TX_START_INT_ST_Pos = 15;
    constexpr uint32_t HOST_SLC0HOST_TX_START_INT_ST_Msk = HOST_SLC0HOST_TX_START_INT_ST::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using HOST_SLC0_RX_UDF_INT_ST = BitField<16, 1>;
    constexpr uint32_t HOST_SLC0_RX_UDF_INT_ST_Pos = 16;
    constexpr uint32_t HOST_SLC0_RX_UDF_INT_ST_Msk = HOST_SLC0_RX_UDF_INT_ST::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using HOST_SLC0_TX_OVF_INT_ST = BitField<17, 1>;
    constexpr uint32_t HOST_SLC0_TX_OVF_INT_ST_Pos = 17;
    constexpr uint32_t HOST_SLC0_TX_OVF_INT_ST_Msk = HOST_SLC0_TX_OVF_INT_ST::mask;

    /// Position: 18, Width: 1
    /// Access: read-only
    using HOST_SLC0_RX_PF_VALID_INT_ST = BitField<18, 1>;
    constexpr uint32_t HOST_SLC0_RX_PF_VALID_INT_ST_Pos = 18;
    constexpr uint32_t HOST_SLC0_RX_PF_VALID_INT_ST_Msk = HOST_SLC0_RX_PF_VALID_INT_ST::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using HOST_SLC0_EXT_BIT0_INT_ST = BitField<19, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT0_INT_ST_Pos = 19;
    constexpr uint32_t HOST_SLC0_EXT_BIT0_INT_ST_Msk = HOST_SLC0_EXT_BIT0_INT_ST::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using HOST_SLC0_EXT_BIT1_INT_ST = BitField<20, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT1_INT_ST_Pos = 20;
    constexpr uint32_t HOST_SLC0_EXT_BIT1_INT_ST_Msk = HOST_SLC0_EXT_BIT1_INT_ST::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using HOST_SLC0_EXT_BIT2_INT_ST = BitField<21, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT2_INT_ST_Pos = 21;
    constexpr uint32_t HOST_SLC0_EXT_BIT2_INT_ST_Msk = HOST_SLC0_EXT_BIT2_INT_ST::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using HOST_SLC0_EXT_BIT3_INT_ST = BitField<22, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT3_INT_ST_Pos = 22;
    constexpr uint32_t HOST_SLC0_EXT_BIT3_INT_ST_Msk = HOST_SLC0_EXT_BIT3_INT_ST::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using HOST_SLC0_RX_NEW_PACKET_INT_ST = BitField<23, 1>;
    constexpr uint32_t HOST_SLC0_RX_NEW_PACKET_INT_ST_Pos = 23;
    constexpr uint32_t HOST_SLC0_RX_NEW_PACKET_INT_ST_Msk = HOST_SLC0_RX_NEW_PACKET_INT_ST::mask;

    /// Position: 24, Width: 1
    /// Access: read-only
    using HOST_SLC0_HOST_RD_RETRY_INT_ST = BitField<24, 1>;
    constexpr uint32_t HOST_SLC0_HOST_RD_RETRY_INT_ST_Pos = 24;
    constexpr uint32_t HOST_SLC0_HOST_RD_RETRY_INT_ST_Msk = HOST_SLC0_HOST_RD_RETRY_INT_ST::mask;

    /// Position: 25, Width: 1
    /// Access: read-only
    using HOST_GPIO_SDIO_INT_ST = BitField<25, 1>;
    constexpr uint32_t HOST_GPIO_SDIO_INT_ST_Pos = 25;
    constexpr uint32_t HOST_GPIO_SDIO_INT_ST_Msk = HOST_GPIO_SDIO_INT_ST::mask;

}  // namespace host_slc0host_int_st

/// HOST_SLC1HOST_INT_ST - HOST_SLC1HOST_INT_ST
namespace host_slc1host_int_st {
    /// Position: 0, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT0_INT_ST = BitField<0, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT0_INT_ST_Pos = 0;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT0_INT_ST_Msk = HOST_SLC1_TOHOST_BIT0_INT_ST::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT1_INT_ST = BitField<1, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT1_INT_ST_Pos = 1;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT1_INT_ST_Msk = HOST_SLC1_TOHOST_BIT1_INT_ST::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT2_INT_ST = BitField<2, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT2_INT_ST_Pos = 2;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT2_INT_ST_Msk = HOST_SLC1_TOHOST_BIT2_INT_ST::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT3_INT_ST = BitField<3, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT3_INT_ST_Pos = 3;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT3_INT_ST_Msk = HOST_SLC1_TOHOST_BIT3_INT_ST::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT4_INT_ST = BitField<4, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT4_INT_ST_Pos = 4;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT4_INT_ST_Msk = HOST_SLC1_TOHOST_BIT4_INT_ST::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT5_INT_ST = BitField<5, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT5_INT_ST_Pos = 5;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT5_INT_ST_Msk = HOST_SLC1_TOHOST_BIT5_INT_ST::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT6_INT_ST = BitField<6, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT6_INT_ST_Pos = 6;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT6_INT_ST_Msk = HOST_SLC1_TOHOST_BIT6_INT_ST::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOHOST_BIT7_INT_ST = BitField<7, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT7_INT_ST_Pos = 7;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT7_INT_ST_Msk = HOST_SLC1_TOHOST_BIT7_INT_ST::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOKEN0_1TO0_INT_ST = BitField<8, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN0_1TO0_INT_ST_Pos = 8;
    constexpr uint32_t HOST_SLC1_TOKEN0_1TO0_INT_ST_Msk = HOST_SLC1_TOKEN0_1TO0_INT_ST::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOKEN1_1TO0_INT_ST = BitField<9, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN1_1TO0_INT_ST_Pos = 9;
    constexpr uint32_t HOST_SLC1_TOKEN1_1TO0_INT_ST_Msk = HOST_SLC1_TOKEN1_1TO0_INT_ST::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOKEN0_0TO1_INT_ST = BitField<10, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN0_0TO1_INT_ST_Pos = 10;
    constexpr uint32_t HOST_SLC1_TOKEN0_0TO1_INT_ST_Msk = HOST_SLC1_TOKEN0_0TO1_INT_ST::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using HOST_SLC1_TOKEN1_0TO1_INT_ST = BitField<11, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN1_0TO1_INT_ST_Pos = 11;
    constexpr uint32_t HOST_SLC1_TOKEN1_0TO1_INT_ST_Msk = HOST_SLC1_TOKEN1_0TO1_INT_ST::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using HOST_SLC1HOST_RX_SOF_INT_ST = BitField<12, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_SOF_INT_ST_Pos = 12;
    constexpr uint32_t HOST_SLC1HOST_RX_SOF_INT_ST_Msk = HOST_SLC1HOST_RX_SOF_INT_ST::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using HOST_SLC1HOST_RX_EOF_INT_ST = BitField<13, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_EOF_INT_ST_Pos = 13;
    constexpr uint32_t HOST_SLC1HOST_RX_EOF_INT_ST_Msk = HOST_SLC1HOST_RX_EOF_INT_ST::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using HOST_SLC1HOST_RX_START_INT_ST = BitField<14, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_START_INT_ST_Pos = 14;
    constexpr uint32_t HOST_SLC1HOST_RX_START_INT_ST_Msk = HOST_SLC1HOST_RX_START_INT_ST::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using HOST_SLC1HOST_TX_START_INT_ST = BitField<15, 1>;
    constexpr uint32_t HOST_SLC1HOST_TX_START_INT_ST_Pos = 15;
    constexpr uint32_t HOST_SLC1HOST_TX_START_INT_ST_Msk = HOST_SLC1HOST_TX_START_INT_ST::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using HOST_SLC1_RX_UDF_INT_ST = BitField<16, 1>;
    constexpr uint32_t HOST_SLC1_RX_UDF_INT_ST_Pos = 16;
    constexpr uint32_t HOST_SLC1_RX_UDF_INT_ST_Msk = HOST_SLC1_RX_UDF_INT_ST::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using HOST_SLC1_TX_OVF_INT_ST = BitField<17, 1>;
    constexpr uint32_t HOST_SLC1_TX_OVF_INT_ST_Pos = 17;
    constexpr uint32_t HOST_SLC1_TX_OVF_INT_ST_Msk = HOST_SLC1_TX_OVF_INT_ST::mask;

    /// Position: 18, Width: 1
    /// Access: read-only
    using HOST_SLC1_RX_PF_VALID_INT_ST = BitField<18, 1>;
    constexpr uint32_t HOST_SLC1_RX_PF_VALID_INT_ST_Pos = 18;
    constexpr uint32_t HOST_SLC1_RX_PF_VALID_INT_ST_Msk = HOST_SLC1_RX_PF_VALID_INT_ST::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using HOST_SLC1_EXT_BIT0_INT_ST = BitField<19, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT0_INT_ST_Pos = 19;
    constexpr uint32_t HOST_SLC1_EXT_BIT0_INT_ST_Msk = HOST_SLC1_EXT_BIT0_INT_ST::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using HOST_SLC1_EXT_BIT1_INT_ST = BitField<20, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT1_INT_ST_Pos = 20;
    constexpr uint32_t HOST_SLC1_EXT_BIT1_INT_ST_Msk = HOST_SLC1_EXT_BIT1_INT_ST::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using HOST_SLC1_EXT_BIT2_INT_ST = BitField<21, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT2_INT_ST_Pos = 21;
    constexpr uint32_t HOST_SLC1_EXT_BIT2_INT_ST_Msk = HOST_SLC1_EXT_BIT2_INT_ST::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using HOST_SLC1_EXT_BIT3_INT_ST = BitField<22, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT3_INT_ST_Pos = 22;
    constexpr uint32_t HOST_SLC1_EXT_BIT3_INT_ST_Msk = HOST_SLC1_EXT_BIT3_INT_ST::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST = BitField<23, 1>;
    constexpr uint32_t HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_Pos = 23;
    constexpr uint32_t HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_Msk = HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST::mask;

    /// Position: 24, Width: 1
    /// Access: read-only
    using HOST_SLC1_HOST_RD_RETRY_INT_ST = BitField<24, 1>;
    constexpr uint32_t HOST_SLC1_HOST_RD_RETRY_INT_ST_Pos = 24;
    constexpr uint32_t HOST_SLC1_HOST_RD_RETRY_INT_ST_Msk = HOST_SLC1_HOST_RD_RETRY_INT_ST::mask;

    /// Position: 25, Width: 1
    /// Access: read-only
    using HOST_SLC1_BT_RX_NEW_PACKET_INT_ST = BitField<25, 1>;
    constexpr uint32_t HOST_SLC1_BT_RX_NEW_PACKET_INT_ST_Pos = 25;
    constexpr uint32_t HOST_SLC1_BT_RX_NEW_PACKET_INT_ST_Msk = HOST_SLC1_BT_RX_NEW_PACKET_INT_ST::mask;

}  // namespace host_slc1host_int_st

/// HOST_SLCHOST_PKT_LEN - HOST_SLCHOST_PKT_LEN
namespace host_slchost_pkt_len {
    /// Position: 0, Width: 20
    /// Access: read-only
    using HOST_HOSTSLC0_LEN = BitField<0, 20>;
    constexpr uint32_t HOST_HOSTSLC0_LEN_Pos = 0;
    constexpr uint32_t HOST_HOSTSLC0_LEN_Msk = HOST_HOSTSLC0_LEN::mask;

    /// Position: 20, Width: 12
    /// Access: read-only
    using HOST_HOSTSLC0_LEN_CHECK = BitField<20, 12>;
    constexpr uint32_t HOST_HOSTSLC0_LEN_CHECK_Pos = 20;
    constexpr uint32_t HOST_HOSTSLC0_LEN_CHECK_Msk = HOST_HOSTSLC0_LEN_CHECK::mask;

}  // namespace host_slchost_pkt_len

/// HOST_SLCHOST_STATE_W0 - HOST_SLCHOST_STATE_W0
namespace host_slchost_state_w0 {
    /// Position: 0, Width: 8
    /// Access: read-only
    using HOST_SLCHOST_STATE0 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_STATE0_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_STATE0_Msk = HOST_SLCHOST_STATE0::mask;

    /// Position: 8, Width: 8
    /// Access: read-only
    using HOST_SLCHOST_STATE1 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_STATE1_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_STATE1_Msk = HOST_SLCHOST_STATE1::mask;

    /// Position: 16, Width: 8
    /// Access: read-only
    using HOST_SLCHOST_STATE2 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_STATE2_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_STATE2_Msk = HOST_SLCHOST_STATE2::mask;

    /// Position: 24, Width: 8
    /// Access: read-only
    using HOST_SLCHOST_STATE3 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_STATE3_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_STATE3_Msk = HOST_SLCHOST_STATE3::mask;

}  // namespace host_slchost_state_w0

/// HOST_SLCHOST_STATE_W1 - HOST_SLCHOST_STATE_W1
namespace host_slchost_state_w1 {
    /// Position: 0, Width: 8
    /// Access: read-only
    using HOST_SLCHOST_STATE4 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_STATE4_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_STATE4_Msk = HOST_SLCHOST_STATE4::mask;

    /// Position: 8, Width: 8
    /// Access: read-only
    using HOST_SLCHOST_STATE5 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_STATE5_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_STATE5_Msk = HOST_SLCHOST_STATE5::mask;

    /// Position: 16, Width: 8
    /// Access: read-only
    using HOST_SLCHOST_STATE6 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_STATE6_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_STATE6_Msk = HOST_SLCHOST_STATE6::mask;

    /// Position: 24, Width: 8
    /// Access: read-only
    using HOST_SLCHOST_STATE7 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_STATE7_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_STATE7_Msk = HOST_SLCHOST_STATE7::mask;

}  // namespace host_slchost_state_w1

/// HOST_SLCHOST_CONF_W0 - HOST_SLCHOST_CONF_W0
namespace host_slchost_conf_w0 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF0 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF0_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF0_Msk = HOST_SLCHOST_CONF0::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF1 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF1_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF1_Msk = HOST_SLCHOST_CONF1::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF2 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF2_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF2_Msk = HOST_SLCHOST_CONF2::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF3 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF3_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF3_Msk = HOST_SLCHOST_CONF3::mask;

}  // namespace host_slchost_conf_w0

/// HOST_SLCHOST_CONF_W1 - HOST_SLCHOST_CONF_W1
namespace host_slchost_conf_w1 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF4 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF4_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF4_Msk = HOST_SLCHOST_CONF4::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF5 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF5_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF5_Msk = HOST_SLCHOST_CONF5::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF6 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF6_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF6_Msk = HOST_SLCHOST_CONF6::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF7 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF7_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF7_Msk = HOST_SLCHOST_CONF7::mask;

}  // namespace host_slchost_conf_w1

/// HOST_SLCHOST_CONF_W2 - HOST_SLCHOST_CONF_W2
namespace host_slchost_conf_w2 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF8 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF8_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF8_Msk = HOST_SLCHOST_CONF8::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF9 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF9_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF9_Msk = HOST_SLCHOST_CONF9::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF10 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF10_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF10_Msk = HOST_SLCHOST_CONF10::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF11 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF11_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF11_Msk = HOST_SLCHOST_CONF11::mask;

}  // namespace host_slchost_conf_w2

/// HOST_SLCHOST_CONF_W3 - HOST_SLCHOST_CONF_W3
namespace host_slchost_conf_w3 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF12 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF12_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF12_Msk = HOST_SLCHOST_CONF12::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF13 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF13_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF13_Msk = HOST_SLCHOST_CONF13::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF14 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF14_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF14_Msk = HOST_SLCHOST_CONF14::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF15 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF15_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF15_Msk = HOST_SLCHOST_CONF15::mask;

}  // namespace host_slchost_conf_w3

/// HOST_SLCHOST_CONF_W4 - HOST_SLCHOST_CONF_W4
namespace host_slchost_conf_w4 {
    /// SLC timeout value
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF16 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF16_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF16_Msk = HOST_SLCHOST_CONF16::mask;

    /// SLC timeout enable
    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF17 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF17_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF17_Msk = HOST_SLCHOST_CONF17::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF18 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF18_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF18_Msk = HOST_SLCHOST_CONF18::mask;

    /// Interrupt to target CPU
    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF19 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF19_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF19_Msk = HOST_SLCHOST_CONF19::mask;

}  // namespace host_slchost_conf_w4

/// HOST_SLCHOST_CONF_W5 - HOST_SLCHOST_CONF_W5
namespace host_slchost_conf_w5 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF20 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF20_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF20_Msk = HOST_SLCHOST_CONF20::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF21 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF21_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF21_Msk = HOST_SLCHOST_CONF21::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF22 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF22_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF22_Msk = HOST_SLCHOST_CONF22::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF23 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF23_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF23_Msk = HOST_SLCHOST_CONF23::mask;

}  // namespace host_slchost_conf_w5

/// HOST_SLCHOST_CONF_W6 - HOST_SLCHOST_CONF_W6
namespace host_slchost_conf_w6 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF24 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF24_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF24_Msk = HOST_SLCHOST_CONF24::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF25 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF25_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF25_Msk = HOST_SLCHOST_CONF25::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF26 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF26_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF26_Msk = HOST_SLCHOST_CONF26::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF27 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF27_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF27_Msk = HOST_SLCHOST_CONF27::mask;

}  // namespace host_slchost_conf_w6

/// HOST_SLCHOST_CONF_W7 - HOST_SLCHOST_CONF_W7
namespace host_slchost_conf_w7 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF28 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF28_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF28_Msk = HOST_SLCHOST_CONF28::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF29 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF29_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF29_Msk = HOST_SLCHOST_CONF29::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF30 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF30_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF30_Msk = HOST_SLCHOST_CONF30::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF31 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF31_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF31_Msk = HOST_SLCHOST_CONF31::mask;

}  // namespace host_slchost_conf_w7

/// HOST_SLCHOST_PKT_LEN0 - HOST_SLCHOST_PKT_LEN0
namespace host_slchost_pkt_len0 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using HOST_HOSTSLC0_LEN0 = BitField<0, 20>;
    constexpr uint32_t HOST_HOSTSLC0_LEN0_Pos = 0;
    constexpr uint32_t HOST_HOSTSLC0_LEN0_Msk = HOST_HOSTSLC0_LEN0::mask;

}  // namespace host_slchost_pkt_len0

/// HOST_SLCHOST_PKT_LEN1 - HOST_SLCHOST_PKT_LEN1
namespace host_slchost_pkt_len1 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using HOST_HOSTSLC0_LEN1 = BitField<0, 20>;
    constexpr uint32_t HOST_HOSTSLC0_LEN1_Pos = 0;
    constexpr uint32_t HOST_HOSTSLC0_LEN1_Msk = HOST_HOSTSLC0_LEN1::mask;

}  // namespace host_slchost_pkt_len1

/// HOST_SLCHOST_PKT_LEN2 - HOST_SLCHOST_PKT_LEN2
namespace host_slchost_pkt_len2 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using HOST_HOSTSLC0_LEN2 = BitField<0, 20>;
    constexpr uint32_t HOST_HOSTSLC0_LEN2_Pos = 0;
    constexpr uint32_t HOST_HOSTSLC0_LEN2_Msk = HOST_HOSTSLC0_LEN2::mask;

}  // namespace host_slchost_pkt_len2

/// HOST_SLCHOST_CONF_W8 - HOST_SLCHOST_CONF_W8
namespace host_slchost_conf_w8 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF32 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF32_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF32_Msk = HOST_SLCHOST_CONF32::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF33 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF33_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF33_Msk = HOST_SLCHOST_CONF33::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF34 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF34_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF34_Msk = HOST_SLCHOST_CONF34::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF35 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF35_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF35_Msk = HOST_SLCHOST_CONF35::mask;

}  // namespace host_slchost_conf_w8

/// HOST_SLCHOST_CONF_W9 - HOST_SLCHOST_CONF_W9
namespace host_slchost_conf_w9 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF36 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF36_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF36_Msk = HOST_SLCHOST_CONF36::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF37 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF37_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF37_Msk = HOST_SLCHOST_CONF37::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF38 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF38_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF38_Msk = HOST_SLCHOST_CONF38::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF39 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF39_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF39_Msk = HOST_SLCHOST_CONF39::mask;

}  // namespace host_slchost_conf_w9

/// HOST_SLCHOST_CONF_W10 - HOST_SLCHOST_CONF_W10
namespace host_slchost_conf_w10 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF40 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF40_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF40_Msk = HOST_SLCHOST_CONF40::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF41 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF41_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF41_Msk = HOST_SLCHOST_CONF41::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF42 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF42_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF42_Msk = HOST_SLCHOST_CONF42::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF43 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF43_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF43_Msk = HOST_SLCHOST_CONF43::mask;

}  // namespace host_slchost_conf_w10

/// HOST_SLCHOST_CONF_W11 - HOST_SLCHOST_CONF_W11
namespace host_slchost_conf_w11 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF44 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF44_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF44_Msk = HOST_SLCHOST_CONF44::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF45 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF45_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF45_Msk = HOST_SLCHOST_CONF45::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF46 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF46_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF46_Msk = HOST_SLCHOST_CONF46::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF47 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF47_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF47_Msk = HOST_SLCHOST_CONF47::mask;

}  // namespace host_slchost_conf_w11

/// HOST_SLCHOST_CONF_W12 - HOST_SLCHOST_CONF_W12
namespace host_slchost_conf_w12 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF48 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF48_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF48_Msk = HOST_SLCHOST_CONF48::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF49 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF49_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF49_Msk = HOST_SLCHOST_CONF49::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF50 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF50_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF50_Msk = HOST_SLCHOST_CONF50::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF51 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF51_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF51_Msk = HOST_SLCHOST_CONF51::mask;

}  // namespace host_slchost_conf_w12

/// HOST_SLCHOST_CONF_W13 - HOST_SLCHOST_CONF_W13
namespace host_slchost_conf_w13 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF52 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF52_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF52_Msk = HOST_SLCHOST_CONF52::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF53 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF53_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF53_Msk = HOST_SLCHOST_CONF53::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF54 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF54_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF54_Msk = HOST_SLCHOST_CONF54::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF55 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF55_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF55_Msk = HOST_SLCHOST_CONF55::mask;

}  // namespace host_slchost_conf_w13

/// HOST_SLCHOST_CONF_W14 - HOST_SLCHOST_CONF_W14
namespace host_slchost_conf_w14 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF56 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF56_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF56_Msk = HOST_SLCHOST_CONF56::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF57 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF57_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF57_Msk = HOST_SLCHOST_CONF57::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF58 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF58_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF58_Msk = HOST_SLCHOST_CONF58::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF59 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF59_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF59_Msk = HOST_SLCHOST_CONF59::mask;

}  // namespace host_slchost_conf_w14

/// HOST_SLCHOST_CONF_W15 - HOST_SLCHOST_CONF_W15
namespace host_slchost_conf_w15 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF60 = BitField<0, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF60_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CONF60_Msk = HOST_SLCHOST_CONF60::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF61 = BitField<8, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF61_Pos = 8;
    constexpr uint32_t HOST_SLCHOST_CONF61_Msk = HOST_SLCHOST_CONF61::mask;

    /// Position: 16, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF62 = BitField<16, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF62_Pos = 16;
    constexpr uint32_t HOST_SLCHOST_CONF62_Msk = HOST_SLCHOST_CONF62::mask;

    /// Position: 24, Width: 8
    /// Access: read-write
    using HOST_SLCHOST_CONF63 = BitField<24, 8>;
    constexpr uint32_t HOST_SLCHOST_CONF63_Pos = 24;
    constexpr uint32_t HOST_SLCHOST_CONF63_Msk = HOST_SLCHOST_CONF63::mask;

}  // namespace host_slchost_conf_w15

/// HOST_SLCHOST_CHECK_SUM0 - HOST_SLCHOST_CHECK_SUM0
namespace host_slchost_check_sum0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using HOST_SLCHOST_CHECK_SUM0 = BitField<0, 32>;
    constexpr uint32_t HOST_SLCHOST_CHECK_SUM0_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CHECK_SUM0_Msk = HOST_SLCHOST_CHECK_SUM0::mask;

}  // namespace host_slchost_check_sum0

/// HOST_SLCHOST_CHECK_SUM1 - HOST_SLCHOST_CHECK_SUM1
namespace host_slchost_check_sum1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using HOST_SLCHOST_CHECK_SUM1 = BitField<0, 32>;
    constexpr uint32_t HOST_SLCHOST_CHECK_SUM1_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_CHECK_SUM1_Msk = HOST_SLCHOST_CHECK_SUM1::mask;

}  // namespace host_slchost_check_sum1

/// HOST_SLC1HOST_TOKEN_RDATA - HOST_SLC1HOST_TOKEN_RDATA
namespace host_slc1host_token_rdata {
    /// Position: 0, Width: 12
    /// Access: read-only
    using HOST_SLC1_TOKEN0 = BitField<0, 12>;
    constexpr uint32_t HOST_SLC1_TOKEN0_Pos = 0;
    constexpr uint32_t HOST_SLC1_TOKEN0_Msk = HOST_SLC1_TOKEN0::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using HOST_SLC1_RX_PF_VALID = BitField<12, 1>;
    constexpr uint32_t HOST_SLC1_RX_PF_VALID_Pos = 12;
    constexpr uint32_t HOST_SLC1_RX_PF_VALID_Msk = HOST_SLC1_RX_PF_VALID::mask;

    /// Position: 16, Width: 12
    /// Access: read-only
    using HOST_HOSTSLC1_TOKEN1 = BitField<16, 12>;
    constexpr uint32_t HOST_HOSTSLC1_TOKEN1_Pos = 16;
    constexpr uint32_t HOST_HOSTSLC1_TOKEN1_Msk = HOST_HOSTSLC1_TOKEN1::mask;

    /// Position: 28, Width: 4
    /// Access: read-only
    using HOST_SLC1_RX_PF_EOF = BitField<28, 4>;
    constexpr uint32_t HOST_SLC1_RX_PF_EOF_Pos = 28;
    constexpr uint32_t HOST_SLC1_RX_PF_EOF_Msk = HOST_SLC1_RX_PF_EOF::mask;

}  // namespace host_slc1host_token_rdata

/// HOST_SLC0HOST_TOKEN_WDATA - HOST_SLC0HOST_TOKEN_WDATA
namespace host_slc0host_token_wdata {
    /// Position: 0, Width: 12
    /// Access: read-write
    using HOST_SLC0HOST_TOKEN0_WD = BitField<0, 12>;
    constexpr uint32_t HOST_SLC0HOST_TOKEN0_WD_Pos = 0;
    constexpr uint32_t HOST_SLC0HOST_TOKEN0_WD_Msk = HOST_SLC0HOST_TOKEN0_WD::mask;

    /// Position: 16, Width: 12
    /// Access: read-write
    using HOST_SLC0HOST_TOKEN1_WD = BitField<16, 12>;
    constexpr uint32_t HOST_SLC0HOST_TOKEN1_WD_Pos = 16;
    constexpr uint32_t HOST_SLC0HOST_TOKEN1_WD_Msk = HOST_SLC0HOST_TOKEN1_WD::mask;

}  // namespace host_slc0host_token_wdata

/// HOST_SLC1HOST_TOKEN_WDATA - HOST_SLC1HOST_TOKEN_WDATA
namespace host_slc1host_token_wdata {
    /// Position: 0, Width: 12
    /// Access: read-write
    using HOST_SLC1HOST_TOKEN0_WD = BitField<0, 12>;
    constexpr uint32_t HOST_SLC1HOST_TOKEN0_WD_Pos = 0;
    constexpr uint32_t HOST_SLC1HOST_TOKEN0_WD_Msk = HOST_SLC1HOST_TOKEN0_WD::mask;

    /// Position: 16, Width: 12
    /// Access: read-write
    using HOST_SLC1HOST_TOKEN1_WD = BitField<16, 12>;
    constexpr uint32_t HOST_SLC1HOST_TOKEN1_WD_Pos = 16;
    constexpr uint32_t HOST_SLC1HOST_TOKEN1_WD_Msk = HOST_SLC1HOST_TOKEN1_WD::mask;

}  // namespace host_slc1host_token_wdata

/// HOST_SLCHOST_TOKEN_CON - HOST_SLCHOST_TOKEN_CON
namespace host_slchost_token_con {
    /// Position: 0, Width: 1
    /// Access: write-only
    using HOST_SLC0HOST_TOKEN0_DEC = BitField<0, 1>;
    constexpr uint32_t HOST_SLC0HOST_TOKEN0_DEC_Pos = 0;
    constexpr uint32_t HOST_SLC0HOST_TOKEN0_DEC_Msk = HOST_SLC0HOST_TOKEN0_DEC::mask;

    /// Position: 1, Width: 1
    /// Access: write-only
    using HOST_SLC0HOST_TOKEN1_DEC = BitField<1, 1>;
    constexpr uint32_t HOST_SLC0HOST_TOKEN1_DEC_Pos = 1;
    constexpr uint32_t HOST_SLC0HOST_TOKEN1_DEC_Msk = HOST_SLC0HOST_TOKEN1_DEC::mask;

    /// Position: 2, Width: 1
    /// Access: write-only
    using HOST_SLC0HOST_TOKEN0_WR = BitField<2, 1>;
    constexpr uint32_t HOST_SLC0HOST_TOKEN0_WR_Pos = 2;
    constexpr uint32_t HOST_SLC0HOST_TOKEN0_WR_Msk = HOST_SLC0HOST_TOKEN0_WR::mask;

    /// Position: 3, Width: 1
    /// Access: write-only
    using HOST_SLC0HOST_TOKEN1_WR = BitField<3, 1>;
    constexpr uint32_t HOST_SLC0HOST_TOKEN1_WR_Pos = 3;
    constexpr uint32_t HOST_SLC0HOST_TOKEN1_WR_Msk = HOST_SLC0HOST_TOKEN1_WR::mask;

    /// Position: 4, Width: 1
    /// Access: write-only
    using HOST_SLC1HOST_TOKEN0_DEC = BitField<4, 1>;
    constexpr uint32_t HOST_SLC1HOST_TOKEN0_DEC_Pos = 4;
    constexpr uint32_t HOST_SLC1HOST_TOKEN0_DEC_Msk = HOST_SLC1HOST_TOKEN0_DEC::mask;

    /// Position: 5, Width: 1
    /// Access: write-only
    using HOST_SLC1HOST_TOKEN1_DEC = BitField<5, 1>;
    constexpr uint32_t HOST_SLC1HOST_TOKEN1_DEC_Pos = 5;
    constexpr uint32_t HOST_SLC1HOST_TOKEN1_DEC_Msk = HOST_SLC1HOST_TOKEN1_DEC::mask;

    /// Position: 6, Width: 1
    /// Access: write-only
    using HOST_SLC1HOST_TOKEN0_WR = BitField<6, 1>;
    constexpr uint32_t HOST_SLC1HOST_TOKEN0_WR_Pos = 6;
    constexpr uint32_t HOST_SLC1HOST_TOKEN0_WR_Msk = HOST_SLC1HOST_TOKEN0_WR::mask;

    /// Position: 7, Width: 1
    /// Access: write-only
    using HOST_SLC1HOST_TOKEN1_WR = BitField<7, 1>;
    constexpr uint32_t HOST_SLC1HOST_TOKEN1_WR_Pos = 7;
    constexpr uint32_t HOST_SLC1HOST_TOKEN1_WR_Msk = HOST_SLC1HOST_TOKEN1_WR::mask;

    /// Position: 8, Width: 1
    /// Access: write-only
    using HOST_SLC0HOST_LEN_WR = BitField<8, 1>;
    constexpr uint32_t HOST_SLC0HOST_LEN_WR_Pos = 8;
    constexpr uint32_t HOST_SLC0HOST_LEN_WR_Msk = HOST_SLC0HOST_LEN_WR::mask;

}  // namespace host_slchost_token_con

/// HOST_SLC0HOST_INT_CLR - HOST_SLC0HOST_INT_CLR
namespace host_slc0host_int_clr {
    /// Position: 0, Width: 1
    /// Access: write-only
    using HOST_SLC0_TOHOST_BIT0_INT_CLR = BitField<0, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT0_INT_CLR_Pos = 0;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT0_INT_CLR_Msk = HOST_SLC0_TOHOST_BIT0_INT_CLR::mask;

    /// Position: 1, Width: 1
    /// Access: write-only
    using HOST_SLC0_TOHOST_BIT1_INT_CLR = BitField<1, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT1_INT_CLR_Pos = 1;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT1_INT_CLR_Msk = HOST_SLC0_TOHOST_BIT1_INT_CLR::mask;

    /// Position: 2, Width: 1
    /// Access: write-only
    using HOST_SLC0_TOHOST_BIT2_INT_CLR = BitField<2, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT2_INT_CLR_Pos = 2;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT2_INT_CLR_Msk = HOST_SLC0_TOHOST_BIT2_INT_CLR::mask;

    /// Position: 3, Width: 1
    /// Access: write-only
    using HOST_SLC0_TOHOST_BIT3_INT_CLR = BitField<3, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT3_INT_CLR_Pos = 3;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT3_INT_CLR_Msk = HOST_SLC0_TOHOST_BIT3_INT_CLR::mask;

    /// Position: 4, Width: 1
    /// Access: write-only
    using HOST_SLC0_TOHOST_BIT4_INT_CLR = BitField<4, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT4_INT_CLR_Pos = 4;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT4_INT_CLR_Msk = HOST_SLC0_TOHOST_BIT4_INT_CLR::mask;

    /// Position: 5, Width: 1
    /// Access: write-only
    using HOST_SLC0_TOHOST_BIT5_INT_CLR = BitField<5, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT5_INT_CLR_Pos = 5;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT5_INT_CLR_Msk = HOST_SLC0_TOHOST_BIT5_INT_CLR::mask;

    /// Position: 6, Width: 1
    /// Access: write-only
    using HOST_SLC0_TOHOST_BIT6_INT_CLR = BitField<6, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT6_INT_CLR_Pos = 6;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT6_INT_CLR_Msk = HOST_SLC0_TOHOST_BIT6_INT_CLR::mask;

    /// Position: 7, Width: 1
    /// Access: write-only
    using HOST_SLC0_TOHOST_BIT7_INT_CLR = BitField<7, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT7_INT_CLR_Pos = 7;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT7_INT_CLR_Msk = HOST_SLC0_TOHOST_BIT7_INT_CLR::mask;

    /// Position: 8, Width: 1
    /// Access: write-only
    using HOST_SLC0_TOKEN0_1TO0_INT_CLR = BitField<8, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN0_1TO0_INT_CLR_Pos = 8;
    constexpr uint32_t HOST_SLC0_TOKEN0_1TO0_INT_CLR_Msk = HOST_SLC0_TOKEN0_1TO0_INT_CLR::mask;

    /// Position: 9, Width: 1
    /// Access: write-only
    using HOST_SLC0_TOKEN1_1TO0_INT_CLR = BitField<9, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN1_1TO0_INT_CLR_Pos = 9;
    constexpr uint32_t HOST_SLC0_TOKEN1_1TO0_INT_CLR_Msk = HOST_SLC0_TOKEN1_1TO0_INT_CLR::mask;

    /// Position: 10, Width: 1
    /// Access: write-only
    using HOST_SLC0_TOKEN0_0TO1_INT_CLR = BitField<10, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN0_0TO1_INT_CLR_Pos = 10;
    constexpr uint32_t HOST_SLC0_TOKEN0_0TO1_INT_CLR_Msk = HOST_SLC0_TOKEN0_0TO1_INT_CLR::mask;

    /// Position: 11, Width: 1
    /// Access: write-only
    using HOST_SLC0_TOKEN1_0TO1_INT_CLR = BitField<11, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN1_0TO1_INT_CLR_Pos = 11;
    constexpr uint32_t HOST_SLC0_TOKEN1_0TO1_INT_CLR_Msk = HOST_SLC0_TOKEN1_0TO1_INT_CLR::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using HOST_SLC0HOST_RX_SOF_INT_CLR = BitField<12, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_SOF_INT_CLR_Pos = 12;
    constexpr uint32_t HOST_SLC0HOST_RX_SOF_INT_CLR_Msk = HOST_SLC0HOST_RX_SOF_INT_CLR::mask;

    /// Position: 13, Width: 1
    /// Access: write-only
    using HOST_SLC0HOST_RX_EOF_INT_CLR = BitField<13, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_EOF_INT_CLR_Pos = 13;
    constexpr uint32_t HOST_SLC0HOST_RX_EOF_INT_CLR_Msk = HOST_SLC0HOST_RX_EOF_INT_CLR::mask;

    /// Position: 14, Width: 1
    /// Access: write-only
    using HOST_SLC0HOST_RX_START_INT_CLR = BitField<14, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_START_INT_CLR_Pos = 14;
    constexpr uint32_t HOST_SLC0HOST_RX_START_INT_CLR_Msk = HOST_SLC0HOST_RX_START_INT_CLR::mask;

    /// Position: 15, Width: 1
    /// Access: write-only
    using HOST_SLC0HOST_TX_START_INT_CLR = BitField<15, 1>;
    constexpr uint32_t HOST_SLC0HOST_TX_START_INT_CLR_Pos = 15;
    constexpr uint32_t HOST_SLC0HOST_TX_START_INT_CLR_Msk = HOST_SLC0HOST_TX_START_INT_CLR::mask;

    /// Position: 16, Width: 1
    /// Access: write-only
    using HOST_SLC0_RX_UDF_INT_CLR = BitField<16, 1>;
    constexpr uint32_t HOST_SLC0_RX_UDF_INT_CLR_Pos = 16;
    constexpr uint32_t HOST_SLC0_RX_UDF_INT_CLR_Msk = HOST_SLC0_RX_UDF_INT_CLR::mask;

    /// Position: 17, Width: 1
    /// Access: write-only
    using HOST_SLC0_TX_OVF_INT_CLR = BitField<17, 1>;
    constexpr uint32_t HOST_SLC0_TX_OVF_INT_CLR_Pos = 17;
    constexpr uint32_t HOST_SLC0_TX_OVF_INT_CLR_Msk = HOST_SLC0_TX_OVF_INT_CLR::mask;

    /// Position: 18, Width: 1
    /// Access: write-only
    using HOST_SLC0_RX_PF_VALID_INT_CLR = BitField<18, 1>;
    constexpr uint32_t HOST_SLC0_RX_PF_VALID_INT_CLR_Pos = 18;
    constexpr uint32_t HOST_SLC0_RX_PF_VALID_INT_CLR_Msk = HOST_SLC0_RX_PF_VALID_INT_CLR::mask;

    /// Position: 19, Width: 1
    /// Access: write-only
    using HOST_SLC0_EXT_BIT0_INT_CLR = BitField<19, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT0_INT_CLR_Pos = 19;
    constexpr uint32_t HOST_SLC0_EXT_BIT0_INT_CLR_Msk = HOST_SLC0_EXT_BIT0_INT_CLR::mask;

    /// Position: 20, Width: 1
    /// Access: write-only
    using HOST_SLC0_EXT_BIT1_INT_CLR = BitField<20, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT1_INT_CLR_Pos = 20;
    constexpr uint32_t HOST_SLC0_EXT_BIT1_INT_CLR_Msk = HOST_SLC0_EXT_BIT1_INT_CLR::mask;

    /// Position: 21, Width: 1
    /// Access: write-only
    using HOST_SLC0_EXT_BIT2_INT_CLR = BitField<21, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT2_INT_CLR_Pos = 21;
    constexpr uint32_t HOST_SLC0_EXT_BIT2_INT_CLR_Msk = HOST_SLC0_EXT_BIT2_INT_CLR::mask;

    /// Position: 22, Width: 1
    /// Access: write-only
    using HOST_SLC0_EXT_BIT3_INT_CLR = BitField<22, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT3_INT_CLR_Pos = 22;
    constexpr uint32_t HOST_SLC0_EXT_BIT3_INT_CLR_Msk = HOST_SLC0_EXT_BIT3_INT_CLR::mask;

    /// Position: 23, Width: 1
    /// Access: write-only
    using HOST_SLC0_RX_NEW_PACKET_INT_CLR = BitField<23, 1>;
    constexpr uint32_t HOST_SLC0_RX_NEW_PACKET_INT_CLR_Pos = 23;
    constexpr uint32_t HOST_SLC0_RX_NEW_PACKET_INT_CLR_Msk = HOST_SLC0_RX_NEW_PACKET_INT_CLR::mask;

    /// Position: 24, Width: 1
    /// Access: write-only
    using HOST_SLC0_HOST_RD_RETRY_INT_CLR = BitField<24, 1>;
    constexpr uint32_t HOST_SLC0_HOST_RD_RETRY_INT_CLR_Pos = 24;
    constexpr uint32_t HOST_SLC0_HOST_RD_RETRY_INT_CLR_Msk = HOST_SLC0_HOST_RD_RETRY_INT_CLR::mask;

    /// Position: 25, Width: 1
    /// Access: write-only
    using HOST_GPIO_SDIO_INT_CLR = BitField<25, 1>;
    constexpr uint32_t HOST_GPIO_SDIO_INT_CLR_Pos = 25;
    constexpr uint32_t HOST_GPIO_SDIO_INT_CLR_Msk = HOST_GPIO_SDIO_INT_CLR::mask;

}  // namespace host_slc0host_int_clr

/// HOST_SLC1HOST_INT_CLR - HOST_SLC1HOST_INT_CLR
namespace host_slc1host_int_clr {
    /// Position: 0, Width: 1
    /// Access: write-only
    using HOST_SLC1_TOHOST_BIT0_INT_CLR = BitField<0, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT0_INT_CLR_Pos = 0;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT0_INT_CLR_Msk = HOST_SLC1_TOHOST_BIT0_INT_CLR::mask;

    /// Position: 1, Width: 1
    /// Access: write-only
    using HOST_SLC1_TOHOST_BIT1_INT_CLR = BitField<1, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT1_INT_CLR_Pos = 1;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT1_INT_CLR_Msk = HOST_SLC1_TOHOST_BIT1_INT_CLR::mask;

    /// Position: 2, Width: 1
    /// Access: write-only
    using HOST_SLC1_TOHOST_BIT2_INT_CLR = BitField<2, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT2_INT_CLR_Pos = 2;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT2_INT_CLR_Msk = HOST_SLC1_TOHOST_BIT2_INT_CLR::mask;

    /// Position: 3, Width: 1
    /// Access: write-only
    using HOST_SLC1_TOHOST_BIT3_INT_CLR = BitField<3, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT3_INT_CLR_Pos = 3;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT3_INT_CLR_Msk = HOST_SLC1_TOHOST_BIT3_INT_CLR::mask;

    /// Position: 4, Width: 1
    /// Access: write-only
    using HOST_SLC1_TOHOST_BIT4_INT_CLR = BitField<4, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT4_INT_CLR_Pos = 4;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT4_INT_CLR_Msk = HOST_SLC1_TOHOST_BIT4_INT_CLR::mask;

    /// Position: 5, Width: 1
    /// Access: write-only
    using HOST_SLC1_TOHOST_BIT5_INT_CLR = BitField<5, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT5_INT_CLR_Pos = 5;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT5_INT_CLR_Msk = HOST_SLC1_TOHOST_BIT5_INT_CLR::mask;

    /// Position: 6, Width: 1
    /// Access: write-only
    using HOST_SLC1_TOHOST_BIT6_INT_CLR = BitField<6, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT6_INT_CLR_Pos = 6;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT6_INT_CLR_Msk = HOST_SLC1_TOHOST_BIT6_INT_CLR::mask;

    /// Position: 7, Width: 1
    /// Access: write-only
    using HOST_SLC1_TOHOST_BIT7_INT_CLR = BitField<7, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT7_INT_CLR_Pos = 7;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT7_INT_CLR_Msk = HOST_SLC1_TOHOST_BIT7_INT_CLR::mask;

    /// Position: 8, Width: 1
    /// Access: write-only
    using HOST_SLC1_TOKEN0_1TO0_INT_CLR = BitField<8, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN0_1TO0_INT_CLR_Pos = 8;
    constexpr uint32_t HOST_SLC1_TOKEN0_1TO0_INT_CLR_Msk = HOST_SLC1_TOKEN0_1TO0_INT_CLR::mask;

    /// Position: 9, Width: 1
    /// Access: write-only
    using HOST_SLC1_TOKEN1_1TO0_INT_CLR = BitField<9, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN1_1TO0_INT_CLR_Pos = 9;
    constexpr uint32_t HOST_SLC1_TOKEN1_1TO0_INT_CLR_Msk = HOST_SLC1_TOKEN1_1TO0_INT_CLR::mask;

    /// Position: 10, Width: 1
    /// Access: write-only
    using HOST_SLC1_TOKEN0_0TO1_INT_CLR = BitField<10, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN0_0TO1_INT_CLR_Pos = 10;
    constexpr uint32_t HOST_SLC1_TOKEN0_0TO1_INT_CLR_Msk = HOST_SLC1_TOKEN0_0TO1_INT_CLR::mask;

    /// Position: 11, Width: 1
    /// Access: write-only
    using HOST_SLC1_TOKEN1_0TO1_INT_CLR = BitField<11, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN1_0TO1_INT_CLR_Pos = 11;
    constexpr uint32_t HOST_SLC1_TOKEN1_0TO1_INT_CLR_Msk = HOST_SLC1_TOKEN1_0TO1_INT_CLR::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using HOST_SLC1HOST_RX_SOF_INT_CLR = BitField<12, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_SOF_INT_CLR_Pos = 12;
    constexpr uint32_t HOST_SLC1HOST_RX_SOF_INT_CLR_Msk = HOST_SLC1HOST_RX_SOF_INT_CLR::mask;

    /// Position: 13, Width: 1
    /// Access: write-only
    using HOST_SLC1HOST_RX_EOF_INT_CLR = BitField<13, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_EOF_INT_CLR_Pos = 13;
    constexpr uint32_t HOST_SLC1HOST_RX_EOF_INT_CLR_Msk = HOST_SLC1HOST_RX_EOF_INT_CLR::mask;

    /// Position: 14, Width: 1
    /// Access: write-only
    using HOST_SLC1HOST_RX_START_INT_CLR = BitField<14, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_START_INT_CLR_Pos = 14;
    constexpr uint32_t HOST_SLC1HOST_RX_START_INT_CLR_Msk = HOST_SLC1HOST_RX_START_INT_CLR::mask;

    /// Position: 15, Width: 1
    /// Access: write-only
    using HOST_SLC1HOST_TX_START_INT_CLR = BitField<15, 1>;
    constexpr uint32_t HOST_SLC1HOST_TX_START_INT_CLR_Pos = 15;
    constexpr uint32_t HOST_SLC1HOST_TX_START_INT_CLR_Msk = HOST_SLC1HOST_TX_START_INT_CLR::mask;

    /// Position: 16, Width: 1
    /// Access: write-only
    using HOST_SLC1_RX_UDF_INT_CLR = BitField<16, 1>;
    constexpr uint32_t HOST_SLC1_RX_UDF_INT_CLR_Pos = 16;
    constexpr uint32_t HOST_SLC1_RX_UDF_INT_CLR_Msk = HOST_SLC1_RX_UDF_INT_CLR::mask;

    /// Position: 17, Width: 1
    /// Access: write-only
    using HOST_SLC1_TX_OVF_INT_CLR = BitField<17, 1>;
    constexpr uint32_t HOST_SLC1_TX_OVF_INT_CLR_Pos = 17;
    constexpr uint32_t HOST_SLC1_TX_OVF_INT_CLR_Msk = HOST_SLC1_TX_OVF_INT_CLR::mask;

    /// Position: 18, Width: 1
    /// Access: write-only
    using HOST_SLC1_RX_PF_VALID_INT_CLR = BitField<18, 1>;
    constexpr uint32_t HOST_SLC1_RX_PF_VALID_INT_CLR_Pos = 18;
    constexpr uint32_t HOST_SLC1_RX_PF_VALID_INT_CLR_Msk = HOST_SLC1_RX_PF_VALID_INT_CLR::mask;

    /// Position: 19, Width: 1
    /// Access: write-only
    using HOST_SLC1_EXT_BIT0_INT_CLR = BitField<19, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT0_INT_CLR_Pos = 19;
    constexpr uint32_t HOST_SLC1_EXT_BIT0_INT_CLR_Msk = HOST_SLC1_EXT_BIT0_INT_CLR::mask;

    /// Position: 20, Width: 1
    /// Access: write-only
    using HOST_SLC1_EXT_BIT1_INT_CLR = BitField<20, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT1_INT_CLR_Pos = 20;
    constexpr uint32_t HOST_SLC1_EXT_BIT1_INT_CLR_Msk = HOST_SLC1_EXT_BIT1_INT_CLR::mask;

    /// Position: 21, Width: 1
    /// Access: write-only
    using HOST_SLC1_EXT_BIT2_INT_CLR = BitField<21, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT2_INT_CLR_Pos = 21;
    constexpr uint32_t HOST_SLC1_EXT_BIT2_INT_CLR_Msk = HOST_SLC1_EXT_BIT2_INT_CLR::mask;

    /// Position: 22, Width: 1
    /// Access: write-only
    using HOST_SLC1_EXT_BIT3_INT_CLR = BitField<22, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT3_INT_CLR_Pos = 22;
    constexpr uint32_t HOST_SLC1_EXT_BIT3_INT_CLR_Msk = HOST_SLC1_EXT_BIT3_INT_CLR::mask;

    /// Position: 23, Width: 1
    /// Access: write-only
    using HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR = BitField<23, 1>;
    constexpr uint32_t HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR_Pos = 23;
    constexpr uint32_t HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR_Msk = HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR::mask;

    /// Position: 24, Width: 1
    /// Access: write-only
    using HOST_SLC1_HOST_RD_RETRY_INT_CLR = BitField<24, 1>;
    constexpr uint32_t HOST_SLC1_HOST_RD_RETRY_INT_CLR_Pos = 24;
    constexpr uint32_t HOST_SLC1_HOST_RD_RETRY_INT_CLR_Msk = HOST_SLC1_HOST_RD_RETRY_INT_CLR::mask;

    /// Position: 25, Width: 1
    /// Access: write-only
    using HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR = BitField<25, 1>;
    constexpr uint32_t HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR_Pos = 25;
    constexpr uint32_t HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR_Msk = HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR::mask;

}  // namespace host_slc1host_int_clr

/// HOST_SLC0HOST_FUNC1_INT_ENA - HOST_SLC0HOST_FUNC1_INT_ENA
namespace host_slc0host_func1_int_ena {
    /// Position: 0, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA = BitField<0, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_Pos = 0;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_Msk = HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA = BitField<1, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_Pos = 1;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_Msk = HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA = BitField<2, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_Pos = 2;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_Msk = HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA = BitField<3, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_Pos = 3;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_Msk = HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA = BitField<4, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_Pos = 4;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_Msk = HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA = BitField<5, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_Pos = 5;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_Msk = HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA = BitField<6, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_Pos = 6;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_Msk = HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA = BitField<7, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_Pos = 7;
    constexpr uint32_t HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_Msk = HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA = BitField<8, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_Pos = 8;
    constexpr uint32_t HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_Msk = HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA = BitField<9, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_Pos = 9;
    constexpr uint32_t HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_Msk = HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA = BitField<10, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_Pos = 10;
    constexpr uint32_t HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_Msk = HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA = BitField<11, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_Pos = 11;
    constexpr uint32_t HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_Msk = HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0HOST_RX_SOF_INT_ENA = BitField<12, 1>;
    constexpr uint32_t HOST_FN1_SLC0HOST_RX_SOF_INT_ENA_Pos = 12;
    constexpr uint32_t HOST_FN1_SLC0HOST_RX_SOF_INT_ENA_Msk = HOST_FN1_SLC0HOST_RX_SOF_INT_ENA::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0HOST_RX_EOF_INT_ENA = BitField<13, 1>;
    constexpr uint32_t HOST_FN1_SLC0HOST_RX_EOF_INT_ENA_Pos = 13;
    constexpr uint32_t HOST_FN1_SLC0HOST_RX_EOF_INT_ENA_Msk = HOST_FN1_SLC0HOST_RX_EOF_INT_ENA::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0HOST_RX_START_INT_ENA = BitField<14, 1>;
    constexpr uint32_t HOST_FN1_SLC0HOST_RX_START_INT_ENA_Pos = 14;
    constexpr uint32_t HOST_FN1_SLC0HOST_RX_START_INT_ENA_Msk = HOST_FN1_SLC0HOST_RX_START_INT_ENA::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0HOST_TX_START_INT_ENA = BitField<15, 1>;
    constexpr uint32_t HOST_FN1_SLC0HOST_TX_START_INT_ENA_Pos = 15;
    constexpr uint32_t HOST_FN1_SLC0HOST_TX_START_INT_ENA_Msk = HOST_FN1_SLC0HOST_TX_START_INT_ENA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_RX_UDF_INT_ENA = BitField<16, 1>;
    constexpr uint32_t HOST_FN1_SLC0_RX_UDF_INT_ENA_Pos = 16;
    constexpr uint32_t HOST_FN1_SLC0_RX_UDF_INT_ENA_Msk = HOST_FN1_SLC0_RX_UDF_INT_ENA::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_TX_OVF_INT_ENA = BitField<17, 1>;
    constexpr uint32_t HOST_FN1_SLC0_TX_OVF_INT_ENA_Pos = 17;
    constexpr uint32_t HOST_FN1_SLC0_TX_OVF_INT_ENA_Msk = HOST_FN1_SLC0_TX_OVF_INT_ENA::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_RX_PF_VALID_INT_ENA = BitField<18, 1>;
    constexpr uint32_t HOST_FN1_SLC0_RX_PF_VALID_INT_ENA_Pos = 18;
    constexpr uint32_t HOST_FN1_SLC0_RX_PF_VALID_INT_ENA_Msk = HOST_FN1_SLC0_RX_PF_VALID_INT_ENA::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_EXT_BIT0_INT_ENA = BitField<19, 1>;
    constexpr uint32_t HOST_FN1_SLC0_EXT_BIT0_INT_ENA_Pos = 19;
    constexpr uint32_t HOST_FN1_SLC0_EXT_BIT0_INT_ENA_Msk = HOST_FN1_SLC0_EXT_BIT0_INT_ENA::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_EXT_BIT1_INT_ENA = BitField<20, 1>;
    constexpr uint32_t HOST_FN1_SLC0_EXT_BIT1_INT_ENA_Pos = 20;
    constexpr uint32_t HOST_FN1_SLC0_EXT_BIT1_INT_ENA_Msk = HOST_FN1_SLC0_EXT_BIT1_INT_ENA::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_EXT_BIT2_INT_ENA = BitField<21, 1>;
    constexpr uint32_t HOST_FN1_SLC0_EXT_BIT2_INT_ENA_Pos = 21;
    constexpr uint32_t HOST_FN1_SLC0_EXT_BIT2_INT_ENA_Msk = HOST_FN1_SLC0_EXT_BIT2_INT_ENA::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_EXT_BIT3_INT_ENA = BitField<22, 1>;
    constexpr uint32_t HOST_FN1_SLC0_EXT_BIT3_INT_ENA_Pos = 22;
    constexpr uint32_t HOST_FN1_SLC0_EXT_BIT3_INT_ENA_Msk = HOST_FN1_SLC0_EXT_BIT3_INT_ENA::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA = BitField<23, 1>;
    constexpr uint32_t HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_Pos = 23;
    constexpr uint32_t HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_Msk = HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA = BitField<24, 1>;
    constexpr uint32_t HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_Pos = 24;
    constexpr uint32_t HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_Msk = HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using HOST_FN1_GPIO_SDIO_INT_ENA = BitField<25, 1>;
    constexpr uint32_t HOST_FN1_GPIO_SDIO_INT_ENA_Pos = 25;
    constexpr uint32_t HOST_FN1_GPIO_SDIO_INT_ENA_Msk = HOST_FN1_GPIO_SDIO_INT_ENA::mask;

}  // namespace host_slc0host_func1_int_ena

/// HOST_SLC1HOST_FUNC1_INT_ENA - HOST_SLC1HOST_FUNC1_INT_ENA
namespace host_slc1host_func1_int_ena {
    /// Position: 0, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA = BitField<0, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_Pos = 0;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_Msk = HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA = BitField<1, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_Pos = 1;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_Msk = HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA = BitField<2, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_Pos = 2;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_Msk = HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA = BitField<3, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_Pos = 3;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_Msk = HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA = BitField<4, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_Pos = 4;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_Msk = HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA = BitField<5, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_Pos = 5;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_Msk = HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA = BitField<6, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_Pos = 6;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_Msk = HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA = BitField<7, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_Pos = 7;
    constexpr uint32_t HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_Msk = HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA = BitField<8, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_Pos = 8;
    constexpr uint32_t HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_Msk = HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA = BitField<9, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_Pos = 9;
    constexpr uint32_t HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_Msk = HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA = BitField<10, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_Pos = 10;
    constexpr uint32_t HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_Msk = HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA = BitField<11, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_Pos = 11;
    constexpr uint32_t HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_Msk = HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1HOST_RX_SOF_INT_ENA = BitField<12, 1>;
    constexpr uint32_t HOST_FN1_SLC1HOST_RX_SOF_INT_ENA_Pos = 12;
    constexpr uint32_t HOST_FN1_SLC1HOST_RX_SOF_INT_ENA_Msk = HOST_FN1_SLC1HOST_RX_SOF_INT_ENA::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1HOST_RX_EOF_INT_ENA = BitField<13, 1>;
    constexpr uint32_t HOST_FN1_SLC1HOST_RX_EOF_INT_ENA_Pos = 13;
    constexpr uint32_t HOST_FN1_SLC1HOST_RX_EOF_INT_ENA_Msk = HOST_FN1_SLC1HOST_RX_EOF_INT_ENA::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1HOST_RX_START_INT_ENA = BitField<14, 1>;
    constexpr uint32_t HOST_FN1_SLC1HOST_RX_START_INT_ENA_Pos = 14;
    constexpr uint32_t HOST_FN1_SLC1HOST_RX_START_INT_ENA_Msk = HOST_FN1_SLC1HOST_RX_START_INT_ENA::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1HOST_TX_START_INT_ENA = BitField<15, 1>;
    constexpr uint32_t HOST_FN1_SLC1HOST_TX_START_INT_ENA_Pos = 15;
    constexpr uint32_t HOST_FN1_SLC1HOST_TX_START_INT_ENA_Msk = HOST_FN1_SLC1HOST_TX_START_INT_ENA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_RX_UDF_INT_ENA = BitField<16, 1>;
    constexpr uint32_t HOST_FN1_SLC1_RX_UDF_INT_ENA_Pos = 16;
    constexpr uint32_t HOST_FN1_SLC1_RX_UDF_INT_ENA_Msk = HOST_FN1_SLC1_RX_UDF_INT_ENA::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_TX_OVF_INT_ENA = BitField<17, 1>;
    constexpr uint32_t HOST_FN1_SLC1_TX_OVF_INT_ENA_Pos = 17;
    constexpr uint32_t HOST_FN1_SLC1_TX_OVF_INT_ENA_Msk = HOST_FN1_SLC1_TX_OVF_INT_ENA::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_RX_PF_VALID_INT_ENA = BitField<18, 1>;
    constexpr uint32_t HOST_FN1_SLC1_RX_PF_VALID_INT_ENA_Pos = 18;
    constexpr uint32_t HOST_FN1_SLC1_RX_PF_VALID_INT_ENA_Msk = HOST_FN1_SLC1_RX_PF_VALID_INT_ENA::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_EXT_BIT0_INT_ENA = BitField<19, 1>;
    constexpr uint32_t HOST_FN1_SLC1_EXT_BIT0_INT_ENA_Pos = 19;
    constexpr uint32_t HOST_FN1_SLC1_EXT_BIT0_INT_ENA_Msk = HOST_FN1_SLC1_EXT_BIT0_INT_ENA::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_EXT_BIT1_INT_ENA = BitField<20, 1>;
    constexpr uint32_t HOST_FN1_SLC1_EXT_BIT1_INT_ENA_Pos = 20;
    constexpr uint32_t HOST_FN1_SLC1_EXT_BIT1_INT_ENA_Msk = HOST_FN1_SLC1_EXT_BIT1_INT_ENA::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_EXT_BIT2_INT_ENA = BitField<21, 1>;
    constexpr uint32_t HOST_FN1_SLC1_EXT_BIT2_INT_ENA_Pos = 21;
    constexpr uint32_t HOST_FN1_SLC1_EXT_BIT2_INT_ENA_Msk = HOST_FN1_SLC1_EXT_BIT2_INT_ENA::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_EXT_BIT3_INT_ENA = BitField<22, 1>;
    constexpr uint32_t HOST_FN1_SLC1_EXT_BIT3_INT_ENA_Pos = 22;
    constexpr uint32_t HOST_FN1_SLC1_EXT_BIT3_INT_ENA_Msk = HOST_FN1_SLC1_EXT_BIT3_INT_ENA::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA = BitField<23, 1>;
    constexpr uint32_t HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_Pos = 23;
    constexpr uint32_t HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_Msk = HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA = BitField<24, 1>;
    constexpr uint32_t HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_Pos = 24;
    constexpr uint32_t HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_Msk = HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA = BitField<25, 1>;
    constexpr uint32_t HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_Pos = 25;
    constexpr uint32_t HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_Msk = HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA::mask;

}  // namespace host_slc1host_func1_int_ena

/// HOST_SLC0HOST_FUNC2_INT_ENA - HOST_SLC0HOST_FUNC2_INT_ENA
namespace host_slc0host_func2_int_ena {
    /// Position: 0, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA = BitField<0, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_Pos = 0;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_Msk = HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA = BitField<1, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_Pos = 1;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_Msk = HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA = BitField<2, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_Pos = 2;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_Msk = HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA = BitField<3, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_Pos = 3;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_Msk = HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA = BitField<4, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_Pos = 4;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_Msk = HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA = BitField<5, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_Pos = 5;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_Msk = HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA = BitField<6, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_Pos = 6;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_Msk = HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA = BitField<7, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_Pos = 7;
    constexpr uint32_t HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_Msk = HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA = BitField<8, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_Pos = 8;
    constexpr uint32_t HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_Msk = HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA = BitField<9, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_Pos = 9;
    constexpr uint32_t HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_Msk = HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA = BitField<10, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_Pos = 10;
    constexpr uint32_t HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_Msk = HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA = BitField<11, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_Pos = 11;
    constexpr uint32_t HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_Msk = HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0HOST_RX_SOF_INT_ENA = BitField<12, 1>;
    constexpr uint32_t HOST_FN2_SLC0HOST_RX_SOF_INT_ENA_Pos = 12;
    constexpr uint32_t HOST_FN2_SLC0HOST_RX_SOF_INT_ENA_Msk = HOST_FN2_SLC0HOST_RX_SOF_INT_ENA::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0HOST_RX_EOF_INT_ENA = BitField<13, 1>;
    constexpr uint32_t HOST_FN2_SLC0HOST_RX_EOF_INT_ENA_Pos = 13;
    constexpr uint32_t HOST_FN2_SLC0HOST_RX_EOF_INT_ENA_Msk = HOST_FN2_SLC0HOST_RX_EOF_INT_ENA::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0HOST_RX_START_INT_ENA = BitField<14, 1>;
    constexpr uint32_t HOST_FN2_SLC0HOST_RX_START_INT_ENA_Pos = 14;
    constexpr uint32_t HOST_FN2_SLC0HOST_RX_START_INT_ENA_Msk = HOST_FN2_SLC0HOST_RX_START_INT_ENA::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0HOST_TX_START_INT_ENA = BitField<15, 1>;
    constexpr uint32_t HOST_FN2_SLC0HOST_TX_START_INT_ENA_Pos = 15;
    constexpr uint32_t HOST_FN2_SLC0HOST_TX_START_INT_ENA_Msk = HOST_FN2_SLC0HOST_TX_START_INT_ENA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_RX_UDF_INT_ENA = BitField<16, 1>;
    constexpr uint32_t HOST_FN2_SLC0_RX_UDF_INT_ENA_Pos = 16;
    constexpr uint32_t HOST_FN2_SLC0_RX_UDF_INT_ENA_Msk = HOST_FN2_SLC0_RX_UDF_INT_ENA::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_TX_OVF_INT_ENA = BitField<17, 1>;
    constexpr uint32_t HOST_FN2_SLC0_TX_OVF_INT_ENA_Pos = 17;
    constexpr uint32_t HOST_FN2_SLC0_TX_OVF_INT_ENA_Msk = HOST_FN2_SLC0_TX_OVF_INT_ENA::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_RX_PF_VALID_INT_ENA = BitField<18, 1>;
    constexpr uint32_t HOST_FN2_SLC0_RX_PF_VALID_INT_ENA_Pos = 18;
    constexpr uint32_t HOST_FN2_SLC0_RX_PF_VALID_INT_ENA_Msk = HOST_FN2_SLC0_RX_PF_VALID_INT_ENA::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_EXT_BIT0_INT_ENA = BitField<19, 1>;
    constexpr uint32_t HOST_FN2_SLC0_EXT_BIT0_INT_ENA_Pos = 19;
    constexpr uint32_t HOST_FN2_SLC0_EXT_BIT0_INT_ENA_Msk = HOST_FN2_SLC0_EXT_BIT0_INT_ENA::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_EXT_BIT1_INT_ENA = BitField<20, 1>;
    constexpr uint32_t HOST_FN2_SLC0_EXT_BIT1_INT_ENA_Pos = 20;
    constexpr uint32_t HOST_FN2_SLC0_EXT_BIT1_INT_ENA_Msk = HOST_FN2_SLC0_EXT_BIT1_INT_ENA::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_EXT_BIT2_INT_ENA = BitField<21, 1>;
    constexpr uint32_t HOST_FN2_SLC0_EXT_BIT2_INT_ENA_Pos = 21;
    constexpr uint32_t HOST_FN2_SLC0_EXT_BIT2_INT_ENA_Msk = HOST_FN2_SLC0_EXT_BIT2_INT_ENA::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_EXT_BIT3_INT_ENA = BitField<22, 1>;
    constexpr uint32_t HOST_FN2_SLC0_EXT_BIT3_INT_ENA_Pos = 22;
    constexpr uint32_t HOST_FN2_SLC0_EXT_BIT3_INT_ENA_Msk = HOST_FN2_SLC0_EXT_BIT3_INT_ENA::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA = BitField<23, 1>;
    constexpr uint32_t HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_Pos = 23;
    constexpr uint32_t HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_Msk = HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA = BitField<24, 1>;
    constexpr uint32_t HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_Pos = 24;
    constexpr uint32_t HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_Msk = HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using HOST_FN2_GPIO_SDIO_INT_ENA = BitField<25, 1>;
    constexpr uint32_t HOST_FN2_GPIO_SDIO_INT_ENA_Pos = 25;
    constexpr uint32_t HOST_FN2_GPIO_SDIO_INT_ENA_Msk = HOST_FN2_GPIO_SDIO_INT_ENA::mask;

}  // namespace host_slc0host_func2_int_ena

/// HOST_SLC1HOST_FUNC2_INT_ENA - HOST_SLC1HOST_FUNC2_INT_ENA
namespace host_slc1host_func2_int_ena {
    /// Position: 0, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA = BitField<0, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_Pos = 0;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_Msk = HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA = BitField<1, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_Pos = 1;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_Msk = HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA = BitField<2, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_Pos = 2;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_Msk = HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA = BitField<3, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_Pos = 3;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_Msk = HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA = BitField<4, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_Pos = 4;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_Msk = HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA = BitField<5, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_Pos = 5;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_Msk = HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA = BitField<6, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_Pos = 6;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_Msk = HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA = BitField<7, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_Pos = 7;
    constexpr uint32_t HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_Msk = HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA = BitField<8, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_Pos = 8;
    constexpr uint32_t HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_Msk = HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA = BitField<9, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_Pos = 9;
    constexpr uint32_t HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_Msk = HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA = BitField<10, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_Pos = 10;
    constexpr uint32_t HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_Msk = HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA = BitField<11, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_Pos = 11;
    constexpr uint32_t HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_Msk = HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1HOST_RX_SOF_INT_ENA = BitField<12, 1>;
    constexpr uint32_t HOST_FN2_SLC1HOST_RX_SOF_INT_ENA_Pos = 12;
    constexpr uint32_t HOST_FN2_SLC1HOST_RX_SOF_INT_ENA_Msk = HOST_FN2_SLC1HOST_RX_SOF_INT_ENA::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1HOST_RX_EOF_INT_ENA = BitField<13, 1>;
    constexpr uint32_t HOST_FN2_SLC1HOST_RX_EOF_INT_ENA_Pos = 13;
    constexpr uint32_t HOST_FN2_SLC1HOST_RX_EOF_INT_ENA_Msk = HOST_FN2_SLC1HOST_RX_EOF_INT_ENA::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1HOST_RX_START_INT_ENA = BitField<14, 1>;
    constexpr uint32_t HOST_FN2_SLC1HOST_RX_START_INT_ENA_Pos = 14;
    constexpr uint32_t HOST_FN2_SLC1HOST_RX_START_INT_ENA_Msk = HOST_FN2_SLC1HOST_RX_START_INT_ENA::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1HOST_TX_START_INT_ENA = BitField<15, 1>;
    constexpr uint32_t HOST_FN2_SLC1HOST_TX_START_INT_ENA_Pos = 15;
    constexpr uint32_t HOST_FN2_SLC1HOST_TX_START_INT_ENA_Msk = HOST_FN2_SLC1HOST_TX_START_INT_ENA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_RX_UDF_INT_ENA = BitField<16, 1>;
    constexpr uint32_t HOST_FN2_SLC1_RX_UDF_INT_ENA_Pos = 16;
    constexpr uint32_t HOST_FN2_SLC1_RX_UDF_INT_ENA_Msk = HOST_FN2_SLC1_RX_UDF_INT_ENA::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_TX_OVF_INT_ENA = BitField<17, 1>;
    constexpr uint32_t HOST_FN2_SLC1_TX_OVF_INT_ENA_Pos = 17;
    constexpr uint32_t HOST_FN2_SLC1_TX_OVF_INT_ENA_Msk = HOST_FN2_SLC1_TX_OVF_INT_ENA::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_RX_PF_VALID_INT_ENA = BitField<18, 1>;
    constexpr uint32_t HOST_FN2_SLC1_RX_PF_VALID_INT_ENA_Pos = 18;
    constexpr uint32_t HOST_FN2_SLC1_RX_PF_VALID_INT_ENA_Msk = HOST_FN2_SLC1_RX_PF_VALID_INT_ENA::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_EXT_BIT0_INT_ENA = BitField<19, 1>;
    constexpr uint32_t HOST_FN2_SLC1_EXT_BIT0_INT_ENA_Pos = 19;
    constexpr uint32_t HOST_FN2_SLC1_EXT_BIT0_INT_ENA_Msk = HOST_FN2_SLC1_EXT_BIT0_INT_ENA::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_EXT_BIT1_INT_ENA = BitField<20, 1>;
    constexpr uint32_t HOST_FN2_SLC1_EXT_BIT1_INT_ENA_Pos = 20;
    constexpr uint32_t HOST_FN2_SLC1_EXT_BIT1_INT_ENA_Msk = HOST_FN2_SLC1_EXT_BIT1_INT_ENA::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_EXT_BIT2_INT_ENA = BitField<21, 1>;
    constexpr uint32_t HOST_FN2_SLC1_EXT_BIT2_INT_ENA_Pos = 21;
    constexpr uint32_t HOST_FN2_SLC1_EXT_BIT2_INT_ENA_Msk = HOST_FN2_SLC1_EXT_BIT2_INT_ENA::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_EXT_BIT3_INT_ENA = BitField<22, 1>;
    constexpr uint32_t HOST_FN2_SLC1_EXT_BIT3_INT_ENA_Pos = 22;
    constexpr uint32_t HOST_FN2_SLC1_EXT_BIT3_INT_ENA_Msk = HOST_FN2_SLC1_EXT_BIT3_INT_ENA::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA = BitField<23, 1>;
    constexpr uint32_t HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_Pos = 23;
    constexpr uint32_t HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_Msk = HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA = BitField<24, 1>;
    constexpr uint32_t HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_Pos = 24;
    constexpr uint32_t HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_Msk = HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA = BitField<25, 1>;
    constexpr uint32_t HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_Pos = 25;
    constexpr uint32_t HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_Msk = HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA::mask;

}  // namespace host_slc1host_func2_int_ena

/// HOST_SLC0HOST_INT_ENA - HOST_SLC0HOST_INT_ENA
namespace host_slc0host_int_ena {
    /// Position: 0, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT0_INT_ENA = BitField<0, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT0_INT_ENA_Pos = 0;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT0_INT_ENA_Msk = HOST_SLC0_TOHOST_BIT0_INT_ENA::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT1_INT_ENA = BitField<1, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT1_INT_ENA_Pos = 1;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT1_INT_ENA_Msk = HOST_SLC0_TOHOST_BIT1_INT_ENA::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT2_INT_ENA = BitField<2, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT2_INT_ENA_Pos = 2;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT2_INT_ENA_Msk = HOST_SLC0_TOHOST_BIT2_INT_ENA::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT3_INT_ENA = BitField<3, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT3_INT_ENA_Pos = 3;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT3_INT_ENA_Msk = HOST_SLC0_TOHOST_BIT3_INT_ENA::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT4_INT_ENA = BitField<4, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT4_INT_ENA_Pos = 4;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT4_INT_ENA_Msk = HOST_SLC0_TOHOST_BIT4_INT_ENA::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT5_INT_ENA = BitField<5, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT5_INT_ENA_Pos = 5;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT5_INT_ENA_Msk = HOST_SLC0_TOHOST_BIT5_INT_ENA::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT6_INT_ENA = BitField<6, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT6_INT_ENA_Pos = 6;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT6_INT_ENA_Msk = HOST_SLC0_TOHOST_BIT6_INT_ENA::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT7_INT_ENA = BitField<7, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT7_INT_ENA_Pos = 7;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT7_INT_ENA_Msk = HOST_SLC0_TOHOST_BIT7_INT_ENA::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOKEN0_1TO0_INT_ENA = BitField<8, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN0_1TO0_INT_ENA_Pos = 8;
    constexpr uint32_t HOST_SLC0_TOKEN0_1TO0_INT_ENA_Msk = HOST_SLC0_TOKEN0_1TO0_INT_ENA::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOKEN1_1TO0_INT_ENA = BitField<9, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN1_1TO0_INT_ENA_Pos = 9;
    constexpr uint32_t HOST_SLC0_TOKEN1_1TO0_INT_ENA_Msk = HOST_SLC0_TOKEN1_1TO0_INT_ENA::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOKEN0_0TO1_INT_ENA = BitField<10, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN0_0TO1_INT_ENA_Pos = 10;
    constexpr uint32_t HOST_SLC0_TOKEN0_0TO1_INT_ENA_Msk = HOST_SLC0_TOKEN0_0TO1_INT_ENA::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOKEN1_0TO1_INT_ENA = BitField<11, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN1_0TO1_INT_ENA_Pos = 11;
    constexpr uint32_t HOST_SLC0_TOKEN1_0TO1_INT_ENA_Msk = HOST_SLC0_TOKEN1_0TO1_INT_ENA::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using HOST_SLC0HOST_RX_SOF_INT_ENA = BitField<12, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_SOF_INT_ENA_Pos = 12;
    constexpr uint32_t HOST_SLC0HOST_RX_SOF_INT_ENA_Msk = HOST_SLC0HOST_RX_SOF_INT_ENA::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using HOST_SLC0HOST_RX_EOF_INT_ENA = BitField<13, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_EOF_INT_ENA_Pos = 13;
    constexpr uint32_t HOST_SLC0HOST_RX_EOF_INT_ENA_Msk = HOST_SLC0HOST_RX_EOF_INT_ENA::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using HOST_SLC0HOST_RX_START_INT_ENA = BitField<14, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_START_INT_ENA_Pos = 14;
    constexpr uint32_t HOST_SLC0HOST_RX_START_INT_ENA_Msk = HOST_SLC0HOST_RX_START_INT_ENA::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using HOST_SLC0HOST_TX_START_INT_ENA = BitField<15, 1>;
    constexpr uint32_t HOST_SLC0HOST_TX_START_INT_ENA_Pos = 15;
    constexpr uint32_t HOST_SLC0HOST_TX_START_INT_ENA_Msk = HOST_SLC0HOST_TX_START_INT_ENA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using HOST_SLC0_RX_UDF_INT_ENA = BitField<16, 1>;
    constexpr uint32_t HOST_SLC0_RX_UDF_INT_ENA_Pos = 16;
    constexpr uint32_t HOST_SLC0_RX_UDF_INT_ENA_Msk = HOST_SLC0_RX_UDF_INT_ENA::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using HOST_SLC0_TX_OVF_INT_ENA = BitField<17, 1>;
    constexpr uint32_t HOST_SLC0_TX_OVF_INT_ENA_Pos = 17;
    constexpr uint32_t HOST_SLC0_TX_OVF_INT_ENA_Msk = HOST_SLC0_TX_OVF_INT_ENA::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using HOST_SLC0_RX_PF_VALID_INT_ENA = BitField<18, 1>;
    constexpr uint32_t HOST_SLC0_RX_PF_VALID_INT_ENA_Pos = 18;
    constexpr uint32_t HOST_SLC0_RX_PF_VALID_INT_ENA_Msk = HOST_SLC0_RX_PF_VALID_INT_ENA::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using HOST_SLC0_EXT_BIT0_INT_ENA = BitField<19, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT0_INT_ENA_Pos = 19;
    constexpr uint32_t HOST_SLC0_EXT_BIT0_INT_ENA_Msk = HOST_SLC0_EXT_BIT0_INT_ENA::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using HOST_SLC0_EXT_BIT1_INT_ENA = BitField<20, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT1_INT_ENA_Pos = 20;
    constexpr uint32_t HOST_SLC0_EXT_BIT1_INT_ENA_Msk = HOST_SLC0_EXT_BIT1_INT_ENA::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using HOST_SLC0_EXT_BIT2_INT_ENA = BitField<21, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT2_INT_ENA_Pos = 21;
    constexpr uint32_t HOST_SLC0_EXT_BIT2_INT_ENA_Msk = HOST_SLC0_EXT_BIT2_INT_ENA::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using HOST_SLC0_EXT_BIT3_INT_ENA = BitField<22, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT3_INT_ENA_Pos = 22;
    constexpr uint32_t HOST_SLC0_EXT_BIT3_INT_ENA_Msk = HOST_SLC0_EXT_BIT3_INT_ENA::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using HOST_SLC0_RX_NEW_PACKET_INT_ENA = BitField<23, 1>;
    constexpr uint32_t HOST_SLC0_RX_NEW_PACKET_INT_ENA_Pos = 23;
    constexpr uint32_t HOST_SLC0_RX_NEW_PACKET_INT_ENA_Msk = HOST_SLC0_RX_NEW_PACKET_INT_ENA::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using HOST_SLC0_HOST_RD_RETRY_INT_ENA = BitField<24, 1>;
    constexpr uint32_t HOST_SLC0_HOST_RD_RETRY_INT_ENA_Pos = 24;
    constexpr uint32_t HOST_SLC0_HOST_RD_RETRY_INT_ENA_Msk = HOST_SLC0_HOST_RD_RETRY_INT_ENA::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using HOST_GPIO_SDIO_INT_ENA = BitField<25, 1>;
    constexpr uint32_t HOST_GPIO_SDIO_INT_ENA_Pos = 25;
    constexpr uint32_t HOST_GPIO_SDIO_INT_ENA_Msk = HOST_GPIO_SDIO_INT_ENA::mask;

}  // namespace host_slc0host_int_ena

/// HOST_SLC1HOST_INT_ENA - HOST_SLC1HOST_INT_ENA
namespace host_slc1host_int_ena {
    /// Position: 0, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT0_INT_ENA = BitField<0, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT0_INT_ENA_Pos = 0;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT0_INT_ENA_Msk = HOST_SLC1_TOHOST_BIT0_INT_ENA::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT1_INT_ENA = BitField<1, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT1_INT_ENA_Pos = 1;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT1_INT_ENA_Msk = HOST_SLC1_TOHOST_BIT1_INT_ENA::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT2_INT_ENA = BitField<2, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT2_INT_ENA_Pos = 2;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT2_INT_ENA_Msk = HOST_SLC1_TOHOST_BIT2_INT_ENA::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT3_INT_ENA = BitField<3, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT3_INT_ENA_Pos = 3;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT3_INT_ENA_Msk = HOST_SLC1_TOHOST_BIT3_INT_ENA::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT4_INT_ENA = BitField<4, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT4_INT_ENA_Pos = 4;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT4_INT_ENA_Msk = HOST_SLC1_TOHOST_BIT4_INT_ENA::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT5_INT_ENA = BitField<5, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT5_INT_ENA_Pos = 5;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT5_INT_ENA_Msk = HOST_SLC1_TOHOST_BIT5_INT_ENA::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT6_INT_ENA = BitField<6, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT6_INT_ENA_Pos = 6;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT6_INT_ENA_Msk = HOST_SLC1_TOHOST_BIT6_INT_ENA::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT7_INT_ENA = BitField<7, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT7_INT_ENA_Pos = 7;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT7_INT_ENA_Msk = HOST_SLC1_TOHOST_BIT7_INT_ENA::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOKEN0_1TO0_INT_ENA = BitField<8, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN0_1TO0_INT_ENA_Pos = 8;
    constexpr uint32_t HOST_SLC1_TOKEN0_1TO0_INT_ENA_Msk = HOST_SLC1_TOKEN0_1TO0_INT_ENA::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOKEN1_1TO0_INT_ENA = BitField<9, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN1_1TO0_INT_ENA_Pos = 9;
    constexpr uint32_t HOST_SLC1_TOKEN1_1TO0_INT_ENA_Msk = HOST_SLC1_TOKEN1_1TO0_INT_ENA::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOKEN0_0TO1_INT_ENA = BitField<10, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN0_0TO1_INT_ENA_Pos = 10;
    constexpr uint32_t HOST_SLC1_TOKEN0_0TO1_INT_ENA_Msk = HOST_SLC1_TOKEN0_0TO1_INT_ENA::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOKEN1_0TO1_INT_ENA = BitField<11, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN1_0TO1_INT_ENA_Pos = 11;
    constexpr uint32_t HOST_SLC1_TOKEN1_0TO1_INT_ENA_Msk = HOST_SLC1_TOKEN1_0TO1_INT_ENA::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using HOST_SLC1HOST_RX_SOF_INT_ENA = BitField<12, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_SOF_INT_ENA_Pos = 12;
    constexpr uint32_t HOST_SLC1HOST_RX_SOF_INT_ENA_Msk = HOST_SLC1HOST_RX_SOF_INT_ENA::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using HOST_SLC1HOST_RX_EOF_INT_ENA = BitField<13, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_EOF_INT_ENA_Pos = 13;
    constexpr uint32_t HOST_SLC1HOST_RX_EOF_INT_ENA_Msk = HOST_SLC1HOST_RX_EOF_INT_ENA::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using HOST_SLC1HOST_RX_START_INT_ENA = BitField<14, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_START_INT_ENA_Pos = 14;
    constexpr uint32_t HOST_SLC1HOST_RX_START_INT_ENA_Msk = HOST_SLC1HOST_RX_START_INT_ENA::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using HOST_SLC1HOST_TX_START_INT_ENA = BitField<15, 1>;
    constexpr uint32_t HOST_SLC1HOST_TX_START_INT_ENA_Pos = 15;
    constexpr uint32_t HOST_SLC1HOST_TX_START_INT_ENA_Msk = HOST_SLC1HOST_TX_START_INT_ENA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using HOST_SLC1_RX_UDF_INT_ENA = BitField<16, 1>;
    constexpr uint32_t HOST_SLC1_RX_UDF_INT_ENA_Pos = 16;
    constexpr uint32_t HOST_SLC1_RX_UDF_INT_ENA_Msk = HOST_SLC1_RX_UDF_INT_ENA::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using HOST_SLC1_TX_OVF_INT_ENA = BitField<17, 1>;
    constexpr uint32_t HOST_SLC1_TX_OVF_INT_ENA_Pos = 17;
    constexpr uint32_t HOST_SLC1_TX_OVF_INT_ENA_Msk = HOST_SLC1_TX_OVF_INT_ENA::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using HOST_SLC1_RX_PF_VALID_INT_ENA = BitField<18, 1>;
    constexpr uint32_t HOST_SLC1_RX_PF_VALID_INT_ENA_Pos = 18;
    constexpr uint32_t HOST_SLC1_RX_PF_VALID_INT_ENA_Msk = HOST_SLC1_RX_PF_VALID_INT_ENA::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using HOST_SLC1_EXT_BIT0_INT_ENA = BitField<19, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT0_INT_ENA_Pos = 19;
    constexpr uint32_t HOST_SLC1_EXT_BIT0_INT_ENA_Msk = HOST_SLC1_EXT_BIT0_INT_ENA::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using HOST_SLC1_EXT_BIT1_INT_ENA = BitField<20, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT1_INT_ENA_Pos = 20;
    constexpr uint32_t HOST_SLC1_EXT_BIT1_INT_ENA_Msk = HOST_SLC1_EXT_BIT1_INT_ENA::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using HOST_SLC1_EXT_BIT2_INT_ENA = BitField<21, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT2_INT_ENA_Pos = 21;
    constexpr uint32_t HOST_SLC1_EXT_BIT2_INT_ENA_Msk = HOST_SLC1_EXT_BIT2_INT_ENA::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using HOST_SLC1_EXT_BIT3_INT_ENA = BitField<22, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT3_INT_ENA_Pos = 22;
    constexpr uint32_t HOST_SLC1_EXT_BIT3_INT_ENA_Msk = HOST_SLC1_EXT_BIT3_INT_ENA::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA = BitField<23, 1>;
    constexpr uint32_t HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_Pos = 23;
    constexpr uint32_t HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_Msk = HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using HOST_SLC1_HOST_RD_RETRY_INT_ENA = BitField<24, 1>;
    constexpr uint32_t HOST_SLC1_HOST_RD_RETRY_INT_ENA_Pos = 24;
    constexpr uint32_t HOST_SLC1_HOST_RD_RETRY_INT_ENA_Msk = HOST_SLC1_HOST_RD_RETRY_INT_ENA::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA = BitField<25, 1>;
    constexpr uint32_t HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_Pos = 25;
    constexpr uint32_t HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_Msk = HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA::mask;

}  // namespace host_slc1host_int_ena

/// HOST_SLC0HOST_RX_INFOR - HOST_SLC0HOST_RX_INFOR
namespace host_slc0host_rx_infor {
    /// Position: 0, Width: 20
    /// Access: read-write
    using HOST_SLC0HOST_RX_INFOR = BitField<0, 20>;
    constexpr uint32_t HOST_SLC0HOST_RX_INFOR_Pos = 0;
    constexpr uint32_t HOST_SLC0HOST_RX_INFOR_Msk = HOST_SLC0HOST_RX_INFOR::mask;

}  // namespace host_slc0host_rx_infor

/// HOST_SLC1HOST_RX_INFOR - HOST_SLC1HOST_RX_INFOR
namespace host_slc1host_rx_infor {
    /// Position: 0, Width: 20
    /// Access: read-write
    using HOST_SLC1HOST_RX_INFOR = BitField<0, 20>;
    constexpr uint32_t HOST_SLC1HOST_RX_INFOR_Pos = 0;
    constexpr uint32_t HOST_SLC1HOST_RX_INFOR_Msk = HOST_SLC1HOST_RX_INFOR::mask;

}  // namespace host_slc1host_rx_infor

/// HOST_SLC0HOST_LEN_WD - HOST_SLC0HOST_LEN_WD
namespace host_slc0host_len_wd {
    /// Position: 0, Width: 32
    /// Access: read-write
    using HOST_SLC0HOST_LEN_WD = BitField<0, 32>;
    constexpr uint32_t HOST_SLC0HOST_LEN_WD_Pos = 0;
    constexpr uint32_t HOST_SLC0HOST_LEN_WD_Msk = HOST_SLC0HOST_LEN_WD::mask;

}  // namespace host_slc0host_len_wd

/// HOST_SLC_APBWIN_WDATA - HOST_SLC_APBWIN_WDATA
namespace host_slc_apbwin_wdata {
    /// Position: 0, Width: 32
    /// Access: read-write
    using HOST_SLC_APBWIN_WDATA = BitField<0, 32>;
    constexpr uint32_t HOST_SLC_APBWIN_WDATA_Pos = 0;
    constexpr uint32_t HOST_SLC_APBWIN_WDATA_Msk = HOST_SLC_APBWIN_WDATA::mask;

}  // namespace host_slc_apbwin_wdata

/// HOST_SLC_APBWIN_CONF - HOST_SLC_APBWIN_CONF
namespace host_slc_apbwin_conf {
    /// Position: 0, Width: 28
    /// Access: read-write
    using HOST_SLC_APBWIN_ADDR = BitField<0, 28>;
    constexpr uint32_t HOST_SLC_APBWIN_ADDR_Pos = 0;
    constexpr uint32_t HOST_SLC_APBWIN_ADDR_Msk = HOST_SLC_APBWIN_ADDR::mask;

    /// Position: 28, Width: 1
    /// Access: read-write
    using HOST_SLC_APBWIN_WR = BitField<28, 1>;
    constexpr uint32_t HOST_SLC_APBWIN_WR_Pos = 28;
    constexpr uint32_t HOST_SLC_APBWIN_WR_Msk = HOST_SLC_APBWIN_WR::mask;

    /// Position: 29, Width: 1
    /// Access: read-write
    using HOST_SLC_APBWIN_START = BitField<29, 1>;
    constexpr uint32_t HOST_SLC_APBWIN_START_Pos = 29;
    constexpr uint32_t HOST_SLC_APBWIN_START_Msk = HOST_SLC_APBWIN_START::mask;

}  // namespace host_slc_apbwin_conf

/// HOST_SLC_APBWIN_RDATA - HOST_SLC_APBWIN_RDATA
namespace host_slc_apbwin_rdata {
    /// Position: 0, Width: 32
    /// Access: read-only
    using HOST_SLC_APBWIN_RDATA = BitField<0, 32>;
    constexpr uint32_t HOST_SLC_APBWIN_RDATA_Pos = 0;
    constexpr uint32_t HOST_SLC_APBWIN_RDATA_Msk = HOST_SLC_APBWIN_RDATA::mask;

}  // namespace host_slc_apbwin_rdata

/// HOST_SLCHOST_RDCLR0 - HOST_SLCHOST_RDCLR0
namespace host_slchost_rdclr0 {
    /// Position: 0, Width: 9
    /// Access: read-write
    using HOST_SLCHOST_SLC0_BIT7_CLRADDR = BitField<0, 9>;
    constexpr uint32_t HOST_SLCHOST_SLC0_BIT7_CLRADDR_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_SLC0_BIT7_CLRADDR_Msk = HOST_SLCHOST_SLC0_BIT7_CLRADDR::mask;

    /// Position: 9, Width: 9
    /// Access: read-write
    using HOST_SLCHOST_SLC0_BIT6_CLRADDR = BitField<9, 9>;
    constexpr uint32_t HOST_SLCHOST_SLC0_BIT6_CLRADDR_Pos = 9;
    constexpr uint32_t HOST_SLCHOST_SLC0_BIT6_CLRADDR_Msk = HOST_SLCHOST_SLC0_BIT6_CLRADDR::mask;

}  // namespace host_slchost_rdclr0

/// HOST_SLCHOST_RDCLR1 - HOST_SLCHOST_RDCLR1
namespace host_slchost_rdclr1 {
    /// Position: 0, Width: 9
    /// Access: read-write
    using HOST_SLCHOST_SLC1_BIT7_CLRADDR = BitField<0, 9>;
    constexpr uint32_t HOST_SLCHOST_SLC1_BIT7_CLRADDR_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_SLC1_BIT7_CLRADDR_Msk = HOST_SLCHOST_SLC1_BIT7_CLRADDR::mask;

    /// Position: 9, Width: 9
    /// Access: read-write
    using HOST_SLCHOST_SLC1_BIT6_CLRADDR = BitField<9, 9>;
    constexpr uint32_t HOST_SLCHOST_SLC1_BIT6_CLRADDR_Pos = 9;
    constexpr uint32_t HOST_SLCHOST_SLC1_BIT6_CLRADDR_Msk = HOST_SLCHOST_SLC1_BIT6_CLRADDR::mask;

}  // namespace host_slchost_rdclr1

/// HOST_SLC0HOST_INT_ENA1 - HOST_SLC0HOST_INT_ENA1
namespace host_slc0host_int_ena1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT0_INT_ENA1 = BitField<0, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT0_INT_ENA1_Pos = 0;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT0_INT_ENA1_Msk = HOST_SLC0_TOHOST_BIT0_INT_ENA1::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT1_INT_ENA1 = BitField<1, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT1_INT_ENA1_Pos = 1;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT1_INT_ENA1_Msk = HOST_SLC0_TOHOST_BIT1_INT_ENA1::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT2_INT_ENA1 = BitField<2, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT2_INT_ENA1_Pos = 2;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT2_INT_ENA1_Msk = HOST_SLC0_TOHOST_BIT2_INT_ENA1::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT3_INT_ENA1 = BitField<3, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT3_INT_ENA1_Pos = 3;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT3_INT_ENA1_Msk = HOST_SLC0_TOHOST_BIT3_INT_ENA1::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT4_INT_ENA1 = BitField<4, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT4_INT_ENA1_Pos = 4;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT4_INT_ENA1_Msk = HOST_SLC0_TOHOST_BIT4_INT_ENA1::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT5_INT_ENA1 = BitField<5, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT5_INT_ENA1_Pos = 5;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT5_INT_ENA1_Msk = HOST_SLC0_TOHOST_BIT5_INT_ENA1::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT6_INT_ENA1 = BitField<6, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT6_INT_ENA1_Pos = 6;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT6_INT_ENA1_Msk = HOST_SLC0_TOHOST_BIT6_INT_ENA1::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOHOST_BIT7_INT_ENA1 = BitField<7, 1>;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT7_INT_ENA1_Pos = 7;
    constexpr uint32_t HOST_SLC0_TOHOST_BIT7_INT_ENA1_Msk = HOST_SLC0_TOHOST_BIT7_INT_ENA1::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOKEN0_1TO0_INT_ENA1 = BitField<8, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN0_1TO0_INT_ENA1_Pos = 8;
    constexpr uint32_t HOST_SLC0_TOKEN0_1TO0_INT_ENA1_Msk = HOST_SLC0_TOKEN0_1TO0_INT_ENA1::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOKEN1_1TO0_INT_ENA1 = BitField<9, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN1_1TO0_INT_ENA1_Pos = 9;
    constexpr uint32_t HOST_SLC0_TOKEN1_1TO0_INT_ENA1_Msk = HOST_SLC0_TOKEN1_1TO0_INT_ENA1::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOKEN0_0TO1_INT_ENA1 = BitField<10, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN0_0TO1_INT_ENA1_Pos = 10;
    constexpr uint32_t HOST_SLC0_TOKEN0_0TO1_INT_ENA1_Msk = HOST_SLC0_TOKEN0_0TO1_INT_ENA1::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using HOST_SLC0_TOKEN1_0TO1_INT_ENA1 = BitField<11, 1>;
    constexpr uint32_t HOST_SLC0_TOKEN1_0TO1_INT_ENA1_Pos = 11;
    constexpr uint32_t HOST_SLC0_TOKEN1_0TO1_INT_ENA1_Msk = HOST_SLC0_TOKEN1_0TO1_INT_ENA1::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using HOST_SLC0HOST_RX_SOF_INT_ENA1 = BitField<12, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_SOF_INT_ENA1_Pos = 12;
    constexpr uint32_t HOST_SLC0HOST_RX_SOF_INT_ENA1_Msk = HOST_SLC0HOST_RX_SOF_INT_ENA1::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using HOST_SLC0HOST_RX_EOF_INT_ENA1 = BitField<13, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_EOF_INT_ENA1_Pos = 13;
    constexpr uint32_t HOST_SLC0HOST_RX_EOF_INT_ENA1_Msk = HOST_SLC0HOST_RX_EOF_INT_ENA1::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using HOST_SLC0HOST_RX_START_INT_ENA1 = BitField<14, 1>;
    constexpr uint32_t HOST_SLC0HOST_RX_START_INT_ENA1_Pos = 14;
    constexpr uint32_t HOST_SLC0HOST_RX_START_INT_ENA1_Msk = HOST_SLC0HOST_RX_START_INT_ENA1::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using HOST_SLC0HOST_TX_START_INT_ENA1 = BitField<15, 1>;
    constexpr uint32_t HOST_SLC0HOST_TX_START_INT_ENA1_Pos = 15;
    constexpr uint32_t HOST_SLC0HOST_TX_START_INT_ENA1_Msk = HOST_SLC0HOST_TX_START_INT_ENA1::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using HOST_SLC0_RX_UDF_INT_ENA1 = BitField<16, 1>;
    constexpr uint32_t HOST_SLC0_RX_UDF_INT_ENA1_Pos = 16;
    constexpr uint32_t HOST_SLC0_RX_UDF_INT_ENA1_Msk = HOST_SLC0_RX_UDF_INT_ENA1::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using HOST_SLC0_TX_OVF_INT_ENA1 = BitField<17, 1>;
    constexpr uint32_t HOST_SLC0_TX_OVF_INT_ENA1_Pos = 17;
    constexpr uint32_t HOST_SLC0_TX_OVF_INT_ENA1_Msk = HOST_SLC0_TX_OVF_INT_ENA1::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using HOST_SLC0_RX_PF_VALID_INT_ENA1 = BitField<18, 1>;
    constexpr uint32_t HOST_SLC0_RX_PF_VALID_INT_ENA1_Pos = 18;
    constexpr uint32_t HOST_SLC0_RX_PF_VALID_INT_ENA1_Msk = HOST_SLC0_RX_PF_VALID_INT_ENA1::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using HOST_SLC0_EXT_BIT0_INT_ENA1 = BitField<19, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT0_INT_ENA1_Pos = 19;
    constexpr uint32_t HOST_SLC0_EXT_BIT0_INT_ENA1_Msk = HOST_SLC0_EXT_BIT0_INT_ENA1::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using HOST_SLC0_EXT_BIT1_INT_ENA1 = BitField<20, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT1_INT_ENA1_Pos = 20;
    constexpr uint32_t HOST_SLC0_EXT_BIT1_INT_ENA1_Msk = HOST_SLC0_EXT_BIT1_INT_ENA1::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using HOST_SLC0_EXT_BIT2_INT_ENA1 = BitField<21, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT2_INT_ENA1_Pos = 21;
    constexpr uint32_t HOST_SLC0_EXT_BIT2_INT_ENA1_Msk = HOST_SLC0_EXT_BIT2_INT_ENA1::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using HOST_SLC0_EXT_BIT3_INT_ENA1 = BitField<22, 1>;
    constexpr uint32_t HOST_SLC0_EXT_BIT3_INT_ENA1_Pos = 22;
    constexpr uint32_t HOST_SLC0_EXT_BIT3_INT_ENA1_Msk = HOST_SLC0_EXT_BIT3_INT_ENA1::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using HOST_SLC0_RX_NEW_PACKET_INT_ENA1 = BitField<23, 1>;
    constexpr uint32_t HOST_SLC0_RX_NEW_PACKET_INT_ENA1_Pos = 23;
    constexpr uint32_t HOST_SLC0_RX_NEW_PACKET_INT_ENA1_Msk = HOST_SLC0_RX_NEW_PACKET_INT_ENA1::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using HOST_SLC0_HOST_RD_RETRY_INT_ENA1 = BitField<24, 1>;
    constexpr uint32_t HOST_SLC0_HOST_RD_RETRY_INT_ENA1_Pos = 24;
    constexpr uint32_t HOST_SLC0_HOST_RD_RETRY_INT_ENA1_Msk = HOST_SLC0_HOST_RD_RETRY_INT_ENA1::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using HOST_GPIO_SDIO_INT_ENA1 = BitField<25, 1>;
    constexpr uint32_t HOST_GPIO_SDIO_INT_ENA1_Pos = 25;
    constexpr uint32_t HOST_GPIO_SDIO_INT_ENA1_Msk = HOST_GPIO_SDIO_INT_ENA1::mask;

}  // namespace host_slc0host_int_ena1

/// HOST_SLC1HOST_INT_ENA1 - HOST_SLC1HOST_INT_ENA1
namespace host_slc1host_int_ena1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT0_INT_ENA1 = BitField<0, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT0_INT_ENA1_Pos = 0;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT0_INT_ENA1_Msk = HOST_SLC1_TOHOST_BIT0_INT_ENA1::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT1_INT_ENA1 = BitField<1, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT1_INT_ENA1_Pos = 1;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT1_INT_ENA1_Msk = HOST_SLC1_TOHOST_BIT1_INT_ENA1::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT2_INT_ENA1 = BitField<2, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT2_INT_ENA1_Pos = 2;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT2_INT_ENA1_Msk = HOST_SLC1_TOHOST_BIT2_INT_ENA1::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT3_INT_ENA1 = BitField<3, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT3_INT_ENA1_Pos = 3;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT3_INT_ENA1_Msk = HOST_SLC1_TOHOST_BIT3_INT_ENA1::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT4_INT_ENA1 = BitField<4, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT4_INT_ENA1_Pos = 4;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT4_INT_ENA1_Msk = HOST_SLC1_TOHOST_BIT4_INT_ENA1::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT5_INT_ENA1 = BitField<5, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT5_INT_ENA1_Pos = 5;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT5_INT_ENA1_Msk = HOST_SLC1_TOHOST_BIT5_INT_ENA1::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT6_INT_ENA1 = BitField<6, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT6_INT_ENA1_Pos = 6;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT6_INT_ENA1_Msk = HOST_SLC1_TOHOST_BIT6_INT_ENA1::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOHOST_BIT7_INT_ENA1 = BitField<7, 1>;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT7_INT_ENA1_Pos = 7;
    constexpr uint32_t HOST_SLC1_TOHOST_BIT7_INT_ENA1_Msk = HOST_SLC1_TOHOST_BIT7_INT_ENA1::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOKEN0_1TO0_INT_ENA1 = BitField<8, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN0_1TO0_INT_ENA1_Pos = 8;
    constexpr uint32_t HOST_SLC1_TOKEN0_1TO0_INT_ENA1_Msk = HOST_SLC1_TOKEN0_1TO0_INT_ENA1::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOKEN1_1TO0_INT_ENA1 = BitField<9, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN1_1TO0_INT_ENA1_Pos = 9;
    constexpr uint32_t HOST_SLC1_TOKEN1_1TO0_INT_ENA1_Msk = HOST_SLC1_TOKEN1_1TO0_INT_ENA1::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOKEN0_0TO1_INT_ENA1 = BitField<10, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN0_0TO1_INT_ENA1_Pos = 10;
    constexpr uint32_t HOST_SLC1_TOKEN0_0TO1_INT_ENA1_Msk = HOST_SLC1_TOKEN0_0TO1_INT_ENA1::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using HOST_SLC1_TOKEN1_0TO1_INT_ENA1 = BitField<11, 1>;
    constexpr uint32_t HOST_SLC1_TOKEN1_0TO1_INT_ENA1_Pos = 11;
    constexpr uint32_t HOST_SLC1_TOKEN1_0TO1_INT_ENA1_Msk = HOST_SLC1_TOKEN1_0TO1_INT_ENA1::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using HOST_SLC1HOST_RX_SOF_INT_ENA1 = BitField<12, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_SOF_INT_ENA1_Pos = 12;
    constexpr uint32_t HOST_SLC1HOST_RX_SOF_INT_ENA1_Msk = HOST_SLC1HOST_RX_SOF_INT_ENA1::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using HOST_SLC1HOST_RX_EOF_INT_ENA1 = BitField<13, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_EOF_INT_ENA1_Pos = 13;
    constexpr uint32_t HOST_SLC1HOST_RX_EOF_INT_ENA1_Msk = HOST_SLC1HOST_RX_EOF_INT_ENA1::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using HOST_SLC1HOST_RX_START_INT_ENA1 = BitField<14, 1>;
    constexpr uint32_t HOST_SLC1HOST_RX_START_INT_ENA1_Pos = 14;
    constexpr uint32_t HOST_SLC1HOST_RX_START_INT_ENA1_Msk = HOST_SLC1HOST_RX_START_INT_ENA1::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using HOST_SLC1HOST_TX_START_INT_ENA1 = BitField<15, 1>;
    constexpr uint32_t HOST_SLC1HOST_TX_START_INT_ENA1_Pos = 15;
    constexpr uint32_t HOST_SLC1HOST_TX_START_INT_ENA1_Msk = HOST_SLC1HOST_TX_START_INT_ENA1::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using HOST_SLC1_RX_UDF_INT_ENA1 = BitField<16, 1>;
    constexpr uint32_t HOST_SLC1_RX_UDF_INT_ENA1_Pos = 16;
    constexpr uint32_t HOST_SLC1_RX_UDF_INT_ENA1_Msk = HOST_SLC1_RX_UDF_INT_ENA1::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using HOST_SLC1_TX_OVF_INT_ENA1 = BitField<17, 1>;
    constexpr uint32_t HOST_SLC1_TX_OVF_INT_ENA1_Pos = 17;
    constexpr uint32_t HOST_SLC1_TX_OVF_INT_ENA1_Msk = HOST_SLC1_TX_OVF_INT_ENA1::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using HOST_SLC1_RX_PF_VALID_INT_ENA1 = BitField<18, 1>;
    constexpr uint32_t HOST_SLC1_RX_PF_VALID_INT_ENA1_Pos = 18;
    constexpr uint32_t HOST_SLC1_RX_PF_VALID_INT_ENA1_Msk = HOST_SLC1_RX_PF_VALID_INT_ENA1::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using HOST_SLC1_EXT_BIT0_INT_ENA1 = BitField<19, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT0_INT_ENA1_Pos = 19;
    constexpr uint32_t HOST_SLC1_EXT_BIT0_INT_ENA1_Msk = HOST_SLC1_EXT_BIT0_INT_ENA1::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using HOST_SLC1_EXT_BIT1_INT_ENA1 = BitField<20, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT1_INT_ENA1_Pos = 20;
    constexpr uint32_t HOST_SLC1_EXT_BIT1_INT_ENA1_Msk = HOST_SLC1_EXT_BIT1_INT_ENA1::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using HOST_SLC1_EXT_BIT2_INT_ENA1 = BitField<21, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT2_INT_ENA1_Pos = 21;
    constexpr uint32_t HOST_SLC1_EXT_BIT2_INT_ENA1_Msk = HOST_SLC1_EXT_BIT2_INT_ENA1::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using HOST_SLC1_EXT_BIT3_INT_ENA1 = BitField<22, 1>;
    constexpr uint32_t HOST_SLC1_EXT_BIT3_INT_ENA1_Pos = 22;
    constexpr uint32_t HOST_SLC1_EXT_BIT3_INT_ENA1_Msk = HOST_SLC1_EXT_BIT3_INT_ENA1::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1 = BitField<23, 1>;
    constexpr uint32_t HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_Pos = 23;
    constexpr uint32_t HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_Msk = HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using HOST_SLC1_HOST_RD_RETRY_INT_ENA1 = BitField<24, 1>;
    constexpr uint32_t HOST_SLC1_HOST_RD_RETRY_INT_ENA1_Pos = 24;
    constexpr uint32_t HOST_SLC1_HOST_RD_RETRY_INT_ENA1_Msk = HOST_SLC1_HOST_RD_RETRY_INT_ENA1::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1 = BitField<25, 1>;
    constexpr uint32_t HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_Pos = 25;
    constexpr uint32_t HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_Msk = HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1::mask;

}  // namespace host_slc1host_int_ena1

/// HOST_SLCHOSTDATE - HOST_SLCHOSTDATE
namespace host_slchostdate {
    /// Position: 0, Width: 32
    /// Access: read-write
    using HOST_SLCHOST_DATE = BitField<0, 32>;
    constexpr uint32_t HOST_SLCHOST_DATE_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_DATE_Msk = HOST_SLCHOST_DATE::mask;

}  // namespace host_slchostdate

/// HOST_SLCHOSTID - HOST_SLCHOSTID
namespace host_slchostid {
    /// Position: 0, Width: 32
    /// Access: read-write
    using HOST_SLCHOST_ID = BitField<0, 32>;
    constexpr uint32_t HOST_SLCHOST_ID_Pos = 0;
    constexpr uint32_t HOST_SLCHOST_ID_Msk = HOST_SLCHOST_ID::mask;

}  // namespace host_slchostid

/// HOST_SLCHOST_CONF - HOST_SLCHOST_CONF
namespace host_slchost_conf {
    /// Position: 0, Width: 5
    /// Access: read-write
    using HOST_FRC_SDIO11 = BitField<0, 5>;
    constexpr uint32_t HOST_FRC_SDIO11_Pos = 0;
    constexpr uint32_t HOST_FRC_SDIO11_Msk = HOST_FRC_SDIO11::mask;

    /// Position: 5, Width: 5
    /// Access: read-write
    using HOST_FRC_SDIO20 = BitField<5, 5>;
    constexpr uint32_t HOST_FRC_SDIO20_Pos = 5;
    constexpr uint32_t HOST_FRC_SDIO20_Msk = HOST_FRC_SDIO20::mask;

    /// Position: 10, Width: 5
    /// Access: read-write
    using HOST_FRC_NEG_SAMP = BitField<10, 5>;
    constexpr uint32_t HOST_FRC_NEG_SAMP_Pos = 10;
    constexpr uint32_t HOST_FRC_NEG_SAMP_Msk = HOST_FRC_NEG_SAMP::mask;

    /// Position: 15, Width: 5
    /// Access: read-write
    using HOST_FRC_POS_SAMP = BitField<15, 5>;
    constexpr uint32_t HOST_FRC_POS_SAMP_Pos = 15;
    constexpr uint32_t HOST_FRC_POS_SAMP_Msk = HOST_FRC_POS_SAMP::mask;

    /// Position: 20, Width: 5
    /// Access: read-write
    using HOST_FRC_QUICK_IN = BitField<20, 5>;
    constexpr uint32_t HOST_FRC_QUICK_IN_Pos = 20;
    constexpr uint32_t HOST_FRC_QUICK_IN_Msk = HOST_FRC_QUICK_IN::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using HOST_SDIO20_INT_DELAY = BitField<25, 1>;
    constexpr uint32_t HOST_SDIO20_INT_DELAY_Pos = 25;
    constexpr uint32_t HOST_SDIO20_INT_DELAY_Msk = HOST_SDIO20_INT_DELAY::mask;

    /// Position: 26, Width: 1
    /// Access: read-write
    using HOST_SDIO_PAD_PULLUP = BitField<26, 1>;
    constexpr uint32_t HOST_SDIO_PAD_PULLUP_Pos = 26;
    constexpr uint32_t HOST_SDIO_PAD_PULLUP_Msk = HOST_SDIO_PAD_PULLUP::mask;

    /// Position: 27, Width: 1
    /// Access: read-write
    using HOST_HSPEED_CON_EN = BitField<27, 1>;
    constexpr uint32_t HOST_HSPEED_CON_EN_Pos = 27;
    constexpr uint32_t HOST_HSPEED_CON_EN_Msk = HOST_HSPEED_CON_EN::mask;

}  // namespace host_slchost_conf

/// HOST_SLCHOST_INF_ST - HOST_SLCHOST_INF_ST
namespace host_slchost_inf_st {
    /// Position: 0, Width: 5
    /// Access: read-only
    using HOST_SDIO20_MODE = BitField<0, 5>;
    constexpr uint32_t HOST_SDIO20_MODE_Pos = 0;
    constexpr uint32_t HOST_SDIO20_MODE_Msk = HOST_SDIO20_MODE::mask;

    /// Position: 5, Width: 5
    /// Access: read-only
    using HOST_SDIO_NEG_SAMP = BitField<5, 5>;
    constexpr uint32_t HOST_SDIO_NEG_SAMP_Pos = 5;
    constexpr uint32_t HOST_SDIO_NEG_SAMP_Msk = HOST_SDIO_NEG_SAMP::mask;

    /// Position: 10, Width: 5
    /// Access: read-only
    using HOST_SDIO_QUICK_IN = BitField<10, 5>;
    constexpr uint32_t HOST_SDIO_QUICK_IN_Pos = 10;
    constexpr uint32_t HOST_SDIO_QUICK_IN_Msk = HOST_SDIO_QUICK_IN::mask;

}  // namespace host_slchost_inf_st

}  // namespace alloy::hal::espressif::esp32::esp32::slchost
