
---------- Begin Simulation Statistics ----------
final_tick                                22362394375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    248                       # Simulator instruction rate (inst/s)
host_mem_usage                                8731632                       # Number of bytes of host memory used
host_op_rate                                      255                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28727.67                       # Real time elapsed on the host
host_tick_rate                                 571033                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7120278                       # Number of instructions simulated
sim_ops                                       7324361                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016404                       # Number of seconds simulated
sim_ticks                                 16404434375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.999719                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   24929                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35613                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                535                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3089                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             30206                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5021                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6319                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1298                       # Number of indirect misses.
system.cpu.branchPred.lookups                   56693                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9855                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          787                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      300573                       # Number of instructions committed
system.cpu.committedOps                        339641                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.498355                       # CPI: cycles per instruction
system.cpu.discardedOps                          8967                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             168240                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             81314                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            41186                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          907003                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.222303                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      535                       # number of quiesce instructions executed
system.cpu.numCycles                          1352084                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       535                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  190662     56.14%     56.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1196      0.35%     56.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                  86769     25.55%     82.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 61014     17.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   339641                       # Class of committed instruction
system.cpu.quiesceCycles                     24895011                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          445081                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1253                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              220993                       # Transaction distribution
system.membus.trans_dist::ReadResp             221569                       # Transaction distribution
system.membus.trans_dist::WriteReq             137993                       # Transaction distribution
system.membus.trans_dist::WriteResp            137993                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          270                       # Transaction distribution
system.membus.trans_dist::CleanEvict              209                       # Transaction distribution
system.membus.trans_dist::ReadExReq               192                       # Transaction distribution
system.membus.trans_dist::ReadExResp              192                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            218                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           358                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           47                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 719987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12098                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        68962                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22710734                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            360076                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000058                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007637                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  360055     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              360076                       # Request fanout histogram
system.membus.reqLayer6.occupancy           980844725                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10945125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              453484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2096000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9102405                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1378064770                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1093750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       318976                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       318976                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       497950                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       497950                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8650                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1458176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1519616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1633852                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12098                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23330816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24313856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26015022                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2688009125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          1809255                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          788                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2185272580                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1455646000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3995017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19975087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2996263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3995017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30961384                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3995017                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2996263                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6991280                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3995017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19975087                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6991280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6991280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37952665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2996263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6991280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9987543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2996263                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1030209                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4026472                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2996263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9987543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1030209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14014016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       220445                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       220445                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       133120                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       133120                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       698368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       707130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22347776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       439819                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       439819    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       439819                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1064358225                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1235332000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33008448                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8065744                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1960230951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11985052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39950174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2012166177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39950174                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40011133                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79961306                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2000181125                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51996185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39950174                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2092127483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26411008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15073280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25165824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4667392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       471040                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2994176                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35955156                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1070664651                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    503372187                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1609991993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    615232672                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    918853991                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1534086664                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35955156                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1685897323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1422226178                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3144078657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13952                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13952                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          218                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          239                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       850502                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        81929                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         932431                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       850502                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       850502                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       850502                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        81929                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        932431                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14090240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14141996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8536960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       220160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              220974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          270                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             133390                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    858928731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1030209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2063832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             862083732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1053374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11985052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    503372187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3995017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            520405630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1053374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12046011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1362300917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3995017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1030209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2063832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1382489361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    349011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370532250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          391                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          391                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              402560                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      220974                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     133390                       # Number of write requests accepted
system.mem_ctrls.readBursts                    220974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   133390                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    180                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8337                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7166757850                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1103970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12962600350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32459.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58709.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       316                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   205929                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  124200                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                220973                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               133390                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  193775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    823                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.760625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.617562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.161966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          495      2.06%      2.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          627      2.60%      4.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          356      1.48%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          375      1.56%      7.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          471      1.96%      9.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          350      1.45%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          353      1.47%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          424      1.76%     14.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20620     85.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24071                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     564.744246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    888.688836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            263     67.26%     67.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.26%     67.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.26%     67.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.51%     68.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           44     11.25%     79.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.26%     79.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           70     17.90%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.26%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      1.79%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           391                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     341.181586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     84.608636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    455.833753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            225     57.54%     57.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            21      5.37%     62.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      1.53%     64.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.51%     64.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      1.02%     65.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.77%     66.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.51%     67.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.51%     67.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.26%     68.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.26%     68.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.26%     68.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.26%     68.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.26%     69.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.26%     69.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.26%     69.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.26%     69.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      1.28%     71.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          113     28.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           391                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14130816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8537728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14141996                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8536960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       861.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       520.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    862.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    520.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16404293125                       # Total gap between requests
system.mem_ctrls.avgGap                      46292.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14079168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8256576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60959.127095779557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 858253791.514832496643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1030209.247918674489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2036522.518015803536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1158711.087836577790                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11985052.060047026724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 503313665.759963214397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3995017.353349009063                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       220160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          270                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1332625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12920627905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19219885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21419935                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4146223815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1531153100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 271059317720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    310058000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     66631.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58687.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72527.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40491.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15356384.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    498422.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2100844.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    302791.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11880687.150000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8291085.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           401623650                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       185417665.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     157053796.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     125815324.649991                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     222827850.299998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1112910059.400008                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.842026                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11642632855                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    887460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3877085520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1070                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           535                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     29083346.028037                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    170881315.818371                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          535    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        27750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             535                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6802804250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15559590125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       120074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           120074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       120074                       # number of overall hits
system.cpu.icache.overall_hits::total          120074                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          218                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            218                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          218                       # number of overall misses
system.cpu.icache.overall_misses::total           218                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9461250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9461250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9461250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9461250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       120292                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       120292                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       120292                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       120292                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001812                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001812                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001812                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001812                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43400.229358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43400.229358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43400.229358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43400.229358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          218                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          218                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          218                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          218                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9122000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9122000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001812                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001812                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001812                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001812                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41844.036697                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41844.036697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41844.036697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41844.036697                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       120074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          120074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          218                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           218                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9461250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9461250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       120292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       120292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001812                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001812                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43400.229358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43400.229358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          218                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          218                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9122000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9122000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41844.036697                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41844.036697                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           341.952339                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              116780                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                50                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2335.600000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   341.952339                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.667876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.667876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          343                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            240802                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           240802                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       143372                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           143372                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       143372                       # number of overall hits
system.cpu.dcache.overall_hits::total          143372                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          718                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            718                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          718                       # number of overall misses
system.cpu.dcache.overall_misses::total           718                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53062625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53062625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53062625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53062625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       144090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       144090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       144090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       144090                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004983                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004983                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73903.377437                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73903.377437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73903.377437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73903.377437                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          270                       # number of writebacks
system.cpu.dcache.writebacks::total               270                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          550                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          550                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5421                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5421                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39648750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39648750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39648750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39648750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11907625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11907625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003817                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003817                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003817                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003817                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72088.636364                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72088.636364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72088.636364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72088.636364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2196.573510                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2196.573510                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    429                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        87779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           87779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26228125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26228125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73262.918994                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73262.918994                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          548                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          548                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25666000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25666000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11907625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11907625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71692.737430                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71692.737430                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.242701                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.242701                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26834500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26834500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74540.277778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74540.277778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4873                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4873                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13982750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13982750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003431                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003431                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72826.822917                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72826.822917                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           433.371012                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              154677                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               429                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            360.552448                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   433.371012                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.846428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.846428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            576910                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           576910                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22362394375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22362480000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    248                       # Simulator instruction rate (inst/s)
host_mem_usage                                8731632                       # Number of bytes of host memory used
host_op_rate                                      255                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28727.76                       # Real time elapsed on the host
host_tick_rate                                 571034                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7120287                       # Number of instructions simulated
sim_ops                                       7324376                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016405                       # Number of seconds simulated
sim_ticks                                 16404520000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.997473                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   24931                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35617                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                536                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3091                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             30206                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5021                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6319                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1298                       # Number of indirect misses.
system.cpu.branchPred.lookups                   56699                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9857                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          787                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      300582                       # Number of instructions committed
system.cpu.committedOps                        339656                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.498676                       # CPI: cycles per instruction
system.cpu.discardedOps                          8974                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             168257                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             81314                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            41189                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          907096                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.222288                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      535                       # number of quiesce instructions executed
system.cpu.numCycles                          1352221                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       535                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  190670     56.14%     56.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1196      0.35%     56.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                  86775     25.55%     82.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 61014     17.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   339656                       # Class of committed instruction
system.cpu.quiesceCycles                     24895011                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          445125                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              220993                       # Transaction distribution
system.membus.trans_dist::ReadResp             221570                       # Transaction distribution
system.membus.trans_dist::WriteReq             137993                       # Transaction distribution
system.membus.trans_dist::WriteResp            137993                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          271                       # Transaction distribution
system.membus.trans_dist::CleanEvict              209                       # Transaction distribution
system.membus.trans_dist::ReadExReq               192                       # Transaction distribution
system.membus.trans_dist::ReadExResp              192                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            218                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           359                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           47                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 719990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12098                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        69090                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22710862                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            360077                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000058                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007637                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  360056     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              360077                       # Request fanout histogram
system.membus.reqLayer6.occupancy           980851975                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10945125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              453484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2096000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9108155                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1378064770                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1093750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       318976                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       318976                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       497950                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       497950                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8650                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1458176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1519616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1633852                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12098                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23330816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24313856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26015022                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2688009125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          1809255                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          788                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2185272580                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1455646000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3994997                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19974983                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2996247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3994997                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30961223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3994997                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2996247                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6991244                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3994997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19974983                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6991244                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6991244                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37952467                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2996247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6991244                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9987491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2996247                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1030204                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4026451                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2996247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9987491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1030204                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14013942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       220445                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       220445                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       133120                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       133120                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       698368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       707130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22347776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       439819                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       439819    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       439819                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1064358225                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1235332000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33008448                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8065744                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1960220720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11984990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39949965                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2012155674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39949965                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40010924                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79960889                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2000170685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51995913                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39949965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2092116563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26411008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15073280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25165824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4667392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       471040                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2994176                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35954969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1070659062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    503369559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1609983590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    615229461                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    918849195                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1534078656                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35954969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1685888523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1422218754                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3144062246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13952                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13952                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          218                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          239                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       850497                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        81929                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         932426                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       850497                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       850497                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       850497                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        81929                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        932426                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14090240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14142060                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8537024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       220160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              220975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          271                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             133391                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    858924248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1030204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2067723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             862083133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1057270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11984990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    503369559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3994997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            520406815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1057270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12045948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1362293807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3994997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1030204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2067723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1382489948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    349011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370532250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          391                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          391                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              402563                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      220975                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     133391                       # Number of write requests accepted
system.mem_ctrls.readBursts                    220975                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   133391                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    180                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8337                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7166757850                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1103975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12962626600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32458.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58708.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       316                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   205930                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  124200                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                220974                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               133391                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  193775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    823                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.760625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.617562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.161966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          495      2.06%      2.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          627      2.60%      4.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          356      1.48%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          375      1.56%      7.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          471      1.96%      9.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          350      1.45%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          353      1.47%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          424      1.76%     14.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20620     85.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24071                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     564.744246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    888.688836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            263     67.26%     67.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.26%     67.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.26%     67.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.51%     68.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           44     11.25%     79.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.26%     79.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           70     17.90%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.26%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      1.79%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           391                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     341.181586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     84.608636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    455.833753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            225     57.54%     57.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            21      5.37%     62.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      1.53%     64.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.51%     64.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      1.02%     65.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.77%     66.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.51%     67.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.51%     67.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.26%     68.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.26%     68.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.26%     68.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.26%     68.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.26%     69.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.26%     69.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.26%     69.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.26%     69.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      1.28%     71.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          113     28.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           391                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14130880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8537728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14142060                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8537024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       861.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       520.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    862.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    520.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16404555625                       # Total gap between requests
system.mem_ctrls.avgGap                      46292.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14079168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8256576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60958.808913640882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 858249311.775047421455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1030203.870640530833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2040413.251957387431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1158705.039830485824                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11984989.502893105149                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 503311038.664953351021                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3994996.500964368694                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       220160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          271                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1332625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12920627905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19219885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21446185                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4146223815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1531153100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 271059317720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    310058000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     66631.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58687.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72527.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40464.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15299718.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    498422.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2100844.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    302791.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11880687.150000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8291085.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        401625468.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       185417665.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     157053796.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     125817622.199991                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     222827850.299998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1112914175.700008                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.841923                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11642632855                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    887460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3877171145                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1070                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           535                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     29083346.028037                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    170881315.818371                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          535    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        27750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             535                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6802889875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15559590125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       120086                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           120086                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       120086                       # number of overall hits
system.cpu.icache.overall_hits::total          120086                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          218                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            218                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          218                       # number of overall misses
system.cpu.icache.overall_misses::total           218                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9461250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9461250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9461250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9461250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       120304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       120304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       120304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       120304                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001812                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001812                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001812                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001812                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43400.229358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43400.229358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43400.229358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43400.229358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          218                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          218                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          218                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          218                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9122000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9122000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001812                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001812                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001812                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001812                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41844.036697                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41844.036697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41844.036697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41844.036697                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       120086                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          120086                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          218                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           218                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9461250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9461250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       120304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       120304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001812                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001812                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43400.229358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43400.229358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          218                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          218                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9122000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9122000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41844.036697                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41844.036697                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           341.952360                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2251847                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               396                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5686.482323                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   341.952360                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.667876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.667876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          343                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            240826                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           240826                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       143376                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           143376                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       143376                       # number of overall hits
system.cpu.dcache.overall_hits::total          143376                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            719                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          719                       # number of overall misses
system.cpu.dcache.overall_misses::total           719                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53122625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53122625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53122625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53122625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       144095                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       144095                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       144095                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       144095                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004990                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004990                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004990                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004990                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73884.040334                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73884.040334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73884.040334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73884.040334                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          271                       # number of writebacks
system.cpu.dcache.writebacks::total               271                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5421                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5421                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39707500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39707500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39707500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39707500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11907625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11907625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003824                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003824                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003824                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72064.428312                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72064.428312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72064.428312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72064.428312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2196.573510                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2196.573510                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    430                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        87783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           87783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26288125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26288125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73225.974930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73225.974930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          548                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          548                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25724750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25724750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11907625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11907625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71656.685237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71656.685237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.242701                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.242701                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26834500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26834500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74540.277778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74540.277778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4873                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4873                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13982750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13982750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003431                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003431                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72826.822917                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72826.822917                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           433.371109                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              293645                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               882                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            332.930839                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   433.371109                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.846428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.846428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            576931                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           576931                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22362480000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
