/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 312 224)
	(text "RegisterBank" (rect 5 0 82 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 48)
		(input)
		(text "memWR" (rect 0 0 50 19)(font "Intel Clear" (font_size 8)))
		(text "memWR" (rect 21 43 71 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "memRD" (rect 0 0 48 19)(font "Intel Clear" (font_size 8)))
		(text "memRD" (rect 21 59 69 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 88)
		(input)
		(text "fromBusC[15..0]" (rect 0 0 96 19)(font "Intel Clear" (font_size 8)))
		(text "fromBusC[15..0]" (rect 21 83 117 102)(font "Intel Clear" (font_size 8)))
		(line (pt 0 88)(pt 16 88)(line_width 3))
	)
	(port
		(pt 56 160)
		(input)
		(text "C[5..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "C[5..0]" (rect 48 96 67 134)(font "Intel Clear" (font_size 8))(vertical))
		(line (pt 56 160)(pt 56 143)(line_width 3))
	)
	(port
		(pt 80 160)
		(input)
		(text "clk5" (rect 0 0 24 19)(font "Intel Clear" (font_size 8)))
		(text "clk5" (rect 72 110 91 134)(font "Intel Clear" (font_size 8))(vertical))
		(line (pt 80 160)(pt 80 143))
	)
	(port
		(pt 152 160)
		(input)
		(text "B[5..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "B[5..0]" (rect 144 96 163 134)(font "Intel Clear" (font_size 8))(vertical))
		(line (pt 152 160)(pt 152 143)(line_width 3))
	)
	(port
		(pt 176 160)
		(input)
		(text "A[5..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "A[5..0]" (rect 168 96 187 134)(font "Intel Clear" (font_size 8))(vertical))
		(line (pt 176 160)(pt 176 143)(line_width 3))
	)
	(port
		(pt 0 32)
		(output)
		(text "WorkReg[7..0]" (rect 0 0 83 19)(font "Intel Clear" (font_size 8)))
		(text "WorkReg[7..0]" (rect 24 24 107 43)(font "Intel Clear" (font_size 8)))
		(line (pt 16 32)(pt 0 32)(line_width 3))
	)
	(port
		(pt 248 32)
		(output)
		(text "toBusB[15..0]" (rect 0 0 80 19)(font "Intel Clear" (font_size 8)))
		(text "toBusB[15..0]" (rect 147 27 227 46)(font "Intel Clear" (font_size 8)))
		(line (pt 248 32)(pt 232 32)(line_width 3))
	)
	(port
		(pt 248 48)
		(output)
		(text "toBusA[15..0]" (rect 0 0 80 19)(font "Intel Clear" (font_size 8)))
		(text "toBusA[15..0]" (rect 147 43 227 62)(font "Intel Clear" (font_size 8)))
		(line (pt 248 48)(pt 232 48)(line_width 3))
	)
	(port
		(pt 120 0)
		(bidir)
		(text "FromToW[15..0]" (rect 0 0 96 19)(font "Intel Clear" (font_size 8)))
		(text "FromToW[15..0]" (rect 112 23 131 119)(font "Intel Clear" (font_size 8))(vertical))
		(line (pt 120 0)(pt 120 15)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 232 144))
	)
)
