

================================================================
== Vivado HLS Report for 'Block_proc24'
================================================================
* Date:           Fri Jul 24 17:56:20 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        test_hls_server.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|      68|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      27|    -|
|Register         |        -|      -|        2|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|        2|      95|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_predicate_op10_read_state1    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |temp_data_out_tkeep_s_fu_109_p2  |    or    |      0|  0|  64|          64|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  68|          66|           3|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_done         |   9|          2|    1|          2|
    |input_V_blk_n   |   9|          2|    1|          2|
    |output_V_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  27|          6|    3|          6|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | Block__proc24 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | Block__proc24 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | Block__proc24 | return value |
|ap_done          | out |    1| ap_ctrl_hs | Block__proc24 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | Block__proc24 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | Block__proc24 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | Block__proc24 | return value |
|input_V_dout     |  in |  577|   ap_fifo  |    input_V    |    pointer   |
|input_V_empty_n  |  in |    1|   ap_fifo  |    input_V    |    pointer   |
|input_V_read     | out |    1|   ap_fifo  |    input_V    |    pointer   |
|output_V_din     | out |  577|   ap_fifo  |    output_V   |    pointer   |
|output_V_full_n  |  in |    1|   ap_fifo  |    output_V   |    pointer   |
|output_V_write   | out |    1|   ap_fifo  |    output_V   |    pointer   |
+-----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i577* %output_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i577* %input_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i577* %input_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i577* %output_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* %input_V, i32 1)"   --->   Operation 6 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %._crit_edge" [test_hls_server.cpp:18]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i577P(i577* %output_V, i32 1)"   --->   Operation 8 'nbwritereq' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %_ZlsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %._crit_edge" [test_hls_server.cpp:18]   --->   Operation 9 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp7 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* %input_V)"   --->   Operation 10 'read' 'tmp7' <Predicate = (tmp & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_data_out_tlast_s = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp7, i32 576)" [./test_hls_server.h:9->test_hls_server.cpp:20]   --->   Operation 11 'bitselect' 'temp_data_out_tlast_s' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i577 %tmp7 to i511"   --->   Operation 12 'trunc' 'tmp_5' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_4 = call i63 @_ssdm_op_PartSelect.i63.i577.i32.i32(i577 %tmp7, i32 512, i32 574)"   --->   Operation 13 'partselect' 'tmp_4' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_4, i1 false)" [test_hls_server.cpp:22]   --->   Operation 14 'bitconcatenate' 'tmp_3' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp_data_out_tkeep_s = or i64 %tmp_3, 1" [test_hls_server.cpp:22]   --->   Operation 15 'or' 'temp_data_out_tkeep_s' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_11 = call i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i511.i1(i1 %temp_data_out_tlast_s, i64 %temp_data_out_tkeep_s, i511 %tmp_5, i1 false)" [test_hls_server.cpp:24]   --->   Operation 16 'bitconcatenate' 'tmp_11' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* %output_V, i577 %tmp_11)" [test_hls_server.cpp:24]   --->   Operation 17 'write' <Predicate = (tmp & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br label %._crit_edge" [test_hls_server.cpp:25]   --->   Operation 18 'br' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 19 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2            (specifcore    ) [ 00]
StgValue_3            (specifcore    ) [ 00]
StgValue_4            (specinterface ) [ 00]
StgValue_5            (specinterface ) [ 00]
tmp                   (nbreadreq     ) [ 01]
StgValue_7            (br            ) [ 00]
tmp_1                 (nbwritereq    ) [ 01]
StgValue_9            (br            ) [ 00]
tmp7                  (read          ) [ 00]
temp_data_out_tlast_s (bitselect     ) [ 00]
tmp_5                 (trunc         ) [ 00]
tmp_4                 (partselect    ) [ 00]
tmp_3                 (bitconcatenate) [ 00]
temp_data_out_tkeep_s (or            ) [ 00]
tmp_11                (bitconcatenate) [ 00]
StgValue_17           (write         ) [ 00]
StgValue_18           (br            ) [ 00]
StgValue_19           (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i577P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i577P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i577P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i577.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i64.i511.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i577P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_nbreadreq_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="577" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_1_nbwritereq_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="577" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp7_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="577" slack="0"/>
<pin id="68" dir="0" index="1" bw="577" slack="0"/>
<pin id="69" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp7/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="StgValue_17_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="577" slack="0"/>
<pin id="75" dir="0" index="2" bw="577" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="temp_data_out_tlast_s_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="577" slack="0"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="temp_data_out_tlast_s/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_5_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="577" slack="0"/>
<pin id="89" dir="1" index="1" bw="511" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_4_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="63" slack="0"/>
<pin id="93" dir="0" index="1" bw="577" slack="0"/>
<pin id="94" dir="0" index="2" bw="11" slack="0"/>
<pin id="95" dir="0" index="3" bw="11" slack="0"/>
<pin id="96" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_3_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="63" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="temp_data_out_tkeep_s_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="temp_data_out_tkeep_s/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_11_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="577" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="64" slack="0"/>
<pin id="119" dir="0" index="3" bw="511" slack="0"/>
<pin id="120" dir="0" index="4" bw="1" slack="0"/>
<pin id="121" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="66" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="90"><net_src comp="66" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="66" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="91" pin=3"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="91" pin="4"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="79" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="109" pin="2"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="87" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="127"><net_src comp="115" pin="5"/><net_sink comp="72" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V | {}
	Port: output_V | {1 }
 - Input state : 
	Port: Block__proc24 : input_V | {1 }
	Port: Block__proc24 : output_V | {}
  - Chain level:
	State 1
		tmp_3 : 1
		temp_data_out_tkeep_s : 2
		tmp_11 : 2
		StgValue_17 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|
| Operation|        Functional Unit       |
|----------|------------------------------|
| nbreadreq|      tmp_nbreadreq_fu_50     |
|----------|------------------------------|
|nbwritereq|    tmp_1_nbwritereq_fu_58    |
|----------|------------------------------|
|   read   |        tmp7_read_fu_66       |
|----------|------------------------------|
|   write  |    StgValue_17_write_fu_72   |
|----------|------------------------------|
| bitselect|  temp_data_out_tlast_s_fu_79 |
|----------|------------------------------|
|   trunc  |          tmp_5_fu_87         |
|----------|------------------------------|
|partselect|          tmp_4_fu_91         |
|----------|------------------------------|
|bitconcatenate|         tmp_3_fu_101         |
|          |         tmp_11_fu_115        |
|----------|------------------------------|
|    or    | temp_data_out_tkeep_s_fu_109 |
|----------|------------------------------|
|   Total  |                              |
|----------|------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
