
MSC_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e86c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  0800ea0c  0800ea0c  0000fa0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800edb4  0800edb4  00010080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800edb4  0800edb4  0000fdb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800edbc  0800edbc  00010080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800edbc  0800edbc  0000fdbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800edc0  0800edc0  0000fdc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800edc4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000113e8  20000080  0800ee44  00010080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20011468  0800ee44  00010468  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024c23  00000000  00000000  000100b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000574f  00000000  00000000  00034cd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f0  00000000  00000000  0003a428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014d4  00000000  00000000  0003bd18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e154  00000000  00000000  0003d1ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020ed9  00000000  00000000  0005b340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b5b31  00000000  00000000  0007c219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00131d4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f28  00000000  00000000  00131d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00138cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e9f4 	.word	0x0800e9f4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	0800e9f4 	.word	0x0800e9f4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <tud_hid_set_report_cb>:

#include <usb_class.h>

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	603b      	str	r3, [r7, #0]
 80005c4:	4603      	mov	r3, r0
 80005c6:	71fb      	strb	r3, [r7, #7]
 80005c8:	460b      	mov	r3, r1
 80005ca:	71bb      	strb	r3, [r7, #6]
 80005cc:	4613      	mov	r3, r2
 80005ce:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	4603      	mov	r3, r0
 80005e6:	71fb      	strb	r3, [r7, #7]
 80005e8:	460b      	mov	r3, r1
 80005ea:	71bb      	strb	r3, [r7, #6]
 80005ec:	4613      	mov	r3, r2
 80005ee:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr

080005fe <HAL_TIM_OC_DelayElapsedCallback>:
bool is_ready = true;

uint16_t normal_arr = 10000-1;
uint16_t emerg_arr = 1000-1;

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){
 80005fe:	b480      	push	{r7}
 8000600:	b083      	sub	sp, #12
 8000602:	af00      	add	r7, sp, #0
 8000604:	6078      	str	r0, [r7, #4]
	if(is_ready){
//		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
	}
}
 8000606:	bf00      	nop
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
	...

08000614 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	80fb      	strh	r3, [r7, #6]
	is_ready = false;
 800061e:	4b18      	ldr	r3, [pc, #96]	@ (8000680 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000620:	2200      	movs	r2, #0
 8000622:	701a      	strb	r2, [r3, #0]

	if(g_is_emergency_mode){
 8000624:	4b17      	ldr	r3, [pc, #92]	@ (8000684 <HAL_GPIO_EXTI_Callback+0x70>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d00a      	beq.n	8000642 <HAL_GPIO_EXTI_Callback+0x2e>
		// emergency -> normal
		__HAL_TIM_SET_AUTORELOAD(&htim11, normal_arr);
 800062c:	4b16      	ldr	r3, [pc, #88]	@ (8000688 <HAL_GPIO_EXTI_Callback+0x74>)
 800062e:	881a      	ldrh	r2, [r3, #0]
 8000630:	4b16      	ldr	r3, [pc, #88]	@ (800068c <HAL_GPIO_EXTI_Callback+0x78>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000636:	4b14      	ldr	r3, [pc, #80]	@ (8000688 <HAL_GPIO_EXTI_Callback+0x74>)
 8000638:	881b      	ldrh	r3, [r3, #0]
 800063a:	461a      	mov	r2, r3
 800063c:	4b13      	ldr	r3, [pc, #76]	@ (800068c <HAL_GPIO_EXTI_Callback+0x78>)
 800063e:	60da      	str	r2, [r3, #12]
 8000640:	e009      	b.n	8000656 <HAL_GPIO_EXTI_Callback+0x42>
	}else{
		// normal -> emergency
		__HAL_TIM_SET_AUTORELOAD(&htim11, emerg_arr);
 8000642:	4b13      	ldr	r3, [pc, #76]	@ (8000690 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000644:	881a      	ldrh	r2, [r3, #0]
 8000646:	4b11      	ldr	r3, [pc, #68]	@ (800068c <HAL_GPIO_EXTI_Callback+0x78>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800064c:	4b10      	ldr	r3, [pc, #64]	@ (8000690 <HAL_GPIO_EXTI_Callback+0x7c>)
 800064e:	881b      	ldrh	r3, [r3, #0]
 8000650:	461a      	mov	r2, r3
 8000652:	4b0e      	ldr	r3, [pc, #56]	@ (800068c <HAL_GPIO_EXTI_Callback+0x78>)
 8000654:	60da      	str	r2, [r3, #12]
	}

	g_is_emergency_mode = !g_is_emergency_mode;
 8000656:	4b0b      	ldr	r3, [pc, #44]	@ (8000684 <HAL_GPIO_EXTI_Callback+0x70>)
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	bf14      	ite	ne
 800065e:	2301      	movne	r3, #1
 8000660:	2300      	moveq	r3, #0
 8000662:	b2db      	uxtb	r3, r3
 8000664:	f083 0301 	eor.w	r3, r3, #1
 8000668:	b2db      	uxtb	r3, r3
 800066a:	f003 0301 	and.w	r3, r3, #1
 800066e:	b2da      	uxtb	r2, r3
 8000670:	4b04      	ldr	r3, [pc, #16]	@ (8000684 <HAL_GPIO_EXTI_Callback+0x70>)
 8000672:	701a      	strb	r2, [r3, #0]
}
 8000674:	bf00      	nop
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	20000000 	.word	0x20000000
 8000684:	200006d0 	.word	0x200006d0
 8000688:	20000002 	.word	0x20000002
 800068c:	2000009c 	.word	0x2000009c
 8000690:	20000004 	.word	0x20000004

08000694 <mod_change_watchdog>:

void mod_change_watchdog(){
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
	if(!is_ready){
 8000698:	4b09      	ldr	r3, [pc, #36]	@ (80006c0 <mod_change_watchdog+0x2c>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	f083 0301 	eor.w	r3, r3, #1
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d00a      	beq.n	80006bc <mod_change_watchdog+0x28>
		tud_disconnect();
 80006a6:	f008 fd21 	bl	80090ec <tud_disconnect>
		HAL_Delay(500);
 80006aa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006ae:	f001 f80b 	bl	80016c8 <HAL_Delay>
		tud_connect();
 80006b2:	f008 fd27 	bl	8009104 <tud_connect>

		is_ready = true;
 80006b6:	4b02      	ldr	r3, [pc, #8]	@ (80006c0 <mod_change_watchdog+0x2c>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	701a      	strb	r2, [r3, #0]
	}
}
 80006bc:	bf00      	nop
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000000 	.word	0x20000000

080006c4 <cdc_task>:

void cdc_task(void) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b096      	sub	sp, #88	@ 0x58
 80006c8:	af00      	add	r7, sp, #0
    // 1. 긴급 모드가 아니면 CDC 처리를 하지 않음
    if (!g_is_emergency_mode) return;
 80006ca:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <cdc_task+0x64>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	f083 0301 	eor.w	r3, r3, #1
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d123      	bne.n	8000720 <cdc_task+0x5c>
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 80006d8:	2000      	movs	r0, #0
 80006da:	f004 fdef 	bl	80052bc <tud_cdc_n_connected>
 80006de:	4603      	mov	r3, r0

    // 2. PC와 연결되어 있는지 확인 (DTR 신호 체크)
    if (tud_cdc_connected()) {
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d01e      	beq.n	8000722 <cdc_task+0x5e>
TU_ATTR_ALWAYS_INLINE static inline void tud_cdc_set_wanted_char(char wanted) {
  tud_cdc_n_set_wanted_char(0, wanted);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_available(void) {
  return tud_cdc_n_available(0);
 80006e4:	2000      	movs	r0, #0
 80006e6:	f004 fe2f 	bl	8005348 <tud_cdc_n_available>
 80006ea:	4603      	mov	r3, r0
        // 3. 읽을 데이터가 있는지 확인
        if (tud_cdc_available()) {
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d018      	beq.n	8000722 <cdc_task+0x5e>
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80006f4:	2340      	movs	r3, #64	@ 0x40
 80006f6:	647b      	str	r3, [r7, #68]	@ 0x44
TU_ATTR_ALWAYS_INLINE static inline int32_t tud_cdc_read_char(void) {
  return tud_cdc_n_read_char(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_read(void* buffer, uint32_t bufsize) {
  return tud_cdc_n_read(0, buffer, bufsize);
 80006f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80006fa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80006fc:	2000      	movs	r0, #0
 80006fe:	f004 fe6b 	bl	80053d8 <tud_cdc_n_read>
 8000702:	4603      	mov	r3, r0
            // 버퍼 생성
            char buf[64];

            // 데이터 읽기
            uint32_t count = tud_cdc_read(buf, sizeof(buf));
 8000704:	657b      	str	r3, [r7, #84]	@ 0x54
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	653b      	str	r3, [r7, #80]	@ 0x50
 800070a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800070c:	64fb      	str	r3, [r7, #76]	@ 0x4c
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_char(char ch) {
  return tud_cdc_n_write_char(0, ch);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write(void const* buffer, uint32_t bufsize) {
  return tud_cdc_n_write(0, buffer, bufsize);
 800070e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000710:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8000712:	2000      	movs	r0, #0
 8000714:	f004 fe84 	bl	8005420 <tud_cdc_n_write>
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_str(char const* str) {
  return tud_cdc_n_write_str(0, str);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_flush(void) {
  return tud_cdc_n_write_flush(0);
 8000718:	2000      	movs	r0, #0
 800071a:	f004 fea5 	bl	8005468 <tud_cdc_n_write_flush>
 800071e:	e000      	b.n	8000722 <cdc_task+0x5e>
    if (!g_is_emergency_mode) return;
 8000720:	bf00      	nop

            // 전송 버퍼 비우기 (즉시 전송)
            tud_cdc_write_flush();
        }
    }
}
 8000722:	3758      	adds	r7, #88	@ 0x58
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	200006d0 	.word	0x200006d0

0800072c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000732:	f000 ff57 	bl	80015e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000736:	f000 f83d 	bl	80007b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800073a:	f000 f96f 	bl	8000a1c <MX_GPIO_Init>
  MX_DMA_Init();
 800073e:	f000 f945 	bl	80009cc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000742:	f000 f8eb 	bl	800091c <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000746:	f000 f913 	bl	8000970 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM11_Init();
 800074a:	f000 f89b 	bl	8000884 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_OC_Start_IT(&htim11, TIM_CHANNEL_1);
 800074e:	2100      	movs	r1, #0
 8000750:	4814      	ldr	r0, [pc, #80]	@ (80007a4 <main+0x78>)
 8000752:	f002 fd11 	bl	8003178 <HAL_TIM_OC_Start_IT>

  init_disk_data();
 8000756:	f000 f9dd 	bl	8000b14 <init_disk_data>
  tusb_init();
 800075a:	2100      	movs	r1, #0
 800075c:	2000      	movs	r0, #0
 800075e:	f00c fe25 	bl	800d3ac <tusb_rhport_init>

  uint8_t hello[] = "UART OK\n";
 8000762:	4a11      	ldr	r2, [pc, #68]	@ (80007a8 <main+0x7c>)
 8000764:	1d3b      	adds	r3, r7, #4
 8000766:	ca07      	ldmia	r2, {r0, r1, r2}
 8000768:	c303      	stmia	r3!, {r0, r1}
 800076a:	701a      	strb	r2, [r3, #0]

  // 배열의 이름(hello)은 그 자체로 주소값이므로 그대로 넣어줍니다.
  HAL_UART_Transmit_DMA(&huart2, (uint8_t*)hello, 9);
 800076c:	1d3b      	adds	r3, r7, #4
 800076e:	2209      	movs	r2, #9
 8000770:	4619      	mov	r1, r3
 8000772:	480e      	ldr	r0, [pc, #56]	@ (80007ac <main+0x80>)
 8000774:	f003 fa0e 	bl	8003b94 <HAL_UART_Transmit_DMA>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 8000778:	2100      	movs	r1, #0
 800077a:	f04f 30ff 	mov.w	r0, #4294967295
 800077e:	f008 fe2f 	bl	80093e0 <tud_task_ext>
}
 8000782:	bf00      	nop
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tud_task();
	  mod_change_watchdog();
 8000784:	f7ff ff86 	bl	8000694 <mod_change_watchdog>
	  if(!g_is_emergency_mode){
 8000788:	4b09      	ldr	r3, [pc, #36]	@ (80007b0 <main+0x84>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	f083 0301 	eor.w	r3, r3, #1
 8000790:	b2db      	uxtb	r3, r3
 8000792:	2b00      	cmp	r3, #0
 8000794:	d002      	beq.n	800079c <main+0x70>
//	 	  hid_task();
		  check_usb_file_smart();
 8000796:	f000 fa53 	bl	8000c40 <check_usb_file_smart>
 800079a:	e7ed      	b.n	8000778 <main+0x4c>
	  }else{
		  cdc_task();
 800079c:	f7ff ff92 	bl	80006c4 <cdc_task>
	  tud_task();
 80007a0:	e7ea      	b.n	8000778 <main+0x4c>
 80007a2:	bf00      	nop
 80007a4:	2000009c 	.word	0x2000009c
 80007a8:	0800ea0c 	.word	0x0800ea0c
 80007ac:	200000e4 	.word	0x200000e4
 80007b0:	200006d0 	.word	0x200006d0

080007b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b094      	sub	sp, #80	@ 0x50
 80007b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ba:	f107 0320 	add.w	r3, r7, #32
 80007be:	2230      	movs	r2, #48	@ 0x30
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f00d fc9c 	bl	800e100 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c8:	f107 030c 	add.w	r3, r7, #12
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	605a      	str	r2, [r3, #4]
 80007d2:	609a      	str	r2, [r3, #8]
 80007d4:	60da      	str	r2, [r3, #12]
 80007d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007d8:	2300      	movs	r3, #0
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	4b27      	ldr	r3, [pc, #156]	@ (800087c <SystemClock_Config+0xc8>)
 80007de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e0:	4a26      	ldr	r2, [pc, #152]	@ (800087c <SystemClock_Config+0xc8>)
 80007e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007e8:	4b24      	ldr	r3, [pc, #144]	@ (800087c <SystemClock_Config+0xc8>)
 80007ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007f4:	2300      	movs	r3, #0
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	4b21      	ldr	r3, [pc, #132]	@ (8000880 <SystemClock_Config+0xcc>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a20      	ldr	r2, [pc, #128]	@ (8000880 <SystemClock_Config+0xcc>)
 80007fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000802:	6013      	str	r3, [r2, #0]
 8000804:	4b1e      	ldr	r3, [pc, #120]	@ (8000880 <SystemClock_Config+0xcc>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800080c:	607b      	str	r3, [r7, #4]
 800080e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000810:	2301      	movs	r3, #1
 8000812:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000814:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000818:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800081a:	2302      	movs	r3, #2
 800081c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800081e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000822:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000824:	2304      	movs	r3, #4
 8000826:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000828:	2348      	movs	r3, #72	@ 0x48
 800082a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800082c:	2302      	movs	r3, #2
 800082e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000830:	2303      	movs	r3, #3
 8000832:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000834:	f107 0320 	add.w	r3, r7, #32
 8000838:	4618      	mov	r0, r3
 800083a:	f001 ff5d 	bl	80026f8 <HAL_RCC_OscConfig>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000844:	f000 f960 	bl	8000b08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000848:	230f      	movs	r3, #15
 800084a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084c:	2302      	movs	r3, #2
 800084e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000850:	2300      	movs	r3, #0
 8000852:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000854:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000858:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800085a:	2300      	movs	r3, #0
 800085c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	2102      	movs	r1, #2
 8000864:	4618      	mov	r0, r3
 8000866:	f002 f9bf 	bl	8002be8 <HAL_RCC_ClockConfig>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000870:	f000 f94a 	bl	8000b08 <Error_Handler>
  }
}
 8000874:	bf00      	nop
 8000876:	3750      	adds	r7, #80	@ 0x50
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	40023800 	.word	0x40023800
 8000880:	40007000 	.word	0x40007000

08000884 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800088a:	1d3b      	adds	r3, r7, #4
 800088c:	2200      	movs	r2, #0
 800088e:	601a      	str	r2, [r3, #0]
 8000890:	605a      	str	r2, [r3, #4]
 8000892:	609a      	str	r2, [r3, #8]
 8000894:	60da      	str	r2, [r3, #12]
 8000896:	611a      	str	r2, [r3, #16]
 8000898:	615a      	str	r2, [r3, #20]
 800089a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800089c:	4b1d      	ldr	r3, [pc, #116]	@ (8000914 <MX_TIM11_Init+0x90>)
 800089e:	4a1e      	ldr	r2, [pc, #120]	@ (8000918 <MX_TIM11_Init+0x94>)
 80008a0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 7200-1;
 80008a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008a4:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80008a8:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000-1;
 80008b0:	4b18      	ldr	r3, [pc, #96]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008b2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80008b6:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008b8:	4b16      	ldr	r3, [pc, #88]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008be:	4b15      	ldr	r3, [pc, #84]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80008c4:	4813      	ldr	r0, [pc, #76]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008c6:	f002 fbaf 	bl	8003028 <HAL_TIM_Base_Init>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 80008d0:	f000 f91a 	bl	8000b08 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 80008d4:	480f      	ldr	r0, [pc, #60]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008d6:	f002 fbf6 	bl	80030c6 <HAL_TIM_OC_Init>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 80008e0:	f000 f912 	bl	8000b08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80008e4:	2300      	movs	r3, #0
 80008e6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008ec:	2300      	movs	r3, #0
 80008ee:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008f0:	2300      	movs	r3, #0
 80008f2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008f4:	1d3b      	adds	r3, r7, #4
 80008f6:	2200      	movs	r2, #0
 80008f8:	4619      	mov	r1, r3
 80008fa:	4806      	ldr	r0, [pc, #24]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008fc:	f002 fe2a 	bl	8003554 <HAL_TIM_OC_ConfigChannel>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 8000906:	f000 f8ff 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800090a:	bf00      	nop
 800090c:	3720      	adds	r7, #32
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	2000009c 	.word	0x2000009c
 8000918:	40014800 	.word	0x40014800

0800091c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000920:	4b11      	ldr	r3, [pc, #68]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000922:	4a12      	ldr	r2, [pc, #72]	@ (800096c <MX_USART2_UART_Init+0x50>)
 8000924:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000926:	4b10      	ldr	r3, [pc, #64]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000928:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800092c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800092e:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000934:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000936:	2200      	movs	r2, #0
 8000938:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800093a:	4b0b      	ldr	r3, [pc, #44]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 800093c:	2200      	movs	r2, #0
 800093e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000940:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000942:	220c      	movs	r2, #12
 8000944:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000946:	4b08      	ldr	r3, [pc, #32]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000948:	2200      	movs	r2, #0
 800094a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800094c:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 800094e:	2200      	movs	r2, #0
 8000950:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000952:	4805      	ldr	r0, [pc, #20]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000954:	f003 f8cd 	bl	8003af2 <HAL_UART_Init>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800095e:	f000 f8d3 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	200000e4 	.word	0x200000e4
 800096c:	40004400 	.word	0x40004400

08000970 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000974:	4b14      	ldr	r3, [pc, #80]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000976:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800097a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800097c:	4b12      	ldr	r3, [pc, #72]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800097e:	2204      	movs	r2, #4
 8000980:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000982:	4b11      	ldr	r3, [pc, #68]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000984:	2202      	movs	r2, #2
 8000986:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000988:	4b0f      	ldr	r3, [pc, #60]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800098a:	2200      	movs	r2, #0
 800098c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800098e:	4b0e      	ldr	r3, [pc, #56]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000990:	2202      	movs	r2, #2
 8000992:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000994:	4b0c      	ldr	r3, [pc, #48]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000996:	2200      	movs	r2, #0
 8000998:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800099a:	4b0b      	ldr	r3, [pc, #44]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800099c:	2200      	movs	r2, #0
 800099e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009a0:	4b09      	ldr	r3, [pc, #36]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80009a6:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009ac:	4b06      	ldr	r3, [pc, #24]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009b2:	4805      	ldr	r0, [pc, #20]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b4:	f001 fd90 	bl	80024d8 <HAL_PCD_Init>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80009be:	f000 f8a3 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	200001ec 	.word	0x200001ec

080009cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	4a0f      	ldr	r2, [pc, #60]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009ea:	607b      	str	r3, [r7, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2100      	movs	r1, #0
 80009f2:	2010      	movs	r0, #16
 80009f4:	f000 ff67 	bl	80018c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80009f8:	2010      	movs	r0, #16
 80009fa:	f000 ff80 	bl	80018fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2100      	movs	r1, #0
 8000a02:	2011      	movs	r0, #17
 8000a04:	f000 ff5f 	bl	80018c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000a08:	2011      	movs	r0, #17
 8000a0a:	f000 ff78 	bl	80018fe <HAL_NVIC_EnableIRQ>

}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40023800 	.word	0x40023800

08000a1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08a      	sub	sp, #40	@ 0x28
 8000a20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a22:	f107 0314 	add.w	r3, r7, #20
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	605a      	str	r2, [r3, #4]
 8000a2c:	609a      	str	r2, [r3, #8]
 8000a2e:	60da      	str	r2, [r3, #12]
 8000a30:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	4b31      	ldr	r3, [pc, #196]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	4a30      	ldr	r2, [pc, #192]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a3c:	f043 0304 	orr.w	r3, r3, #4
 8000a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a42:	4b2e      	ldr	r3, [pc, #184]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	f003 0304 	and.w	r3, r3, #4
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	4b2a      	ldr	r3, [pc, #168]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	4a29      	ldr	r2, [pc, #164]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5e:	4b27      	ldr	r3, [pc, #156]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	4b23      	ldr	r3, [pc, #140]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a72:	4a22      	ldr	r2, [pc, #136]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7a:	4b20      	ldr	r3, [pc, #128]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	60bb      	str	r3, [r7, #8]
 8000a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	4a1b      	ldr	r2, [pc, #108]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a96:	4b19      	ldr	r3, [pc, #100]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2120      	movs	r1, #32
 8000aa6:	4816      	ldr	r0, [pc, #88]	@ (8000b00 <MX_GPIO_Init+0xe4>)
 8000aa8:	f001 fcca 	bl	8002440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ab2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ab6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 0314 	add.w	r3, r7, #20
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4810      	ldr	r0, [pc, #64]	@ (8000b04 <MX_GPIO_Init+0xe8>)
 8000ac4:	f001 fb38 	bl	8002138 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ac8:	2320      	movs	r3, #32
 8000aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000acc:	2301      	movs	r3, #1
 8000ace:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	f107 0314 	add.w	r3, r7, #20
 8000adc:	4619      	mov	r1, r3
 8000ade:	4808      	ldr	r0, [pc, #32]	@ (8000b00 <MX_GPIO_Init+0xe4>)
 8000ae0:	f001 fb2a 	bl	8002138 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	2028      	movs	r0, #40	@ 0x28
 8000aea:	f000 feec 	bl	80018c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000aee:	2028      	movs	r0, #40	@ 0x28
 8000af0:	f000 ff05 	bl	80018fe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000af4:	bf00      	nop
 8000af6:	3728      	adds	r7, #40	@ 0x28
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40020000 	.word	0x40020000
 8000b04:	40020800 	.word	0x40020800

08000b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b0c:	b672      	cpsid	i
}
 8000b0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b10:	bf00      	nop
 8000b12:	e7fd      	b.n	8000b10 <Error_Handler+0x8>

08000b14 <init_disk_data>:
uint8_t msc_disk[DISK_BLOCK_NUM][DISK_BLOCK_SIZE];

#define DEFAULT_FILE_CONTENT "MODE=TURBO\r\n"

void init_disk_data(void)
{
 8000b14:	b5b0      	push	{r4, r5, r7, lr}
 8000b16:	b0a4      	sub	sp, #144	@ 0x90
 8000b18:	af00      	add	r7, sp, #0
  // 1. 전체 초기화
  memset(msc_disk, 0, sizeof(msc_disk));
 8000b1a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b1e:	2100      	movs	r1, #0
 8000b20:	483f      	ldr	r0, [pc, #252]	@ (8000c20 <init_disk_data+0x10c>)
 8000b22:	f00d faed 	bl	800e100 <memset>

  // --------------------------------------------------------
  // 2. [LBA 0] 부트 섹터 (Boot Sector)
  // --------------------------------------------------------
  uint8_t const boot_sector[] = {
 8000b26:	4b3f      	ldr	r3, [pc, #252]	@ (8000c24 <init_disk_data+0x110>)
 8000b28:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8000b2c:	461d      	mov	r5, r3
 8000b2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b3a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000b3e:	c407      	stmia	r4!, {r0, r1, r2}
 8000b40:	8023      	strh	r3, [r4, #0]
    0x29,                         // Extended Boot Signature
    0x30, 0x12, 0x34, 0x56,       // Volume Serial Number
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ', // Volume Label (11 bytes)
    'F', 'A', 'T', '1', '2', ' ', ' ', ' '  // FS Type
  };
  memcpy(msc_disk[0], boot_sector, sizeof(boot_sector));
 8000b42:	4b37      	ldr	r3, [pc, #220]	@ (8000c20 <init_disk_data+0x10c>)
 8000b44:	461c      	mov	r4, r3
 8000b46:	f107 054c 	add.w	r5, r7, #76	@ 0x4c
 8000b4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b56:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000b5a:	c407      	stmia	r4!, {r0, r1, r2}
 8000b5c:	8023      	strh	r3, [r4, #0]
  msc_disk[0][510] = 0x55; msc_disk[0][511] = 0xAA; // Boot Signature
 8000b5e:	4b30      	ldr	r3, [pc, #192]	@ (8000c20 <init_disk_data+0x10c>)
 8000b60:	2255      	movs	r2, #85	@ 0x55
 8000b62:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 8000b66:	4b2e      	ldr	r3, [pc, #184]	@ (8000c20 <init_disk_data+0x10c>)
 8000b68:	22aa      	movs	r2, #170	@ 0xaa
 8000b6a:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
  // Byte 3: Entry 2 (Low 8)  = 0xFF
  // Byte 4: Entry 2 (High 4) = 0x0F
  // 결과: F8 FF FF FF 0F

  // [수정] 0xF0(Floppy)가 아니라 0xF8(HDD)로 시작해야 함!
  uint8_t fat_data[] = { 0xF8, 0xFF, 0xFF, 0xFF, 0x0F };
 8000b6e:	4a2e      	ldr	r2, [pc, #184]	@ (8000c28 <init_disk_data+0x114>)
 8000b70:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000b74:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b78:	6018      	str	r0, [r3, #0]
 8000b7a:	3304      	adds	r3, #4
 8000b7c:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[1], fat_data, sizeof(fat_data));
 8000b7e:	4b28      	ldr	r3, [pc, #160]	@ (8000c20 <init_disk_data+0x10c>)
 8000b80:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000b84:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000b88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b8c:	6018      	str	r0, [r3, #0]
 8000b8e:	3304      	adds	r3, #4
 8000b90:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[2], fat_data, sizeof(fat_data));
 8000b92:	4b23      	ldr	r3, [pc, #140]	@ (8000c20 <init_disk_data+0x10c>)
 8000b94:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000b98:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000b9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ba0:	6018      	str	r0, [r3, #0]
 8000ba2:	3304      	adds	r3, #4
 8000ba4:	7019      	strb	r1, [r3, #0]

  // --------------------------------------------------------
  // 4. [LBA 3] 루트 디렉토리
  // --------------------------------------------------------
  uint8_t* root_dir = msc_disk[3];
 8000ba6:	4b21      	ldr	r3, [pc, #132]	@ (8000c2c <init_disk_data+0x118>)
 8000ba8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

  // (1) 볼륨 레이블 (Entry 0)
  uint8_t const vol_entry[] = {
 8000bac:	4b20      	ldr	r3, [pc, #128]	@ (8000c30 <init_disk_data+0x11c>)
 8000bae:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000bb2:	461d      	mov	r5, r3
 8000bb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bb8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000bbc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ',
    0x08, 0,0,0,0,0,0,0,0,0,0, 0,0,0,0, 0,0, 0,0,0,0
  };
  memcpy(root_dir, vol_entry, 32);
 8000bc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000bc4:	461d      	mov	r5, r3
 8000bc6:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000bca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bcc:	6028      	str	r0, [r5, #0]
 8000bce:	6069      	str	r1, [r5, #4]
 8000bd0:	60aa      	str	r2, [r5, #8]
 8000bd2:	60eb      	str	r3, [r5, #12]
 8000bd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bd6:	6128      	str	r0, [r5, #16]
 8000bd8:	6169      	str	r1, [r5, #20]
 8000bda:	61aa      	str	r2, [r5, #24]
 8000bdc:	61eb      	str	r3, [r5, #28]

  // (2) 파일 엔트리 "CONFIG.TXT" (Entry 1)
  uint8_t const file_entry[] = {
 8000bde:	4b15      	ldr	r3, [pc, #84]	@ (8000c34 <init_disk_data+0x120>)
 8000be0:	1d3c      	adds	r4, r7, #4
 8000be2:	461d      	mov	r5, r3
 8000be4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000be6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000be8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000bec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    0x21, 0x54,                             // 시간 (대략 10:33:02) - 0이면 일부 OS 싫어함
    0x69, 0x54,                             // 날짜 (대략 2022-03-09)
    0x02, 0x00,                             // 시작 클러스터 (2번)
    (uint8_t)strlen(DEFAULT_FILE_CONTENT), 0, 0, 0  // 파일 크기
  };
  memcpy(root_dir + 32, file_entry, 32);
 8000bf0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000bf4:	3320      	adds	r3, #32
 8000bf6:	461d      	mov	r5, r3
 8000bf8:	1d3c      	adds	r4, r7, #4
 8000bfa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bfc:	6028      	str	r0, [r5, #0]
 8000bfe:	6069      	str	r1, [r5, #4]
 8000c00:	60aa      	str	r2, [r5, #8]
 8000c02:	60eb      	str	r3, [r5, #12]
 8000c04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c06:	6128      	str	r0, [r5, #16]
 8000c08:	6169      	str	r1, [r5, #20]
 8000c0a:	61aa      	str	r2, [r5, #24]
 8000c0c:	61eb      	str	r3, [r5, #28]

  // --------------------------------------------------------
  // 5. [LBA 4] 데이터 영역 (Cluster 2)
  // --------------------------------------------------------
  memcpy(msc_disk[4], DEFAULT_FILE_CONTENT, strlen(DEFAULT_FILE_CONTENT));
 8000c0e:	220c      	movs	r2, #12
 8000c10:	4909      	ldr	r1, [pc, #36]	@ (8000c38 <init_disk_data+0x124>)
 8000c12:	480a      	ldr	r0, [pc, #40]	@ (8000c3c <init_disk_data+0x128>)
 8000c14:	f00d fabe 	bl	800e194 <memcpy>
}
 8000c18:	bf00      	nop
 8000c1a:	3790      	adds	r7, #144	@ 0x90
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bdb0      	pop	{r4, r5, r7, pc}
 8000c20:	200006d4 	.word	0x200006d4
 8000c24:	0800ea28 	.word	0x0800ea28
 8000c28:	0800ea68 	.word	0x0800ea68
 8000c2c:	20000cd4 	.word	0x20000cd4
 8000c30:	0800ea70 	.word	0x0800ea70
 8000c34:	0800ea90 	.word	0x0800ea90
 8000c38:	0800ea18 	.word	0x0800ea18
 8000c3c:	20000ed4 	.word	0x20000ed4

08000c40 <check_usb_file_smart>:

void check_usb_file_smart(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b088      	sub	sp, #32
 8000c44:	af00      	add	r7, sp, #0
    // 1. 루트 디렉토리 영역 탐색 (LBA 3 ~ 18)
    for (int lba = ROOT_DIR_LBA; lba < ROOT_DIR_LBA + MAX_ROOT_SECTORS; lba++)
 8000c46:	2303      	movs	r3, #3
 8000c48:	61fb      	str	r3, [r7, #28]
 8000c4a:	e05c      	b.n	8000d06 <check_usb_file_smart+0xc6>
    {
        uint8_t* sector = msc_disk[lba]; // 해당 섹터 포인터
 8000c4c:	69fb      	ldr	r3, [r7, #28]
 8000c4e:	025b      	lsls	r3, r3, #9
 8000c50:	4a33      	ldr	r2, [pc, #204]	@ (8000d20 <check_usb_file_smart+0xe0>)
 8000c52:	4413      	add	r3, r2
 8000c54:	617b      	str	r3, [r7, #20]

        // 한 섹터(512B) 안에 디렉토리 엔트리(32B)가 16개 들어있음
        for (int i = 0; i < 512; i += 32)
 8000c56:	2300      	movs	r3, #0
 8000c58:	61bb      	str	r3, [r7, #24]
 8000c5a:	e04d      	b.n	8000cf8 <check_usb_file_smart+0xb8>
        {
            fat_dir_entry_t* entry = (fat_dir_entry_t*) &sector[i];
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	697a      	ldr	r2, [r7, #20]
 8000c60:	4413      	add	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
            // 2. 파일 이름 비교
            // FAT 파일 시스템은 이름(8) + 확장자(3) 형태로 저장됨. (공백으로 채워짐)
            // "CONFIG.TXT" -> "CONFIG  TXT"

            // 첫 글자가 0x00이면 더 이상 파일 없음 (탐색 종료)
            if (entry->name[0] == 0x00) return;
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d050      	beq.n	8000d0e <check_usb_file_smart+0xce>
            // 첫 글자가 0xE5이면 삭제된 파일 (건너뜀)
            if (entry->name[0] == 0xE5) continue;
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	2be5      	cmp	r3, #229	@ 0xe5
 8000c72:	d03d      	beq.n	8000cf0 <check_usb_file_smart+0xb0>

            // 이름 "CONFIG  " 와 확장자 "TXT" 확인
            if (memcmp(entry->name, "CONFIG  ", 8) == 0 &&
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	2208      	movs	r2, #8
 8000c78:	492a      	ldr	r1, [pc, #168]	@ (8000d24 <check_usb_file_smart+0xe4>)
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f00d fa16 	bl	800e0ac <memcmp>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d135      	bne.n	8000cf2 <check_usb_file_smart+0xb2>
                memcmp(entry->ext,  "TXT", 3) == 0)
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	3308      	adds	r3, #8
 8000c8a:	2203      	movs	r2, #3
 8000c8c:	4926      	ldr	r1, [pc, #152]	@ (8000d28 <check_usb_file_smart+0xe8>)
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f00d fa0c 	bl	800e0ac <memcmp>
 8000c94:	4603      	mov	r3, r0
            if (memcmp(entry->name, "CONFIG  ", 8) == 0 &&
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d12b      	bne.n	8000cf2 <check_usb_file_smart+0xb2>

                // 3. 데이터 위치 계산
                // 클러스터 번호를 LBA로 변환
                // 공식: LBA = Data_Start + (Cluster - 2) * SectorsPerCluster
                // (우리는 SectorsPerCluster = 1로 설정했음)
                uint16_t cluster = entry->start_cluster;
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	7e9a      	ldrb	r2, [r3, #26]
 8000c9e:	7edb      	ldrb	r3, [r3, #27]
 8000ca0:	021b      	lsls	r3, r3, #8
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	81fb      	strh	r3, [r7, #14]
                uint32_t target_lba = DATA_START_LBA + (cluster - 2);
 8000ca6:	89fb      	ldrh	r3, [r7, #14]
 8000ca8:	3302      	adds	r3, #2
 8000caa:	60bb      	str	r3, [r7, #8]

                // 범위 체크 (안전장치)
                if (target_lba >= DISK_BLOCK_NUM) return;
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	2b7f      	cmp	r3, #127	@ 0x7f
 8000cb0:	d82f      	bhi.n	8000d12 <check_usb_file_smart+0xd2>

                // 4. 내용 읽기
                char* file_content = (char*) msc_disk[target_lba];
 8000cb2:	68bb      	ldr	r3, [r7, #8]
 8000cb4:	025b      	lsls	r3, r3, #9
 8000cb6:	4a1a      	ldr	r2, [pc, #104]	@ (8000d20 <check_usb_file_smart+0xe0>)
 8000cb8:	4413      	add	r3, r2
 8000cba:	607b      	str	r3, [r7, #4]

                // 내용 확인 및 동작
                if (strstr(file_content, "MODE=LINUX") != NULL)
 8000cbc:	491b      	ldr	r1, [pc, #108]	@ (8000d2c <check_usb_file_smart+0xec>)
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f00d fa26 	bl	800e110 <strstr>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d005      	beq.n	8000cd6 <check_usb_file_smart+0x96>
                {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // LED ON
 8000cca:	2201      	movs	r2, #1
 8000ccc:	2120      	movs	r1, #32
 8000cce:	4818      	ldr	r0, [pc, #96]	@ (8000d30 <check_usb_file_smart+0xf0>)
 8000cd0:	f001 fbb6 	bl	8002440 <HAL_GPIO_WritePin>
                {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED OFF
                }

                // 파일을 찾았으니 더 이상 탐색 불필요
                return;
 8000cd4:	e01f      	b.n	8000d16 <check_usb_file_smart+0xd6>
                else if (strstr(file_content, "MODE=WINDOW") != NULL)
 8000cd6:	4917      	ldr	r1, [pc, #92]	@ (8000d34 <check_usb_file_smart+0xf4>)
 8000cd8:	6878      	ldr	r0, [r7, #4]
 8000cda:	f00d fa19 	bl	800e110 <strstr>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d018      	beq.n	8000d16 <check_usb_file_smart+0xd6>
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED OFF
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2120      	movs	r1, #32
 8000ce8:	4811      	ldr	r0, [pc, #68]	@ (8000d30 <check_usb_file_smart+0xf0>)
 8000cea:	f001 fba9 	bl	8002440 <HAL_GPIO_WritePin>
                return;
 8000cee:	e012      	b.n	8000d16 <check_usb_file_smart+0xd6>
            if (entry->name[0] == 0xE5) continue;
 8000cf0:	bf00      	nop
        for (int i = 0; i < 512; i += 32)
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	3320      	adds	r3, #32
 8000cf6:	61bb      	str	r3, [r7, #24]
 8000cf8:	69bb      	ldr	r3, [r7, #24]
 8000cfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000cfe:	dbad      	blt.n	8000c5c <check_usb_file_smart+0x1c>
    for (int lba = ROOT_DIR_LBA; lba < ROOT_DIR_LBA + MAX_ROOT_SECTORS; lba++)
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	3301      	adds	r3, #1
 8000d04:	61fb      	str	r3, [r7, #28]
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	2b03      	cmp	r3, #3
 8000d0a:	dd9f      	ble.n	8000c4c <check_usb_file_smart+0xc>
 8000d0c:	e004      	b.n	8000d18 <check_usb_file_smart+0xd8>
            if (entry->name[0] == 0x00) return;
 8000d0e:	bf00      	nop
 8000d10:	e002      	b.n	8000d18 <check_usb_file_smart+0xd8>
                if (target_lba >= DISK_BLOCK_NUM) return;
 8000d12:	bf00      	nop
 8000d14:	e000      	b.n	8000d18 <check_usb_file_smart+0xd8>
                return;
 8000d16:	bf00      	nop
            }
        }
    }
}
 8000d18:	3720      	adds	r7, #32
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	200006d4 	.word	0x200006d4
 8000d24:	0800eab0 	.word	0x0800eab0
 8000d28:	0800eabc 	.word	0x0800eabc
 8000d2c:	0800eac0 	.word	0x0800eac0
 8000d30:	40020000 	.word	0x40020000
 8000d34:	0800eacc 	.word	0x0800eacc

08000d38 <tud_msc_inquiry_cb>:
// TinyUSB Callbacks
// ---------------------------------------------------------

// Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60b9      	str	r1, [r7, #8]
 8000d40:	607a      	str	r2, [r7, #4]
 8000d42:	603b      	str	r3, [r7, #0]
 8000d44:	4603      	mov	r3, r0
 8000d46:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 8000d48:	2208      	movs	r2, #8
 8000d4a:	4909      	ldr	r1, [pc, #36]	@ (8000d70 <tud_msc_inquiry_cb+0x38>)
 8000d4c:	68b8      	ldr	r0, [r7, #8]
 8000d4e:	f00d fa21 	bl	800e194 <memcpy>
  memcpy(product_id, "RAM Disk        ", 16);
 8000d52:	2210      	movs	r2, #16
 8000d54:	4907      	ldr	r1, [pc, #28]	@ (8000d74 <tud_msc_inquiry_cb+0x3c>)
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f00d fa1c 	bl	800e194 <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 8000d5c:	2204      	movs	r2, #4
 8000d5e:	4906      	ldr	r1, [pc, #24]	@ (8000d78 <tud_msc_inquiry_cb+0x40>)
 8000d60:	6838      	ldr	r0, [r7, #0]
 8000d62:	f00d fa17 	bl	800e194 <memcpy>
}
 8000d66:	bf00      	nop
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	0800ead8 	.word	0x0800ead8
 8000d74:	0800eae4 	.word	0x0800eae4
 8000d78:	0800eaf8 	.word	0x0800eaf8

08000d7c <tud_msc_test_unit_ready_cb>:

// Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun) { (void) lun; return true; }
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	71fb      	strb	r3, [r7, #7]
 8000d86:	2301      	movs	r3, #1
 8000d88:	4618      	mov	r0, r3
 8000d8a:	370c      	adds	r7, #12
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr

08000d94 <tud_msc_capacity_cb>:

// Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	60b9      	str	r1, [r7, #8]
 8000d9e:	607a      	str	r2, [r7, #4]
 8000da0:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  *block_count = DISK_BLOCK_NUM;
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	2280      	movs	r2, #128	@ 0x80
 8000da6:	601a      	str	r2, [r3, #0]
  *block_size  = DISK_BLOCK_SIZE;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dae:	801a      	strh	r2, [r3, #0]
}
 8000db0:	bf00      	nop
 8000db2:	3714      	adds	r7, #20
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr

08000dbc <tud_msc_read10_cb>:

// READ (이제 배열에서 그냥 읽으면 됩니다!)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b088      	sub	sp, #32
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60b9      	str	r1, [r7, #8]
 8000dc4:	607a      	str	r2, [r7, #4]
 8000dc6:	603b      	str	r3, [r7, #0]
 8000dc8:	4603      	mov	r3, r0
 8000dca:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	61bb      	str	r3, [r7, #24]
 8000dd4:	e020      	b.n	8000e18 <tud_msc_read10_cb+0x5c>
    uint32_t current_lba = lba + i;
 8000dd6:	68ba      	ldr	r2, [r7, #8]
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	4413      	add	r3, r2
 8000ddc:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000de2:	d80c      	bhi.n	8000dfe <tud_msc_read10_cb+0x42>
      memcpy(ptr, msc_disk[current_lba] + offset, 512);
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	025b      	lsls	r3, r3, #9
 8000de8:	4a10      	ldr	r2, [pc, #64]	@ (8000e2c <tud_msc_read10_cb+0x70>)
 8000dea:	441a      	add	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4413      	add	r3, r2
 8000df0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000df4:	4619      	mov	r1, r3
 8000df6:	69f8      	ldr	r0, [r7, #28]
 8000df8:	f00d f9cc 	bl	800e194 <memcpy>
 8000dfc:	e005      	b.n	8000e0a <tud_msc_read10_cb+0x4e>
    } else {
      memset(ptr, 0, 512); // 범위 밖은 0 처리
 8000dfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e02:	2100      	movs	r1, #0
 8000e04:	69f8      	ldr	r0, [r7, #28]
 8000e06:	f00d f97b 	bl	800e100 <memset>
    }
    ptr += 512;
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000e10:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000e12:	69bb      	ldr	r3, [r7, #24]
 8000e14:	3301      	adds	r3, #1
 8000e16:	61bb      	str	r3, [r7, #24]
 8000e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e1a:	0a5b      	lsrs	r3, r3, #9
 8000e1c:	69ba      	ldr	r2, [r7, #24]
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d3d9      	bcc.n	8000dd6 <tud_msc_read10_cb+0x1a>
  }
  return bufsize;
 8000e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3720      	adds	r7, #32
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	200006d4 	.word	0x200006d4

08000e30 <tud_msc_write10_cb>:

// WRITE (이제 배열에 쓰면 됩니다!)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b088      	sub	sp, #32
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60b9      	str	r1, [r7, #8]
 8000e38:	607a      	str	r2, [r7, #4]
 8000e3a:	603b      	str	r3, [r7, #0]
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000e44:	2300      	movs	r3, #0
 8000e46:	61bb      	str	r3, [r7, #24]
 8000e48:	e019      	b.n	8000e7e <tud_msc_write10_cb+0x4e>
    uint32_t current_lba = lba + i;
 8000e4a:	68ba      	ldr	r2, [r7, #8]
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	4413      	add	r3, r2
 8000e50:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e56:	d80b      	bhi.n	8000e70 <tud_msc_write10_cb+0x40>
      memcpy(msc_disk[current_lba] + offset, ptr, 512);
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	025b      	lsls	r3, r3, #9
 8000e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e94 <tud_msc_write10_cb+0x64>)
 8000e5e:	441a      	add	r2, r3
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	4413      	add	r3, r2
 8000e64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e68:	69f9      	ldr	r1, [r7, #28]
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f00d f992 	bl	800e194 <memcpy>
    }
    ptr += 512;
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000e76:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	61bb      	str	r3, [r7, #24]
 8000e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e80:	0a5b      	lsrs	r3, r3, #9
 8000e82:	69ba      	ldr	r2, [r7, #24]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d3e0      	bcc.n	8000e4a <tud_msc_write10_cb+0x1a>
  }
  return bufsize;
 8000e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3720      	adds	r7, #32
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	200006d4 	.word	0x200006d4

08000e98 <tud_msc_scsi_cb>:

int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60b9      	str	r1, [r7, #8]
 8000ea0:	607a      	str	r2, [r7, #4]
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	73fb      	strb	r3, [r7, #15]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	81bb      	strh	r3, [r7, #12]
  void const* response = NULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  int32_t resplen = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	613b      	str	r3, [r7, #16]

  // 명령어 종류에 따라 처리
  switch ( scsi_cmd[0] )
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b5a      	cmp	r3, #90	@ 0x5a
 8000eba:	d00c      	beq.n	8000ed6 <tud_msc_scsi_cb+0x3e>
 8000ebc:	2b5a      	cmp	r3, #90	@ 0x5a
 8000ebe:	dc0f      	bgt.n	8000ee0 <tud_msc_scsi_cb+0x48>
 8000ec0:	2b1a      	cmp	r3, #26
 8000ec2:	d003      	beq.n	8000ecc <tud_msc_scsi_cb+0x34>
 8000ec4:	2b1e      	cmp	r3, #30
 8000ec6:	d10b      	bne.n	8000ee0 <tud_msc_scsi_cb+0x48>
  {
    // [중요] 리눅스가 장치 잠금/해제 시도할 때 OK 해줘야 함
    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL:
      // 그냥 성공(0) 했다고 거짓말하면 됨
      return 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	e01f      	b.n	8000f0c <tud_msc_scsi_cb+0x74>
    // [중요] 리눅스는 MODE_SENSE_6 (0x1A)를 자주 씀
    case SCSI_CMD_MODE_SENSE_6:
    {
      // "쓰기 금지(Write Protect) 아님" 이라고 알려주는 헤더
      static uint8_t const mode_sense_data[4] = { 0x03, 0x00, 0x00, 0x00 };
      response = mode_sense_data;
 8000ecc:	4b11      	ldr	r3, [pc, #68]	@ (8000f14 <tud_msc_scsi_cb+0x7c>)
 8000ece:	617b      	str	r3, [r7, #20]
      resplen  = 4;
 8000ed0:	2304      	movs	r3, #4
 8000ed2:	613b      	str	r3, [r7, #16]
      break;
 8000ed4:	e007      	b.n	8000ee6 <tud_msc_scsi_cb+0x4e>

    // 윈도우가 쓰는 MODE_SENSE_10 (0x5A)
    case SCSI_CMD_MODE_SENSE_10:
    {
      static uint8_t const mode_sense_data[8] = { 0x00, 0x06, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
      response = mode_sense_data;
 8000ed6:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <tud_msc_scsi_cb+0x80>)
 8000ed8:	617b      	str	r3, [r7, #20]
      resplen  = 8;
 8000eda:	2308      	movs	r3, #8
 8000edc:	613b      	str	r3, [r7, #16]
      break;
 8000ede:	e002      	b.n	8000ee6 <tud_msc_scsi_cb+0x4e>
    }

    // 그 외 모르는 명령어는 거부 (-1)
    default:
      return -1;
 8000ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee4:	e012      	b.n	8000f0c <tud_msc_scsi_cb+0x74>
  }

  // 응답 데이터 복사 (버퍼 오버플로우 방지)
  if ( response && resplen > 0 )
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d00e      	beq.n	8000f0a <tud_msc_scsi_cb+0x72>
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	dd0b      	ble.n	8000f0a <tud_msc_scsi_cb+0x72>
  {
    if ( resplen > bufsize ) resplen = bufsize;
 8000ef2:	89bb      	ldrh	r3, [r7, #12]
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	dd01      	ble.n	8000efe <tud_msc_scsi_cb+0x66>
 8000efa:	89bb      	ldrh	r3, [r7, #12]
 8000efc:	613b      	str	r3, [r7, #16]
    memcpy(buffer, response, resplen);
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	461a      	mov	r2, r3
 8000f02:	6979      	ldr	r1, [r7, #20]
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f00d f945 	bl	800e194 <memcpy>
  }

  return resplen;
 8000f0a:	693b      	ldr	r3, [r7, #16]
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3718      	adds	r7, #24
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	0800eb94 	.word	0x0800eb94
 8000f18:	0800eb98 	.word	0x0800eb98

08000f1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	4b10      	ldr	r3, [pc, #64]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f30:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f32:	4b0d      	ldr	r3, [pc, #52]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	603b      	str	r3, [r7, #0]
 8000f42:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f46:	4a08      	ldr	r2, [pc, #32]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f4e:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f56:	603b      	str	r3, [r7, #0]
 8000f58:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f5a:	2007      	movs	r0, #7
 8000f5c:	f000 fca8 	bl	80018b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f60:	bf00      	nop
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40023800 	.word	0x40023800

08000f6c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb4 <HAL_TIM_Base_MspInit+0x48>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d115      	bne.n	8000faa <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x4c>)
 8000f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f86:	4a0c      	ldr	r2, [pc, #48]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x4c>)
 8000f88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x4c>)
 8000f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	201a      	movs	r0, #26
 8000fa0:	f000 fc91 	bl	80018c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000fa4:	201a      	movs	r0, #26
 8000fa6:	f000 fcaa 	bl	80018fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 8000faa:	bf00      	nop
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40014800 	.word	0x40014800
 8000fb8:	40023800 	.word	0x40023800

08000fbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08a      	sub	sp, #40	@ 0x28
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a4c      	ldr	r2, [pc, #304]	@ (800110c <HAL_UART_MspInit+0x150>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	f040 8091 	bne.w	8001102 <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	4b4a      	ldr	r3, [pc, #296]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8000fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe8:	4a49      	ldr	r2, [pc, #292]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8000fea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fee:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff0:	4b47      	ldr	r3, [pc, #284]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8000ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ff8:	613b      	str	r3, [r7, #16]
 8000ffa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	4b43      	ldr	r3, [pc, #268]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8001002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001004:	4a42      	ldr	r2, [pc, #264]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8001006:	f043 0301 	orr.w	r3, r3, #1
 800100a:	6313      	str	r3, [r2, #48]	@ 0x30
 800100c:	4b40      	ldr	r3, [pc, #256]	@ (8001110 <HAL_UART_MspInit+0x154>)
 800100e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	60fb      	str	r3, [r7, #12]
 8001016:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001018:	230c      	movs	r3, #12
 800101a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101c:	2302      	movs	r3, #2
 800101e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001024:	2303      	movs	r3, #3
 8001026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001028:	2307      	movs	r3, #7
 800102a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	4619      	mov	r1, r3
 8001032:	4838      	ldr	r0, [pc, #224]	@ (8001114 <HAL_UART_MspInit+0x158>)
 8001034:	f001 f880 	bl	8002138 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001038:	4b37      	ldr	r3, [pc, #220]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800103a:	4a38      	ldr	r2, [pc, #224]	@ (800111c <HAL_UART_MspInit+0x160>)
 800103c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800103e:	4b36      	ldr	r3, [pc, #216]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001040:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001044:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001046:	4b34      	ldr	r3, [pc, #208]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800104c:	4b32      	ldr	r3, [pc, #200]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001052:	4b31      	ldr	r3, [pc, #196]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001054:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001058:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800105a:	4b2f      	ldr	r3, [pc, #188]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800105c:	2200      	movs	r2, #0
 800105e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001060:	4b2d      	ldr	r3, [pc, #180]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001062:	2200      	movs	r2, #0
 8001064:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001066:	4b2c      	ldr	r3, [pc, #176]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001068:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800106c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800106e:	4b2a      	ldr	r3, [pc, #168]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001070:	2200      	movs	r2, #0
 8001072:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001074:	4b28      	ldr	r3, [pc, #160]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001076:	2200      	movs	r2, #0
 8001078:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800107a:	4827      	ldr	r0, [pc, #156]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800107c:	f000 fc5a 	bl	8001934 <HAL_DMA_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001086:	f7ff fd3f 	bl	8000b08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a22      	ldr	r2, [pc, #136]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800108e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001090:	4a21      	ldr	r2, [pc, #132]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001096:	4b22      	ldr	r3, [pc, #136]	@ (8001120 <HAL_UART_MspInit+0x164>)
 8001098:	4a22      	ldr	r2, [pc, #136]	@ (8001124 <HAL_UART_MspInit+0x168>)
 800109a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800109c:	4b20      	ldr	r3, [pc, #128]	@ (8001120 <HAL_UART_MspInit+0x164>)
 800109e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80010a2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010a6:	2240      	movs	r2, #64	@ 0x40
 80010a8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010b6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010b8:	4b19      	ldr	r3, [pc, #100]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010be:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80010c4:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80010ca:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010d0:	4b13      	ldr	r3, [pc, #76]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80010d6:	4812      	ldr	r0, [pc, #72]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010d8:	f000 fc2c 	bl	8001934 <HAL_DMA_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80010e2:	f7ff fd11 	bl	8000b08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010ea:	639a      	str	r2, [r3, #56]	@ 0x38
 80010ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2100      	movs	r1, #0
 80010f6:	2026      	movs	r0, #38	@ 0x26
 80010f8:	f000 fbe5 	bl	80018c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010fc:	2026      	movs	r0, #38	@ 0x26
 80010fe:	f000 fbfe 	bl	80018fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001102:	bf00      	nop
 8001104:	3728      	adds	r7, #40	@ 0x28
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40004400 	.word	0x40004400
 8001110:	40023800 	.word	0x40023800
 8001114:	40020000 	.word	0x40020000
 8001118:	2000012c 	.word	0x2000012c
 800111c:	40026088 	.word	0x40026088
 8001120:	2000018c 	.word	0x2000018c
 8001124:	400260a0 	.word	0x400260a0

08001128 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08a      	sub	sp, #40	@ 0x28
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001148:	d13a      	bne.n	80011c0 <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	613b      	str	r3, [r7, #16]
 800114e:	4b1e      	ldr	r3, [pc, #120]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001152:	4a1d      	ldr	r2, [pc, #116]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 8001154:	f043 0301 	orr.w	r3, r3, #1
 8001158:	6313      	str	r3, [r2, #48]	@ 0x30
 800115a:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001166:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800116a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116c:	2302      	movs	r3, #2
 800116e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001174:	2303      	movs	r3, #3
 8001176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001178:	230a      	movs	r3, #10
 800117a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117c:	f107 0314 	add.w	r3, r7, #20
 8001180:	4619      	mov	r1, r3
 8001182:	4812      	ldr	r0, [pc, #72]	@ (80011cc <HAL_PCD_MspInit+0xa4>)
 8001184:	f000 ffd8 	bl	8002138 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001188:	4b0f      	ldr	r3, [pc, #60]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 800118a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800118c:	4a0e      	ldr	r2, [pc, #56]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 800118e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001192:	6353      	str	r3, [r2, #52]	@ 0x34
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 800119a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800119c:	4a0a      	ldr	r2, [pc, #40]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 800119e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80011a4:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 80011a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80011b0:	2200      	movs	r2, #0
 80011b2:	2100      	movs	r1, #0
 80011b4:	2043      	movs	r0, #67	@ 0x43
 80011b6:	f000 fb86 	bl	80018c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80011ba:	2043      	movs	r0, #67	@ 0x43
 80011bc:	f000 fb9f 	bl	80018fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80011c0:	bf00      	nop
 80011c2:	3728      	adds	r7, #40	@ 0x28
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40023800 	.word	0x40023800
 80011cc:	40020000 	.word	0x40020000

080011d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <NMI_Handler+0x4>

080011d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <HardFault_Handler+0x4>

080011e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <MemManage_Handler+0x4>

080011e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <BusFault_Handler+0x4>

080011f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <UsageFault_Handler+0x4>

080011f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001226:	f000 fa2f 	bl	8001688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001234:	4802      	ldr	r0, [pc, #8]	@ (8001240 <DMA1_Stream5_IRQHandler+0x10>)
 8001236:	f000 fd15 	bl	8001c64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	2000012c 	.word	0x2000012c

08001244 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001248:	4802      	ldr	r0, [pc, #8]	@ (8001254 <DMA1_Stream6_IRQHandler+0x10>)
 800124a:	f000 fd0b 	bl	8001c64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	2000018c 	.word	0x2000018c

08001258 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 800125c:	4802      	ldr	r0, [pc, #8]	@ (8001268 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800125e:	f002 f889 	bl	8003374 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	2000009c 	.word	0x2000009c

0800126c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001270:	4802      	ldr	r0, [pc, #8]	@ (800127c <USART2_IRQHandler+0x10>)
 8001272:	f002 fd0b 	bl	8003c8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200000e4 	.word	0x200000e4

08001280 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001284:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001288:	f001 f90e 	bl	80024a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}

08001290 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(0);
 8001294:	2000      	movs	r0, #0
 8001296:	f00b fc6b 	bl	800cb70 <dcd_int_handler>
	return;
 800129a:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800129c:	bd80      	pop	{r7, pc}
	...

080012a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012a8:	4a14      	ldr	r2, [pc, #80]	@ (80012fc <_sbrk+0x5c>)
 80012aa:	4b15      	ldr	r3, [pc, #84]	@ (8001300 <_sbrk+0x60>)
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012b4:	4b13      	ldr	r3, [pc, #76]	@ (8001304 <_sbrk+0x64>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d102      	bne.n	80012c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012bc:	4b11      	ldr	r3, [pc, #68]	@ (8001304 <_sbrk+0x64>)
 80012be:	4a12      	ldr	r2, [pc, #72]	@ (8001308 <_sbrk+0x68>)
 80012c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012c2:	4b10      	ldr	r3, [pc, #64]	@ (8001304 <_sbrk+0x64>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4413      	add	r3, r2
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d207      	bcs.n	80012e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012d0:	f00c ff34 	bl	800e13c <__errno>
 80012d4:	4603      	mov	r3, r0
 80012d6:	220c      	movs	r2, #12
 80012d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012da:	f04f 33ff 	mov.w	r3, #4294967295
 80012de:	e009      	b.n	80012f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012e0:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <_sbrk+0x64>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012e6:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <_sbrk+0x64>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	4a05      	ldr	r2, [pc, #20]	@ (8001304 <_sbrk+0x64>)
 80012f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012f2:	68fb      	ldr	r3, [r7, #12]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3718      	adds	r7, #24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20020000 	.word	0x20020000
 8001300:	00000400 	.word	0x00000400
 8001304:	200106d4 	.word	0x200106d4
 8001308:	20011468 	.word	0x20011468

0800130c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001310:	4b06      	ldr	r3, [pc, #24]	@ (800132c <SystemInit+0x20>)
 8001312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001316:	4a05      	ldr	r2, [pc, #20]	@ (800132c <SystemInit+0x20>)
 8001318:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800131c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <tud_descriptor_device_cb>:
    .iSerialNumber      = 0x03,
    .bNumConfigurations = 0x01
};

// Device Descriptor 콜백
uint8_t const * tud_descriptor_device_cb(void) {
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
    return (uint8_t const *) (g_is_emergency_mode ? &desc_device_emergency : &desc_device_normal);
 8001334:	4b05      	ldr	r3, [pc, #20]	@ (800134c <tud_descriptor_device_cb+0x1c>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <tud_descriptor_device_cb+0x10>
 800133c:	4b04      	ldr	r3, [pc, #16]	@ (8001350 <tud_descriptor_device_cb+0x20>)
 800133e:	e000      	b.n	8001342 <tud_descriptor_device_cb+0x12>
 8001340:	4b04      	ldr	r3, [pc, #16]	@ (8001354 <tud_descriptor_device_cb+0x24>)
}
 8001342:	4618      	mov	r0, r3
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	200006d0 	.word	0x200006d0
 8001350:	0800ebcc 	.word	0x0800ebcc
 8001354:	0800ebb8 	.word	0x0800ebb8

08001358 <tud_hid_descriptor_report_cb>:
// --------------------------------------------------------------------+
// 2. HID Report Descriptor
// --------------------------------------------------------------------+
uint8_t const desc_hid_report[] = { TUD_HID_REPORT_DESC_KEYBOARD() };

uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	4603      	mov	r3, r0
 8001360:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 8001362:	4b03      	ldr	r3, [pc, #12]	@ (8001370 <tud_hid_descriptor_report_cb+0x18>)
}
 8001364:	4618      	mov	r0, r3
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	0800ebe0 	.word	0x0800ebe0

08001374 <tud_descriptor_configuration_cb>:
    TUD_CDC_DESCRIPTOR(0, 0, EPNUM_CDC_NOTIF, 8, EPNUM_CDC_OUT, EPNUM_CDC_IN, 64)
};


// Configuration Descriptor 콜백
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
  (void) index;
  // 모드에 따라 다른 배열 반환
  return (g_is_emergency_mode ? desc_configuration_emergency : desc_configuration_normal);
 800137e:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <tud_descriptor_configuration_cb+0x24>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <tud_descriptor_configuration_cb+0x16>
 8001386:	4b05      	ldr	r3, [pc, #20]	@ (800139c <tud_descriptor_configuration_cb+0x28>)
 8001388:	e000      	b.n	800138c <tud_descriptor_configuration_cb+0x18>
 800138a:	4b05      	ldr	r3, [pc, #20]	@ (80013a0 <tud_descriptor_configuration_cb+0x2c>)
}
 800138c:	4618      	mov	r0, r3
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	200006d0 	.word	0x200006d0
 800139c:	0800ec74 	.word	0x0800ec74
 80013a0:	0800ec24 	.word	0x0800ec24

080013a4 <tud_descriptor_string_cb>:

// String Descriptor (간단하게 유지)
uint16_t const desc_string_langid[] = { 4, TUSB_DESC_STRING, 0x0409 };
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	460a      	mov	r2, r1
 80013ae:	71fb      	strb	r3, [r7, #7]
 80013b0:	4613      	mov	r3, r2
 80013b2:	80bb      	strh	r3, [r7, #4]
  (void) langid;
  if (index == 0) return desc_string_langid;
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <tud_descriptor_string_cb+0x1a>
 80013ba:	4b04      	ldr	r3, [pc, #16]	@ (80013cc <tud_descriptor_string_cb+0x28>)
 80013bc:	e000      	b.n	80013c0 <tud_descriptor_string_cb+0x1c>
  return NULL;
 80013be:	2300      	movs	r3, #0
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	0800ecc0 	.word	0x0800ecc0

080013d0 <tud_vendor_rx_cb>:

static uint8_t msg_dma[512];

// Vendor 데이터 수신 콜백
void tud_vendor_rx_cb(uint8_t itf, uint8_t const* buffer, uint32_t bufsize)
{
 80013d0:	b5b0      	push	{r4, r5, r7, lr}
 80013d2:	b09c      	sub	sp, #112	@ 0x70
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
 80013dc:	73fb      	strb	r3, [r7, #15]
  return tud_vendor_n_mounted(0);
}

#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_available(void) {
  return tud_vendor_n_available(0);
 80013de:	2000      	movs	r0, #0
 80013e0:	f006 fc2c 	bl	8007c3c <tud_vendor_n_available>
 80013e4:	4603      	mov	r3, r0
	(void) itf;    // 사용 안 함
	(void) buffer; // [중요] 매개변수 무시! (믿지 않음)
	(void) bufsize;// [중요] 매개변수 무시! (믿지 않음)

	// 1. TinyUSB 내부에 진짜 쌓여있는 데이터 양을 확인
	uint32_t available = tud_vendor_available();
 80013e6:	66fb      	str	r3, [r7, #108]	@ 0x6c

	// 2. 데이터가 진짜 있다면?
	if (available == 0) return; // check 1: is available?
 80013e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	f000 80b1 	beq.w	8001552 <tud_vendor_rx_cb+0x182>
 80013f0:	f107 0310 	add.w	r3, r7, #16
 80013f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80013f6:	2340      	movs	r3, #64	@ 0x40
 80013f8:	65bb      	str	r3, [r7, #88]	@ 0x58
TU_ATTR_ALWAYS_INLINE static inline bool tud_vendor_peek(uint8_t *ui8) {
  return tud_vendor_n_peek(0, ui8);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_read(void *buffer, uint32_t bufsize) {
  return tud_vendor_n_read(0, buffer, bufsize);
 80013fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80013fc:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80013fe:	2000      	movs	r0, #0
 8001400:	f006 fc66 	bl	8007cd0 <tud_vendor_n_read>
 8001404:	4603      	mov	r3, r0

	uint8_t my_buffer[64]; // 우리가 직접 마련한 그릇

	// 3. 수동으로 읽어오기 (여기서 FIFO를 비웁니다)
	// 읽어온 바이트 수를 리턴받음
	uint32_t count = tud_vendor_read(my_buffer, sizeof(my_buffer));
 8001406:	66bb      	str	r3, [r7, #104]	@ 0x68

	// 읽어온 만큼만 처리
	if (count == 0) return; // check 2: data exist?
 8001408:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800140a:	2b00      	cmp	r3, #0
 800140c:	f000 80a3 	beq.w	8001556 <tud_vendor_rx_cb+0x186>

	// [디버깅] LED 토글 (데이터 진짜 읽음!)
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // LED BLINK
 8001410:	2120      	movs	r1, #32
 8001412:	4854      	ldr	r0, [pc, #336]	@ (8001564 <tud_vendor_rx_cb+0x194>)
 8001414:	f001 f82d 	bl	8002472 <HAL_GPIO_TogglePin>

	if (g_accum_cnt + count > sizeof(datapacket_t)){
 8001418:	4b53      	ldr	r3, [pc, #332]	@ (8001568 <tud_vendor_rx_cb+0x198>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800141e:	4413      	add	r3, r2
 8001420:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001424:	d902      	bls.n	800142c <tud_vendor_rx_cb+0x5c>
		g_accum_cnt = 0; // 에러! 너무 많이 왔으면 초기화
 8001426:	4b50      	ldr	r3, [pc, #320]	@ (8001568 <tud_vendor_rx_cb+0x198>)
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
	}

	memcpy(&g_accum_buf[g_accum_cnt], my_buffer, count);  // Attach
 800142c:	4b4e      	ldr	r3, [pc, #312]	@ (8001568 <tud_vendor_rx_cb+0x198>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a4e      	ldr	r2, [pc, #312]	@ (800156c <tud_vendor_rx_cb+0x19c>)
 8001432:	4413      	add	r3, r2
 8001434:	f107 0110 	add.w	r1, r7, #16
 8001438:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800143a:	4618      	mov	r0, r3
 800143c:	f00c feaa 	bl	800e194 <memcpy>
	g_accum_cnt += count;
 8001440:	4b49      	ldr	r3, [pc, #292]	@ (8001568 <tud_vendor_rx_cb+0x198>)
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001446:	4413      	add	r3, r2
 8001448:	4a47      	ldr	r2, [pc, #284]	@ (8001568 <tud_vendor_rx_cb+0x198>)
 800144a:	6013      	str	r3, [r2, #0]

	if (g_accum_cnt < sizeof(datapacket_t)) return; // check 3: is complete?
 800144c:	4b46      	ldr	r3, [pc, #280]	@ (8001568 <tud_vendor_rx_cb+0x198>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2bff      	cmp	r3, #255	@ 0xff
 8001452:	f240 8082 	bls.w	800155a <tud_vendor_rx_cb+0x18a>

	// 구조체 포인터 연결
	datapacket_t *pkt = (datapacket_t*)g_accum_buf;
 8001456:	4b45      	ldr	r3, [pc, #276]	@ (800156c <tud_vendor_rx_cb+0x19c>)
 8001458:	667b      	str	r3, [r7, #100]	@ 0x64

	//////////////////////////
	// UART 디버깅 메시지 출력
	//////////////////////////
	int len = 0;
 800145a:	2300      	movs	r3, #0
 800145c:	663b      	str	r3, [r7, #96]	@ 0x60

	// [방법 1] 내용을 한 방에 모아서 한 번만 보내기 (가장 추천)
	// 이렇게 하면 끊김 없이 깔끔하게 나옵니다.
	len += sprintf((char*)msg_dma + len, "\r\n--- Packet Received ---\r\n");
 800145e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001460:	4a43      	ldr	r2, [pc, #268]	@ (8001570 <tud_vendor_rx_cb+0x1a0>)
 8001462:	4413      	add	r3, r2
 8001464:	4943      	ldr	r1, [pc, #268]	@ (8001574 <tud_vendor_rx_cb+0x1a4>)
 8001466:	4618      	mov	r0, r3
 8001468:	f00c fdfe 	bl	800e068 <siprintf>
 800146c:	4602      	mov	r2, r0
 800146e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001470:	4413      	add	r3, r2
 8001472:	663b      	str	r3, [r7, #96]	@ 0x60
	len += sprintf((char*)msg_dma + len, "[RX] Magic: 0x%08lX\r\n", pkt->magic);
 8001474:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001476:	4a3e      	ldr	r2, [pc, #248]	@ (8001570 <tud_vendor_rx_cb+0x1a0>)
 8001478:	1898      	adds	r0, r3, r2
 800147a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	461a      	mov	r2, r3
 8001480:	493d      	ldr	r1, [pc, #244]	@ (8001578 <tud_vendor_rx_cb+0x1a8>)
 8001482:	f00c fdf1 	bl	800e068 <siprintf>
 8001486:	4602      	mov	r2, r0
 8001488:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800148a:	4413      	add	r3, r2
 800148c:	663b      	str	r3, [r7, #96]	@ 0x60
	len += sprintf((char*)msg_dma + len, "[RX] Info : 0x%02X\r\n", pkt->info);
 800148e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001490:	4a37      	ldr	r2, [pc, #220]	@ (8001570 <tud_vendor_rx_cb+0x1a0>)
 8001492:	1898      	adds	r0, r3, r2
 8001494:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001496:	791b      	ldrb	r3, [r3, #4]
 8001498:	461a      	mov	r2, r3
 800149a:	4938      	ldr	r1, [pc, #224]	@ (800157c <tud_vendor_rx_cb+0x1ac>)
 800149c:	f00c fde4 	bl	800e068 <siprintf>
 80014a0:	4602      	mov	r2, r0
 80014a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80014a4:	4413      	add	r3, r2
 80014a6:	663b      	str	r3, [r7, #96]	@ 0x60
	len += sprintf((char*)msg_dma + len, "[RX] Cmd  : %s\r\n", pkt->command);
 80014a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80014aa:	4a31      	ldr	r2, [pc, #196]	@ (8001570 <tud_vendor_rx_cb+0x1a0>)
 80014ac:	1898      	adds	r0, r3, r2
 80014ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80014b0:	3307      	adds	r3, #7
 80014b2:	461a      	mov	r2, r3
 80014b4:	4932      	ldr	r1, [pc, #200]	@ (8001580 <tud_vendor_rx_cb+0x1b0>)
 80014b6:	f00c fdd7 	bl	800e068 <siprintf>
 80014ba:	4602      	mov	r2, r0
 80014bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80014be:	4413      	add	r3, r2
 80014c0:	663b      	str	r3, [r7, #96]	@ 0x60
	len += sprintf((char*)msg_dma + len, "-----------------------\r\n");
 80014c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80014c4:	4a2a      	ldr	r2, [pc, #168]	@ (8001570 <tud_vendor_rx_cb+0x1a0>)
 80014c6:	4413      	add	r3, r2
 80014c8:	492e      	ldr	r1, [pc, #184]	@ (8001584 <tud_vendor_rx_cb+0x1b4>)
 80014ca:	4618      	mov	r0, r3
 80014cc:	f00c fdcc 	bl	800e068 <siprintf>
 80014d0:	4602      	mov	r2, r0
 80014d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80014d4:	4413      	add	r3, r2
 80014d6:	663b      	str	r3, [r7, #96]	@ 0x60

	// DMA 대신 일반 Transmit 사용 (Timeout: 100ms)
	// 이 함수는 다 보낼 때까지 여기서 기다립니다.
	HAL_UART_Transmit_DMA(&huart2, msg_dma, len);
 80014d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80014da:	b29b      	uxth	r3, r3
 80014dc:	461a      	mov	r2, r3
 80014de:	4924      	ldr	r1, [pc, #144]	@ (8001570 <tud_vendor_rx_cb+0x1a0>)
 80014e0:	4829      	ldr	r0, [pc, #164]	@ (8001588 <tud_vendor_rx_cb+0x1b8>)
 80014e2:	f002 fb57 	bl	8003b94 <HAL_UART_Transmit_DMA>

	strcpy(pkt->command, "ECHO: Message Received");
 80014e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80014e8:	3307      	adds	r3, #7
 80014ea:	4a28      	ldr	r2, [pc, #160]	@ (800158c <tud_vendor_rx_cb+0x1bc>)
 80014ec:	461c      	mov	r4, r3
 80014ee:	4615      	mov	r5, r2
 80014f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014f2:	6020      	str	r0, [r4, #0]
 80014f4:	6061      	str	r1, [r4, #4]
 80014f6:	60a2      	str	r2, [r4, #8]
 80014f8:	60e3      	str	r3, [r4, #12]
 80014fa:	6828      	ldr	r0, [r5, #0]
 80014fc:	6120      	str	r0, [r4, #16]
 80014fe:	88ab      	ldrh	r3, [r5, #4]
 8001500:	79aa      	ldrb	r2, [r5, #6]
 8001502:	82a3      	strh	r3, [r4, #20]
 8001504:	4613      	mov	r3, r2
 8001506:	75a3      	strb	r3, [r4, #22]

	// 길이 정보 갱신
	pkt->cmd_len = strlen(pkt->command);
 8001508:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800150a:	3307      	adds	r3, #7
 800150c:	4618      	mov	r0, r3
 800150e:	f7fe fe67 	bl	80001e0 <strlen>
 8001512:	4603      	mov	r3, r0
 8001514:	b29a      	uxth	r2, r3
 8001516:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001518:	f8a3 2005 	strh.w	r2, [r3, #5]
	pkt->info = 0x10|TYPE|IS_END; // TYPE이 애매함
 800151c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800151e:	221c      	movs	r2, #28
 8001520:	711a      	strb	r2, [r3, #4]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_flush(void) {
  return tud_vendor_n_write_flush(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_available(void) {
  return tud_vendor_n_write_available(0);
 8001522:	2000      	movs	r0, #0
 8001524:	f006 fc3e 	bl	8007da4 <tud_vendor_n_write_available>
 8001528:	4603      	mov	r3, r0

	// (3) PC로 다시 보내기 (Echo)
	// 쓰기 버퍼 공간이 충분한지 확인
	if (tud_vendor_write_available() > sizeof(datapacket_t))
 800152a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800152e:	d90c      	bls.n	800154a <tud_vendor_rx_cb+0x17a>
 8001530:	4b0e      	ldr	r3, [pc, #56]	@ (800156c <tud_vendor_rx_cb+0x19c>)
 8001532:	657b      	str	r3, [r7, #84]	@ 0x54
 8001534:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001538:	653b      	str	r3, [r7, #80]	@ 0x50
  return tud_vendor_n_write(0, buffer, bufsize);
 800153a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800153c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800153e:	2000      	movs	r0, #0
 8001540:	f006 fbea 	bl	8007d18 <tud_vendor_n_write>
  return tud_vendor_n_write_flush(0);
 8001544:	2000      	movs	r0, #0
 8001546:	f006 fc0b 	bl	8007d60 <tud_vendor_n_write_flush>
		tud_vendor_write(g_accum_buf, sizeof(datapacket_t));
		tud_vendor_write_flush(); // 즉시 전송
	}

	// (4) 다음 패킷을 위해 카운터 초기화 [필수!]
	g_accum_cnt = 0;
 800154a:	4b07      	ldr	r3, [pc, #28]	@ (8001568 <tud_vendor_rx_cb+0x198>)
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	e004      	b.n	800155c <tud_vendor_rx_cb+0x18c>
	if (available == 0) return; // check 1: is available?
 8001552:	bf00      	nop
 8001554:	e002      	b.n	800155c <tud_vendor_rx_cb+0x18c>
	if (count == 0) return; // check 2: data exist?
 8001556:	bf00      	nop
 8001558:	e000      	b.n	800155c <tud_vendor_rx_cb+0x18c>
	if (g_accum_cnt < sizeof(datapacket_t)) return; // check 3: is complete?
 800155a:	bf00      	nop
}
 800155c:	3770      	adds	r7, #112	@ 0x70
 800155e:	46bd      	mov	sp, r7
 8001560:	bdb0      	pop	{r4, r5, r7, pc}
 8001562:	bf00      	nop
 8001564:	40020000 	.word	0x40020000
 8001568:	200107d8 	.word	0x200107d8
 800156c:	200106d8 	.word	0x200106d8
 8001570:	200107dc 	.word	0x200107dc
 8001574:	0800eb00 	.word	0x0800eb00
 8001578:	0800eb1c 	.word	0x0800eb1c
 800157c:	0800eb34 	.word	0x0800eb34
 8001580:	0800eb4c 	.word	0x0800eb4c
 8001584:	0800eb60 	.word	0x0800eb60
 8001588:	200000e4 	.word	0x200000e4
 800158c:	0800eb7c 	.word	0x0800eb7c

08001590 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001590:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001594:	f7ff feba 	bl	800130c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001598:	480c      	ldr	r0, [pc, #48]	@ (80015cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800159a:	490d      	ldr	r1, [pc, #52]	@ (80015d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800159c:	4a0d      	ldr	r2, [pc, #52]	@ (80015d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800159e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015a0:	e002      	b.n	80015a8 <LoopCopyDataInit>

080015a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015a6:	3304      	adds	r3, #4

080015a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015ac:	d3f9      	bcc.n	80015a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ae:	4a0a      	ldr	r2, [pc, #40]	@ (80015d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015b0:	4c0a      	ldr	r4, [pc, #40]	@ (80015dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80015b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015b4:	e001      	b.n	80015ba <LoopFillZerobss>

080015b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015b8:	3204      	adds	r2, #4

080015ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015bc:	d3fb      	bcc.n	80015b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015be:	f00c fdc3 	bl	800e148 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015c2:	f7ff f8b3 	bl	800072c <main>
  bx  lr    
 80015c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80015c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015d0:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80015d4:	0800edc4 	.word	0x0800edc4
  ldr r2, =_sbss
 80015d8:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80015dc:	20011468 	.word	0x20011468

080015e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015e0:	e7fe      	b.n	80015e0 <ADC_IRQHandler>
	...

080015e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001624 <HAL_Init+0x40>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001624 <HAL_Init+0x40>)
 80015ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <HAL_Init+0x40>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001624 <HAL_Init+0x40>)
 80015fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001600:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <HAL_Init+0x40>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a07      	ldr	r2, [pc, #28]	@ (8001624 <HAL_Init+0x40>)
 8001606:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800160a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800160c:	2003      	movs	r0, #3
 800160e:	f000 f94f 	bl	80018b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001612:	2000      	movs	r0, #0
 8001614:	f000 f808 	bl	8001628 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001618:	f7ff fc80 	bl	8000f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40023c00 	.word	0x40023c00

08001628 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001630:	4b12      	ldr	r3, [pc, #72]	@ (800167c <HAL_InitTick+0x54>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	4b12      	ldr	r3, [pc, #72]	@ (8001680 <HAL_InitTick+0x58>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	4619      	mov	r1, r3
 800163a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800163e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001642:	fbb2 f3f3 	udiv	r3, r2, r3
 8001646:	4618      	mov	r0, r3
 8001648:	f000 f967 	bl	800191a <HAL_SYSTICK_Config>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e00e      	b.n	8001674 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2b0f      	cmp	r3, #15
 800165a:	d80a      	bhi.n	8001672 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800165c:	2200      	movs	r2, #0
 800165e:	6879      	ldr	r1, [r7, #4]
 8001660:	f04f 30ff 	mov.w	r0, #4294967295
 8001664:	f000 f92f 	bl	80018c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001668:	4a06      	ldr	r2, [pc, #24]	@ (8001684 <HAL_InitTick+0x5c>)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800166e:	2300      	movs	r3, #0
 8001670:	e000      	b.n	8001674 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
}
 8001674:	4618      	mov	r0, r3
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20000008 	.word	0x20000008
 8001680:	20000010 	.word	0x20000010
 8001684:	2000000c 	.word	0x2000000c

08001688 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800168c:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <HAL_IncTick+0x20>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	461a      	mov	r2, r3
 8001692:	4b06      	ldr	r3, [pc, #24]	@ (80016ac <HAL_IncTick+0x24>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4413      	add	r3, r2
 8001698:	4a04      	ldr	r2, [pc, #16]	@ (80016ac <HAL_IncTick+0x24>)
 800169a:	6013      	str	r3, [r2, #0]
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	20000010 	.word	0x20000010
 80016ac:	200109dc 	.word	0x200109dc

080016b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  return uwTick;
 80016b4:	4b03      	ldr	r3, [pc, #12]	@ (80016c4 <HAL_GetTick+0x14>)
 80016b6:	681b      	ldr	r3, [r3, #0]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	200109dc 	.word	0x200109dc

080016c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016d0:	f7ff ffee 	bl	80016b0 <HAL_GetTick>
 80016d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016e0:	d005      	beq.n	80016ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016e2:	4b0a      	ldr	r3, [pc, #40]	@ (800170c <HAL_Delay+0x44>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	461a      	mov	r2, r3
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	4413      	add	r3, r2
 80016ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016ee:	bf00      	nop
 80016f0:	f7ff ffde 	bl	80016b0 <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	68fa      	ldr	r2, [r7, #12]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d8f7      	bhi.n	80016f0 <HAL_Delay+0x28>
  {
  }
}
 8001700:	bf00      	nop
 8001702:	bf00      	nop
 8001704:	3710      	adds	r7, #16
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20000010 	.word	0x20000010

08001710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f003 0307 	and.w	r3, r3, #7
 800171e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001720:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <__NVIC_SetPriorityGrouping+0x44>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001726:	68ba      	ldr	r2, [r7, #8]
 8001728:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800172c:	4013      	ands	r3, r2
 800172e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001738:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800173c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001740:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001742:	4a04      	ldr	r2, [pc, #16]	@ (8001754 <__NVIC_SetPriorityGrouping+0x44>)
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	60d3      	str	r3, [r2, #12]
}
 8001748:	bf00      	nop
 800174a:	3714      	adds	r7, #20
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	e000ed00 	.word	0xe000ed00

08001758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800175c:	4b04      	ldr	r3, [pc, #16]	@ (8001770 <__NVIC_GetPriorityGrouping+0x18>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	0a1b      	lsrs	r3, r3, #8
 8001762:	f003 0307 	and.w	r3, r3, #7
}
 8001766:	4618      	mov	r0, r3
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800177e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001782:	2b00      	cmp	r3, #0
 8001784:	db0b      	blt.n	800179e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	f003 021f 	and.w	r2, r3, #31
 800178c:	4907      	ldr	r1, [pc, #28]	@ (80017ac <__NVIC_EnableIRQ+0x38>)
 800178e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001792:	095b      	lsrs	r3, r3, #5
 8001794:	2001      	movs	r0, #1
 8001796:	fa00 f202 	lsl.w	r2, r0, r2
 800179a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800179e:	bf00      	nop
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	e000e100 	.word	0xe000e100

080017b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	6039      	str	r1, [r7, #0]
 80017ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	db0a      	blt.n	80017da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	490c      	ldr	r1, [pc, #48]	@ (80017fc <__NVIC_SetPriority+0x4c>)
 80017ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ce:	0112      	lsls	r2, r2, #4
 80017d0:	b2d2      	uxtb	r2, r2
 80017d2:	440b      	add	r3, r1
 80017d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017d8:	e00a      	b.n	80017f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	4908      	ldr	r1, [pc, #32]	@ (8001800 <__NVIC_SetPriority+0x50>)
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	f003 030f 	and.w	r3, r3, #15
 80017e6:	3b04      	subs	r3, #4
 80017e8:	0112      	lsls	r2, r2, #4
 80017ea:	b2d2      	uxtb	r2, r2
 80017ec:	440b      	add	r3, r1
 80017ee:	761a      	strb	r2, [r3, #24]
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr
 80017fc:	e000e100 	.word	0xe000e100
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001804:	b480      	push	{r7}
 8001806:	b089      	sub	sp, #36	@ 0x24
 8001808:	af00      	add	r7, sp, #0
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	f003 0307 	and.w	r3, r3, #7
 8001816:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	f1c3 0307 	rsb	r3, r3, #7
 800181e:	2b04      	cmp	r3, #4
 8001820:	bf28      	it	cs
 8001822:	2304      	movcs	r3, #4
 8001824:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	3304      	adds	r3, #4
 800182a:	2b06      	cmp	r3, #6
 800182c:	d902      	bls.n	8001834 <NVIC_EncodePriority+0x30>
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	3b03      	subs	r3, #3
 8001832:	e000      	b.n	8001836 <NVIC_EncodePriority+0x32>
 8001834:	2300      	movs	r3, #0
 8001836:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001838:	f04f 32ff 	mov.w	r2, #4294967295
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	fa02 f303 	lsl.w	r3, r2, r3
 8001842:	43da      	mvns	r2, r3
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	401a      	ands	r2, r3
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800184c:	f04f 31ff 	mov.w	r1, #4294967295
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	fa01 f303 	lsl.w	r3, r1, r3
 8001856:	43d9      	mvns	r1, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800185c:	4313      	orrs	r3, r2
         );
}
 800185e:	4618      	mov	r0, r3
 8001860:	3724      	adds	r7, #36	@ 0x24
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
	...

0800186c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3b01      	subs	r3, #1
 8001878:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800187c:	d301      	bcc.n	8001882 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800187e:	2301      	movs	r3, #1
 8001880:	e00f      	b.n	80018a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001882:	4a0a      	ldr	r2, [pc, #40]	@ (80018ac <SysTick_Config+0x40>)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	3b01      	subs	r3, #1
 8001888:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800188a:	210f      	movs	r1, #15
 800188c:	f04f 30ff 	mov.w	r0, #4294967295
 8001890:	f7ff ff8e 	bl	80017b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001894:	4b05      	ldr	r3, [pc, #20]	@ (80018ac <SysTick_Config+0x40>)
 8001896:	2200      	movs	r2, #0
 8001898:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800189a:	4b04      	ldr	r3, [pc, #16]	@ (80018ac <SysTick_Config+0x40>)
 800189c:	2207      	movs	r2, #7
 800189e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	e000e010 	.word	0xe000e010

080018b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff ff29 	bl	8001710 <__NVIC_SetPriorityGrouping>
}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b086      	sub	sp, #24
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	4603      	mov	r3, r0
 80018ce:	60b9      	str	r1, [r7, #8]
 80018d0:	607a      	str	r2, [r7, #4]
 80018d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018d4:	2300      	movs	r3, #0
 80018d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018d8:	f7ff ff3e 	bl	8001758 <__NVIC_GetPriorityGrouping>
 80018dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018de:	687a      	ldr	r2, [r7, #4]
 80018e0:	68b9      	ldr	r1, [r7, #8]
 80018e2:	6978      	ldr	r0, [r7, #20]
 80018e4:	f7ff ff8e 	bl	8001804 <NVIC_EncodePriority>
 80018e8:	4602      	mov	r2, r0
 80018ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ee:	4611      	mov	r1, r2
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff ff5d 	bl	80017b0 <__NVIC_SetPriority>
}
 80018f6:	bf00      	nop
 80018f8:	3718      	adds	r7, #24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}

080018fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	b082      	sub	sp, #8
 8001902:	af00      	add	r7, sp, #0
 8001904:	4603      	mov	r3, r0
 8001906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ff31 	bl	8001774 <__NVIC_EnableIRQ>
}
 8001912:	bf00      	nop
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7ff ffa2 	bl	800186c <SysTick_Config>
 8001928:	4603      	mov	r3, r0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001940:	f7ff feb6 	bl	80016b0 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d101      	bne.n	8001950 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e099      	b.n	8001a84 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2202      	movs	r2, #2
 8001954:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f022 0201 	bic.w	r2, r2, #1
 800196e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001970:	e00f      	b.n	8001992 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001972:	f7ff fe9d 	bl	80016b0 <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b05      	cmp	r3, #5
 800197e:	d908      	bls.n	8001992 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2220      	movs	r2, #32
 8001984:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2203      	movs	r2, #3
 800198a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e078      	b.n	8001a84 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	2b00      	cmp	r3, #0
 800199e:	d1e8      	bne.n	8001972 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	4b38      	ldr	r3, [pc, #224]	@ (8001a8c <HAL_DMA_Init+0x158>)
 80019ac:	4013      	ands	r3, r2
 80019ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685a      	ldr	r2, [r3, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019de:	697a      	ldr	r2, [r7, #20]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019e8:	2b04      	cmp	r3, #4
 80019ea:	d107      	bne.n	80019fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f4:	4313      	orrs	r3, r2
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	697a      	ldr	r2, [r7, #20]
 8001a02:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	f023 0307 	bic.w	r3, r3, #7
 8001a12:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a18:	697a      	ldr	r2, [r7, #20]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	d117      	bne.n	8001a56 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2a:	697a      	ldr	r2, [r7, #20]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d00e      	beq.n	8001a56 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f000 fb01 	bl	8002040 <DMA_CheckFifoParam>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d008      	beq.n	8001a56 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2240      	movs	r2, #64	@ 0x40
 8001a48:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001a52:	2301      	movs	r3, #1
 8001a54:	e016      	b.n	8001a84 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	697a      	ldr	r2, [r7, #20]
 8001a5c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f000 fab8 	bl	8001fd4 <DMA_CalcBaseAndBitshift>
 8001a64:	4603      	mov	r3, r0
 8001a66:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a6c:	223f      	movs	r2, #63	@ 0x3f
 8001a6e:	409a      	lsls	r2, r3
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	f010803f 	.word	0xf010803f

08001a90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
 8001a9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d101      	bne.n	8001ab6 <HAL_DMA_Start_IT+0x26>
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	e040      	b.n	8001b38 <HAL_DMA_Start_IT+0xa8>
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d12f      	bne.n	8001b2a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2202      	movs	r2, #2
 8001ace:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	68b9      	ldr	r1, [r7, #8]
 8001ade:	68f8      	ldr	r0, [r7, #12]
 8001ae0:	f000 fa4a 	bl	8001f78 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ae8:	223f      	movs	r2, #63	@ 0x3f
 8001aea:	409a      	lsls	r2, r3
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f042 0216 	orr.w	r2, r2, #22
 8001afe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d007      	beq.n	8001b18 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f042 0208 	orr.w	r2, r2, #8
 8001b16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f042 0201 	orr.w	r2, r2, #1
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	e005      	b.n	8001b36 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001b32:	2302      	movs	r3, #2
 8001b34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001b36:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3718      	adds	r7, #24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001b4e:	f7ff fdaf 	bl	80016b0 <HAL_GetTick>
 8001b52:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d008      	beq.n	8001b72 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2280      	movs	r2, #128	@ 0x80
 8001b64:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e052      	b.n	8001c18 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f022 0216 	bic.w	r2, r2, #22
 8001b80:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	695a      	ldr	r2, [r3, #20]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001b90:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d103      	bne.n	8001ba2 <HAL_DMA_Abort+0x62>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d007      	beq.n	8001bb2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f022 0208 	bic.w	r2, r2, #8
 8001bb0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f022 0201 	bic.w	r2, r2, #1
 8001bc0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bc2:	e013      	b.n	8001bec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001bc4:	f7ff fd74 	bl	80016b0 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	2b05      	cmp	r3, #5
 8001bd0:	d90c      	bls.n	8001bec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2220      	movs	r2, #32
 8001bd6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2203      	movs	r2, #3
 8001bdc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e015      	b.n	8001c18 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1e4      	bne.n	8001bc4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bfe:	223f      	movs	r2, #63	@ 0x3f
 8001c00:	409a      	lsls	r2, r3
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d004      	beq.n	8001c3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2280      	movs	r2, #128	@ 0x80
 8001c38:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e00c      	b.n	8001c58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2205      	movs	r2, #5
 8001c42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 0201 	bic.w	r2, r2, #1
 8001c54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c70:	4b8e      	ldr	r3, [pc, #568]	@ (8001eac <HAL_DMA_IRQHandler+0x248>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a8e      	ldr	r2, [pc, #568]	@ (8001eb0 <HAL_DMA_IRQHandler+0x24c>)
 8001c76:	fba2 2303 	umull	r2, r3, r2, r3
 8001c7a:	0a9b      	lsrs	r3, r3, #10
 8001c7c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c82:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c8e:	2208      	movs	r2, #8
 8001c90:	409a      	lsls	r2, r3
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	4013      	ands	r3, r2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d01a      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0304 	and.w	r3, r3, #4
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d013      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f022 0204 	bic.w	r2, r2, #4
 8001cb6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cbc:	2208      	movs	r2, #8
 8001cbe:	409a      	lsls	r2, r3
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cc8:	f043 0201 	orr.w	r2, r3, #1
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	409a      	lsls	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d012      	beq.n	8001d06 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	695b      	ldr	r3, [r3, #20]
 8001ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d00b      	beq.n	8001d06 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	409a      	lsls	r2, r3
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cfe:	f043 0202 	orr.w	r2, r3, #2
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d0a:	2204      	movs	r2, #4
 8001d0c:	409a      	lsls	r2, r3
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	4013      	ands	r3, r2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d012      	beq.n	8001d3c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0302 	and.w	r3, r3, #2
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d00b      	beq.n	8001d3c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d28:	2204      	movs	r2, #4
 8001d2a:	409a      	lsls	r2, r3
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d34:	f043 0204 	orr.w	r2, r3, #4
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d40:	2210      	movs	r2, #16
 8001d42:	409a      	lsls	r2, r3
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	4013      	ands	r3, r2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d043      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0308 	and.w	r3, r3, #8
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d03c      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d5e:	2210      	movs	r2, #16
 8001d60:	409a      	lsls	r2, r3
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d018      	beq.n	8001da6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d108      	bne.n	8001d94 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d024      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	4798      	blx	r3
 8001d92:	e01f      	b.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d01b      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	4798      	blx	r3
 8001da4:	e016      	b.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d107      	bne.n	8001dc4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f022 0208 	bic.w	r2, r2, #8
 8001dc2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d003      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd8:	2220      	movs	r2, #32
 8001dda:	409a      	lsls	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4013      	ands	r3, r2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f000 808f 	beq.w	8001f04 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0310 	and.w	r3, r3, #16
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	f000 8087 	beq.w	8001f04 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dfa:	2220      	movs	r2, #32
 8001dfc:	409a      	lsls	r2, r3
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	2b05      	cmp	r3, #5
 8001e0c:	d136      	bne.n	8001e7c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 0216 	bic.w	r2, r2, #22
 8001e1c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	695a      	ldr	r2, [r3, #20]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e2c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d103      	bne.n	8001e3e <HAL_DMA_IRQHandler+0x1da>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d007      	beq.n	8001e4e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f022 0208 	bic.w	r2, r2, #8
 8001e4c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e52:	223f      	movs	r2, #63	@ 0x3f
 8001e54:	409a      	lsls	r2, r3
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d07e      	beq.n	8001f70 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	4798      	blx	r3
        }
        return;
 8001e7a:	e079      	b.n	8001f70 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d01d      	beq.n	8001ec6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d10d      	bne.n	8001eb4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d031      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	4798      	blx	r3
 8001ea8:	e02c      	b.n	8001f04 <HAL_DMA_IRQHandler+0x2a0>
 8001eaa:	bf00      	nop
 8001eac:	20000008 	.word	0x20000008
 8001eb0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d023      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	4798      	blx	r3
 8001ec4:	e01e      	b.n	8001f04 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d10f      	bne.n	8001ef4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 0210 	bic.w	r2, r2, #16
 8001ee2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d003      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d032      	beq.n	8001f72 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d022      	beq.n	8001f5e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2205      	movs	r2, #5
 8001f1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f022 0201 	bic.w	r2, r2, #1
 8001f2e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	3301      	adds	r3, #1
 8001f34:	60bb      	str	r3, [r7, #8]
 8001f36:	697a      	ldr	r2, [r7, #20]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d307      	bcc.n	8001f4c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1f2      	bne.n	8001f30 <HAL_DMA_IRQHandler+0x2cc>
 8001f4a:	e000      	b.n	8001f4e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001f4c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2201      	movs	r2, #1
 8001f52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d005      	beq.n	8001f72 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	4798      	blx	r3
 8001f6e:	e000      	b.n	8001f72 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001f70:	bf00      	nop
    }
  }
}
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
 8001f84:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001f94:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	683a      	ldr	r2, [r7, #0]
 8001f9c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	2b40      	cmp	r3, #64	@ 0x40
 8001fa4:	d108      	bne.n	8001fb8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68ba      	ldr	r2, [r7, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001fb6:	e007      	b.n	8001fc8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68ba      	ldr	r2, [r7, #8]
 8001fbe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	60da      	str	r2, [r3, #12]
}
 8001fc8:	bf00      	nop
 8001fca:	3714      	adds	r7, #20
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	3b10      	subs	r3, #16
 8001fe4:	4a14      	ldr	r2, [pc, #80]	@ (8002038 <DMA_CalcBaseAndBitshift+0x64>)
 8001fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fea:	091b      	lsrs	r3, r3, #4
 8001fec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001fee:	4a13      	ldr	r2, [pc, #76]	@ (800203c <DMA_CalcBaseAndBitshift+0x68>)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2b03      	cmp	r3, #3
 8002000:	d909      	bls.n	8002016 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800200a:	f023 0303 	bic.w	r3, r3, #3
 800200e:	1d1a      	adds	r2, r3, #4
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	659a      	str	r2, [r3, #88]	@ 0x58
 8002014:	e007      	b.n	8002026 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800201e:	f023 0303 	bic.w	r3, r3, #3
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800202a:	4618      	mov	r0, r3
 800202c:	3714      	adds	r7, #20
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	aaaaaaab 	.word	0xaaaaaaab
 800203c:	0800ecc8 	.word	0x0800ecc8

08002040 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002048:	2300      	movs	r3, #0
 800204a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002050:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d11f      	bne.n	800209a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	2b03      	cmp	r3, #3
 800205e:	d856      	bhi.n	800210e <DMA_CheckFifoParam+0xce>
 8002060:	a201      	add	r2, pc, #4	@ (adr r2, 8002068 <DMA_CheckFifoParam+0x28>)
 8002062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002066:	bf00      	nop
 8002068:	08002079 	.word	0x08002079
 800206c:	0800208b 	.word	0x0800208b
 8002070:	08002079 	.word	0x08002079
 8002074:	0800210f 	.word	0x0800210f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800207c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d046      	beq.n	8002112 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002088:	e043      	b.n	8002112 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800208e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002092:	d140      	bne.n	8002116 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002098:	e03d      	b.n	8002116 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020a2:	d121      	bne.n	80020e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	2b03      	cmp	r3, #3
 80020a8:	d837      	bhi.n	800211a <DMA_CheckFifoParam+0xda>
 80020aa:	a201      	add	r2, pc, #4	@ (adr r2, 80020b0 <DMA_CheckFifoParam+0x70>)
 80020ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b0:	080020c1 	.word	0x080020c1
 80020b4:	080020c7 	.word	0x080020c7
 80020b8:	080020c1 	.word	0x080020c1
 80020bc:	080020d9 	.word	0x080020d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	73fb      	strb	r3, [r7, #15]
      break;
 80020c4:	e030      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d025      	beq.n	800211e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020d6:	e022      	b.n	800211e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020dc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80020e0:	d11f      	bne.n	8002122 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80020e6:	e01c      	b.n	8002122 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d903      	bls.n	80020f6 <DMA_CheckFifoParam+0xb6>
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	2b03      	cmp	r3, #3
 80020f2:	d003      	beq.n	80020fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80020f4:	e018      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	73fb      	strb	r3, [r7, #15]
      break;
 80020fa:	e015      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002100:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d00e      	beq.n	8002126 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	73fb      	strb	r3, [r7, #15]
      break;
 800210c:	e00b      	b.n	8002126 <DMA_CheckFifoParam+0xe6>
      break;
 800210e:	bf00      	nop
 8002110:	e00a      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      break;
 8002112:	bf00      	nop
 8002114:	e008      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      break;
 8002116:	bf00      	nop
 8002118:	e006      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      break;
 800211a:	bf00      	nop
 800211c:	e004      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      break;
 800211e:	bf00      	nop
 8002120:	e002      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      break;   
 8002122:	bf00      	nop
 8002124:	e000      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      break;
 8002126:	bf00      	nop
    }
  } 
  
  return status; 
 8002128:	7bfb      	ldrb	r3, [r7, #15]
}
 800212a:	4618      	mov	r0, r3
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop

08002138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002138:	b480      	push	{r7}
 800213a:	b089      	sub	sp, #36	@ 0x24
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002142:	2300      	movs	r3, #0
 8002144:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002146:	2300      	movs	r3, #0
 8002148:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800214a:	2300      	movs	r3, #0
 800214c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800214e:	2300      	movs	r3, #0
 8002150:	61fb      	str	r3, [r7, #28]
 8002152:	e159      	b.n	8002408 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002154:	2201      	movs	r2, #1
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	4013      	ands	r3, r2
 8002166:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	429a      	cmp	r2, r3
 800216e:	f040 8148 	bne.w	8002402 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f003 0303 	and.w	r3, r3, #3
 800217a:	2b01      	cmp	r3, #1
 800217c:	d005      	beq.n	800218a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002186:	2b02      	cmp	r3, #2
 8002188:	d130      	bne.n	80021ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	2203      	movs	r2, #3
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	43db      	mvns	r3, r3
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	4013      	ands	r3, r2
 80021a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	68da      	ldr	r2, [r3, #12]
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021c0:	2201      	movs	r2, #1
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	43db      	mvns	r3, r3
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	4013      	ands	r3, r2
 80021ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	091b      	lsrs	r3, r3, #4
 80021d6:	f003 0201 	and.w	r2, r3, #1
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 0303 	and.w	r3, r3, #3
 80021f4:	2b03      	cmp	r3, #3
 80021f6:	d017      	beq.n	8002228 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	2203      	movs	r2, #3
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	4013      	ands	r3, r2
 800220e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4313      	orrs	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 0303 	and.w	r3, r3, #3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d123      	bne.n	800227c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	08da      	lsrs	r2, r3, #3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	3208      	adds	r2, #8
 800223c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002240:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	f003 0307 	and.w	r3, r3, #7
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	220f      	movs	r2, #15
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4013      	ands	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	691a      	ldr	r2, [r3, #16]
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4313      	orrs	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	08da      	lsrs	r2, r3, #3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	3208      	adds	r2, #8
 8002276:	69b9      	ldr	r1, [r7, #24]
 8002278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	2203      	movs	r2, #3
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	43db      	mvns	r3, r3
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	4013      	ands	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f003 0203 	and.w	r2, r3, #3
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f000 80a2 	beq.w	8002402 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	4b57      	ldr	r3, [pc, #348]	@ (8002420 <HAL_GPIO_Init+0x2e8>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c6:	4a56      	ldr	r2, [pc, #344]	@ (8002420 <HAL_GPIO_Init+0x2e8>)
 80022c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ce:	4b54      	ldr	r3, [pc, #336]	@ (8002420 <HAL_GPIO_Init+0x2e8>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022da:	4a52      	ldr	r2, [pc, #328]	@ (8002424 <HAL_GPIO_Init+0x2ec>)
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	089b      	lsrs	r3, r3, #2
 80022e0:	3302      	adds	r3, #2
 80022e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	f003 0303 	and.w	r3, r3, #3
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	220f      	movs	r2, #15
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43db      	mvns	r3, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4013      	ands	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a49      	ldr	r2, [pc, #292]	@ (8002428 <HAL_GPIO_Init+0x2f0>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d019      	beq.n	800233a <HAL_GPIO_Init+0x202>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a48      	ldr	r2, [pc, #288]	@ (800242c <HAL_GPIO_Init+0x2f4>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d013      	beq.n	8002336 <HAL_GPIO_Init+0x1fe>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a47      	ldr	r2, [pc, #284]	@ (8002430 <HAL_GPIO_Init+0x2f8>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d00d      	beq.n	8002332 <HAL_GPIO_Init+0x1fa>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a46      	ldr	r2, [pc, #280]	@ (8002434 <HAL_GPIO_Init+0x2fc>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d007      	beq.n	800232e <HAL_GPIO_Init+0x1f6>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a45      	ldr	r2, [pc, #276]	@ (8002438 <HAL_GPIO_Init+0x300>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d101      	bne.n	800232a <HAL_GPIO_Init+0x1f2>
 8002326:	2304      	movs	r3, #4
 8002328:	e008      	b.n	800233c <HAL_GPIO_Init+0x204>
 800232a:	2307      	movs	r3, #7
 800232c:	e006      	b.n	800233c <HAL_GPIO_Init+0x204>
 800232e:	2303      	movs	r3, #3
 8002330:	e004      	b.n	800233c <HAL_GPIO_Init+0x204>
 8002332:	2302      	movs	r3, #2
 8002334:	e002      	b.n	800233c <HAL_GPIO_Init+0x204>
 8002336:	2301      	movs	r3, #1
 8002338:	e000      	b.n	800233c <HAL_GPIO_Init+0x204>
 800233a:	2300      	movs	r3, #0
 800233c:	69fa      	ldr	r2, [r7, #28]
 800233e:	f002 0203 	and.w	r2, r2, #3
 8002342:	0092      	lsls	r2, r2, #2
 8002344:	4093      	lsls	r3, r2
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4313      	orrs	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800234c:	4935      	ldr	r1, [pc, #212]	@ (8002424 <HAL_GPIO_Init+0x2ec>)
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	089b      	lsrs	r3, r3, #2
 8002352:	3302      	adds	r3, #2
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800235a:	4b38      	ldr	r3, [pc, #224]	@ (800243c <HAL_GPIO_Init+0x304>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	43db      	mvns	r3, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4013      	ands	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	4313      	orrs	r3, r2
 800237c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800237e:	4a2f      	ldr	r2, [pc, #188]	@ (800243c <HAL_GPIO_Init+0x304>)
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002384:	4b2d      	ldr	r3, [pc, #180]	@ (800243c <HAL_GPIO_Init+0x304>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	43db      	mvns	r3, r3
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	4013      	ands	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d003      	beq.n	80023a8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023a8:	4a24      	ldr	r2, [pc, #144]	@ (800243c <HAL_GPIO_Init+0x304>)
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023ae:	4b23      	ldr	r3, [pc, #140]	@ (800243c <HAL_GPIO_Init+0x304>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	43db      	mvns	r3, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4013      	ands	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d003      	beq.n	80023d2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023d2:	4a1a      	ldr	r2, [pc, #104]	@ (800243c <HAL_GPIO_Init+0x304>)
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023d8:	4b18      	ldr	r3, [pc, #96]	@ (800243c <HAL_GPIO_Init+0x304>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	43db      	mvns	r3, r3
 80023e2:	69ba      	ldr	r2, [r7, #24]
 80023e4:	4013      	ands	r3, r2
 80023e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d003      	beq.n	80023fc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023fc:	4a0f      	ldr	r2, [pc, #60]	@ (800243c <HAL_GPIO_Init+0x304>)
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	3301      	adds	r3, #1
 8002406:	61fb      	str	r3, [r7, #28]
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	2b0f      	cmp	r3, #15
 800240c:	f67f aea2 	bls.w	8002154 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002410:	bf00      	nop
 8002412:	bf00      	nop
 8002414:	3724      	adds	r7, #36	@ 0x24
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	40023800 	.word	0x40023800
 8002424:	40013800 	.word	0x40013800
 8002428:	40020000 	.word	0x40020000
 800242c:	40020400 	.word	0x40020400
 8002430:	40020800 	.word	0x40020800
 8002434:	40020c00 	.word	0x40020c00
 8002438:	40021000 	.word	0x40021000
 800243c:	40013c00 	.word	0x40013c00

08002440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	460b      	mov	r3, r1
 800244a:	807b      	strh	r3, [r7, #2]
 800244c:	4613      	mov	r3, r2
 800244e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002450:	787b      	ldrb	r3, [r7, #1]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d003      	beq.n	800245e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002456:	887a      	ldrh	r2, [r7, #2]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800245c:	e003      	b.n	8002466 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800245e:	887b      	ldrh	r3, [r7, #2]
 8002460:	041a      	lsls	r2, r3, #16
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	619a      	str	r2, [r3, #24]
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002472:	b480      	push	{r7}
 8002474:	b085      	sub	sp, #20
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	460b      	mov	r3, r1
 800247c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002484:	887a      	ldrh	r2, [r7, #2]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	4013      	ands	r3, r2
 800248a:	041a      	lsls	r2, r3, #16
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	43d9      	mvns	r1, r3
 8002490:	887b      	ldrh	r3, [r7, #2]
 8002492:	400b      	ands	r3, r1
 8002494:	431a      	orrs	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	619a      	str	r2, [r3, #24]
}
 800249a:	bf00      	nop
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
	...

080024a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80024b2:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024b4:	695a      	ldr	r2, [r3, #20]
 80024b6:	88fb      	ldrh	r3, [r7, #6]
 80024b8:	4013      	ands	r3, r2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d006      	beq.n	80024cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80024be:	4a05      	ldr	r2, [pc, #20]	@ (80024d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024c0:	88fb      	ldrh	r3, [r7, #6]
 80024c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024c4:	88fb      	ldrh	r3, [r7, #6]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7fe f8a4 	bl	8000614 <HAL_GPIO_EXTI_Callback>
  }
}
 80024cc:	bf00      	nop
 80024ce:	3708      	adds	r7, #8
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40013c00 	.word	0x40013c00

080024d8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af02      	add	r7, sp, #8
 80024de:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e101      	b.n	80026ee <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d106      	bne.n	800250a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f7fe fe0f 	bl	8001128 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2203      	movs	r2, #3
 800250e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002518:	d102      	bne.n	8002520 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f002 fbcf 	bl	8004cc8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6818      	ldr	r0, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	7c1a      	ldrb	r2, [r3, #16]
 8002532:	f88d 2000 	strb.w	r2, [sp]
 8002536:	3304      	adds	r3, #4
 8002538:	cb0e      	ldmia	r3, {r1, r2, r3}
 800253a:	f002 fb61 	bl	8004c00 <USB_CoreInit>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d005      	beq.n	8002550 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2202      	movs	r2, #2
 8002548:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e0ce      	b.n	80026ee <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2100      	movs	r1, #0
 8002556:	4618      	mov	r0, r3
 8002558:	f002 fbc7 	bl	8004cea <USB_SetCurrentMode>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d005      	beq.n	800256e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2202      	movs	r2, #2
 8002566:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e0bf      	b.n	80026ee <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800256e:	2300      	movs	r3, #0
 8002570:	73fb      	strb	r3, [r7, #15]
 8002572:	e04a      	b.n	800260a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002574:	7bfa      	ldrb	r2, [r7, #15]
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	4413      	add	r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	440b      	add	r3, r1
 8002582:	3315      	adds	r3, #21
 8002584:	2201      	movs	r2, #1
 8002586:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002588:	7bfa      	ldrb	r2, [r7, #15]
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	4613      	mov	r3, r2
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	4413      	add	r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	440b      	add	r3, r1
 8002596:	3314      	adds	r3, #20
 8002598:	7bfa      	ldrb	r2, [r7, #15]
 800259a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800259c:	7bfa      	ldrb	r2, [r7, #15]
 800259e:	7bfb      	ldrb	r3, [r7, #15]
 80025a0:	b298      	uxth	r0, r3
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	4613      	mov	r3, r2
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	4413      	add	r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	332e      	adds	r3, #46	@ 0x2e
 80025b0:	4602      	mov	r2, r0
 80025b2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80025b4:	7bfa      	ldrb	r2, [r7, #15]
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	4613      	mov	r3, r2
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	4413      	add	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	3318      	adds	r3, #24
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80025c8:	7bfa      	ldrb	r2, [r7, #15]
 80025ca:	6879      	ldr	r1, [r7, #4]
 80025cc:	4613      	mov	r3, r2
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	4413      	add	r3, r2
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	440b      	add	r3, r1
 80025d6:	331c      	adds	r3, #28
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80025dc:	7bfa      	ldrb	r2, [r7, #15]
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	4613      	mov	r3, r2
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	4413      	add	r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	440b      	add	r3, r1
 80025ea:	3320      	adds	r3, #32
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80025f0:	7bfa      	ldrb	r2, [r7, #15]
 80025f2:	6879      	ldr	r1, [r7, #4]
 80025f4:	4613      	mov	r3, r2
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	4413      	add	r3, r2
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	440b      	add	r3, r1
 80025fe:	3324      	adds	r3, #36	@ 0x24
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002604:	7bfb      	ldrb	r3, [r7, #15]
 8002606:	3301      	adds	r3, #1
 8002608:	73fb      	strb	r3, [r7, #15]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	791b      	ldrb	r3, [r3, #4]
 800260e:	7bfa      	ldrb	r2, [r7, #15]
 8002610:	429a      	cmp	r2, r3
 8002612:	d3af      	bcc.n	8002574 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002614:	2300      	movs	r3, #0
 8002616:	73fb      	strb	r3, [r7, #15]
 8002618:	e044      	b.n	80026a4 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800261a:	7bfa      	ldrb	r2, [r7, #15]
 800261c:	6879      	ldr	r1, [r7, #4]
 800261e:	4613      	mov	r3, r2
 8002620:	00db      	lsls	r3, r3, #3
 8002622:	4413      	add	r3, r2
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	440b      	add	r3, r1
 8002628:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800262c:	2200      	movs	r2, #0
 800262e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002630:	7bfa      	ldrb	r2, [r7, #15]
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	4613      	mov	r3, r2
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	4413      	add	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002642:	7bfa      	ldrb	r2, [r7, #15]
 8002644:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002646:	7bfa      	ldrb	r2, [r7, #15]
 8002648:	6879      	ldr	r1, [r7, #4]
 800264a:	4613      	mov	r3, r2
 800264c:	00db      	lsls	r3, r3, #3
 800264e:	4413      	add	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	440b      	add	r3, r1
 8002654:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002658:	2200      	movs	r2, #0
 800265a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800265c:	7bfa      	ldrb	r2, [r7, #15]
 800265e:	6879      	ldr	r1, [r7, #4]
 8002660:	4613      	mov	r3, r2
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	4413      	add	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	440b      	add	r3, r1
 800266a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002672:	7bfa      	ldrb	r2, [r7, #15]
 8002674:	6879      	ldr	r1, [r7, #4]
 8002676:	4613      	mov	r3, r2
 8002678:	00db      	lsls	r3, r3, #3
 800267a:	4413      	add	r3, r2
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	440b      	add	r3, r1
 8002680:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002688:	7bfa      	ldrb	r2, [r7, #15]
 800268a:	6879      	ldr	r1, [r7, #4]
 800268c:	4613      	mov	r3, r2
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	4413      	add	r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	440b      	add	r3, r1
 8002696:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800269e:	7bfb      	ldrb	r3, [r7, #15]
 80026a0:	3301      	adds	r3, #1
 80026a2:	73fb      	strb	r3, [r7, #15]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	791b      	ldrb	r3, [r3, #4]
 80026a8:	7bfa      	ldrb	r2, [r7, #15]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d3b5      	bcc.n	800261a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6818      	ldr	r0, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	7c1a      	ldrb	r2, [r3, #16]
 80026b6:	f88d 2000 	strb.w	r2, [sp]
 80026ba:	3304      	adds	r3, #4
 80026bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026be:	f002 fb61 	bl	8004d84 <USB_DevInit>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d005      	beq.n	80026d4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2202      	movs	r2, #2
 80026cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e00c      	b.n	80026ee <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f002 fd29 	bl	800513e <USB_DevDisconnect>

  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
	...

080026f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b086      	sub	sp, #24
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e267      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	2b00      	cmp	r3, #0
 8002714:	d075      	beq.n	8002802 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002716:	4b88      	ldr	r3, [pc, #544]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f003 030c 	and.w	r3, r3, #12
 800271e:	2b04      	cmp	r3, #4
 8002720:	d00c      	beq.n	800273c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002722:	4b85      	ldr	r3, [pc, #532]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800272a:	2b08      	cmp	r3, #8
 800272c:	d112      	bne.n	8002754 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800272e:	4b82      	ldr	r3, [pc, #520]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002736:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800273a:	d10b      	bne.n	8002754 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800273c:	4b7e      	ldr	r3, [pc, #504]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d05b      	beq.n	8002800 <HAL_RCC_OscConfig+0x108>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d157      	bne.n	8002800 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e242      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800275c:	d106      	bne.n	800276c <HAL_RCC_OscConfig+0x74>
 800275e:	4b76      	ldr	r3, [pc, #472]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a75      	ldr	r2, [pc, #468]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002764:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	e01d      	b.n	80027a8 <HAL_RCC_OscConfig+0xb0>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002774:	d10c      	bne.n	8002790 <HAL_RCC_OscConfig+0x98>
 8002776:	4b70      	ldr	r3, [pc, #448]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a6f      	ldr	r2, [pc, #444]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 800277c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002780:	6013      	str	r3, [r2, #0]
 8002782:	4b6d      	ldr	r3, [pc, #436]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a6c      	ldr	r2, [pc, #432]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002788:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800278c:	6013      	str	r3, [r2, #0]
 800278e:	e00b      	b.n	80027a8 <HAL_RCC_OscConfig+0xb0>
 8002790:	4b69      	ldr	r3, [pc, #420]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a68      	ldr	r2, [pc, #416]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002796:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800279a:	6013      	str	r3, [r2, #0]
 800279c:	4b66      	ldr	r3, [pc, #408]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a65      	ldr	r2, [pc, #404]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 80027a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d013      	beq.n	80027d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b0:	f7fe ff7e 	bl	80016b0 <HAL_GetTick>
 80027b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027b6:	e008      	b.n	80027ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027b8:	f7fe ff7a 	bl	80016b0 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b64      	cmp	r3, #100	@ 0x64
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e207      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ca:	4b5b      	ldr	r3, [pc, #364]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d0f0      	beq.n	80027b8 <HAL_RCC_OscConfig+0xc0>
 80027d6:	e014      	b.n	8002802 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d8:	f7fe ff6a 	bl	80016b0 <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027e0:	f7fe ff66 	bl	80016b0 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b64      	cmp	r3, #100	@ 0x64
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e1f3      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027f2:	4b51      	ldr	r3, [pc, #324]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1f0      	bne.n	80027e0 <HAL_RCC_OscConfig+0xe8>
 80027fe:	e000      	b.n	8002802 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002800:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	2b00      	cmp	r3, #0
 800280c:	d063      	beq.n	80028d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800280e:	4b4a      	ldr	r3, [pc, #296]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f003 030c 	and.w	r3, r3, #12
 8002816:	2b00      	cmp	r3, #0
 8002818:	d00b      	beq.n	8002832 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800281a:	4b47      	ldr	r3, [pc, #284]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002822:	2b08      	cmp	r3, #8
 8002824:	d11c      	bne.n	8002860 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002826:	4b44      	ldr	r3, [pc, #272]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d116      	bne.n	8002860 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002832:	4b41      	ldr	r3, [pc, #260]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d005      	beq.n	800284a <HAL_RCC_OscConfig+0x152>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d001      	beq.n	800284a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e1c7      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800284a:	4b3b      	ldr	r3, [pc, #236]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	00db      	lsls	r3, r3, #3
 8002858:	4937      	ldr	r1, [pc, #220]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 800285a:	4313      	orrs	r3, r2
 800285c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800285e:	e03a      	b.n	80028d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d020      	beq.n	80028aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002868:	4b34      	ldr	r3, [pc, #208]	@ (800293c <HAL_RCC_OscConfig+0x244>)
 800286a:	2201      	movs	r2, #1
 800286c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800286e:	f7fe ff1f 	bl	80016b0 <HAL_GetTick>
 8002872:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002874:	e008      	b.n	8002888 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002876:	f7fe ff1b 	bl	80016b0 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	2b02      	cmp	r3, #2
 8002882:	d901      	bls.n	8002888 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e1a8      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002888:	4b2b      	ldr	r3, [pc, #172]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0302 	and.w	r3, r3, #2
 8002890:	2b00      	cmp	r3, #0
 8002892:	d0f0      	beq.n	8002876 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002894:	4b28      	ldr	r3, [pc, #160]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	4925      	ldr	r1, [pc, #148]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	600b      	str	r3, [r1, #0]
 80028a8:	e015      	b.n	80028d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028aa:	4b24      	ldr	r3, [pc, #144]	@ (800293c <HAL_RCC_OscConfig+0x244>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b0:	f7fe fefe 	bl	80016b0 <HAL_GetTick>
 80028b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028b6:	e008      	b.n	80028ca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028b8:	f7fe fefa 	bl	80016b0 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e187      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1f0      	bne.n	80028b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0308 	and.w	r3, r3, #8
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d036      	beq.n	8002950 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	695b      	ldr	r3, [r3, #20]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d016      	beq.n	8002918 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028ea:	4b15      	ldr	r3, [pc, #84]	@ (8002940 <HAL_RCC_OscConfig+0x248>)
 80028ec:	2201      	movs	r2, #1
 80028ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028f0:	f7fe fede 	bl	80016b0 <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028f6:	e008      	b.n	800290a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028f8:	f7fe feda 	bl	80016b0 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b02      	cmp	r3, #2
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e167      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800290a:	4b0b      	ldr	r3, [pc, #44]	@ (8002938 <HAL_RCC_OscConfig+0x240>)
 800290c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d0f0      	beq.n	80028f8 <HAL_RCC_OscConfig+0x200>
 8002916:	e01b      	b.n	8002950 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002918:	4b09      	ldr	r3, [pc, #36]	@ (8002940 <HAL_RCC_OscConfig+0x248>)
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800291e:	f7fe fec7 	bl	80016b0 <HAL_GetTick>
 8002922:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002924:	e00e      	b.n	8002944 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002926:	f7fe fec3 	bl	80016b0 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d907      	bls.n	8002944 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e150      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
 8002938:	40023800 	.word	0x40023800
 800293c:	42470000 	.word	0x42470000
 8002940:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002944:	4b88      	ldr	r3, [pc, #544]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002946:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002948:	f003 0302 	and.w	r3, r3, #2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d1ea      	bne.n	8002926 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0304 	and.w	r3, r3, #4
 8002958:	2b00      	cmp	r3, #0
 800295a:	f000 8097 	beq.w	8002a8c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800295e:	2300      	movs	r3, #0
 8002960:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002962:	4b81      	ldr	r3, [pc, #516]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d10f      	bne.n	800298e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800296e:	2300      	movs	r3, #0
 8002970:	60bb      	str	r3, [r7, #8]
 8002972:	4b7d      	ldr	r3, [pc, #500]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002976:	4a7c      	ldr	r2, [pc, #496]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002978:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800297c:	6413      	str	r3, [r2, #64]	@ 0x40
 800297e:	4b7a      	ldr	r3, [pc, #488]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002986:	60bb      	str	r3, [r7, #8]
 8002988:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800298a:	2301      	movs	r3, #1
 800298c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800298e:	4b77      	ldr	r3, [pc, #476]	@ (8002b6c <HAL_RCC_OscConfig+0x474>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002996:	2b00      	cmp	r3, #0
 8002998:	d118      	bne.n	80029cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800299a:	4b74      	ldr	r3, [pc, #464]	@ (8002b6c <HAL_RCC_OscConfig+0x474>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a73      	ldr	r2, [pc, #460]	@ (8002b6c <HAL_RCC_OscConfig+0x474>)
 80029a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029a6:	f7fe fe83 	bl	80016b0 <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ac:	e008      	b.n	80029c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ae:	f7fe fe7f 	bl	80016b0 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d901      	bls.n	80029c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e10c      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029c0:	4b6a      	ldr	r3, [pc, #424]	@ (8002b6c <HAL_RCC_OscConfig+0x474>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d0f0      	beq.n	80029ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d106      	bne.n	80029e2 <HAL_RCC_OscConfig+0x2ea>
 80029d4:	4b64      	ldr	r3, [pc, #400]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 80029d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029d8:	4a63      	ldr	r2, [pc, #396]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 80029da:	f043 0301 	orr.w	r3, r3, #1
 80029de:	6713      	str	r3, [r2, #112]	@ 0x70
 80029e0:	e01c      	b.n	8002a1c <HAL_RCC_OscConfig+0x324>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	2b05      	cmp	r3, #5
 80029e8:	d10c      	bne.n	8002a04 <HAL_RCC_OscConfig+0x30c>
 80029ea:	4b5f      	ldr	r3, [pc, #380]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 80029ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ee:	4a5e      	ldr	r2, [pc, #376]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 80029f0:	f043 0304 	orr.w	r3, r3, #4
 80029f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80029f6:	4b5c      	ldr	r3, [pc, #368]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 80029f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029fa:	4a5b      	ldr	r2, [pc, #364]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 80029fc:	f043 0301 	orr.w	r3, r3, #1
 8002a00:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a02:	e00b      	b.n	8002a1c <HAL_RCC_OscConfig+0x324>
 8002a04:	4b58      	ldr	r3, [pc, #352]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002a06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a08:	4a57      	ldr	r2, [pc, #348]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002a0a:	f023 0301 	bic.w	r3, r3, #1
 8002a0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a10:	4b55      	ldr	r3, [pc, #340]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002a12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a14:	4a54      	ldr	r2, [pc, #336]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002a16:	f023 0304 	bic.w	r3, r3, #4
 8002a1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d015      	beq.n	8002a50 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a24:	f7fe fe44 	bl	80016b0 <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a2a:	e00a      	b.n	8002a42 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a2c:	f7fe fe40 	bl	80016b0 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e0cb      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a42:	4b49      	ldr	r3, [pc, #292]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002a44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0ee      	beq.n	8002a2c <HAL_RCC_OscConfig+0x334>
 8002a4e:	e014      	b.n	8002a7a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a50:	f7fe fe2e 	bl	80016b0 <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a56:	e00a      	b.n	8002a6e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a58:	f7fe fe2a 	bl	80016b0 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e0b5      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a6e:	4b3e      	ldr	r3, [pc, #248]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002a70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1ee      	bne.n	8002a58 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a7a:	7dfb      	ldrb	r3, [r7, #23]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d105      	bne.n	8002a8c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a80:	4b39      	ldr	r3, [pc, #228]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a84:	4a38      	ldr	r2, [pc, #224]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002a86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a8a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 80a1 	beq.w	8002bd8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a96:	4b34      	ldr	r3, [pc, #208]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 030c 	and.w	r3, r3, #12
 8002a9e:	2b08      	cmp	r3, #8
 8002aa0:	d05c      	beq.n	8002b5c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d141      	bne.n	8002b2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aaa:	4b31      	ldr	r3, [pc, #196]	@ (8002b70 <HAL_RCC_OscConfig+0x478>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab0:	f7fe fdfe 	bl	80016b0 <HAL_GetTick>
 8002ab4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ab6:	e008      	b.n	8002aca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab8:	f7fe fdfa 	bl	80016b0 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e087      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aca:	4b27      	ldr	r3, [pc, #156]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d1f0      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	69da      	ldr	r2, [r3, #28]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a1b      	ldr	r3, [r3, #32]
 8002ade:	431a      	orrs	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae4:	019b      	lsls	r3, r3, #6
 8002ae6:	431a      	orrs	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aec:	085b      	lsrs	r3, r3, #1
 8002aee:	3b01      	subs	r3, #1
 8002af0:	041b      	lsls	r3, r3, #16
 8002af2:	431a      	orrs	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af8:	061b      	lsls	r3, r3, #24
 8002afa:	491b      	ldr	r1, [pc, #108]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b00:	4b1b      	ldr	r3, [pc, #108]	@ (8002b70 <HAL_RCC_OscConfig+0x478>)
 8002b02:	2201      	movs	r2, #1
 8002b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b06:	f7fe fdd3 	bl	80016b0 <HAL_GetTick>
 8002b0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b0c:	e008      	b.n	8002b20 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b0e:	f7fe fdcf 	bl	80016b0 <HAL_GetTick>
 8002b12:	4602      	mov	r2, r0
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e05c      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b20:	4b11      	ldr	r3, [pc, #68]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d0f0      	beq.n	8002b0e <HAL_RCC_OscConfig+0x416>
 8002b2c:	e054      	b.n	8002bd8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b2e:	4b10      	ldr	r3, [pc, #64]	@ (8002b70 <HAL_RCC_OscConfig+0x478>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b34:	f7fe fdbc 	bl	80016b0 <HAL_GetTick>
 8002b38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b3a:	e008      	b.n	8002b4e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b3c:	f7fe fdb8 	bl	80016b0 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d901      	bls.n	8002b4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e045      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b4e:	4b06      	ldr	r3, [pc, #24]	@ (8002b68 <HAL_RCC_OscConfig+0x470>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1f0      	bne.n	8002b3c <HAL_RCC_OscConfig+0x444>
 8002b5a:	e03d      	b.n	8002bd8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d107      	bne.n	8002b74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e038      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
 8002b68:	40023800 	.word	0x40023800
 8002b6c:	40007000 	.word	0x40007000
 8002b70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b74:	4b1b      	ldr	r3, [pc, #108]	@ (8002be4 <HAL_RCC_OscConfig+0x4ec>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d028      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d121      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d11a      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b9e:	68fa      	ldr	r2, [r7, #12]
 8002ba0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002baa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d111      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bba:	085b      	lsrs	r3, r3, #1
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d107      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d001      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e000      	b.n	8002bda <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3718      	adds	r7, #24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40023800 	.word	0x40023800

08002be8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d101      	bne.n	8002bfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e0cc      	b.n	8002d96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bfc:	4b68      	ldr	r3, [pc, #416]	@ (8002da0 <HAL_RCC_ClockConfig+0x1b8>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0307 	and.w	r3, r3, #7
 8002c04:	683a      	ldr	r2, [r7, #0]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d90c      	bls.n	8002c24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c0a:	4b65      	ldr	r3, [pc, #404]	@ (8002da0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c0c:	683a      	ldr	r2, [r7, #0]
 8002c0e:	b2d2      	uxtb	r2, r2
 8002c10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c12:	4b63      	ldr	r3, [pc, #396]	@ (8002da0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d001      	beq.n	8002c24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e0b8      	b.n	8002d96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d020      	beq.n	8002c72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0304 	and.w	r3, r3, #4
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d005      	beq.n	8002c48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c3c:	4b59      	ldr	r3, [pc, #356]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	4a58      	ldr	r2, [pc, #352]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c42:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c46:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0308 	and.w	r3, r3, #8
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d005      	beq.n	8002c60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c54:	4b53      	ldr	r3, [pc, #332]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	4a52      	ldr	r2, [pc, #328]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c5a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c60:	4b50      	ldr	r3, [pc, #320]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	494d      	ldr	r1, [pc, #308]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d044      	beq.n	8002d08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d107      	bne.n	8002c96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c86:	4b47      	ldr	r3, [pc, #284]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d119      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e07f      	b.n	8002d96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d003      	beq.n	8002ca6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ca2:	2b03      	cmp	r3, #3
 8002ca4:	d107      	bne.n	8002cb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ca6:	4b3f      	ldr	r3, [pc, #252]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d109      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e06f      	b.n	8002d96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cb6:	4b3b      	ldr	r3, [pc, #236]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e067      	b.n	8002d96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cc6:	4b37      	ldr	r3, [pc, #220]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f023 0203 	bic.w	r2, r3, #3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	4934      	ldr	r1, [pc, #208]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cd8:	f7fe fcea 	bl	80016b0 <HAL_GetTick>
 8002cdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cde:	e00a      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ce0:	f7fe fce6 	bl	80016b0 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e04f      	b.n	8002d96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cf6:	4b2b      	ldr	r3, [pc, #172]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f003 020c 	and.w	r2, r3, #12
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d1eb      	bne.n	8002ce0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d08:	4b25      	ldr	r3, [pc, #148]	@ (8002da0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0307 	and.w	r3, r3, #7
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d20c      	bcs.n	8002d30 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d16:	4b22      	ldr	r3, [pc, #136]	@ (8002da0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	b2d2      	uxtb	r2, r2
 8002d1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d1e:	4b20      	ldr	r3, [pc, #128]	@ (8002da0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0307 	and.w	r3, r3, #7
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d001      	beq.n	8002d30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e032      	b.n	8002d96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0304 	and.w	r3, r3, #4
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d008      	beq.n	8002d4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d3c:	4b19      	ldr	r3, [pc, #100]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	4916      	ldr	r1, [pc, #88]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0308 	and.w	r3, r3, #8
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d009      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d5a:	4b12      	ldr	r3, [pc, #72]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	490e      	ldr	r1, [pc, #56]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d6e:	f000 f821 	bl	8002db4 <HAL_RCC_GetSysClockFreq>
 8002d72:	4602      	mov	r2, r0
 8002d74:	4b0b      	ldr	r3, [pc, #44]	@ (8002da4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	091b      	lsrs	r3, r3, #4
 8002d7a:	f003 030f 	and.w	r3, r3, #15
 8002d7e:	490a      	ldr	r1, [pc, #40]	@ (8002da8 <HAL_RCC_ClockConfig+0x1c0>)
 8002d80:	5ccb      	ldrb	r3, [r1, r3]
 8002d82:	fa22 f303 	lsr.w	r3, r2, r3
 8002d86:	4a09      	ldr	r2, [pc, #36]	@ (8002dac <HAL_RCC_ClockConfig+0x1c4>)
 8002d88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d8a:	4b09      	ldr	r3, [pc, #36]	@ (8002db0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7fe fc4a 	bl	8001628 <HAL_InitTick>

  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3710      	adds	r7, #16
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	40023c00 	.word	0x40023c00
 8002da4:	40023800 	.word	0x40023800
 8002da8:	0800eba0 	.word	0x0800eba0
 8002dac:	20000008 	.word	0x20000008
 8002db0:	2000000c 	.word	0x2000000c

08002db4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002db4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002db8:	b094      	sub	sp, #80	@ 0x50
 8002dba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002dcc:	4b79      	ldr	r3, [pc, #484]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f003 030c 	and.w	r3, r3, #12
 8002dd4:	2b08      	cmp	r3, #8
 8002dd6:	d00d      	beq.n	8002df4 <HAL_RCC_GetSysClockFreq+0x40>
 8002dd8:	2b08      	cmp	r3, #8
 8002dda:	f200 80e1 	bhi.w	8002fa0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d002      	beq.n	8002de8 <HAL_RCC_GetSysClockFreq+0x34>
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	d003      	beq.n	8002dee <HAL_RCC_GetSysClockFreq+0x3a>
 8002de6:	e0db      	b.n	8002fa0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002de8:	4b73      	ldr	r3, [pc, #460]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002dea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002dec:	e0db      	b.n	8002fa6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002dee:	4b73      	ldr	r3, [pc, #460]	@ (8002fbc <HAL_RCC_GetSysClockFreq+0x208>)
 8002df0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002df2:	e0d8      	b.n	8002fa6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002df4:	4b6f      	ldr	r3, [pc, #444]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002dfc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dfe:	4b6d      	ldr	r3, [pc, #436]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d063      	beq.n	8002ed2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e0a:	4b6a      	ldr	r3, [pc, #424]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	099b      	lsrs	r3, r3, #6
 8002e10:	2200      	movs	r2, #0
 8002e12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e14:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e1e:	2300      	movs	r3, #0
 8002e20:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002e26:	4622      	mov	r2, r4
 8002e28:	462b      	mov	r3, r5
 8002e2a:	f04f 0000 	mov.w	r0, #0
 8002e2e:	f04f 0100 	mov.w	r1, #0
 8002e32:	0159      	lsls	r1, r3, #5
 8002e34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e38:	0150      	lsls	r0, r2, #5
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	4621      	mov	r1, r4
 8002e40:	1a51      	subs	r1, r2, r1
 8002e42:	6139      	str	r1, [r7, #16]
 8002e44:	4629      	mov	r1, r5
 8002e46:	eb63 0301 	sbc.w	r3, r3, r1
 8002e4a:	617b      	str	r3, [r7, #20]
 8002e4c:	f04f 0200 	mov.w	r2, #0
 8002e50:	f04f 0300 	mov.w	r3, #0
 8002e54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e58:	4659      	mov	r1, fp
 8002e5a:	018b      	lsls	r3, r1, #6
 8002e5c:	4651      	mov	r1, sl
 8002e5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e62:	4651      	mov	r1, sl
 8002e64:	018a      	lsls	r2, r1, #6
 8002e66:	4651      	mov	r1, sl
 8002e68:	ebb2 0801 	subs.w	r8, r2, r1
 8002e6c:	4659      	mov	r1, fp
 8002e6e:	eb63 0901 	sbc.w	r9, r3, r1
 8002e72:	f04f 0200 	mov.w	r2, #0
 8002e76:	f04f 0300 	mov.w	r3, #0
 8002e7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e86:	4690      	mov	r8, r2
 8002e88:	4699      	mov	r9, r3
 8002e8a:	4623      	mov	r3, r4
 8002e8c:	eb18 0303 	adds.w	r3, r8, r3
 8002e90:	60bb      	str	r3, [r7, #8]
 8002e92:	462b      	mov	r3, r5
 8002e94:	eb49 0303 	adc.w	r3, r9, r3
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	f04f 0200 	mov.w	r2, #0
 8002e9e:	f04f 0300 	mov.w	r3, #0
 8002ea2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002ea6:	4629      	mov	r1, r5
 8002ea8:	024b      	lsls	r3, r1, #9
 8002eaa:	4621      	mov	r1, r4
 8002eac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002eb0:	4621      	mov	r1, r4
 8002eb2:	024a      	lsls	r2, r1, #9
 8002eb4:	4610      	mov	r0, r2
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002eba:	2200      	movs	r2, #0
 8002ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ebe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ec0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002ec4:	f7fd f9e4 	bl	8000290 <__aeabi_uldivmod>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	460b      	mov	r3, r1
 8002ecc:	4613      	mov	r3, r2
 8002ece:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ed0:	e058      	b.n	8002f84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ed2:	4b38      	ldr	r3, [pc, #224]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	099b      	lsrs	r3, r3, #6
 8002ed8:	2200      	movs	r2, #0
 8002eda:	4618      	mov	r0, r3
 8002edc:	4611      	mov	r1, r2
 8002ede:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ee2:	623b      	str	r3, [r7, #32]
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ee8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002eec:	4642      	mov	r2, r8
 8002eee:	464b      	mov	r3, r9
 8002ef0:	f04f 0000 	mov.w	r0, #0
 8002ef4:	f04f 0100 	mov.w	r1, #0
 8002ef8:	0159      	lsls	r1, r3, #5
 8002efa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002efe:	0150      	lsls	r0, r2, #5
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4641      	mov	r1, r8
 8002f06:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f0a:	4649      	mov	r1, r9
 8002f0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f10:	f04f 0200 	mov.w	r2, #0
 8002f14:	f04f 0300 	mov.w	r3, #0
 8002f18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f24:	ebb2 040a 	subs.w	r4, r2, sl
 8002f28:	eb63 050b 	sbc.w	r5, r3, fp
 8002f2c:	f04f 0200 	mov.w	r2, #0
 8002f30:	f04f 0300 	mov.w	r3, #0
 8002f34:	00eb      	lsls	r3, r5, #3
 8002f36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f3a:	00e2      	lsls	r2, r4, #3
 8002f3c:	4614      	mov	r4, r2
 8002f3e:	461d      	mov	r5, r3
 8002f40:	4643      	mov	r3, r8
 8002f42:	18e3      	adds	r3, r4, r3
 8002f44:	603b      	str	r3, [r7, #0]
 8002f46:	464b      	mov	r3, r9
 8002f48:	eb45 0303 	adc.w	r3, r5, r3
 8002f4c:	607b      	str	r3, [r7, #4]
 8002f4e:	f04f 0200 	mov.w	r2, #0
 8002f52:	f04f 0300 	mov.w	r3, #0
 8002f56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f5a:	4629      	mov	r1, r5
 8002f5c:	028b      	lsls	r3, r1, #10
 8002f5e:	4621      	mov	r1, r4
 8002f60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f64:	4621      	mov	r1, r4
 8002f66:	028a      	lsls	r2, r1, #10
 8002f68:	4610      	mov	r0, r2
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f6e:	2200      	movs	r2, #0
 8002f70:	61bb      	str	r3, [r7, #24]
 8002f72:	61fa      	str	r2, [r7, #28]
 8002f74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f78:	f7fd f98a 	bl	8000290 <__aeabi_uldivmod>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	460b      	mov	r3, r1
 8002f80:	4613      	mov	r3, r2
 8002f82:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002f84:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	0c1b      	lsrs	r3, r3, #16
 8002f8a:	f003 0303 	and.w	r3, r3, #3
 8002f8e:	3301      	adds	r3, #1
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002f94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f9e:	e002      	b.n	8002fa6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fa0:	4b05      	ldr	r3, [pc, #20]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002fa2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002fa4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fa6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3750      	adds	r7, #80	@ 0x50
 8002fac:	46bd      	mov	sp, r7
 8002fae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fb2:	bf00      	nop
 8002fb4:	40023800 	.word	0x40023800
 8002fb8:	00f42400 	.word	0x00f42400
 8002fbc:	007a1200 	.word	0x007a1200

08002fc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fc4:	4b03      	ldr	r3, [pc, #12]	@ (8002fd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	20000008 	.word	0x20000008

08002fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fdc:	f7ff fff0 	bl	8002fc0 <HAL_RCC_GetHCLKFreq>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	4b05      	ldr	r3, [pc, #20]	@ (8002ff8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	0a9b      	lsrs	r3, r3, #10
 8002fe8:	f003 0307 	and.w	r3, r3, #7
 8002fec:	4903      	ldr	r1, [pc, #12]	@ (8002ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fee:	5ccb      	ldrb	r3, [r1, r3]
 8002ff0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	40023800 	.word	0x40023800
 8002ffc:	0800ebb0 	.word	0x0800ebb0

08003000 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003004:	f7ff ffdc 	bl	8002fc0 <HAL_RCC_GetHCLKFreq>
 8003008:	4602      	mov	r2, r0
 800300a:	4b05      	ldr	r3, [pc, #20]	@ (8003020 <HAL_RCC_GetPCLK2Freq+0x20>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	0b5b      	lsrs	r3, r3, #13
 8003010:	f003 0307 	and.w	r3, r3, #7
 8003014:	4903      	ldr	r1, [pc, #12]	@ (8003024 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003016:	5ccb      	ldrb	r3, [r1, r3]
 8003018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800301c:	4618      	mov	r0, r3
 800301e:	bd80      	pop	{r7, pc}
 8003020:	40023800 	.word	0x40023800
 8003024:	0800ebb0 	.word	0x0800ebb0

08003028 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d101      	bne.n	800303a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e041      	b.n	80030be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003040:	b2db      	uxtb	r3, r3
 8003042:	2b00      	cmp	r3, #0
 8003044:	d106      	bne.n	8003054 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f7fd ff8c 	bl	8000f6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2202      	movs	r2, #2
 8003058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	3304      	adds	r3, #4
 8003064:	4619      	mov	r1, r3
 8003066:	4610      	mov	r0, r2
 8003068:	f000 faf8 	bl	800365c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b082      	sub	sp, #8
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d101      	bne.n	80030d8 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e041      	b.n	800315c <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d106      	bne.n	80030f2 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 f839 	bl	8003164 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2202      	movs	r2, #2
 80030f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	3304      	adds	r3, #4
 8003102:	4619      	mov	r1, r3
 8003104:	4610      	mov	r0, r2
 8003106:	f000 faa9 	bl	800365c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2201      	movs	r2, #1
 8003126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2201      	movs	r2, #1
 8003136:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2201      	movs	r2, #1
 800313e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2201      	movs	r2, #1
 800314e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2201      	movs	r2, #1
 8003156:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003182:	2300      	movs	r3, #0
 8003184:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d109      	bne.n	80031a0 <HAL_TIM_OC_Start_IT+0x28>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003192:	b2db      	uxtb	r3, r3
 8003194:	2b01      	cmp	r3, #1
 8003196:	bf14      	ite	ne
 8003198:	2301      	movne	r3, #1
 800319a:	2300      	moveq	r3, #0
 800319c:	b2db      	uxtb	r3, r3
 800319e:	e022      	b.n	80031e6 <HAL_TIM_OC_Start_IT+0x6e>
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	2b04      	cmp	r3, #4
 80031a4:	d109      	bne.n	80031ba <HAL_TIM_OC_Start_IT+0x42>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	bf14      	ite	ne
 80031b2:	2301      	movne	r3, #1
 80031b4:	2300      	moveq	r3, #0
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	e015      	b.n	80031e6 <HAL_TIM_OC_Start_IT+0x6e>
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	2b08      	cmp	r3, #8
 80031be:	d109      	bne.n	80031d4 <HAL_TIM_OC_Start_IT+0x5c>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	bf14      	ite	ne
 80031cc:	2301      	movne	r3, #1
 80031ce:	2300      	moveq	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	e008      	b.n	80031e6 <HAL_TIM_OC_Start_IT+0x6e>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b01      	cmp	r3, #1
 80031de:	bf14      	ite	ne
 80031e0:	2301      	movne	r3, #1
 80031e2:	2300      	moveq	r3, #0
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e0b3      	b.n	8003356 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d104      	bne.n	80031fe <HAL_TIM_OC_Start_IT+0x86>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2202      	movs	r2, #2
 80031f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031fc:	e013      	b.n	8003226 <HAL_TIM_OC_Start_IT+0xae>
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	2b04      	cmp	r3, #4
 8003202:	d104      	bne.n	800320e <HAL_TIM_OC_Start_IT+0x96>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2202      	movs	r2, #2
 8003208:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800320c:	e00b      	b.n	8003226 <HAL_TIM_OC_Start_IT+0xae>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	2b08      	cmp	r3, #8
 8003212:	d104      	bne.n	800321e <HAL_TIM_OC_Start_IT+0xa6>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2202      	movs	r2, #2
 8003218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800321c:	e003      	b.n	8003226 <HAL_TIM_OC_Start_IT+0xae>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2202      	movs	r2, #2
 8003222:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	2b0c      	cmp	r3, #12
 800322a:	d841      	bhi.n	80032b0 <HAL_TIM_OC_Start_IT+0x138>
 800322c:	a201      	add	r2, pc, #4	@ (adr r2, 8003234 <HAL_TIM_OC_Start_IT+0xbc>)
 800322e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003232:	bf00      	nop
 8003234:	08003269 	.word	0x08003269
 8003238:	080032b1 	.word	0x080032b1
 800323c:	080032b1 	.word	0x080032b1
 8003240:	080032b1 	.word	0x080032b1
 8003244:	0800327b 	.word	0x0800327b
 8003248:	080032b1 	.word	0x080032b1
 800324c:	080032b1 	.word	0x080032b1
 8003250:	080032b1 	.word	0x080032b1
 8003254:	0800328d 	.word	0x0800328d
 8003258:	080032b1 	.word	0x080032b1
 800325c:	080032b1 	.word	0x080032b1
 8003260:	080032b1 	.word	0x080032b1
 8003264:	0800329f 	.word	0x0800329f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68da      	ldr	r2, [r3, #12]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f042 0202 	orr.w	r2, r2, #2
 8003276:	60da      	str	r2, [r3, #12]
      break;
 8003278:	e01d      	b.n	80032b6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	68da      	ldr	r2, [r3, #12]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f042 0204 	orr.w	r2, r2, #4
 8003288:	60da      	str	r2, [r3, #12]
      break;
 800328a:	e014      	b.n	80032b6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68da      	ldr	r2, [r3, #12]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f042 0208 	orr.w	r2, r2, #8
 800329a:	60da      	str	r2, [r3, #12]
      break;
 800329c:	e00b      	b.n	80032b6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68da      	ldr	r2, [r3, #12]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f042 0210 	orr.w	r2, r2, #16
 80032ac:	60da      	str	r2, [r3, #12]
      break;
 80032ae:	e002      	b.n	80032b6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	73fb      	strb	r3, [r7, #15]
      break;
 80032b4:	bf00      	nop
  }

  if (status == HAL_OK)
 80032b6:	7bfb      	ldrb	r3, [r7, #15]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d14b      	bne.n	8003354 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2201      	movs	r2, #1
 80032c2:	6839      	ldr	r1, [r7, #0]
 80032c4:	4618      	mov	r0, r3
 80032c6:	f000 fbdb 	bl	8003a80 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a24      	ldr	r2, [pc, #144]	@ (8003360 <HAL_TIM_OC_Start_IT+0x1e8>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d107      	bne.n	80032e4 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032e2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003360 <HAL_TIM_OC_Start_IT+0x1e8>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d018      	beq.n	8003320 <HAL_TIM_OC_Start_IT+0x1a8>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032f6:	d013      	beq.n	8003320 <HAL_TIM_OC_Start_IT+0x1a8>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a19      	ldr	r2, [pc, #100]	@ (8003364 <HAL_TIM_OC_Start_IT+0x1ec>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d00e      	beq.n	8003320 <HAL_TIM_OC_Start_IT+0x1a8>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a18      	ldr	r2, [pc, #96]	@ (8003368 <HAL_TIM_OC_Start_IT+0x1f0>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d009      	beq.n	8003320 <HAL_TIM_OC_Start_IT+0x1a8>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a16      	ldr	r2, [pc, #88]	@ (800336c <HAL_TIM_OC_Start_IT+0x1f4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d004      	beq.n	8003320 <HAL_TIM_OC_Start_IT+0x1a8>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a15      	ldr	r2, [pc, #84]	@ (8003370 <HAL_TIM_OC_Start_IT+0x1f8>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d111      	bne.n	8003344 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f003 0307 	and.w	r3, r3, #7
 800332a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	2b06      	cmp	r3, #6
 8003330:	d010      	beq.n	8003354 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f042 0201 	orr.w	r2, r2, #1
 8003340:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003342:	e007      	b.n	8003354 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f042 0201 	orr.w	r2, r2, #1
 8003352:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003354:	7bfb      	ldrb	r3, [r7, #15]
}
 8003356:	4618      	mov	r0, r3
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	40010000 	.word	0x40010000
 8003364:	40000400 	.word	0x40000400
 8003368:	40000800 	.word	0x40000800
 800336c:	40000c00 	.word	0x40000c00
 8003370:	40014000 	.word	0x40014000

08003374 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d020      	beq.n	80033d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d01b      	beq.n	80033d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f06f 0202 	mvn.w	r2, #2
 80033a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2201      	movs	r2, #1
 80033ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	f003 0303 	and.w	r3, r3, #3
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d003      	beq.n	80033c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f000 f92e 	bl	8003620 <HAL_TIM_IC_CaptureCallback>
 80033c4:	e005      	b.n	80033d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7fd f919 	bl	80005fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f000 f931 	bl	8003634 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	f003 0304 	and.w	r3, r3, #4
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d020      	beq.n	8003424 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f003 0304 	and.w	r3, r3, #4
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d01b      	beq.n	8003424 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f06f 0204 	mvn.w	r2, #4
 80033f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2202      	movs	r2, #2
 80033fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003406:	2b00      	cmp	r3, #0
 8003408:	d003      	beq.n	8003412 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f000 f908 	bl	8003620 <HAL_TIM_IC_CaptureCallback>
 8003410:	e005      	b.n	800341e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f7fd f8f3 	bl	80005fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f000 f90b 	bl	8003634 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	f003 0308 	and.w	r3, r3, #8
 800342a:	2b00      	cmp	r3, #0
 800342c:	d020      	beq.n	8003470 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f003 0308 	and.w	r3, r3, #8
 8003434:	2b00      	cmp	r3, #0
 8003436:	d01b      	beq.n	8003470 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f06f 0208 	mvn.w	r2, #8
 8003440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2204      	movs	r2, #4
 8003446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	69db      	ldr	r3, [r3, #28]
 800344e:	f003 0303 	and.w	r3, r3, #3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d003      	beq.n	800345e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 f8e2 	bl	8003620 <HAL_TIM_IC_CaptureCallback>
 800345c:	e005      	b.n	800346a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7fd f8cd 	bl	80005fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f000 f8e5 	bl	8003634 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	f003 0310 	and.w	r3, r3, #16
 8003476:	2b00      	cmp	r3, #0
 8003478:	d020      	beq.n	80034bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f003 0310 	and.w	r3, r3, #16
 8003480:	2b00      	cmp	r3, #0
 8003482:	d01b      	beq.n	80034bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f06f 0210 	mvn.w	r2, #16
 800348c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2208      	movs	r2, #8
 8003492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 f8bc 	bl	8003620 <HAL_TIM_IC_CaptureCallback>
 80034a8:	e005      	b.n	80034b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7fd f8a7 	bl	80005fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f000 f8bf 	bl	8003634 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	f003 0301 	and.w	r3, r3, #1
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00c      	beq.n	80034e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d007      	beq.n	80034e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f06f 0201 	mvn.w	r2, #1
 80034d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 f896 	bl	800360c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00c      	beq.n	8003504 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d007      	beq.n	8003504 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80034fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 faed 	bl	8003ade <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800350a:	2b00      	cmp	r3, #0
 800350c:	d00c      	beq.n	8003528 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003514:	2b00      	cmp	r3, #0
 8003516:	d007      	beq.n	8003528 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 f890 	bl	8003648 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	f003 0320 	and.w	r3, r3, #32
 800352e:	2b00      	cmp	r3, #0
 8003530:	d00c      	beq.n	800354c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f003 0320 	and.w	r3, r3, #32
 8003538:	2b00      	cmp	r3, #0
 800353a:	d007      	beq.n	800354c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f06f 0220 	mvn.w	r2, #32
 8003544:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f000 fabf 	bl	8003aca <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800354c:	bf00      	nop
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003560:	2300      	movs	r3, #0
 8003562:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800356a:	2b01      	cmp	r3, #1
 800356c:	d101      	bne.n	8003572 <HAL_TIM_OC_ConfigChannel+0x1e>
 800356e:	2302      	movs	r3, #2
 8003570:	e048      	b.n	8003604 <HAL_TIM_OC_ConfigChannel+0xb0>
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2b0c      	cmp	r3, #12
 800357e:	d839      	bhi.n	80035f4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8003580:	a201      	add	r2, pc, #4	@ (adr r2, 8003588 <HAL_TIM_OC_ConfigChannel+0x34>)
 8003582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003586:	bf00      	nop
 8003588:	080035bd 	.word	0x080035bd
 800358c:	080035f5 	.word	0x080035f5
 8003590:	080035f5 	.word	0x080035f5
 8003594:	080035f5 	.word	0x080035f5
 8003598:	080035cb 	.word	0x080035cb
 800359c:	080035f5 	.word	0x080035f5
 80035a0:	080035f5 	.word	0x080035f5
 80035a4:	080035f5 	.word	0x080035f5
 80035a8:	080035d9 	.word	0x080035d9
 80035ac:	080035f5 	.word	0x080035f5
 80035b0:	080035f5 	.word	0x080035f5
 80035b4:	080035f5 	.word	0x080035f5
 80035b8:	080035e7 	.word	0x080035e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68b9      	ldr	r1, [r7, #8]
 80035c2:	4618      	mov	r0, r3
 80035c4:	f000 f8d0 	bl	8003768 <TIM_OC1_SetConfig>
      break;
 80035c8:	e017      	b.n	80035fa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68b9      	ldr	r1, [r7, #8]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f000 f92f 	bl	8003834 <TIM_OC2_SetConfig>
      break;
 80035d6:	e010      	b.n	80035fa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68b9      	ldr	r1, [r7, #8]
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 f994 	bl	800390c <TIM_OC3_SetConfig>
      break;
 80035e4:	e009      	b.n	80035fa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68b9      	ldr	r1, [r7, #8]
 80035ec:	4618      	mov	r0, r3
 80035ee:	f000 f9f7 	bl	80039e0 <TIM_OC4_SetConfig>
      break;
 80035f2:	e002      	b.n	80035fa <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	75fb      	strb	r3, [r7, #23]
      break;
 80035f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003602:	7dfb      	ldrb	r3, [r7, #23]
}
 8003604:	4618      	mov	r0, r3
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003614:	bf00      	nop
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800365c:	b480      	push	{r7}
 800365e:	b085      	sub	sp, #20
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	4a37      	ldr	r2, [pc, #220]	@ (800374c <TIM_Base_SetConfig+0xf0>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d00f      	beq.n	8003694 <TIM_Base_SetConfig+0x38>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800367a:	d00b      	beq.n	8003694 <TIM_Base_SetConfig+0x38>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4a34      	ldr	r2, [pc, #208]	@ (8003750 <TIM_Base_SetConfig+0xf4>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d007      	beq.n	8003694 <TIM_Base_SetConfig+0x38>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	4a33      	ldr	r2, [pc, #204]	@ (8003754 <TIM_Base_SetConfig+0xf8>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d003      	beq.n	8003694 <TIM_Base_SetConfig+0x38>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a32      	ldr	r2, [pc, #200]	@ (8003758 <TIM_Base_SetConfig+0xfc>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d108      	bne.n	80036a6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800369a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	68fa      	ldr	r2, [r7, #12]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a28      	ldr	r2, [pc, #160]	@ (800374c <TIM_Base_SetConfig+0xf0>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d01b      	beq.n	80036e6 <TIM_Base_SetConfig+0x8a>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036b4:	d017      	beq.n	80036e6 <TIM_Base_SetConfig+0x8a>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a25      	ldr	r2, [pc, #148]	@ (8003750 <TIM_Base_SetConfig+0xf4>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d013      	beq.n	80036e6 <TIM_Base_SetConfig+0x8a>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a24      	ldr	r2, [pc, #144]	@ (8003754 <TIM_Base_SetConfig+0xf8>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d00f      	beq.n	80036e6 <TIM_Base_SetConfig+0x8a>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a23      	ldr	r2, [pc, #140]	@ (8003758 <TIM_Base_SetConfig+0xfc>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d00b      	beq.n	80036e6 <TIM_Base_SetConfig+0x8a>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a22      	ldr	r2, [pc, #136]	@ (800375c <TIM_Base_SetConfig+0x100>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d007      	beq.n	80036e6 <TIM_Base_SetConfig+0x8a>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a21      	ldr	r2, [pc, #132]	@ (8003760 <TIM_Base_SetConfig+0x104>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d003      	beq.n	80036e6 <TIM_Base_SetConfig+0x8a>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a20      	ldr	r2, [pc, #128]	@ (8003764 <TIM_Base_SetConfig+0x108>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d108      	bne.n	80036f8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	4313      	orrs	r3, r2
 8003704:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	689a      	ldr	r2, [r3, #8]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a0c      	ldr	r2, [pc, #48]	@ (800374c <TIM_Base_SetConfig+0xf0>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d103      	bne.n	8003726 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	691a      	ldr	r2, [r3, #16]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f043 0204 	orr.w	r2, r3, #4
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2201      	movs	r2, #1
 8003736:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	601a      	str	r2, [r3, #0]
}
 800373e:	bf00      	nop
 8003740:	3714      	adds	r7, #20
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	40010000 	.word	0x40010000
 8003750:	40000400 	.word	0x40000400
 8003754:	40000800 	.word	0x40000800
 8003758:	40000c00 	.word	0x40000c00
 800375c:	40014000 	.word	0x40014000
 8003760:	40014400 	.word	0x40014400
 8003764:	40014800 	.word	0x40014800

08003768 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003768:	b480      	push	{r7}
 800376a:	b087      	sub	sp, #28
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	f023 0201 	bic.w	r2, r3, #1
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	699b      	ldr	r3, [r3, #24]
 800378e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003796:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f023 0303 	bic.w	r3, r3, #3
 800379e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	f023 0302 	bic.w	r3, r3, #2
 80037b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a1c      	ldr	r2, [pc, #112]	@ (8003830 <TIM_OC1_SetConfig+0xc8>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d10c      	bne.n	80037de <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	f023 0308 	bic.w	r3, r3, #8
 80037ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	697a      	ldr	r2, [r7, #20]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	f023 0304 	bic.w	r3, r3, #4
 80037dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a13      	ldr	r2, [pc, #76]	@ (8003830 <TIM_OC1_SetConfig+0xc8>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d111      	bne.n	800380a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80037f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	699b      	ldr	r3, [r3, #24]
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	4313      	orrs	r3, r2
 8003808:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68fa      	ldr	r2, [r7, #12]
 8003814:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	697a      	ldr	r2, [r7, #20]
 8003822:	621a      	str	r2, [r3, #32]
}
 8003824:	bf00      	nop
 8003826:	371c      	adds	r7, #28
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr
 8003830:	40010000 	.word	0x40010000

08003834 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003834:	b480      	push	{r7}
 8003836:	b087      	sub	sp, #28
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a1b      	ldr	r3, [r3, #32]
 8003842:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6a1b      	ldr	r3, [r3, #32]
 8003848:	f023 0210 	bic.w	r2, r3, #16
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003862:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800386a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	021b      	lsls	r3, r3, #8
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	4313      	orrs	r3, r2
 8003876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	f023 0320 	bic.w	r3, r3, #32
 800387e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	011b      	lsls	r3, r3, #4
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	4313      	orrs	r3, r2
 800388a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a1e      	ldr	r2, [pc, #120]	@ (8003908 <TIM_OC2_SetConfig+0xd4>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d10d      	bne.n	80038b0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800389a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	697a      	ldr	r2, [r7, #20]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a15      	ldr	r2, [pc, #84]	@ (8003908 <TIM_OC2_SetConfig+0xd4>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d113      	bne.n	80038e0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80038be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80038c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	695b      	ldr	r3, [r3, #20]
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	693a      	ldr	r2, [r7, #16]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	699b      	ldr	r3, [r3, #24]
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	4313      	orrs	r3, r2
 80038de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	621a      	str	r2, [r3, #32]
}
 80038fa:	bf00      	nop
 80038fc:	371c      	adds	r7, #28
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	40010000 	.word	0x40010000

0800390c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800390c:	b480      	push	{r7}
 800390e:	b087      	sub	sp, #28
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a1b      	ldr	r3, [r3, #32]
 8003920:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	69db      	ldr	r3, [r3, #28]
 8003932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800393a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f023 0303 	bic.w	r3, r3, #3
 8003942:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	4313      	orrs	r3, r2
 800394c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003954:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	021b      	lsls	r3, r3, #8
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	4313      	orrs	r3, r2
 8003960:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a1d      	ldr	r2, [pc, #116]	@ (80039dc <TIM_OC3_SetConfig+0xd0>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d10d      	bne.n	8003986 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003970:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	021b      	lsls	r3, r3, #8
 8003978:	697a      	ldr	r2, [r7, #20]
 800397a:	4313      	orrs	r3, r2
 800397c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003984:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a14      	ldr	r2, [pc, #80]	@ (80039dc <TIM_OC3_SetConfig+0xd0>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d113      	bne.n	80039b6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003994:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800399c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	011b      	lsls	r3, r3, #4
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	011b      	lsls	r3, r3, #4
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	621a      	str	r2, [r3, #32]
}
 80039d0:	bf00      	nop
 80039d2:	371c      	adds	r7, #28
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	40010000 	.word	0x40010000

080039e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b087      	sub	sp, #28
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	021b      	lsls	r3, r3, #8
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003a2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	031b      	lsls	r3, r3, #12
 8003a32:	693a      	ldr	r2, [r7, #16]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a10      	ldr	r2, [pc, #64]	@ (8003a7c <TIM_OC4_SetConfig+0x9c>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d109      	bne.n	8003a54 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	019b      	lsls	r3, r3, #6
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	68fa      	ldr	r2, [r7, #12]
 8003a5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	621a      	str	r2, [r3, #32]
}
 8003a6e:	bf00      	nop
 8003a70:	371c      	adds	r7, #28
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	40010000 	.word	0x40010000

08003a80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b087      	sub	sp, #28
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	f003 031f 	and.w	r3, r3, #31
 8003a92:	2201      	movs	r2, #1
 8003a94:	fa02 f303 	lsl.w	r3, r2, r3
 8003a98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6a1a      	ldr	r2, [r3, #32]
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	43db      	mvns	r3, r3
 8003aa2:	401a      	ands	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6a1a      	ldr	r2, [r3, #32]
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	f003 031f 	and.w	r3, r3, #31
 8003ab2:	6879      	ldr	r1, [r7, #4]
 8003ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	621a      	str	r2, [r3, #32]
}
 8003abe:	bf00      	nop
 8003ac0:	371c      	adds	r7, #28
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr

08003aca <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003aca:	b480      	push	{r7}
 8003acc:	b083      	sub	sp, #12
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr

08003ade <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b083      	sub	sp, #12
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003af2:	b580      	push	{r7, lr}
 8003af4:	b082      	sub	sp, #8
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d101      	bne.n	8003b04 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e042      	b.n	8003b8a <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d106      	bne.n	8003b1e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f7fd fa4f 	bl	8000fbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2224      	movs	r2, #36	@ 0x24
 8003b22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	68da      	ldr	r2, [r3, #12]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b34:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 fdee 	bl	8004718 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	691a      	ldr	r2, [r3, #16]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b4a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	695a      	ldr	r2, [r3, #20]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b5a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68da      	ldr	r2, [r3, #12]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b6a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2220      	movs	r2, #32
 8003b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2220      	movs	r2, #32
 8003b7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3708      	adds	r7, #8
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
	...

08003b94 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b08c      	sub	sp, #48	@ 0x30
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2b20      	cmp	r3, #32
 8003bac:	d162      	bne.n	8003c74 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d002      	beq.n	8003bba <HAL_UART_Transmit_DMA+0x26>
 8003bb4:	88fb      	ldrh	r3, [r7, #6]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d101      	bne.n	8003bbe <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e05b      	b.n	8003c76 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8003bbe:	68ba      	ldr	r2, [r7, #8]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	88fa      	ldrh	r2, [r7, #6]
 8003bc8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	88fa      	ldrh	r2, [r7, #6]
 8003bce:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2221      	movs	r2, #33	@ 0x21
 8003bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003be2:	4a27      	ldr	r2, [pc, #156]	@ (8003c80 <HAL_UART_Transmit_DMA+0xec>)
 8003be4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bea:	4a26      	ldr	r2, [pc, #152]	@ (8003c84 <HAL_UART_Transmit_DMA+0xf0>)
 8003bec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf2:	4a25      	ldr	r2, [pc, #148]	@ (8003c88 <HAL_UART_Transmit_DMA+0xf4>)
 8003bf4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003bfe:	f107 0308 	add.w	r3, r7, #8
 8003c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c0a:	6819      	ldr	r1, [r3, #0]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	3304      	adds	r3, #4
 8003c12:	461a      	mov	r2, r3
 8003c14:	88fb      	ldrh	r3, [r7, #6]
 8003c16:	f7fd ff3b 	bl	8001a90 <HAL_DMA_Start_IT>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d008      	beq.n	8003c32 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2210      	movs	r2, #16
 8003c24:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2220      	movs	r2, #32
 8003c2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e021      	b.n	8003c76 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c3a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	3314      	adds	r3, #20
 8003c42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	e853 3f00 	ldrex	r3, [r3]
 8003c4a:	617b      	str	r3, [r7, #20]
   return(result);
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	3314      	adds	r3, #20
 8003c5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c5c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c60:	6a39      	ldr	r1, [r7, #32]
 8003c62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c64:	e841 2300 	strex	r3, r2, [r1]
 8003c68:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d1e5      	bne.n	8003c3c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	e000      	b.n	8003c76 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8003c74:	2302      	movs	r3, #2
  }
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3730      	adds	r7, #48	@ 0x30
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	08004249 	.word	0x08004249
 8003c84:	080042e3 	.word	0x080042e3
 8003c88:	080042ff 	.word	0x080042ff

08003c8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b0ba      	sub	sp, #232	@ 0xe8
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003cbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cc2:	f003 030f 	and.w	r3, r3, #15
 8003cc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003cca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d10f      	bne.n	8003cf2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cd6:	f003 0320 	and.w	r3, r3, #32
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d009      	beq.n	8003cf2 <HAL_UART_IRQHandler+0x66>
 8003cde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ce2:	f003 0320 	and.w	r3, r3, #32
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d003      	beq.n	8003cf2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f000 fc55 	bl	800459a <UART_Receive_IT>
      return;
 8003cf0:	e273      	b.n	80041da <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003cf2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	f000 80de 	beq.w	8003eb8 <HAL_UART_IRQHandler+0x22c>
 8003cfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d00:	f003 0301 	and.w	r3, r3, #1
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d106      	bne.n	8003d16 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d0c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f000 80d1 	beq.w	8003eb8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003d16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00b      	beq.n	8003d3a <HAL_UART_IRQHandler+0xae>
 8003d22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d005      	beq.n	8003d3a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d32:	f043 0201 	orr.w	r2, r3, #1
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d3e:	f003 0304 	and.w	r3, r3, #4
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00b      	beq.n	8003d5e <HAL_UART_IRQHandler+0xd2>
 8003d46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d4a:	f003 0301 	and.w	r3, r3, #1
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d005      	beq.n	8003d5e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d56:	f043 0202 	orr.w	r2, r3, #2
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00b      	beq.n	8003d82 <HAL_UART_IRQHandler+0xf6>
 8003d6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d005      	beq.n	8003d82 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d7a:	f043 0204 	orr.w	r2, r3, #4
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d86:	f003 0308 	and.w	r3, r3, #8
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d011      	beq.n	8003db2 <HAL_UART_IRQHandler+0x126>
 8003d8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d92:	f003 0320 	and.w	r3, r3, #32
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d105      	bne.n	8003da6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003d9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d005      	beq.n	8003db2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003daa:	f043 0208 	orr.w	r2, r3, #8
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f000 820a 	beq.w	80041d0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dc0:	f003 0320 	and.w	r3, r3, #32
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d008      	beq.n	8003dda <HAL_UART_IRQHandler+0x14e>
 8003dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dcc:	f003 0320 	and.w	r3, r3, #32
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d002      	beq.n	8003dda <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f000 fbe0 	bl	800459a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	695b      	ldr	r3, [r3, #20]
 8003de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de4:	2b40      	cmp	r3, #64	@ 0x40
 8003de6:	bf0c      	ite	eq
 8003de8:	2301      	moveq	r3, #1
 8003dea:	2300      	movne	r3, #0
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df6:	f003 0308 	and.w	r3, r3, #8
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d103      	bne.n	8003e06 <HAL_UART_IRQHandler+0x17a>
 8003dfe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d04f      	beq.n	8003ea6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f000 faeb 	bl	80043e2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e16:	2b40      	cmp	r3, #64	@ 0x40
 8003e18:	d141      	bne.n	8003e9e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	3314      	adds	r3, #20
 8003e20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e28:	e853 3f00 	ldrex	r3, [r3]
 8003e2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003e30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	3314      	adds	r3, #20
 8003e42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003e46:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003e4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003e52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003e56:	e841 2300 	strex	r3, r2, [r1]
 8003e5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003e5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1d9      	bne.n	8003e1a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d013      	beq.n	8003e96 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e72:	4a8a      	ldr	r2, [pc, #552]	@ (800409c <HAL_UART_IRQHandler+0x410>)
 8003e74:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7fd fed0 	bl	8001c20 <HAL_DMA_Abort_IT>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d016      	beq.n	8003eb4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003e90:	4610      	mov	r0, r2
 8003e92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e94:	e00e      	b.n	8003eb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 f9c0 	bl	800421c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e9c:	e00a      	b.n	8003eb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 f9bc 	bl	800421c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ea4:	e006      	b.n	8003eb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 f9b8 	bl	800421c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003eb2:	e18d      	b.n	80041d0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003eb4:	bf00      	nop
    return;
 8003eb6:	e18b      	b.n	80041d0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	f040 8167 	bne.w	8004190 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ec6:	f003 0310 	and.w	r3, r3, #16
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f000 8160 	beq.w	8004190 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003ed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ed4:	f003 0310 	and.w	r3, r3, #16
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	f000 8159 	beq.w	8004190 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ede:	2300      	movs	r3, #0
 8003ee0:	60bb      	str	r3, [r7, #8]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	60bb      	str	r3, [r7, #8]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	60bb      	str	r3, [r7, #8]
 8003ef2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003efe:	2b40      	cmp	r3, #64	@ 0x40
 8003f00:	f040 80ce 	bne.w	80040a0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003f10:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f000 80a9 	beq.w	800406c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f22:	429a      	cmp	r2, r3
 8003f24:	f080 80a2 	bcs.w	800406c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f2e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f3a:	f000 8088 	beq.w	800404e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	330c      	adds	r3, #12
 8003f44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003f4c:	e853 3f00 	ldrex	r3, [r3]
 8003f50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003f54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003f58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	330c      	adds	r3, #12
 8003f66:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003f6a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003f6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f72:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003f76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003f7a:	e841 2300 	strex	r3, r2, [r1]
 8003f7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003f82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d1d9      	bne.n	8003f3e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	3314      	adds	r3, #20
 8003f90:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f94:	e853 3f00 	ldrex	r3, [r3]
 8003f98:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003f9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003f9c:	f023 0301 	bic.w	r3, r3, #1
 8003fa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	3314      	adds	r3, #20
 8003faa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003fae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003fb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003fb6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003fba:	e841 2300 	strex	r3, r2, [r1]
 8003fbe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003fc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1e1      	bne.n	8003f8a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	3314      	adds	r3, #20
 8003fcc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003fd0:	e853 3f00 	ldrex	r3, [r3]
 8003fd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003fd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003fd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	3314      	adds	r3, #20
 8003fe6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003fea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003fec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003ff0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003ff2:	e841 2300 	strex	r3, r2, [r1]
 8003ff6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003ff8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1e3      	bne.n	8003fc6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2220      	movs	r2, #32
 8004002:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	330c      	adds	r3, #12
 8004012:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004014:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004016:	e853 3f00 	ldrex	r3, [r3]
 800401a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800401c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800401e:	f023 0310 	bic.w	r3, r3, #16
 8004022:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	330c      	adds	r3, #12
 800402c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004030:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004032:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004034:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004036:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004038:	e841 2300 	strex	r3, r2, [r1]
 800403c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800403e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1e3      	bne.n	800400c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004048:	4618      	mov	r0, r3
 800404a:	f7fd fd79 	bl	8001b40 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2202      	movs	r2, #2
 8004052:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800405c:	b29b      	uxth	r3, r3
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	b29b      	uxth	r3, r3
 8004062:	4619      	mov	r1, r3
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f8e3 	bl	8004230 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800406a:	e0b3      	b.n	80041d4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004070:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004074:	429a      	cmp	r2, r3
 8004076:	f040 80ad 	bne.w	80041d4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800407e:	69db      	ldr	r3, [r3, #28]
 8004080:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004084:	f040 80a6 	bne.w	80041d4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2202      	movs	r2, #2
 800408c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004092:	4619      	mov	r1, r3
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 f8cb 	bl	8004230 <HAL_UARTEx_RxEventCallback>
      return;
 800409a:	e09b      	b.n	80041d4 <HAL_UART_IRQHandler+0x548>
 800409c:	080044a9 	.word	0x080044a9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f000 808e 	beq.w	80041d8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80040bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	f000 8089 	beq.w	80041d8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	330c      	adds	r3, #12
 80040cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040d0:	e853 3f00 	ldrex	r3, [r3]
 80040d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80040d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80040dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	330c      	adds	r3, #12
 80040e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80040ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80040ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040f2:	e841 2300 	strex	r3, r2, [r1]
 80040f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80040f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1e3      	bne.n	80040c6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	3314      	adds	r3, #20
 8004104:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004108:	e853 3f00 	ldrex	r3, [r3]
 800410c:	623b      	str	r3, [r7, #32]
   return(result);
 800410e:	6a3b      	ldr	r3, [r7, #32]
 8004110:	f023 0301 	bic.w	r3, r3, #1
 8004114:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	3314      	adds	r3, #20
 800411e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004122:	633a      	str	r2, [r7, #48]	@ 0x30
 8004124:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004126:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004128:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800412a:	e841 2300 	strex	r3, r2, [r1]
 800412e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1e3      	bne.n	80040fe <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2220      	movs	r2, #32
 800413a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	330c      	adds	r3, #12
 800414a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	e853 3f00 	ldrex	r3, [r3]
 8004152:	60fb      	str	r3, [r7, #12]
   return(result);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f023 0310 	bic.w	r3, r3, #16
 800415a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	330c      	adds	r3, #12
 8004164:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004168:	61fa      	str	r2, [r7, #28]
 800416a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800416c:	69b9      	ldr	r1, [r7, #24]
 800416e:	69fa      	ldr	r2, [r7, #28]
 8004170:	e841 2300 	strex	r3, r2, [r1]
 8004174:	617b      	str	r3, [r7, #20]
   return(result);
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d1e3      	bne.n	8004144 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2202      	movs	r2, #2
 8004180:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004182:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004186:	4619      	mov	r1, r3
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f000 f851 	bl	8004230 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800418e:	e023      	b.n	80041d8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004198:	2b00      	cmp	r3, #0
 800419a:	d009      	beq.n	80041b0 <HAL_UART_IRQHandler+0x524>
 800419c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d003      	beq.n	80041b0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f000 f98e 	bl	80044ca <UART_Transmit_IT>
    return;
 80041ae:	e014      	b.n	80041da <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80041b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00e      	beq.n	80041da <HAL_UART_IRQHandler+0x54e>
 80041bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d008      	beq.n	80041da <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 f9ce 	bl	800456a <UART_EndTransmit_IT>
    return;
 80041ce:	e004      	b.n	80041da <HAL_UART_IRQHandler+0x54e>
    return;
 80041d0:	bf00      	nop
 80041d2:	e002      	b.n	80041da <HAL_UART_IRQHandler+0x54e>
      return;
 80041d4:	bf00      	nop
 80041d6:	e000      	b.n	80041da <HAL_UART_IRQHandler+0x54e>
      return;
 80041d8:	bf00      	nop
  }
}
 80041da:	37e8      	adds	r7, #232	@ 0xe8
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	460b      	mov	r3, r1
 800423a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b090      	sub	sp, #64	@ 0x40
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004254:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004260:	2b00      	cmp	r3, #0
 8004262:	d137      	bne.n	80042d4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004266:	2200      	movs	r2, #0
 8004268:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800426a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	3314      	adds	r3, #20
 8004270:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004274:	e853 3f00 	ldrex	r3, [r3]
 8004278:	623b      	str	r3, [r7, #32]
   return(result);
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004280:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	3314      	adds	r3, #20
 8004288:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800428a:	633a      	str	r2, [r7, #48]	@ 0x30
 800428c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800428e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004290:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004292:	e841 2300 	strex	r3, r2, [r1]
 8004296:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800429a:	2b00      	cmp	r3, #0
 800429c:	d1e5      	bne.n	800426a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800429e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	330c      	adds	r3, #12
 80042a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	e853 3f00 	ldrex	r3, [r3]
 80042ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80042b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	330c      	adds	r3, #12
 80042bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80042be:	61fa      	str	r2, [r7, #28]
 80042c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c2:	69b9      	ldr	r1, [r7, #24]
 80042c4:	69fa      	ldr	r2, [r7, #28]
 80042c6:	e841 2300 	strex	r3, r2, [r1]
 80042ca:	617b      	str	r3, [r7, #20]
   return(result);
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d1e5      	bne.n	800429e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80042d2:	e002      	b.n	80042da <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80042d4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80042d6:	f7ff ff83 	bl	80041e0 <HAL_UART_TxCpltCallback>
}
 80042da:	bf00      	nop
 80042dc:	3740      	adds	r7, #64	@ 0x40
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	b084      	sub	sp, #16
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ee:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f7ff ff7f 	bl	80041f4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042f6:	bf00      	nop
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b084      	sub	sp, #16
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004306:	2300      	movs	r3, #0
 8004308:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800430e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800431a:	2b80      	cmp	r3, #128	@ 0x80
 800431c:	bf0c      	ite	eq
 800431e:	2301      	moveq	r3, #1
 8004320:	2300      	movne	r3, #0
 8004322:	b2db      	uxtb	r3, r3
 8004324:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b21      	cmp	r3, #33	@ 0x21
 8004330:	d108      	bne.n	8004344 <UART_DMAError+0x46>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d005      	beq.n	8004344 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2200      	movs	r2, #0
 800433c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800433e:	68b8      	ldr	r0, [r7, #8]
 8004340:	f000 f827 	bl	8004392 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800434e:	2b40      	cmp	r3, #64	@ 0x40
 8004350:	bf0c      	ite	eq
 8004352:	2301      	moveq	r3, #1
 8004354:	2300      	movne	r3, #0
 8004356:	b2db      	uxtb	r3, r3
 8004358:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b22      	cmp	r3, #34	@ 0x22
 8004364:	d108      	bne.n	8004378 <UART_DMAError+0x7a>
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d005      	beq.n	8004378 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	2200      	movs	r2, #0
 8004370:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004372:	68b8      	ldr	r0, [r7, #8]
 8004374:	f000 f835 	bl	80043e2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800437c:	f043 0210 	orr.w	r2, r3, #16
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004384:	68b8      	ldr	r0, [r7, #8]
 8004386:	f7ff ff49 	bl	800421c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800438a:	bf00      	nop
 800438c:	3710      	adds	r7, #16
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}

08004392 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004392:	b480      	push	{r7}
 8004394:	b089      	sub	sp, #36	@ 0x24
 8004396:	af00      	add	r7, sp, #0
 8004398:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	330c      	adds	r3, #12
 80043a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	e853 3f00 	ldrex	r3, [r3]
 80043a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80043b0:	61fb      	str	r3, [r7, #28]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	330c      	adds	r3, #12
 80043b8:	69fa      	ldr	r2, [r7, #28]
 80043ba:	61ba      	str	r2, [r7, #24]
 80043bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043be:	6979      	ldr	r1, [r7, #20]
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	e841 2300 	strex	r3, r2, [r1]
 80043c6:	613b      	str	r3, [r7, #16]
   return(result);
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1e5      	bne.n	800439a <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2220      	movs	r2, #32
 80043d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80043d6:	bf00      	nop
 80043d8:	3724      	adds	r7, #36	@ 0x24
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr

080043e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b095      	sub	sp, #84	@ 0x54
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	330c      	adds	r3, #12
 80043f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043f4:	e853 3f00 	ldrex	r3, [r3]
 80043f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004400:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	330c      	adds	r3, #12
 8004408:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800440a:	643a      	str	r2, [r7, #64]	@ 0x40
 800440c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004410:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004412:	e841 2300 	strex	r3, r2, [r1]
 8004416:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1e5      	bne.n	80043ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	3314      	adds	r3, #20
 8004424:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004426:	6a3b      	ldr	r3, [r7, #32]
 8004428:	e853 3f00 	ldrex	r3, [r3]
 800442c:	61fb      	str	r3, [r7, #28]
   return(result);
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	f023 0301 	bic.w	r3, r3, #1
 8004434:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	3314      	adds	r3, #20
 800443c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800443e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004440:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004442:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004444:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004446:	e841 2300 	strex	r3, r2, [r1]
 800444a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800444c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1e5      	bne.n	800441e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004456:	2b01      	cmp	r3, #1
 8004458:	d119      	bne.n	800448e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	330c      	adds	r3, #12
 8004460:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	e853 3f00 	ldrex	r3, [r3]
 8004468:	60bb      	str	r3, [r7, #8]
   return(result);
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	f023 0310 	bic.w	r3, r3, #16
 8004470:	647b      	str	r3, [r7, #68]	@ 0x44
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	330c      	adds	r3, #12
 8004478:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800447a:	61ba      	str	r2, [r7, #24]
 800447c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447e:	6979      	ldr	r1, [r7, #20]
 8004480:	69ba      	ldr	r2, [r7, #24]
 8004482:	e841 2300 	strex	r3, r2, [r1]
 8004486:	613b      	str	r3, [r7, #16]
   return(result);
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d1e5      	bne.n	800445a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2220      	movs	r2, #32
 8004492:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800449c:	bf00      	nop
 800449e:	3754      	adds	r7, #84	@ 0x54
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80044bc:	68f8      	ldr	r0, [r7, #12]
 80044be:	f7ff fead 	bl	800421c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044c2:	bf00      	nop
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b085      	sub	sp, #20
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b21      	cmp	r3, #33	@ 0x21
 80044dc:	d13e      	bne.n	800455c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044e6:	d114      	bne.n	8004512 <UART_Transmit_IT+0x48>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d110      	bne.n	8004512 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6a1b      	ldr	r3, [r3, #32]
 80044f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	881b      	ldrh	r3, [r3, #0]
 80044fa:	461a      	mov	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004504:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a1b      	ldr	r3, [r3, #32]
 800450a:	1c9a      	adds	r2, r3, #2
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	621a      	str	r2, [r3, #32]
 8004510:	e008      	b.n	8004524 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	1c59      	adds	r1, r3, #1
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	6211      	str	r1, [r2, #32]
 800451c:	781a      	ldrb	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004528:	b29b      	uxth	r3, r3
 800452a:	3b01      	subs	r3, #1
 800452c:	b29b      	uxth	r3, r3
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	4619      	mov	r1, r3
 8004532:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004534:	2b00      	cmp	r3, #0
 8004536:	d10f      	bne.n	8004558 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68da      	ldr	r2, [r3, #12]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004546:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68da      	ldr	r2, [r3, #12]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004556:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004558:	2300      	movs	r3, #0
 800455a:	e000      	b.n	800455e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800455c:	2302      	movs	r3, #2
  }
}
 800455e:	4618      	mov	r0, r3
 8004560:	3714      	adds	r7, #20
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr

0800456a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b082      	sub	sp, #8
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68da      	ldr	r2, [r3, #12]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004580:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2220      	movs	r2, #32
 8004586:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f7ff fe28 	bl	80041e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}

0800459a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800459a:	b580      	push	{r7, lr}
 800459c:	b08c      	sub	sp, #48	@ 0x30
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80045a2:	2300      	movs	r3, #0
 80045a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80045a6:	2300      	movs	r3, #0
 80045a8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b22      	cmp	r3, #34	@ 0x22
 80045b4:	f040 80aa 	bne.w	800470c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045c0:	d115      	bne.n	80045ee <UART_Receive_IT+0x54>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d111      	bne.n	80045ee <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ce:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045dc:	b29a      	uxth	r2, r3
 80045de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e6:	1c9a      	adds	r2, r3, #2
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80045ec:	e024      	b.n	8004638 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045fc:	d007      	beq.n	800460e <UART_Receive_IT+0x74>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d10a      	bne.n	800461c <UART_Receive_IT+0x82>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d106      	bne.n	800461c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	b2da      	uxtb	r2, r3
 8004616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004618:	701a      	strb	r2, [r3, #0]
 800461a:	e008      	b.n	800462e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	b2db      	uxtb	r3, r3
 8004624:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004628:	b2da      	uxtb	r2, r3
 800462a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800462c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004632:	1c5a      	adds	r2, r3, #1
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800463c:	b29b      	uxth	r3, r3
 800463e:	3b01      	subs	r3, #1
 8004640:	b29b      	uxth	r3, r3
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	4619      	mov	r1, r3
 8004646:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004648:	2b00      	cmp	r3, #0
 800464a:	d15d      	bne.n	8004708 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68da      	ldr	r2, [r3, #12]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 0220 	bic.w	r2, r2, #32
 800465a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	68da      	ldr	r2, [r3, #12]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800466a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	695a      	ldr	r2, [r3, #20]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f022 0201 	bic.w	r2, r2, #1
 800467a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2220      	movs	r2, #32
 8004680:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468e:	2b01      	cmp	r3, #1
 8004690:	d135      	bne.n	80046fe <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	330c      	adds	r3, #12
 800469e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	e853 3f00 	ldrex	r3, [r3]
 80046a6:	613b      	str	r3, [r7, #16]
   return(result);
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	f023 0310 	bic.w	r3, r3, #16
 80046ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	330c      	adds	r3, #12
 80046b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b8:	623a      	str	r2, [r7, #32]
 80046ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046bc:	69f9      	ldr	r1, [r7, #28]
 80046be:	6a3a      	ldr	r2, [r7, #32]
 80046c0:	e841 2300 	strex	r3, r2, [r1]
 80046c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1e5      	bne.n	8004698 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0310 	and.w	r3, r3, #16
 80046d6:	2b10      	cmp	r3, #16
 80046d8:	d10a      	bne.n	80046f0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046da:	2300      	movs	r3, #0
 80046dc:	60fb      	str	r3, [r7, #12]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	60fb      	str	r3, [r7, #12]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	60fb      	str	r3, [r7, #12]
 80046ee:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80046f4:	4619      	mov	r1, r3
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f7ff fd9a 	bl	8004230 <HAL_UARTEx_RxEventCallback>
 80046fc:	e002      	b.n	8004704 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7ff fd82 	bl	8004208 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004704:	2300      	movs	r3, #0
 8004706:	e002      	b.n	800470e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004708:	2300      	movs	r3, #0
 800470a:	e000      	b.n	800470e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800470c:	2302      	movs	r3, #2
  }
}
 800470e:	4618      	mov	r0, r3
 8004710:	3730      	adds	r7, #48	@ 0x30
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
	...

08004718 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800471c:	b0c0      	sub	sp, #256	@ 0x100
 800471e:	af00      	add	r7, sp, #0
 8004720:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004734:	68d9      	ldr	r1, [r3, #12]
 8004736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	ea40 0301 	orr.w	r3, r0, r1
 8004740:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004746:	689a      	ldr	r2, [r3, #8]
 8004748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	431a      	orrs	r2, r3
 8004750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004754:	695b      	ldr	r3, [r3, #20]
 8004756:	431a      	orrs	r2, r3
 8004758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800475c:	69db      	ldr	r3, [r3, #28]
 800475e:	4313      	orrs	r3, r2
 8004760:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004770:	f021 010c 	bic.w	r1, r1, #12
 8004774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800477e:	430b      	orrs	r3, r1
 8004780:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800478e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004792:	6999      	ldr	r1, [r3, #24]
 8004794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	ea40 0301 	orr.w	r3, r0, r1
 800479e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	4b8f      	ldr	r3, [pc, #572]	@ (80049e4 <UART_SetConfig+0x2cc>)
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d005      	beq.n	80047b8 <UART_SetConfig+0xa0>
 80047ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	4b8d      	ldr	r3, [pc, #564]	@ (80049e8 <UART_SetConfig+0x2d0>)
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d104      	bne.n	80047c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80047b8:	f7fe fc22 	bl	8003000 <HAL_RCC_GetPCLK2Freq>
 80047bc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80047c0:	e003      	b.n	80047ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80047c2:	f7fe fc09 	bl	8002fd8 <HAL_RCC_GetPCLK1Freq>
 80047c6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ce:	69db      	ldr	r3, [r3, #28]
 80047d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047d4:	f040 810c 	bne.w	80049f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047dc:	2200      	movs	r2, #0
 80047de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80047e2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80047e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80047ea:	4622      	mov	r2, r4
 80047ec:	462b      	mov	r3, r5
 80047ee:	1891      	adds	r1, r2, r2
 80047f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80047f2:	415b      	adcs	r3, r3
 80047f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80047fa:	4621      	mov	r1, r4
 80047fc:	eb12 0801 	adds.w	r8, r2, r1
 8004800:	4629      	mov	r1, r5
 8004802:	eb43 0901 	adc.w	r9, r3, r1
 8004806:	f04f 0200 	mov.w	r2, #0
 800480a:	f04f 0300 	mov.w	r3, #0
 800480e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004812:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004816:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800481a:	4690      	mov	r8, r2
 800481c:	4699      	mov	r9, r3
 800481e:	4623      	mov	r3, r4
 8004820:	eb18 0303 	adds.w	r3, r8, r3
 8004824:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004828:	462b      	mov	r3, r5
 800482a:	eb49 0303 	adc.w	r3, r9, r3
 800482e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800483e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004842:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004846:	460b      	mov	r3, r1
 8004848:	18db      	adds	r3, r3, r3
 800484a:	653b      	str	r3, [r7, #80]	@ 0x50
 800484c:	4613      	mov	r3, r2
 800484e:	eb42 0303 	adc.w	r3, r2, r3
 8004852:	657b      	str	r3, [r7, #84]	@ 0x54
 8004854:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004858:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800485c:	f7fb fd18 	bl	8000290 <__aeabi_uldivmod>
 8004860:	4602      	mov	r2, r0
 8004862:	460b      	mov	r3, r1
 8004864:	4b61      	ldr	r3, [pc, #388]	@ (80049ec <UART_SetConfig+0x2d4>)
 8004866:	fba3 2302 	umull	r2, r3, r3, r2
 800486a:	095b      	lsrs	r3, r3, #5
 800486c:	011c      	lsls	r4, r3, #4
 800486e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004872:	2200      	movs	r2, #0
 8004874:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004878:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800487c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004880:	4642      	mov	r2, r8
 8004882:	464b      	mov	r3, r9
 8004884:	1891      	adds	r1, r2, r2
 8004886:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004888:	415b      	adcs	r3, r3
 800488a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800488c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004890:	4641      	mov	r1, r8
 8004892:	eb12 0a01 	adds.w	sl, r2, r1
 8004896:	4649      	mov	r1, r9
 8004898:	eb43 0b01 	adc.w	fp, r3, r1
 800489c:	f04f 0200 	mov.w	r2, #0
 80048a0:	f04f 0300 	mov.w	r3, #0
 80048a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80048a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80048ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80048b0:	4692      	mov	sl, r2
 80048b2:	469b      	mov	fp, r3
 80048b4:	4643      	mov	r3, r8
 80048b6:	eb1a 0303 	adds.w	r3, sl, r3
 80048ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80048be:	464b      	mov	r3, r9
 80048c0:	eb4b 0303 	adc.w	r3, fp, r3
 80048c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80048c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80048d4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80048d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80048dc:	460b      	mov	r3, r1
 80048de:	18db      	adds	r3, r3, r3
 80048e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80048e2:	4613      	mov	r3, r2
 80048e4:	eb42 0303 	adc.w	r3, r2, r3
 80048e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80048ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80048ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80048f2:	f7fb fccd 	bl	8000290 <__aeabi_uldivmod>
 80048f6:	4602      	mov	r2, r0
 80048f8:	460b      	mov	r3, r1
 80048fa:	4611      	mov	r1, r2
 80048fc:	4b3b      	ldr	r3, [pc, #236]	@ (80049ec <UART_SetConfig+0x2d4>)
 80048fe:	fba3 2301 	umull	r2, r3, r3, r1
 8004902:	095b      	lsrs	r3, r3, #5
 8004904:	2264      	movs	r2, #100	@ 0x64
 8004906:	fb02 f303 	mul.w	r3, r2, r3
 800490a:	1acb      	subs	r3, r1, r3
 800490c:	00db      	lsls	r3, r3, #3
 800490e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004912:	4b36      	ldr	r3, [pc, #216]	@ (80049ec <UART_SetConfig+0x2d4>)
 8004914:	fba3 2302 	umull	r2, r3, r3, r2
 8004918:	095b      	lsrs	r3, r3, #5
 800491a:	005b      	lsls	r3, r3, #1
 800491c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004920:	441c      	add	r4, r3
 8004922:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004926:	2200      	movs	r2, #0
 8004928:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800492c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004930:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004934:	4642      	mov	r2, r8
 8004936:	464b      	mov	r3, r9
 8004938:	1891      	adds	r1, r2, r2
 800493a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800493c:	415b      	adcs	r3, r3
 800493e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004940:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004944:	4641      	mov	r1, r8
 8004946:	1851      	adds	r1, r2, r1
 8004948:	6339      	str	r1, [r7, #48]	@ 0x30
 800494a:	4649      	mov	r1, r9
 800494c:	414b      	adcs	r3, r1
 800494e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004950:	f04f 0200 	mov.w	r2, #0
 8004954:	f04f 0300 	mov.w	r3, #0
 8004958:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800495c:	4659      	mov	r1, fp
 800495e:	00cb      	lsls	r3, r1, #3
 8004960:	4651      	mov	r1, sl
 8004962:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004966:	4651      	mov	r1, sl
 8004968:	00ca      	lsls	r2, r1, #3
 800496a:	4610      	mov	r0, r2
 800496c:	4619      	mov	r1, r3
 800496e:	4603      	mov	r3, r0
 8004970:	4642      	mov	r2, r8
 8004972:	189b      	adds	r3, r3, r2
 8004974:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004978:	464b      	mov	r3, r9
 800497a:	460a      	mov	r2, r1
 800497c:	eb42 0303 	adc.w	r3, r2, r3
 8004980:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004990:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004994:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004998:	460b      	mov	r3, r1
 800499a:	18db      	adds	r3, r3, r3
 800499c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800499e:	4613      	mov	r3, r2
 80049a0:	eb42 0303 	adc.w	r3, r2, r3
 80049a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80049aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80049ae:	f7fb fc6f 	bl	8000290 <__aeabi_uldivmod>
 80049b2:	4602      	mov	r2, r0
 80049b4:	460b      	mov	r3, r1
 80049b6:	4b0d      	ldr	r3, [pc, #52]	@ (80049ec <UART_SetConfig+0x2d4>)
 80049b8:	fba3 1302 	umull	r1, r3, r3, r2
 80049bc:	095b      	lsrs	r3, r3, #5
 80049be:	2164      	movs	r1, #100	@ 0x64
 80049c0:	fb01 f303 	mul.w	r3, r1, r3
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	00db      	lsls	r3, r3, #3
 80049c8:	3332      	adds	r3, #50	@ 0x32
 80049ca:	4a08      	ldr	r2, [pc, #32]	@ (80049ec <UART_SetConfig+0x2d4>)
 80049cc:	fba2 2303 	umull	r2, r3, r2, r3
 80049d0:	095b      	lsrs	r3, r3, #5
 80049d2:	f003 0207 	and.w	r2, r3, #7
 80049d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4422      	add	r2, r4
 80049de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80049e0:	e106      	b.n	8004bf0 <UART_SetConfig+0x4d8>
 80049e2:	bf00      	nop
 80049e4:	40011000 	.word	0x40011000
 80049e8:	40011400 	.word	0x40011400
 80049ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049f4:	2200      	movs	r2, #0
 80049f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80049fa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80049fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004a02:	4642      	mov	r2, r8
 8004a04:	464b      	mov	r3, r9
 8004a06:	1891      	adds	r1, r2, r2
 8004a08:	6239      	str	r1, [r7, #32]
 8004a0a:	415b      	adcs	r3, r3
 8004a0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004a12:	4641      	mov	r1, r8
 8004a14:	1854      	adds	r4, r2, r1
 8004a16:	4649      	mov	r1, r9
 8004a18:	eb43 0501 	adc.w	r5, r3, r1
 8004a1c:	f04f 0200 	mov.w	r2, #0
 8004a20:	f04f 0300 	mov.w	r3, #0
 8004a24:	00eb      	lsls	r3, r5, #3
 8004a26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a2a:	00e2      	lsls	r2, r4, #3
 8004a2c:	4614      	mov	r4, r2
 8004a2e:	461d      	mov	r5, r3
 8004a30:	4643      	mov	r3, r8
 8004a32:	18e3      	adds	r3, r4, r3
 8004a34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a38:	464b      	mov	r3, r9
 8004a3a:	eb45 0303 	adc.w	r3, r5, r3
 8004a3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a4e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a52:	f04f 0200 	mov.w	r2, #0
 8004a56:	f04f 0300 	mov.w	r3, #0
 8004a5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004a5e:	4629      	mov	r1, r5
 8004a60:	008b      	lsls	r3, r1, #2
 8004a62:	4621      	mov	r1, r4
 8004a64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a68:	4621      	mov	r1, r4
 8004a6a:	008a      	lsls	r2, r1, #2
 8004a6c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004a70:	f7fb fc0e 	bl	8000290 <__aeabi_uldivmod>
 8004a74:	4602      	mov	r2, r0
 8004a76:	460b      	mov	r3, r1
 8004a78:	4b60      	ldr	r3, [pc, #384]	@ (8004bfc <UART_SetConfig+0x4e4>)
 8004a7a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a7e:	095b      	lsrs	r3, r3, #5
 8004a80:	011c      	lsls	r4, r3, #4
 8004a82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a86:	2200      	movs	r2, #0
 8004a88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a8c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004a90:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004a94:	4642      	mov	r2, r8
 8004a96:	464b      	mov	r3, r9
 8004a98:	1891      	adds	r1, r2, r2
 8004a9a:	61b9      	str	r1, [r7, #24]
 8004a9c:	415b      	adcs	r3, r3
 8004a9e:	61fb      	str	r3, [r7, #28]
 8004aa0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004aa4:	4641      	mov	r1, r8
 8004aa6:	1851      	adds	r1, r2, r1
 8004aa8:	6139      	str	r1, [r7, #16]
 8004aaa:	4649      	mov	r1, r9
 8004aac:	414b      	adcs	r3, r1
 8004aae:	617b      	str	r3, [r7, #20]
 8004ab0:	f04f 0200 	mov.w	r2, #0
 8004ab4:	f04f 0300 	mov.w	r3, #0
 8004ab8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004abc:	4659      	mov	r1, fp
 8004abe:	00cb      	lsls	r3, r1, #3
 8004ac0:	4651      	mov	r1, sl
 8004ac2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ac6:	4651      	mov	r1, sl
 8004ac8:	00ca      	lsls	r2, r1, #3
 8004aca:	4610      	mov	r0, r2
 8004acc:	4619      	mov	r1, r3
 8004ace:	4603      	mov	r3, r0
 8004ad0:	4642      	mov	r2, r8
 8004ad2:	189b      	adds	r3, r3, r2
 8004ad4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ad8:	464b      	mov	r3, r9
 8004ada:	460a      	mov	r2, r1
 8004adc:	eb42 0303 	adc.w	r3, r2, r3
 8004ae0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004aee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004af0:	f04f 0200 	mov.w	r2, #0
 8004af4:	f04f 0300 	mov.w	r3, #0
 8004af8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004afc:	4649      	mov	r1, r9
 8004afe:	008b      	lsls	r3, r1, #2
 8004b00:	4641      	mov	r1, r8
 8004b02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b06:	4641      	mov	r1, r8
 8004b08:	008a      	lsls	r2, r1, #2
 8004b0a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004b0e:	f7fb fbbf 	bl	8000290 <__aeabi_uldivmod>
 8004b12:	4602      	mov	r2, r0
 8004b14:	460b      	mov	r3, r1
 8004b16:	4611      	mov	r1, r2
 8004b18:	4b38      	ldr	r3, [pc, #224]	@ (8004bfc <UART_SetConfig+0x4e4>)
 8004b1a:	fba3 2301 	umull	r2, r3, r3, r1
 8004b1e:	095b      	lsrs	r3, r3, #5
 8004b20:	2264      	movs	r2, #100	@ 0x64
 8004b22:	fb02 f303 	mul.w	r3, r2, r3
 8004b26:	1acb      	subs	r3, r1, r3
 8004b28:	011b      	lsls	r3, r3, #4
 8004b2a:	3332      	adds	r3, #50	@ 0x32
 8004b2c:	4a33      	ldr	r2, [pc, #204]	@ (8004bfc <UART_SetConfig+0x4e4>)
 8004b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b32:	095b      	lsrs	r3, r3, #5
 8004b34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b38:	441c      	add	r4, r3
 8004b3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b3e:	2200      	movs	r2, #0
 8004b40:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b42:	677a      	str	r2, [r7, #116]	@ 0x74
 8004b44:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004b48:	4642      	mov	r2, r8
 8004b4a:	464b      	mov	r3, r9
 8004b4c:	1891      	adds	r1, r2, r2
 8004b4e:	60b9      	str	r1, [r7, #8]
 8004b50:	415b      	adcs	r3, r3
 8004b52:	60fb      	str	r3, [r7, #12]
 8004b54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b58:	4641      	mov	r1, r8
 8004b5a:	1851      	adds	r1, r2, r1
 8004b5c:	6039      	str	r1, [r7, #0]
 8004b5e:	4649      	mov	r1, r9
 8004b60:	414b      	adcs	r3, r1
 8004b62:	607b      	str	r3, [r7, #4]
 8004b64:	f04f 0200 	mov.w	r2, #0
 8004b68:	f04f 0300 	mov.w	r3, #0
 8004b6c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004b70:	4659      	mov	r1, fp
 8004b72:	00cb      	lsls	r3, r1, #3
 8004b74:	4651      	mov	r1, sl
 8004b76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b7a:	4651      	mov	r1, sl
 8004b7c:	00ca      	lsls	r2, r1, #3
 8004b7e:	4610      	mov	r0, r2
 8004b80:	4619      	mov	r1, r3
 8004b82:	4603      	mov	r3, r0
 8004b84:	4642      	mov	r2, r8
 8004b86:	189b      	adds	r3, r3, r2
 8004b88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b8a:	464b      	mov	r3, r9
 8004b8c:	460a      	mov	r2, r1
 8004b8e:	eb42 0303 	adc.w	r3, r2, r3
 8004b92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b9e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	f04f 0300 	mov.w	r3, #0
 8004ba8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004bac:	4649      	mov	r1, r9
 8004bae:	008b      	lsls	r3, r1, #2
 8004bb0:	4641      	mov	r1, r8
 8004bb2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bb6:	4641      	mov	r1, r8
 8004bb8:	008a      	lsls	r2, r1, #2
 8004bba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004bbe:	f7fb fb67 	bl	8000290 <__aeabi_uldivmod>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8004bfc <UART_SetConfig+0x4e4>)
 8004bc8:	fba3 1302 	umull	r1, r3, r3, r2
 8004bcc:	095b      	lsrs	r3, r3, #5
 8004bce:	2164      	movs	r1, #100	@ 0x64
 8004bd0:	fb01 f303 	mul.w	r3, r1, r3
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	011b      	lsls	r3, r3, #4
 8004bd8:	3332      	adds	r3, #50	@ 0x32
 8004bda:	4a08      	ldr	r2, [pc, #32]	@ (8004bfc <UART_SetConfig+0x4e4>)
 8004bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8004be0:	095b      	lsrs	r3, r3, #5
 8004be2:	f003 020f 	and.w	r2, r3, #15
 8004be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4422      	add	r2, r4
 8004bee:	609a      	str	r2, [r3, #8]
}
 8004bf0:	bf00      	nop
 8004bf2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bfc:	51eb851f 	.word	0x51eb851f

08004c00 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004c00:	b084      	sub	sp, #16
 8004c02:	b580      	push	{r7, lr}
 8004c04:	b084      	sub	sp, #16
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
 8004c0a:	f107 001c 	add.w	r0, r7, #28
 8004c0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004c12:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d123      	bne.n	8004c62 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c1e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004c2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004c42:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d105      	bne.n	8004c56 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 faa0 	bl	800519c <USB_CoreReset>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	73fb      	strb	r3, [r7, #15]
 8004c60:	e01b      	b.n	8004c9a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 fa94 	bl	800519c <USB_CoreReset>
 8004c74:	4603      	mov	r3, r0
 8004c76:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004c78:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d106      	bne.n	8004c8e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c84:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	639a      	str	r2, [r3, #56]	@ 0x38
 8004c8c:	e005      	b.n	8004c9a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c92:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004c9a:	7fbb      	ldrb	r3, [r7, #30]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d10b      	bne.n	8004cb8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f043 0206 	orr.w	r2, r3, #6
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f043 0220 	orr.w	r2, r3, #32
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3710      	adds	r7, #16
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004cc4:	b004      	add	sp, #16
 8004cc6:	4770      	bx	lr

08004cc8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f023 0201 	bic.w	r2, r3, #1
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	370c      	adds	r7, #12
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr

08004cea <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004cea:	b580      	push	{r7, lr}
 8004cec:	b084      	sub	sp, #16
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004d06:	78fb      	ldrb	r3, [r7, #3]
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d115      	bne.n	8004d38 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004d18:	200a      	movs	r0, #10
 8004d1a:	f7fc fcd5 	bl	80016c8 <HAL_Delay>
      ms += 10U;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	330a      	adds	r3, #10
 8004d22:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 fa2b 	bl	8005180 <USB_GetMode>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d01e      	beq.n	8004d6e <USB_SetCurrentMode+0x84>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2bc7      	cmp	r3, #199	@ 0xc7
 8004d34:	d9f0      	bls.n	8004d18 <USB_SetCurrentMode+0x2e>
 8004d36:	e01a      	b.n	8004d6e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004d38:	78fb      	ldrb	r3, [r7, #3]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d115      	bne.n	8004d6a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004d4a:	200a      	movs	r0, #10
 8004d4c:	f7fc fcbc 	bl	80016c8 <HAL_Delay>
      ms += 10U;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	330a      	adds	r3, #10
 8004d54:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 fa12 	bl	8005180 <USB_GetMode>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d005      	beq.n	8004d6e <USB_SetCurrentMode+0x84>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2bc7      	cmp	r3, #199	@ 0xc7
 8004d66:	d9f0      	bls.n	8004d4a <USB_SetCurrentMode+0x60>
 8004d68:	e001      	b.n	8004d6e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e005      	b.n	8004d7a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2bc8      	cmp	r3, #200	@ 0xc8
 8004d72:	d101      	bne.n	8004d78 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e000      	b.n	8004d7a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
	...

08004d84 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004d84:	b084      	sub	sp, #16
 8004d86:	b580      	push	{r7, lr}
 8004d88:	b086      	sub	sp, #24
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
 8004d8e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004d92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004d96:	2300      	movs	r3, #0
 8004d98:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004d9e:	2300      	movs	r3, #0
 8004da0:	613b      	str	r3, [r7, #16]
 8004da2:	e009      	b.n	8004db8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	3340      	adds	r3, #64	@ 0x40
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	4413      	add	r3, r2
 8004dae:	2200      	movs	r2, #0
 8004db0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	3301      	adds	r3, #1
 8004db6:	613b      	str	r3, [r7, #16]
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	2b0e      	cmp	r3, #14
 8004dbc:	d9f2      	bls.n	8004da4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004dbe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d11c      	bne.n	8004e00 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	68fa      	ldr	r2, [r7, #12]
 8004dd0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004dd4:	f043 0302 	orr.w	r3, r3, #2
 8004dd8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dde:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dea:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	639a      	str	r2, [r3, #56]	@ 0x38
 8004dfe:	e00b      	b.n	8004e18 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e04:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e10:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004e1e:	461a      	mov	r2, r3
 8004e20:	2300      	movs	r3, #0
 8004e22:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004e24:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d10d      	bne.n	8004e48 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004e2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d104      	bne.n	8004e3e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004e34:	2100      	movs	r1, #0
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f968 	bl	800510c <USB_SetDevSpeed>
 8004e3c:	e008      	b.n	8004e50 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004e3e:	2101      	movs	r1, #1
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f000 f963 	bl	800510c <USB_SetDevSpeed>
 8004e46:	e003      	b.n	8004e50 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004e48:	2103      	movs	r1, #3
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 f95e 	bl	800510c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004e50:	2110      	movs	r1, #16
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 f8fa 	bl	800504c <USB_FlushTxFifo>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d001      	beq.n	8004e62 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 f924 	bl	80050b0 <USB_FlushRxFifo>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e78:	461a      	mov	r2, r3
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e84:	461a      	mov	r2, r3
 8004e86:	2300      	movs	r3, #0
 8004e88:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e90:	461a      	mov	r2, r3
 8004e92:	2300      	movs	r3, #0
 8004e94:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e96:	2300      	movs	r3, #0
 8004e98:	613b      	str	r3, [r7, #16]
 8004e9a:	e043      	b.n	8004f24 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	015a      	lsls	r2, r3, #5
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004eae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004eb2:	d118      	bne.n	8004ee6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d10a      	bne.n	8004ed0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	015a      	lsls	r2, r3, #5
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	4413      	add	r3, r2
 8004ec2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004ecc:	6013      	str	r3, [r2, #0]
 8004ece:	e013      	b.n	8004ef8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	015a      	lsls	r2, r3, #5
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	4413      	add	r3, r2
 8004ed8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004edc:	461a      	mov	r2, r3
 8004ede:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004ee2:	6013      	str	r3, [r2, #0]
 8004ee4:	e008      	b.n	8004ef8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	015a      	lsls	r2, r3, #5
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	4413      	add	r3, r2
 8004eee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	015a      	lsls	r2, r3, #5
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4413      	add	r3, r2
 8004f00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f04:	461a      	mov	r2, r3
 8004f06:	2300      	movs	r3, #0
 8004f08:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	015a      	lsls	r2, r3, #5
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	4413      	add	r3, r2
 8004f12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f16:	461a      	mov	r2, r3
 8004f18:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004f1c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	3301      	adds	r3, #1
 8004f22:	613b      	str	r3, [r7, #16]
 8004f24:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004f28:	461a      	mov	r2, r3
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d3b5      	bcc.n	8004e9c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004f30:	2300      	movs	r3, #0
 8004f32:	613b      	str	r3, [r7, #16]
 8004f34:	e043      	b.n	8004fbe <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	015a      	lsls	r2, r3, #5
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f4c:	d118      	bne.n	8004f80 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d10a      	bne.n	8004f6a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	015a      	lsls	r2, r3, #5
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	4413      	add	r3, r2
 8004f5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f60:	461a      	mov	r2, r3
 8004f62:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004f66:	6013      	str	r3, [r2, #0]
 8004f68:	e013      	b.n	8004f92 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	015a      	lsls	r2, r3, #5
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	4413      	add	r3, r2
 8004f72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f76:	461a      	mov	r2, r3
 8004f78:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004f7c:	6013      	str	r3, [r2, #0]
 8004f7e:	e008      	b.n	8004f92 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	015a      	lsls	r2, r3, #5
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	4413      	add	r3, r2
 8004f88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	2300      	movs	r3, #0
 8004f90:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	015a      	lsls	r2, r3, #5
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	4413      	add	r3, r2
 8004f9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	015a      	lsls	r2, r3, #5
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	4413      	add	r3, r2
 8004fac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fb0:	461a      	mov	r2, r3
 8004fb2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004fb6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	3301      	adds	r3, #1
 8004fbc:	613b      	str	r3, [r7, #16]
 8004fbe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d3b5      	bcc.n	8004f36 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004fd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fdc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004fea:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004fec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d105      	bne.n	8005000 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	699b      	ldr	r3, [r3, #24]
 8004ff8:	f043 0210 	orr.w	r2, r3, #16
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	699a      	ldr	r2, [r3, #24]
 8005004:	4b10      	ldr	r3, [pc, #64]	@ (8005048 <USB_DevInit+0x2c4>)
 8005006:	4313      	orrs	r3, r2
 8005008:	687a      	ldr	r2, [r7, #4]
 800500a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800500c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005010:	2b00      	cmp	r3, #0
 8005012:	d005      	beq.n	8005020 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	699b      	ldr	r3, [r3, #24]
 8005018:	f043 0208 	orr.w	r2, r3, #8
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005020:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005024:	2b01      	cmp	r3, #1
 8005026:	d107      	bne.n	8005038 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005030:	f043 0304 	orr.w	r3, r3, #4
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005038:	7dfb      	ldrb	r3, [r7, #23]
}
 800503a:	4618      	mov	r0, r3
 800503c:	3718      	adds	r7, #24
 800503e:	46bd      	mov	sp, r7
 8005040:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005044:	b004      	add	sp, #16
 8005046:	4770      	bx	lr
 8005048:	803c3800 	.word	0x803c3800

0800504c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800504c:	b480      	push	{r7}
 800504e:	b085      	sub	sp, #20
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005056:	2300      	movs	r3, #0
 8005058:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	3301      	adds	r3, #1
 800505e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005066:	d901      	bls.n	800506c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e01b      	b.n	80050a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	691b      	ldr	r3, [r3, #16]
 8005070:	2b00      	cmp	r3, #0
 8005072:	daf2      	bge.n	800505a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005074:	2300      	movs	r3, #0
 8005076:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	019b      	lsls	r3, r3, #6
 800507c:	f043 0220 	orr.w	r2, r3, #32
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	3301      	adds	r3, #1
 8005088:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005090:	d901      	bls.n	8005096 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e006      	b.n	80050a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	f003 0320 	and.w	r3, r3, #32
 800509e:	2b20      	cmp	r3, #32
 80050a0:	d0f0      	beq.n	8005084 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3714      	adds	r7, #20
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b085      	sub	sp, #20
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	3301      	adds	r3, #1
 80050c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050c8:	d901      	bls.n	80050ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e018      	b.n	8005100 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	daf2      	bge.n	80050bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80050d6:	2300      	movs	r3, #0
 80050d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2210      	movs	r2, #16
 80050de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	3301      	adds	r3, #1
 80050e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050ec:	d901      	bls.n	80050f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e006      	b.n	8005100 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	f003 0310 	and.w	r3, r3, #16
 80050fa:	2b10      	cmp	r3, #16
 80050fc:	d0f0      	beq.n	80050e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3714      	adds	r7, #20
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800510c:	b480      	push	{r7}
 800510e:	b085      	sub	sp, #20
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	460b      	mov	r3, r1
 8005116:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	78fb      	ldrb	r3, [r7, #3]
 8005126:	68f9      	ldr	r1, [r7, #12]
 8005128:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800512c:	4313      	orrs	r3, r2
 800512e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3714      	adds	r7, #20
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800513e:	b480      	push	{r7}
 8005140:	b085      	sub	sp, #20
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68fa      	ldr	r2, [r7, #12]
 8005154:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005158:	f023 0303 	bic.w	r3, r3, #3
 800515c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800516c:	f043 0302 	orr.w	r3, r3, #2
 8005170:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005172:	2300      	movs	r3, #0
}
 8005174:	4618      	mov	r0, r3
 8005176:	3714      	adds	r7, #20
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	f003 0301 	and.w	r3, r3, #1
}
 8005190:	4618      	mov	r0, r3
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800519c:	b480      	push	{r7}
 800519e:	b085      	sub	sp, #20
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80051a4:	2300      	movs	r3, #0
 80051a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	3301      	adds	r3, #1
 80051ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80051b4:	d901      	bls.n	80051ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e022      	b.n	8005200 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	691b      	ldr	r3, [r3, #16]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	daf2      	bge.n	80051a8 <USB_CoreReset+0xc>

  count = 10U;
 80051c2:	230a      	movs	r3, #10
 80051c4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80051c6:	e002      	b.n	80051ce <USB_CoreReset+0x32>
  {
    count--;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	3b01      	subs	r3, #1
 80051cc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1f9      	bne.n	80051c8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	691b      	ldr	r3, [r3, #16]
 80051d8:	f043 0201 	orr.w	r2, r3, #1
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	3301      	adds	r3, #1
 80051e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80051ec:	d901      	bls.n	80051f2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e006      	b.n	8005200 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	f003 0301 	and.w	r3, r3, #1
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d0f0      	beq.n	80051e0 <USB_CoreReset+0x44>

  return HAL_OK;
 80051fe:	2300      	movs	r3, #0
}
 8005200:	4618      	mov	r0, r3
 8005202:	3714      	adds	r7, #20
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr

0800520c <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
 8005212:	4603      	mov	r3, r0
 8005214:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8005216:	bf00      	nop
 8005218:	370c      	adds	r7, #12
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr

08005222 <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 8005222:	b480      	push	{r7}
 8005224:	b083      	sub	sp, #12
 8005226:	af00      	add	r7, sp, #0
 8005228:	4603      	mov	r3, r0
 800522a:	460a      	mov	r2, r1
 800522c:	71fb      	strb	r3, [r7, #7]
 800522e:	4613      	mov	r3, r2
 8005230:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 8005232:	bf00      	nop
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr

0800523e <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 800523e:	b480      	push	{r7}
 8005240:	b083      	sub	sp, #12
 8005242:	af00      	add	r7, sp, #0
 8005244:	4603      	mov	r3, r0
 8005246:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8005248:	bf00      	nop
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 8005254:	b480      	push	{r7}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
 800525a:	4603      	mov	r3, r0
 800525c:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800525e:	bf00      	nop
 8005260:	370c      	adds	r7, #12
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr

0800526a <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 800526a:	b480      	push	{r7}
 800526c:	b083      	sub	sp, #12
 800526e:	af00      	add	r7, sp, #0
 8005270:	4603      	mov	r3, r0
 8005272:	71fb      	strb	r3, [r7, #7]
 8005274:	460b      	mov	r3, r1
 8005276:	71bb      	strb	r3, [r7, #6]
 8005278:	4613      	mov	r3, r2
 800527a:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 800527c:	bf00      	nop
 800527e:	370c      	adds	r7, #12
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 8005288:	b480      	push	{r7}
 800528a:	b083      	sub	sp, #12
 800528c:	af00      	add	r7, sp, #0
 800528e:	4603      	mov	r3, r0
 8005290:	6039      	str	r1, [r7, #0]
 8005292:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	4603      	mov	r3, r0
 80052a8:	460a      	mov	r2, r1
 80052aa:	71fb      	strb	r3, [r7, #7]
 80052ac:	4613      	mov	r3, r2
 80052ae:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 80052b0:	bf00      	nop
 80052b2:	370c      	adds	r7, #12
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->stream.tx);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->stream.rx);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 80052bc:	b580      	push	{r7, lr}
 80052be:	b086      	sub	sp, #24
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	4603      	mov	r3, r0
 80052c4:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 80052c6:	79fb      	ldrb	r3, [r7, #7]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d001      	beq.n	80052d0 <tud_cdc_n_connected+0x14>
 80052cc:	2300      	movs	r3, #0
 80052ce:	e034      	b.n	800533a <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 80052d0:	f003 fee6 	bl	80090a0 <tud_mounted>
 80052d4:	4603      	mov	r3, r0
 80052d6:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 80052d8:	f003 fef4 	bl	80090c4 <tud_suspended>
 80052dc:	4603      	mov	r3, r0
 80052de:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 80052e0:	7dfb      	ldrb	r3, [r7, #23]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d007      	beq.n	80052f6 <tud_cdc_n_connected+0x3a>
 80052e6:	7dbb      	ldrb	r3, [r7, #22]
 80052e8:	f083 0301 	eor.w	r3, r3, #1
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d001      	beq.n	80052f6 <tud_cdc_n_connected+0x3a>
 80052f2:	2301      	movs	r3, #1
 80052f4:	e000      	b.n	80052f8 <tud_cdc_n_connected+0x3c>
 80052f6:	2300      	movs	r3, #0
 80052f8:	f003 0301 	and.w	r3, r3, #1
 80052fc:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 80052fe:	f083 0301 	eor.w	r3, r3, #1
 8005302:	b2db      	uxtb	r3, r3
 8005304:	2b00      	cmp	r3, #0
 8005306:	d001      	beq.n	800530c <tud_cdc_n_connected+0x50>
 8005308:	2300      	movs	r3, #0
 800530a:	e016      	b.n	800533a <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 800530c:	79fb      	ldrb	r3, [r7, #7]
 800530e:	4a0d      	ldr	r2, [pc, #52]	@ (8005344 <tud_cdc_n_connected+0x88>)
 8005310:	21b4      	movs	r1, #180	@ 0xb4
 8005312:	fb01 f303 	mul.w	r3, r1, r3
 8005316:	4413      	add	r3, r2
 8005318:	3303      	adds	r3, #3
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	613b      	str	r3, [r7, #16]
 800531e:	2300      	movs	r3, #0
 8005320:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8005322:	7bfb      	ldrb	r3, [r7, #15]
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	fa22 f303 	lsr.w	r3, r2, r3
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	bf14      	ite	ne
 8005332:	2301      	movne	r3, #1
 8005334:	2300      	moveq	r3, #0
 8005336:	b2db      	uxtb	r3, r3
 8005338:	bf00      	nop
}
 800533a:	4618      	mov	r0, r3
 800533c:	3718      	adds	r7, #24
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop
 8005344:	200109e0 	.word	0x200109e0

08005348 <tud_cdc_n_available>:
}

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf) {
 8005348:	b480      	push	{r7}
 800534a:	b089      	sub	sp, #36	@ 0x24
 800534c:	af00      	add	r7, sp, #0
 800534e:	4603      	mov	r3, r0
 8005350:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8005352:	79fb      	ldrb	r3, [r7, #7]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d001      	beq.n	800535c <tud_cdc_n_available+0x14>
 8005358:	2300      	movs	r3, #0
 800535a:	e034      	b.n	80053c6 <tud_cdc_n_available+0x7e>
  return tu_edpt_stream_read_available(&_cdcd_itf[itf].stream.rx);
 800535c:	79fb      	ldrb	r3, [r7, #7]
 800535e:	22b4      	movs	r2, #180	@ 0xb4
 8005360:	fb02 f303 	mul.w	r3, r2, r3
 8005364:	3318      	adds	r3, #24
 8005366:	4a1b      	ldr	r2, [pc, #108]	@ (80053d4 <tud_cdc_n_available+0x8c>)
 8005368:	4413      	add	r3, r2
 800536a:	3308      	adds	r3, #8
 800536c:	61fb      	str	r3, [r7, #28]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	3308      	adds	r3, #8
 8005372:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8005374:	69bb      	ldr	r3, [r7, #24]
 8005376:	8899      	ldrh	r1, [r3, #4]
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	891b      	ldrh	r3, [r3, #8]
 800537c:	b29a      	uxth	r2, r3
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	895b      	ldrh	r3, [r3, #10]
 8005382:	b29b      	uxth	r3, r3
 8005384:	82f9      	strh	r1, [r7, #22]
 8005386:	82ba      	strh	r2, [r7, #20]
 8005388:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= rd_idx) {
 800538a:	8aba      	ldrh	r2, [r7, #20]
 800538c:	8a7b      	ldrh	r3, [r7, #18]
 800538e:	429a      	cmp	r2, r3
 8005390:	d304      	bcc.n	800539c <tud_cdc_n_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 8005392:	8aba      	ldrh	r2, [r7, #20]
 8005394:	8a7b      	ldrh	r3, [r7, #18]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	b29b      	uxth	r3, r3
 800539a:	e008      	b.n	80053ae <tud_cdc_n_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800539c:	8afb      	ldrh	r3, [r7, #22]
 800539e:	005b      	lsls	r3, r3, #1
 80053a0:	b29a      	uxth	r2, r3
 80053a2:	8ab9      	ldrh	r1, [r7, #20]
 80053a4:	8a7b      	ldrh	r3, [r7, #18]
 80053a6:	1acb      	subs	r3, r1, r3
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	4413      	add	r3, r2
 80053ac:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 80053ae:	69ba      	ldr	r2, [r7, #24]
 80053b0:	8892      	ldrh	r2, [r2, #4]
 80053b2:	823b      	strh	r3, [r7, #16]
 80053b4:	4613      	mov	r3, r2
 80053b6:	81fb      	strh	r3, [r7, #14]

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80053b8:	8a3a      	ldrh	r2, [r7, #16]
 80053ba:	89fb      	ldrh	r3, [r7, #14]
 80053bc:	4293      	cmp	r3, r2
 80053be:	bf28      	it	cs
 80053c0:	4613      	movcs	r3, r2
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	bf00      	nop
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3724      	adds	r7, #36	@ 0x24
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	200109e0 	.word	0x200109e0

080053d8 <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize) {
 80053d8:	b580      	push	{r7, lr}
 80053da:	b086      	sub	sp, #24
 80053dc:	af00      	add	r7, sp, #0
 80053de:	4603      	mov	r3, r0
 80053e0:	60b9      	str	r1, [r7, #8]
 80053e2:	607a      	str	r2, [r7, #4]
 80053e4:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 80053e6:	7bfb      	ldrb	r3, [r7, #15]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d001      	beq.n	80053f0 <tud_cdc_n_read+0x18>
 80053ec:	2300      	movs	r3, #0
 80053ee:	e010      	b.n	8005412 <tud_cdc_n_read+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 80053f0:	7bfb      	ldrb	r3, [r7, #15]
 80053f2:	22b4      	movs	r2, #180	@ 0xb4
 80053f4:	fb02 f303 	mul.w	r3, r2, r3
 80053f8:	4a08      	ldr	r2, [pc, #32]	@ (800541c <tud_cdc_n_read+0x44>)
 80053fa:	4413      	add	r3, r2
 80053fc:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_cdc->rhport, &p_cdc->stream.rx, buffer, bufsize);
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	7818      	ldrb	r0, [r3, #0]
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	f103 0120 	add.w	r1, r3, #32
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	68ba      	ldr	r2, [r7, #8]
 800540c:	f008 fe08 	bl	800e020 <tu_edpt_stream_read>
 8005410:	4603      	mov	r3, r0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3718      	adds	r7, #24
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
 800541a:	bf00      	nop
 800541c:	200109e0 	.word	0x200109e0

08005420 <tud_cdc_n_write>:
}

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, const void* buffer, uint32_t bufsize) {
 8005420:	b580      	push	{r7, lr}
 8005422:	b086      	sub	sp, #24
 8005424:	af00      	add	r7, sp, #0
 8005426:	4603      	mov	r3, r0
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
 800542c:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800542e:	7bfb      	ldrb	r3, [r7, #15]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d001      	beq.n	8005438 <tud_cdc_n_write+0x18>
 8005434:	2300      	movs	r3, #0
 8005436:	e010      	b.n	800545a <tud_cdc_n_write+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8005438:	7bfb      	ldrb	r3, [r7, #15]
 800543a:	22b4      	movs	r2, #180	@ 0xb4
 800543c:	fb02 f303 	mul.w	r3, r2, r3
 8005440:	4a08      	ldr	r2, [pc, #32]	@ (8005464 <tud_cdc_n_write+0x44>)
 8005442:	4413      	add	r3, r2
 8005444:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_cdc->rhport, &p_cdc->stream.tx, buffer, bufsize);
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	7818      	ldrb	r0, [r3, #0]
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f103 010c 	add.w	r1, r3, #12
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	68ba      	ldr	r2, [r7, #8]
 8005454:	f008 faf0 	bl	800da38 <tu_edpt_stream_write>
 8005458:	4603      	mov	r3, r0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3718      	adds	r7, #24
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	200109e0 	.word	0x200109e0

08005468 <tud_cdc_n_write_flush>:

uint32_t tud_cdc_n_write_flush(uint8_t itf) {
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	4603      	mov	r3, r0
 8005470:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8005472:	79fb      	ldrb	r3, [r7, #7]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d001      	beq.n	800547c <tud_cdc_n_write_flush+0x14>
 8005478:	2300      	movs	r3, #0
 800547a:	e00f      	b.n	800549c <tud_cdc_n_write_flush+0x34>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 800547c:	79fb      	ldrb	r3, [r7, #7]
 800547e:	22b4      	movs	r2, #180	@ 0xb4
 8005480:	fb02 f303 	mul.w	r3, r2, r3
 8005484:	4a07      	ldr	r2, [pc, #28]	@ (80054a4 <tud_cdc_n_write_flush+0x3c>)
 8005486:	4413      	add	r3, r2
 8005488:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_cdc->rhport, &p_cdc->stream.tx);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	781a      	ldrb	r2, [r3, #0]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	330c      	adds	r3, #12
 8005492:	4619      	mov	r1, r3
 8005494:	4610      	mov	r0, r2
 8005496:	f008 f9ff 	bl	800d898 <tu_edpt_stream_write_xfer>
 800549a:	4603      	mov	r3, r0
}
 800549c:	4618      	mov	r0, r3
 800549e:	3710      	adds	r7, #16
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	200109e0 	.word	0x200109e0

080054a8 <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b088      	sub	sp, #32
 80054ac:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 80054ae:	22b4      	movs	r2, #180	@ 0xb4
 80054b0:	2100      	movs	r1, #0
 80054b2:	4829      	ldr	r0, [pc, #164]	@ (8005558 <cdcd_init+0xb0>)
 80054b4:	f008 fe24 	bl	800e100 <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80054b8:	2300      	movs	r3, #0
 80054ba:	73fb      	strb	r3, [r7, #15]
 80054bc:	e044      	b.n	8005548 <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 80054be:	7bfb      	ldrb	r3, [r7, #15]
 80054c0:	22b4      	movs	r2, #180	@ 0xb4
 80054c2:	fb02 f303 	mul.w	r3, r2, r3
 80054c6:	4a24      	ldr	r2, [pc, #144]	@ (8005558 <cdcd_init+0xb0>)
 80054c8:	4413      	add	r3, r2
 80054ca:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	22ff      	movs	r2, #255	@ 0xff
 80054d0:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80054d8:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	2200      	movs	r2, #0
 80054de:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	2200      	movs	r2, #0
 80054e4:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	2208      	movs	r2, #8
 80054ea:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 80054ec:	2300      	movs	r3, #0
 80054ee:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 80054f0:	2300      	movs	r3, #0
 80054f2:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->stream.rx, false, false, false, p_cdc->stream.rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE,
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	f103 0020 	add.w	r0, r3, #32
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	3374      	adds	r3, #116	@ 0x74
 80054fe:	2240      	movs	r2, #64	@ 0x40
 8005500:	9203      	str	r2, [sp, #12]
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	9202      	str	r2, [sp, #8]
 8005506:	2240      	movs	r2, #64	@ 0x40
 8005508:	9201      	str	r2, [sp, #4]
 800550a:	9300      	str	r3, [sp, #0]
 800550c:	2300      	movs	r3, #0
 800550e:	2200      	movs	r2, #0
 8005510:	2100      	movs	r1, #0
 8005512:	f008 f8f4 	bl	800d6fe <tu_edpt_stream_init>
                        epout_buf, CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	f103 000c 	add.w	r0, r3, #12
 800551c:	4b0f      	ldr	r3, [pc, #60]	@ (800555c <cdcd_init+0xb4>)
 800551e:	781b      	ldrb	r3, [r3, #0]
 8005520:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005524:	b2d9      	uxtb	r1, r3
                        p_cdc->stream.tx_ff_buf, CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	3334      	adds	r3, #52	@ 0x34
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 800552a:	2240      	movs	r2, #64	@ 0x40
 800552c:	9203      	str	r2, [sp, #12]
 800552e:	683a      	ldr	r2, [r7, #0]
 8005530:	9202      	str	r2, [sp, #8]
 8005532:	2240      	movs	r2, #64	@ 0x40
 8005534:	9201      	str	r2, [sp, #4]
 8005536:	9300      	str	r3, [sp, #0]
 8005538:	460b      	mov	r3, r1
 800553a:	2201      	movs	r2, #1
 800553c:	2100      	movs	r1, #0
 800553e:	f008 f8de 	bl	800d6fe <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8005542:	7bfb      	ldrb	r3, [r7, #15]
 8005544:	3301      	adds	r3, #1
 8005546:	73fb      	strb	r3, [r7, #15]
 8005548:	7bfb      	ldrb	r3, [r7, #15]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d0b7      	beq.n	80054be <cdcd_init+0x16>
  }
}
 800554e:	bf00      	nop
 8005550:	bf00      	nop
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	200109e0 	.word	0x200109e0
 800555c:	20000014 	.word	0x20000014

08005560 <cdcd_deinit>:

bool cdcd_deinit(void) {
 8005560:	b580      	push	{r7, lr}
 8005562:	b082      	sub	sp, #8
 8005564:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8005566:	2300      	movs	r3, #0
 8005568:	71fb      	strb	r3, [r7, #7]
 800556a:	e013      	b.n	8005594 <cdcd_deinit+0x34>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 800556c:	79fb      	ldrb	r3, [r7, #7]
 800556e:	22b4      	movs	r2, #180	@ 0xb4
 8005570:	fb02 f303 	mul.w	r3, r2, r3
 8005574:	4a0b      	ldr	r2, [pc, #44]	@ (80055a4 <cdcd_deinit+0x44>)
 8005576:	4413      	add	r3, r2
 8005578:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_cdc->stream.rx);
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	3320      	adds	r3, #32
 800557e:	4618      	mov	r0, r3
 8005580:	f008 f8e5 	bl	800d74e <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_cdc->stream.tx);
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	330c      	adds	r3, #12
 8005588:	4618      	mov	r0, r3
 800558a:	f008 f8e0 	bl	800d74e <tu_edpt_stream_deinit>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800558e:	79fb      	ldrb	r3, [r7, #7]
 8005590:	3301      	adds	r3, #1
 8005592:	71fb      	strb	r3, [r7, #7]
 8005594:	79fb      	ldrb	r3, [r7, #7]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d0e8      	beq.n	800556c <cdcd_deinit+0xc>
  }
  return true;
 800559a:	2301      	movs	r3, #1
}
 800559c:	4618      	mov	r0, r3
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	200109e0 	.word	0x200109e0

080055a8 <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	4603      	mov	r3, r0
 80055b0:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80055b2:	2300      	movs	r3, #0
 80055b4:	75fb      	strb	r3, [r7, #23]
 80055b6:	e028      	b.n	800560a <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 80055b8:	7dfb      	ldrb	r3, [r7, #23]
 80055ba:	22b4      	movs	r2, #180	@ 0xb4
 80055bc:	fb02 f303 	mul.w	r3, r2, r3
 80055c0:	4a16      	ldr	r2, [pc, #88]	@ (800561c <cdcd_reset+0x74>)
 80055c2:	4413      	add	r3, r2
 80055c4:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 80055c6:	2204      	movs	r2, #4
 80055c8:	2100      	movs	r1, #0
 80055ca:	6938      	ldr	r0, [r7, #16]
 80055cc:	f008 fd98 	bl	800e100 <memset>

    tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f103 0214 	add.w	r2, r3, #20
 80055d6:	4b12      	ldr	r3, [pc, #72]	@ (8005620 <cdcd_reset+0x78>)
 80055d8:	781b      	ldrb	r3, [r3, #0]
 80055da:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	4619      	mov	r1, r3
 80055e2:	4610      	mov	r0, r2
 80055e4:	f002 feba 	bl	800835c <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->stream.rx);
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	3320      	adds	r3, #32
 80055ec:	60bb      	str	r3, [r7, #8]
  s->ep_addr = 0;
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	2200      	movs	r2, #0
 80055f2:	705a      	strb	r2, [r3, #1]
}
 80055f4:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->stream.tx);
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	330c      	adds	r3, #12
 80055fa:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	705a      	strb	r2, [r3, #1]
}
 8005602:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8005604:	7dfb      	ldrb	r3, [r7, #23]
 8005606:	3301      	adds	r3, #1
 8005608:	75fb      	strb	r3, [r7, #23]
 800560a:	7dfb      	ldrb	r3, [r7, #23]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d0d3      	beq.n	80055b8 <cdcd_reset+0x10>
  }
}
 8005610:	bf00      	nop
 8005612:	bf00      	nop
 8005614:	3718      	adds	r7, #24
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	200109e0 	.word	0x200109e0
 8005620:	20000014 	.word	0x20000014

08005624 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 8005624:	b580      	push	{r7, lr}
 8005626:	b0b0      	sub	sp, #192	@ 0xc0
 8005628:	af00      	add	r7, sp, #0
 800562a:	4603      	mov	r3, r0
 800562c:	6039      	str	r1, [r7, #0]
 800562e:	71fb      	strb	r3, [r7, #7]
 8005630:	4613      	mov	r3, r2
 8005632:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	795b      	ldrb	r3, [r3, #5]
 8005638:	2b02      	cmp	r3, #2
 800563a:	d103      	bne.n	8005644 <cdcd_open+0x20>
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	799b      	ldrb	r3, [r3, #6]
 8005640:	2b02      	cmp	r3, #2
 8005642:	d001      	beq.n	8005648 <cdcd_open+0x24>
 8005644:	2300      	movs	r3, #0
 8005646:	e207      	b.n	8005a58 <cdcd_open+0x434>
 8005648:	2300      	movs	r3, #0
 800564a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800564e:	2300      	movs	r3, #0
 8005650:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8005654:	e02a      	b.n	80056ac <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8005656:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800565a:	22b4      	movs	r2, #180	@ 0xb4
 800565c:	fb02 f303 	mul.w	r3, r2, r3
 8005660:	4aa3      	ldr	r2, [pc, #652]	@ (80058f0 <cdcd_open+0x2cc>)
 8005662:	4413      	add	r3, r2
 8005664:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8005668:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800566c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005670:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8005674:	429a      	cmp	r2, r3
 8005676:	d011      	beq.n	800569c <cdcd_open+0x78>
 8005678:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800567c:	7b5b      	ldrb	r3, [r3, #13]
 800567e:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8005682:	429a      	cmp	r2, r3
 8005684:	d00a      	beq.n	800569c <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8005686:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800568a:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 800568c:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8005690:	429a      	cmp	r2, r3
 8005692:	d106      	bne.n	80056a2 <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8005694:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8005698:	2b00      	cmp	r3, #0
 800569a:	d002      	beq.n	80056a2 <cdcd_open+0x7e>
      return idx;
 800569c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80056a0:	e009      	b.n	80056b6 <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 80056a2:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80056a6:	3301      	adds	r3, #1
 80056a8:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 80056ac:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d0d0      	beq.n	8005656 <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 80056b4:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 80056b6:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 80056ba:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00c      	beq.n	80056dc <cdcd_open+0xb8>
 80056c2:	4b8c      	ldr	r3, [pc, #560]	@ (80058f4 <cdcd_open+0x2d0>)
 80056c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80056c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 0301 	and.w	r3, r3, #1
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d000      	beq.n	80056d8 <cdcd_open+0xb4>
 80056d6:	be00      	bkpt	0x0000
 80056d8:	2300      	movs	r3, #0
 80056da:	e1bd      	b.n	8005a58 <cdcd_open+0x434>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 80056dc:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80056e0:	22b4      	movs	r2, #180	@ 0xb4
 80056e2:	fb02 f303 	mul.w	r3, r2, r3
 80056e6:	4a82      	ldr	r2, [pc, #520]	@ (80058f0 <cdcd_open+0x2cc>)
 80056e8:	4413      	add	r3, r2
 80056ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 80056ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80056f2:	79fa      	ldrb	r2, [r7, #7]
 80056f4:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	789a      	ldrb	r2, [r3, #2]
 80056fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80056fe:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  const uint8_t *desc_end = p_desc + max_len;
 8005706:	88bb      	ldrh	r3, [r7, #4]
 8005708:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800570c:	4413      	add	r3, r2
 800570e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	67fb      	str	r3, [r7, #124]	@ 0x7c
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005716:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005718:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 800571a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	461a      	mov	r2, r3
 8005720:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005722:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 8005724:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8005728:	e00b      	b.n	8005742 <cdcd_open+0x11e>
 800572a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800572e:	677b      	str	r3, [r7, #116]	@ 0x74
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005730:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005732:	673b      	str	r3, [r7, #112]	@ 0x70
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005734:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	461a      	mov	r2, r3
 800573a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800573c:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 800573e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005742:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005746:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005748:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800574c:	66bb      	str	r3, [r7, #104]	@ 0x68
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 800574e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005750:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005752:	429a      	cmp	r2, r3
 8005754:	d301      	bcc.n	800575a <cdcd_open+0x136>
    return false;
 8005756:	2300      	movs	r3, #0
 8005758:	e00e      	b.n	8005778 <cdcd_open+0x154>
 800575a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800575c:	667b      	str	r3, [r7, #100]	@ 0x64
  uint8_t const* desc8 = (uint8_t const*) desc;
 800575e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005760:	663b      	str	r3, [r7, #96]	@ 0x60
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005762:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005764:	781b      	ldrb	r3, [r3, #0]
 8005766:	461a      	mov	r2, r3
 8005768:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800576a:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 800576c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800576e:	429a      	cmp	r2, r3
 8005770:	bf2c      	ite	cs
 8005772:	2301      	movcs	r3, #1
 8005774:	2300      	movcc	r3, #0
 8005776:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8005778:	2b00      	cmp	r3, #0
 800577a:	d007      	beq.n	800578c <cdcd_open+0x168>
 800577c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005780:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8005782:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005784:	3301      	adds	r3, #1
 8005786:	781b      	ldrb	r3, [r3, #0]
 8005788:	2b24      	cmp	r3, #36	@ 0x24
 800578a:	d0ce      	beq.n	800572a <cdcd_open+0x106>
 800578c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005790:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005792:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005794:	3301      	adds	r3, #1
 8005796:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8005798:	2b05      	cmp	r3, #5
 800579a:	d12e      	bne.n	80057fa <cdcd_open+0x1d6>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 800579c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80057a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 80057a4:	79fb      	ldrb	r3, [r7, #7]
 80057a6:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 80057aa:	4618      	mov	r0, r3
 80057ac:	f005 f86a 	bl	800a884 <usbd_edpt_open>
 80057b0:	4603      	mov	r3, r0
 80057b2:	f083 0301 	eor.w	r3, r3, #1
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00c      	beq.n	80057d6 <cdcd_open+0x1b2>
 80057bc:	4b4d      	ldr	r3, [pc, #308]	@ (80058f4 <cdcd_open+0x2d0>)
 80057be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80057c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f003 0301 	and.w	r3, r3, #1
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d000      	beq.n	80057d2 <cdcd_open+0x1ae>
 80057d0:	be00      	bkpt	0x0000
 80057d2:	2300      	movs	r3, #0
 80057d4:	e140      	b.n	8005a58 <cdcd_open+0x434>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 80057d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057da:	789a      	ldrb	r2, [r3, #2]
 80057dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80057e0:	709a      	strb	r2, [r3, #2]
 80057e2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80057e6:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const* desc8 = (uint8_t const*) desc;
 80057e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057ea:	653b      	str	r3, [r7, #80]	@ 0x50
  return desc8 + desc8[DESC_OFFSET_LEN];
 80057ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	461a      	mov	r2, r3
 80057f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057f4:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 80057f6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80057fa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80057fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8005800:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005802:	3301      	adds	r3, #1
 8005804:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 8005806:	2b04      	cmp	r3, #4
 8005808:	f040 8121 	bne.w	8005a4e <cdcd_open+0x42a>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 800580c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005810:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 8005814:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005818:	795b      	ldrb	r3, [r3, #5]
 800581a:	2b0a      	cmp	r3, #10
 800581c:	f040 8117 	bne.w	8005a4e <cdcd_open+0x42a>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8005820:	2300      	movs	r3, #0
 8005822:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8005826:	e0fc      	b.n	8005a22 <cdcd_open+0x3fe>
 8005828:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800582c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800582e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005832:	647b      	str	r3, [r7, #68]	@ 0x44
  if (p_desc >= desc_end) {
 8005834:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005836:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005838:	429a      	cmp	r2, r3
 800583a:	d301      	bcc.n	8005840 <cdcd_open+0x21c>
    return false;
 800583c:	2300      	movs	r3, #0
 800583e:	e00e      	b.n	800585e <cdcd_open+0x23a>
 8005840:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005842:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005844:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005846:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005848:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	461a      	mov	r2, r3
 800584e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005850:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 8005852:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005854:	429a      	cmp	r2, r3
 8005856:	bf2c      	ite	cs
 8005858:	2301      	movcs	r3, #1
 800585a:	2300      	movcc	r3, #0
 800585c:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 800585e:	f083 0301 	eor.w	r3, r3, #1
 8005862:	b2db      	uxtb	r3, r3
 8005864:	2b00      	cmp	r3, #0
 8005866:	f040 80e5 	bne.w	8005a34 <cdcd_open+0x410>
 800586a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800586e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005872:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	461a      	mov	r2, r3
 800587a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800587c:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 800587e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 8005882:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005886:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 800588a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800588e:	785b      	ldrb	r3, [r3, #1]
 8005890:	2b05      	cmp	r3, #5
 8005892:	d107      	bne.n	80058a4 <cdcd_open+0x280>
 8005894:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005898:	78db      	ldrb	r3, [r3, #3]
 800589a:	f003 0303 	and.w	r3, r3, #3
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d00c      	beq.n	80058be <cdcd_open+0x29a>
 80058a4:	4b13      	ldr	r3, [pc, #76]	@ (80058f4 <cdcd_open+0x2d0>)
 80058a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80058aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0301 	and.w	r3, r3, #1
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d000      	beq.n	80058ba <cdcd_open+0x296>
 80058b8:	be00      	bkpt	0x0000
 80058ba:	2300      	movs	r3, #0
 80058bc:	e0cc      	b.n	8005a58 <cdcd_open+0x434>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 80058be:	79fb      	ldrb	r3, [r7, #7]
 80058c0:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 80058c4:	4618      	mov	r0, r3
 80058c6:	f004 ffdd 	bl	800a884 <usbd_edpt_open>
 80058ca:	4603      	mov	r3, r0
 80058cc:	f083 0301 	eor.w	r3, r3, #1
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d010      	beq.n	80058f8 <cdcd_open+0x2d4>
 80058d6:	4b07      	ldr	r3, [pc, #28]	@ (80058f4 <cdcd_open+0x2d0>)
 80058d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80058dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0301 	and.w	r3, r3, #1
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d000      	beq.n	80058ec <cdcd_open+0x2c8>
 80058ea:	be00      	bkpt	0x0000
 80058ec:	2300      	movs	r3, #0
 80058ee:	e0b3      	b.n	8005a58 <cdcd_open+0x434>
 80058f0:	200109e0 	.word	0x200109e0
 80058f4:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 80058f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80058fc:	789b      	ldrb	r3, [r3, #2]
 80058fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8005902:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005906:	09db      	lsrs	r3, r3, #7
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b01      	cmp	r3, #1
 800590c:	d139      	bne.n	8005982 <cdcd_open+0x35e>
          tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 800590e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005912:	330c      	adds	r3, #12
 8005914:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005918:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800591c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800591e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005922:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8005924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005926:	789a      	ldrb	r2, [r3, #2]
 8005928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800592a:	705a      	strb	r2, [r3, #1]
 800592c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592e:	627b      	str	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8005930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005932:	889b      	ldrh	r3, [r3, #4]
 8005934:	b29b      	uxth	r3, r3
 8005936:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800593a:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800593c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005940:	bf0c      	ite	eq
 8005942:	2301      	moveq	r3, #1
 8005944:	2300      	movne	r3, #0
 8005946:	b2d9      	uxtb	r1, r3
 8005948:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800594a:	7813      	ldrb	r3, [r2, #0]
 800594c:	f361 0341 	bfi	r3, r1, #1, #1
 8005950:	7013      	strb	r3, [r2, #0]
}
 8005952:	bf00      	nop

          tu_edpt_stream_open(stream_tx, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 8005954:	4b42      	ldr	r3, [pc, #264]	@ (8005a60 <cdcd_open+0x43c>)
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	f003 0302 	and.w	r3, r3, #2
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b00      	cmp	r3, #0
 8005960:	d006      	beq.n	8005970 <cdcd_open+0x34c>
            tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 8005962:	79fb      	ldrb	r3, [r7, #7]
 8005964:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8005968:	4618      	mov	r0, r3
 800596a:	f007 ff95 	bl	800d898 <tu_edpt_stream_write_xfer>
 800596e:	e053      	b.n	8005a18 <cdcd_open+0x3f4>
 8005970:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005974:	623b      	str	r3, [r7, #32]
  return tu_fifo_clear(&s->ff);
 8005976:	6a3b      	ldr	r3, [r7, #32]
 8005978:	3308      	adds	r3, #8
 800597a:	4618      	mov	r0, r3
 800597c:	f002 fcdd 	bl	800833a <tu_fifo_clear>
 8005980:	e04a      	b.n	8005a18 <cdcd_open+0x3f4>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8005982:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005986:	3320      	adds	r3, #32
 8005988:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800598c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005990:	61fb      	str	r3, [r7, #28]
 8005992:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005996:	61bb      	str	r3, [r7, #24]
  s->ep_addr = desc_ep->bEndpointAddress;
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	789a      	ldrb	r2, [r3, #2]
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	705a      	strb	r2, [r3, #1]
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	617b      	str	r3, [r7, #20]
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	889b      	ldrh	r3, [r3, #4]
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80059ae:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 80059b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059b4:	bf0c      	ite	eq
 80059b6:	2301      	moveq	r3, #1
 80059b8:	2300      	movne	r3, #0
 80059ba:	b2d9      	uxtb	r1, r3
 80059bc:	69fa      	ldr	r2, [r7, #28]
 80059be:	7813      	ldrb	r3, [r2, #0]
 80059c0:	f361 0341 	bfi	r3, r1, #1, #1
 80059c4:	7013      	strb	r3, [r2, #0]
}
 80059c6:	bf00      	nop

          tu_edpt_stream_open(stream_rx, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 80059c8:	4b25      	ldr	r3, [pc, #148]	@ (8005a60 <cdcd_open+0x43c>)
 80059ca:	781b      	ldrb	r3, [r3, #0]
 80059cc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	f083 0301 	eor.w	r3, r3, #1
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d007      	beq.n	80059ec <cdcd_open+0x3c8>
 80059dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80059e0:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	3308      	adds	r3, #8
 80059e6:	4618      	mov	r0, r3
 80059e8:	f002 fca7 	bl	800833a <tu_fifo_clear>
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 80059ec:	79fb      	ldrb	r3, [r7, #7]
 80059ee:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80059f2:	4618      	mov	r0, r3
 80059f4:	f008 f978 	bl	800dce8 <tu_edpt_stream_read_xfer>
 80059f8:	4603      	mov	r3, r0
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d10c      	bne.n	8005a18 <cdcd_open+0x3f4>
 80059fe:	4b19      	ldr	r3, [pc, #100]	@ (8005a64 <cdcd_open+0x440>)
 8005a00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d000      	beq.n	8005a14 <cdcd_open+0x3f0>
 8005a12:	be00      	bkpt	0x0000
 8005a14:	2300      	movs	r3, #0
 8005a16:	e01f      	b.n	8005a58 <cdcd_open+0x434>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8005a18:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8005a22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a26:	791b      	ldrb	r3, [r3, #4]
 8005a28:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	f4ff aefb 	bcc.w	8005828 <cdcd_open+0x204>
 8005a32:	e000      	b.n	8005a36 <cdcd_open+0x412>
          break;
 8005a34:	bf00      	nop
 8005a36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005a3a:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	461a      	mov	r2, r3
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 8005a4a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 8005a4e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	1ad3      	subs	r3, r2, r3
 8005a56:	b29b      	uxth	r3, r3
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	37c0      	adds	r7, #192	@ 0xc0
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	20000014 	.word	0x20000014
 8005a64:	e000edf0 	.word	0xe000edf0

08005a68 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b08a      	sub	sp, #40	@ 0x28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	4603      	mov	r3, r0
 8005a70:	603a      	str	r2, [r7, #0]
 8005a72:	71fb      	strb	r3, [r7, #7]
 8005a74:	460b      	mov	r3, r1
 8005a76:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	781b      	ldrb	r3, [r3, #0]
 8005a7c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	2b20      	cmp	r3, #32
 8005a84:	d001      	beq.n	8005a8a <cdcd_control_xfer_cb+0x22>
 8005a86:	2300      	movs	r3, #0
 8005a88:	e0d9      	b.n	8005c3e <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005a90:	e014      	b.n	8005abc <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 8005a92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a96:	22b4      	movs	r2, #180	@ 0xb4
 8005a98:	fb02 f303 	mul.w	r3, r2, r3
 8005a9c:	4a6a      	ldr	r2, [pc, #424]	@ (8005c48 <cdcd_control_xfer_cb+0x1e0>)
 8005a9e:	4413      	add	r3, r2
 8005aa0:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 8005aa2:	6a3b      	ldr	r3, [r7, #32]
 8005aa4:	785b      	ldrb	r3, [r3, #1]
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	889b      	ldrh	r3, [r3, #4]
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d009      	beq.n	8005ac6 <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8005ab2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005abc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d0e6      	beq.n	8005a92 <cdcd_control_xfer_cb+0x2a>
 8005ac4:	e000      	b.n	8005ac8 <cdcd_control_xfer_cb+0x60>
      break;
 8005ac6:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8005ac8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d001      	beq.n	8005ad4 <cdcd_control_xfer_cb+0x6c>
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	e0b4      	b.n	8005c3e <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	785b      	ldrb	r3, [r3, #1]
 8005ad8:	3b20      	subs	r3, #32
 8005ada:	2b03      	cmp	r3, #3
 8005adc:	f200 80a5 	bhi.w	8005c2a <cdcd_control_xfer_cb+0x1c2>
 8005ae0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ae8 <cdcd_control_xfer_cb+0x80>)
 8005ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae6:	bf00      	nop
 8005ae8:	08005af9 	.word	0x08005af9
 8005aec:	08005b29 	.word	0x08005b29
 8005af0:	08005b41 	.word	0x08005b41
 8005af4:	08005bff 	.word	0x08005bff
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8005af8:	79bb      	ldrb	r3, [r7, #6]
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d107      	bne.n	8005b0e <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8005afe:	6a3b      	ldr	r3, [r7, #32]
 8005b00:	1d1a      	adds	r2, r3, #4
 8005b02:	79f8      	ldrb	r0, [r7, #7]
 8005b04:	2307      	movs	r3, #7
 8005b06:	6839      	ldr	r1, [r7, #0]
 8005b08:	f005 f9cc 	bl	800aea4 <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 8005b0c:	e08f      	b.n	8005c2e <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 8005b0e:	79bb      	ldrb	r3, [r7, #6]
 8005b10:	2b03      	cmp	r3, #3
 8005b12:	f040 808c 	bne.w	8005c2e <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 8005b16:	6a3b      	ldr	r3, [r7, #32]
 8005b18:	1d1a      	adds	r2, r3, #4
 8005b1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b1e:	4611      	mov	r1, r2
 8005b20:	4618      	mov	r0, r3
 8005b22:	f7ff fbb1 	bl	8005288 <tud_cdc_line_coding_cb>
      break;
 8005b26:	e082      	b.n	8005c2e <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8005b28:	79bb      	ldrb	r3, [r7, #6]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	f040 8081 	bne.w	8005c32 <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8005b30:	6a3b      	ldr	r3, [r7, #32]
 8005b32:	1d1a      	adds	r2, r3, #4
 8005b34:	79f8      	ldrb	r0, [r7, #7]
 8005b36:	2307      	movs	r3, #7
 8005b38:	6839      	ldr	r1, [r7, #0]
 8005b3a:	f005 f9b3 	bl	800aea4 <tud_control_xfer>
      }
      break;
 8005b3e:	e078      	b.n	8005c32 <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 8005b40:	79bb      	ldrb	r3, [r7, #6]
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d105      	bne.n	8005b52 <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 8005b46:	79fb      	ldrb	r3, [r7, #7]
 8005b48:	6839      	ldr	r1, [r7, #0]
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f005 f926 	bl	800ad9c <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 8005b50:	e071      	b.n	8005c36 <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 8005b52:	79bb      	ldrb	r3, [r7, #6]
 8005b54:	2b03      	cmp	r3, #3
 8005b56:	d16e      	bne.n	8005c36 <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	885b      	ldrh	r3, [r3, #2]
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	613b      	str	r3, [r7, #16]
 8005b60:	2300      	movs	r3, #0
 8005b62:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8005b64:	7bfb      	ldrb	r3, [r7, #15]
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	fa22 f303 	lsr.w	r3, r2, r3
 8005b6c:	f003 0301 	and.w	r3, r3, #1
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	bf14      	ite	ne
 8005b74:	2301      	movne	r3, #1
 8005b76:	2300      	moveq	r3, #0
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	885b      	ldrh	r3, [r3, #2]
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	61bb      	str	r3, [r7, #24]
 8005b84:	2301      	movs	r3, #1
 8005b86:	75fb      	strb	r3, [r7, #23]
 8005b88:	7dfb      	ldrb	r3, [r7, #23]
 8005b8a:	69ba      	ldr	r2, [r7, #24]
 8005b8c:	fa22 f303 	lsr.w	r3, r2, r3
 8005b90:	f003 0301 	and.w	r3, r3, #1
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	bf14      	ite	ne
 8005b98:	2301      	movne	r3, #1
 8005b9a:	2300      	moveq	r3, #0
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	885b      	ldrh	r3, [r3, #2]
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	b2da      	uxtb	r2, r3
 8005ba8:	6a3b      	ldr	r3, [r7, #32]
 8005baa:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 8005bac:	4b27      	ldr	r3, [pc, #156]	@ (8005c4c <cdcd_control_xfer_cb+0x1e4>)
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	f003 0304 	and.w	r3, r3, #4
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d013      	beq.n	8005be2 <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, !dtr);
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	f103 0214 	add.w	r2, r3, #20
 8005bc0:	7ffb      	ldrb	r3, [r7, #31]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	bf14      	ite	ne
 8005bc6:	2301      	movne	r3, #1
 8005bc8:	2300      	moveq	r3, #0
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	f083 0301 	eor.w	r3, r3, #1
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	f003 0301 	and.w	r3, r3, #1
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	4619      	mov	r1, r3
 8005bda:	4610      	mov	r0, r2
 8005bdc:	f002 fbbe 	bl	800835c <tu_fifo_set_overwritable>
 8005be0:	e005      	b.n	8005bee <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, false);
 8005be2:	6a3b      	ldr	r3, [r7, #32]
 8005be4:	3314      	adds	r3, #20
 8005be6:	2100      	movs	r1, #0
 8005be8:	4618      	mov	r0, r3
 8005bea:	f002 fbb7 	bl	800835c <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 8005bee:	7fba      	ldrb	r2, [r7, #30]
 8005bf0:	7ff9      	ldrb	r1, [r7, #31]
 8005bf2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7ff fb37 	bl	800526a <tud_cdc_line_state_cb>
      break;
 8005bfc:	e01b      	b.n	8005c36 <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 8005bfe:	79bb      	ldrb	r3, [r7, #6]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d105      	bne.n	8005c10 <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 8005c04:	79fb      	ldrb	r3, [r7, #7]
 8005c06:	6839      	ldr	r1, [r7, #0]
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f005 f8c7 	bl	800ad9c <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 8005c0e:	e014      	b.n	8005c3a <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 8005c10:	79bb      	ldrb	r3, [r7, #6]
 8005c12:	2b03      	cmp	r3, #3
 8005c14:	d111      	bne.n	8005c3a <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	885b      	ldrh	r3, [r3, #2]
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c20:	4611      	mov	r1, r2
 8005c22:	4618      	mov	r0, r3
 8005c24:	f7ff fb3c 	bl	80052a0 <tud_cdc_send_break_cb>
      break;
 8005c28:	e007      	b.n	8005c3a <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	e007      	b.n	8005c3e <cdcd_control_xfer_cb+0x1d6>
      break;
 8005c2e:	bf00      	nop
 8005c30:	e004      	b.n	8005c3c <cdcd_control_xfer_cb+0x1d4>
      break;
 8005c32:	bf00      	nop
 8005c34:	e002      	b.n	8005c3c <cdcd_control_xfer_cb+0x1d4>
      break;
 8005c36:	bf00      	nop
 8005c38:	e000      	b.n	8005c3c <cdcd_control_xfer_cb+0x1d4>
      break;
 8005c3a:	bf00      	nop
  }

  return true;
 8005c3c:	2301      	movs	r3, #1
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3728      	adds	r7, #40	@ 0x28
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	200109e0 	.word	0x200109e0
 8005c4c:	20000014 	.word	0x20000014

08005c50 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b098      	sub	sp, #96	@ 0x60
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	603b      	str	r3, [r7, #0]
 8005c58:	4603      	mov	r3, r0
 8005c5a:	71fb      	strb	r3, [r7, #7]
 8005c5c:	460b      	mov	r3, r1
 8005c5e:	71bb      	strb	r3, [r7, #6]
 8005c60:	4613      	mov	r3, r2
 8005c62:	717b      	strb	r3, [r7, #5]
 8005c64:	79bb      	ldrb	r3, [r7, #6]
 8005c66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005c70:	e026      	b.n	8005cc0 <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8005c72:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005c76:	22b4      	movs	r2, #180	@ 0xb4
 8005c78:	fb02 f303 	mul.w	r3, r2, r3
 8005c7c:	4a81      	ldr	r2, [pc, #516]	@ (8005e84 <cdcd_xfer_cb+0x234>)
 8005c7e:	4413      	add	r3, r2
 8005c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8005c82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c84:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005c88:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d00f      	beq.n	8005cb0 <cdcd_xfer_cb+0x60>
 8005c90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c92:	7b5b      	ldrb	r3, [r3, #13]
 8005c94:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d009      	beq.n	8005cb0 <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8005c9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c9e:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8005ca0:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d106      	bne.n	8005cb6 <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8005ca8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d002      	beq.n	8005cb6 <cdcd_xfer_cb+0x66>
      return idx;
 8005cb0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005cb4:	e009      	b.n	8005cca <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8005cb6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005cba:	3301      	adds	r3, #1
 8005cbc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005cc0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d0d4      	beq.n	8005c72 <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 8005cc8:	23ff      	movs	r3, #255	@ 0xff
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 8005cca:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 8005cce:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00a      	beq.n	8005cec <cdcd_xfer_cb+0x9c>
 8005cd6:	4b6c      	ldr	r3, [pc, #432]	@ (8005e88 <cdcd_xfer_cb+0x238>)
 8005cd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 0301 	and.w	r3, r3, #1
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d000      	beq.n	8005ce8 <cdcd_xfer_cb+0x98>
 8005ce6:	be00      	bkpt	0x0000
 8005ce8:	2300      	movs	r3, #0
 8005cea:	e0c7      	b.n	8005e7c <cdcd_xfer_cb+0x22c>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 8005cec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005cf0:	22b4      	movs	r2, #180	@ 0xb4
 8005cf2:	fb02 f303 	mul.w	r3, r2, r3
 8005cf6:	4a63      	ldr	r2, [pc, #396]	@ (8005e84 <cdcd_xfer_cb+0x234>)
 8005cf8:	4413      	add	r3, r2
 8005cfa:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8005cfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cfe:	3320      	adds	r3, #32
 8005d00:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8005d02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d04:	330c      	adds	r3, #12
 8005d06:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 8005d08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d0a:	785b      	ldrb	r3, [r3, #1]
 8005d0c:	79ba      	ldrb	r2, [r7, #6]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	f040 8091 	bne.w	8005e36 <cdcd_xfer_cb+0x1e6>
 8005d14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d16:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 8005d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d1e:	3308      	adds	r3, #8
 8005d20:	633b      	str	r3, [r7, #48]	@ 0x30
  return f->depth;
 8005d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d24:	889b      	ldrh	r3, [r3, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d014      	beq.n	8005d54 <cdcd_xfer_cb+0x104>
 8005d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d010      	beq.n	8005d54 <cdcd_xfer_cb+0x104>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 8005d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d34:	f103 0208 	add.w	r2, r3, #8
 8005d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005d3e:	b289      	uxth	r1, r1
 8005d40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d44:	460b      	mov	r3, r1
 8005d46:	84fb      	strh	r3, [r7, #38]	@ 0x26
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8005d48:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d4e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d50:	f002 fe40 	bl	80089d4 <tu_fifo_write_n_access_mode>
}
 8005d54:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 8005d56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d58:	7adb      	ldrb	r3, [r3, #11]
 8005d5a:	2bff      	cmp	r3, #255	@ 0xff
 8005d5c:	d04a      	beq.n	8005df4 <cdcd_xfer_cb+0x1a4>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 8005d5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d60:	3308      	adds	r3, #8
 8005d62:	f107 0208 	add.w	r2, r7, #8
 8005d66:	4611      	mov	r1, r2
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f003 f87a 	bl	8008e62 <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 8005d6e:	8a3b      	ldrh	r3, [r7, #16]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d005      	beq.n	8005d80 <cdcd_xfer_cb+0x130>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 8005d74:	697a      	ldr	r2, [r7, #20]
 8005d76:	8a3b      	ldrh	r3, [r7, #16]
 8005d78:	3b01      	subs	r3, #1
 8005d7a:	4413      	add	r3, r2
 8005d7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d7e:	e00a      	b.n	8005d96 <cdcd_xfer_cb+0x146>
      } else if (buf_info.linear.len > 0) {
 8005d80:	893b      	ldrh	r3, [r7, #8]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d005      	beq.n	8005d92 <cdcd_xfer_cb+0x142>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	893b      	ldrh	r3, [r7, #8]
 8005d8a:	3b01      	subs	r3, #1
 8005d8c:	4413      	add	r3, r2
 8005d8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d90:	e001      	b.n	8005d96 <cdcd_xfer_cb+0x146>
      } else {
        ptr = NULL;                                      // no data
 8005d92:	2300      	movs	r3, #0
 8005d94:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 8005d96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d02b      	beq.n	8005df4 <cdcd_xfer_cb+0x1a4>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005da0:	e022      	b.n	8005de8 <cdcd_xfer_cb+0x198>
          if (p_cdc->wanted_char == (char)*ptr) {
 8005da2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005da4:	7ada      	ldrb	r2, [r3, #11]
 8005da6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d108      	bne.n	8005dc0 <cdcd_xfer_cb+0x170>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 8005dae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005db0:	7ada      	ldrb	r2, [r3, #11]
 8005db2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005db6:	4611      	mov	r1, r2
 8005db8:	4618      	mov	r0, r3
 8005dba:	f7ff fa32 	bl	8005222 <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 8005dbe:	e019      	b.n	8005df4 <cdcd_xfer_cb+0x1a4>
          }

          if (ptr == buf_info.wrapped.ptr) {
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d105      	bne.n	8005dd4 <cdcd_xfer_cb+0x184>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 8005dc8:	68fa      	ldr	r2, [r7, #12]
 8005dca:	893b      	ldrh	r3, [r7, #8]
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	4413      	add	r3, r2
 8005dd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005dd2:	e006      	b.n	8005de2 <cdcd_xfer_cb+0x192>
          } else if (ptr == buf_info.linear.ptr) {
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d00a      	beq.n	8005df2 <cdcd_xfer_cb+0x1a2>
            break;                                         // reached the beginning
          } else {
            ptr--;
 8005ddc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005dde:	3b01      	subs	r3, #1
 8005de0:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8005de2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005de4:	3301      	adds	r3, #1
 8005de6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005de8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d3d8      	bcc.n	8005da2 <cdcd_xfer_cb+0x152>
 8005df0:	e000      	b.n	8005df4 <cdcd_xfer_cb+0x1a4>
            break;                                         // reached the beginning
 8005df2:	bf00      	nop
 8005df4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005df6:	623b      	str	r3, [r7, #32]
  return tu_fifo_empty(&s->ff);
 8005df8:	6a3b      	ldr	r3, [r7, #32]
 8005dfa:	3308      	adds	r3, #8
 8005dfc:	61fb      	str	r3, [r7, #28]
  const uint16_t wr_idx = f->wr_idx;
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	891b      	ldrh	r3, [r3, #8]
 8005e02:	837b      	strh	r3, [r7, #26]
  const uint16_t rd_idx = f->rd_idx;
 8005e04:	69fb      	ldr	r3, [r7, #28]
 8005e06:	895b      	ldrh	r3, [r3, #10]
 8005e08:	833b      	strh	r3, [r7, #24]
  return wr_idx == rd_idx;
 8005e0a:	8b7a      	ldrh	r2, [r7, #26]
 8005e0c:	8b3b      	ldrh	r3, [r7, #24]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	bf0c      	ite	eq
 8005e12:	2301      	moveq	r3, #1
 8005e14:	2300      	movne	r3, #0
 8005e16:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 8005e18:	f083 0301 	eor.w	r3, r3, #1
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d004      	beq.n	8005e2c <cdcd_xfer_cb+0x1dc>
      tud_cdc_rx_cb(itf);
 8005e22:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7ff f9f0 	bl	800520c <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(rhport, stream_rx); // prepare for more data
 8005e2c:	79fb      	ldrb	r3, [r7, #7]
 8005e2e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005e30:	4618      	mov	r0, r3
 8005e32:	f007 ff59 	bl	800dce8 <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 8005e36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e38:	785b      	ldrb	r3, [r3, #1]
 8005e3a:	79ba      	ldrb	r2, [r7, #6]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d112      	bne.n	8005e66 <cdcd_xfer_cb+0x216>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 8005e40:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005e44:	4618      	mov	r0, r3
 8005e46:	f7ff f9fa 	bl	800523e <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(rhport, stream_tx)) {
 8005e4a:	79fb      	ldrb	r3, [r7, #7]
 8005e4c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f007 fd22 	bl	800d898 <tu_edpt_stream_write_xfer>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d105      	bne.n	8005e66 <cdcd_xfer_cb+0x216>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(rhport, stream_tx, xferred_bytes);
 8005e5a:	79fb      	ldrb	r3, [r7, #7]
 8005e5c:	683a      	ldr	r2, [r7, #0]
 8005e5e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005e60:	4618      	mov	r0, r3
 8005e62:	f007 fc7f 	bl	800d764 <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 8005e66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e68:	789b      	ldrb	r3, [r3, #2]
 8005e6a:	79ba      	ldrb	r2, [r7, #6]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d104      	bne.n	8005e7a <cdcd_xfer_cb+0x22a>
    tud_cdc_notify_complete_cb(itf);
 8005e70:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005e74:	4618      	mov	r0, r3
 8005e76:	f7ff f9ed 	bl	8005254 <tud_cdc_notify_complete_cb>
  }

  return true;
 8005e7a:	2301      	movs	r3, #1
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3760      	adds	r7, #96	@ 0x60
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	200109e0 	.word	0x200109e0
 8005e88:	e000edf0 	.word	0xe000edf0

08005e8c <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	4603      	mov	r3, r0
 8005e94:	460a      	mov	r2, r1
 8005e96:	71fb      	strb	r3, [r7, #7]
 8005e98:	4613      	mov	r3, r2
 8005e9a:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	4603      	mov	r3, r0
 8005eb0:	460a      	mov	r2, r1
 8005eb2:	71fb      	strb	r3, [r7, #7]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 8005eb8:	2301      	movs	r3, #1
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	370c      	adds	r7, #12
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr

08005ec6 <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 8005ec6:	b480      	push	{r7}
 8005ec8:	b083      	sub	sp, #12
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	4603      	mov	r3, r0
 8005ece:	6039      	str	r1, [r7, #0]
 8005ed0:	71fb      	strb	r3, [r7, #7]
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 8005ed6:	bf00      	nop
 8005ed8:	370c      	adds	r7, #12
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr

08005ee2 <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 8005ee2:	b480      	push	{r7}
 8005ee4:	b083      	sub	sp, #12
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	603a      	str	r2, [r7, #0]
 8005eea:	461a      	mov	r2, r3
 8005eec:	4603      	mov	r3, r0
 8005eee:	71fb      	strb	r3, [r7, #7]
 8005ef0:	460b      	mov	r3, r1
 8005ef2:	71bb      	strb	r3, [r7, #6]
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 8005f04:	b580      	push	{r7, lr}
 8005f06:	af00      	add	r7, sp, #0
  hidd_reset(0);
 8005f08:	2000      	movs	r0, #0
 8005f0a:	f000 f80b 	bl	8005f24 <hidd_reset>
}
 8005f0e:	bf00      	nop
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <hidd_deinit>:

bool hidd_deinit(void) {
 8005f12:	b480      	push	{r7}
 8005f14:	af00      	add	r7, sp, #0
  return true;
 8005f16:	2301      	movs	r3, #1
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr
	...

08005f24 <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b082      	sub	sp, #8
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 8005f2e:	220c      	movs	r2, #12
 8005f30:	2100      	movs	r1, #0
 8005f32:	4803      	ldr	r0, [pc, #12]	@ (8005f40 <hidd_reset+0x1c>)
 8005f34:	f008 f8e4 	bl	800e100 <memset>
}
 8005f38:	bf00      	nop
 8005f3a:	3708      	adds	r7, #8
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	20010a94 	.word	0x20010a94

08005f44 <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b094      	sub	sp, #80	@ 0x50
 8005f48:	af02      	add	r7, sp, #8
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	6039      	str	r1, [r7, #0]
 8005f4e:	71fb      	strb	r3, [r7, #7]
 8005f50:	4613      	mov	r3, r2
 8005f52:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	795b      	ldrb	r3, [r3, #5]
 8005f58:	2b03      	cmp	r3, #3
 8005f5a:	d001      	beq.n	8005f60 <hidd_open+0x1c>
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	e0d0      	b.n	8006102 <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	791b      	ldrb	r3, [r3, #4]
 8005f64:	461a      	mov	r2, r3
 8005f66:	00d2      	lsls	r2, r2, #3
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 8005f6c:	3312      	adds	r3, #18
 8005f6e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 8005f72:	88ba      	ldrh	r2, [r7, #4]
 8005f74:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d20a      	bcs.n	8005f92 <hidd_open+0x4e>
 8005f7c:	4b63      	ldr	r3, [pc, #396]	@ (800610c <hidd_open+0x1c8>)
 8005f7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0301 	and.w	r3, r3, #1
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d000      	beq.n	8005f8e <hidd_open+0x4a>
 8005f8c:	be00      	bkpt	0x0000
 8005f8e:	2300      	movs	r3, #0
 8005f90:	e0b7      	b.n	8006102 <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 8005f92:	2300      	movs	r3, #0
 8005f94:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f98:	e011      	b.n	8005fbe <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 8005f9a:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	005b      	lsls	r3, r3, #1
 8005fa2:	4413      	add	r3, r2
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	4a5a      	ldr	r2, [pc, #360]	@ (8006110 <hidd_open+0x1cc>)
 8005fa8:	4413      	add	r3, r2
 8005faa:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 8005fac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fae:	785b      	ldrb	r3, [r3, #1]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d009      	beq.n	8005fc8 <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 8005fb4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005fb8:	3301      	adds	r3, #1
 8005fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fbe:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d0e9      	beq.n	8005f9a <hidd_open+0x56>
 8005fc6:	e000      	b.n	8005fca <hidd_open+0x86>
      break;
 8005fc8:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 8005fca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d00a      	beq.n	8005fe8 <hidd_open+0xa4>
 8005fd2:	4b4e      	ldr	r3, [pc, #312]	@ (800610c <hidd_open+0x1c8>)
 8005fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 0301 	and.w	r3, r3, #1
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d000      	beq.n	8005fe4 <hidd_open+0xa0>
 8005fe2:	be00      	bkpt	0x0000
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	e08c      	b.n	8006102 <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 8005fe8:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8005fec:	4613      	mov	r3, r2
 8005fee:	005b      	lsls	r3, r3, #1
 8005ff0:	4413      	add	r3, r2
 8005ff2:	011b      	lsls	r3, r3, #4
 8005ff4:	4a47      	ldr	r2, [pc, #284]	@ (8006114 <hidd_open+0x1d0>)
 8005ff6:	4413      	add	r3, r2
 8005ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006000:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	461a      	mov	r2, r3
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8006010:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006014:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8006016:	6a3b      	ldr	r3, [r7, #32]
 8006018:	3301      	adds	r3, #1
 800601a:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 800601c:	2b21      	cmp	r3, #33	@ 0x21
 800601e:	d00a      	beq.n	8006036 <hidd_open+0xf2>
 8006020:	4b3a      	ldr	r3, [pc, #232]	@ (800610c <hidd_open+0x1c8>)
 8006022:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	2b00      	cmp	r3, #0
 800602e:	d000      	beq.n	8006032 <hidd_open+0xee>
 8006030:	be00      	bkpt	0x0000
 8006032:	2300      	movs	r3, #0
 8006034:	e065      	b.n	8006102 <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 8006036:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006038:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800603a:	609a      	str	r2, [r3, #8]
 800603c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800603e:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	781b      	ldrb	r3, [r3, #0]
 8006048:	461a      	mov	r2, r3
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 800604e:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	7919      	ldrb	r1, [r3, #4]
 8006054:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006056:	3302      	adds	r3, #2
 8006058:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800605a:	3201      	adds	r2, #1
 800605c:	79f8      	ldrb	r0, [r7, #7]
 800605e:	9201      	str	r2, [sp, #4]
 8006060:	9300      	str	r3, [sp, #0]
 8006062:	2303      	movs	r3, #3
 8006064:	460a      	mov	r2, r1
 8006066:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006068:	f004 fba4 	bl	800a7b4 <usbd_open_edpt_pair>
 800606c:	4603      	mov	r3, r0
 800606e:	f083 0301 	eor.w	r3, r3, #1
 8006072:	b2db      	uxtb	r3, r3
 8006074:	2b00      	cmp	r3, #0
 8006076:	d00a      	beq.n	800608e <hidd_open+0x14a>
 8006078:	4b24      	ldr	r3, [pc, #144]	@ (800610c <hidd_open+0x1c8>)
 800607a:	633b      	str	r3, [r7, #48]	@ 0x30
 800607c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0301 	and.w	r3, r3, #1
 8006084:	2b00      	cmp	r3, #0
 8006086:	d000      	beq.n	800608a <hidd_open+0x146>
 8006088:	be00      	bkpt	0x0000
 800608a:	2300      	movs	r3, #0
 800608c:	e039      	b.n	8006102 <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	799b      	ldrb	r3, [r3, #6]
 8006092:	2b01      	cmp	r3, #1
 8006094:	d103      	bne.n	800609e <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	79da      	ldrb	r2, [r3, #7]
 800609a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800609c:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 800609e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060a0:	2201      	movs	r2, #1
 80060a2:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	789a      	ldrb	r2, [r3, #2]
 80060a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060aa:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 80060ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	3307      	adds	r3, #7
 80060b2:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	881a      	ldrh	r2, [r3, #0]
 80060b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060ba:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 80060bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060be:	789b      	ldrb	r3, [r3, #2]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d01c      	beq.n	80060fe <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 80060c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060c6:	7899      	ldrb	r1, [r3, #2]
 80060c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060ca:	f103 0220 	add.w	r2, r3, #32
 80060ce:	79f8      	ldrb	r0, [r7, #7]
 80060d0:	2300      	movs	r3, #0
 80060d2:	9300      	str	r3, [sp, #0]
 80060d4:	2310      	movs	r3, #16
 80060d6:	f004 fc6b 	bl	800a9b0 <usbd_edpt_xfer>
 80060da:	4603      	mov	r3, r0
 80060dc:	f083 0301 	eor.w	r3, r3, #1
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00b      	beq.n	80060fe <hidd_open+0x1ba>
 80060e6:	4b09      	ldr	r3, [pc, #36]	@ (800610c <hidd_open+0x1c8>)
 80060e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f003 0301 	and.w	r3, r3, #1
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d000      	beq.n	80060f8 <hidd_open+0x1b4>
 80060f6:	be00      	bkpt	0x0000
 80060f8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80060fc:	e001      	b.n	8006102 <hidd_open+0x1be>
  }

  return drv_len;
 80060fe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 8006102:	4618      	mov	r0, r3
 8006104:	3748      	adds	r7, #72	@ 0x48
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
 800610a:	bf00      	nop
 800610c:	e000edf0 	.word	0xe000edf0
 8006110:	20010a94 	.word	0x20010a94
 8006114:	20010aa0 	.word	0x20010aa0

08006118 <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 8006118:	b580      	push	{r7, lr}
 800611a:	b094      	sub	sp, #80	@ 0x50
 800611c:	af02      	add	r7, sp, #8
 800611e:	4603      	mov	r3, r0
 8006120:	603a      	str	r2, [r7, #0]
 8006122:	71fb      	strb	r3, [r7, #7]
 8006124:	460b      	mov	r3, r1
 8006126:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	f003 031f 	and.w	r3, r3, #31
 8006130:	b2db      	uxtb	r3, r3
 8006132:	2b01      	cmp	r3, #1
 8006134:	d001      	beq.n	800613a <hidd_control_xfer_cb+0x22>
 8006136:	2300      	movs	r3, #0
 8006138:	e1d6      	b.n	80064e8 <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	889b      	ldrh	r3, [r3, #4]
 800613e:	b29b      	uxth	r3, r3
 8006140:	b2db      	uxtb	r3, r3
 8006142:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 8006144:	2300      	movs	r3, #0
 8006146:	77bb      	strb	r3, [r7, #30]
 8006148:	e00f      	b.n	800616a <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 800614a:	7fba      	ldrb	r2, [r7, #30]
 800614c:	498f      	ldr	r1, [pc, #572]	@ (800638c <hidd_control_xfer_cb+0x274>)
 800614e:	4613      	mov	r3, r2
 8006150:	005b      	lsls	r3, r3, #1
 8006152:	4413      	add	r3, r2
 8006154:	009b      	lsls	r3, r3, #2
 8006156:	440b      	add	r3, r1
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	7ffa      	ldrb	r2, [r7, #31]
 800615c:	429a      	cmp	r2, r3
 800615e:	d101      	bne.n	8006164 <hidd_control_xfer_cb+0x4c>
      return i;
 8006160:	7fbb      	ldrb	r3, [r7, #30]
 8006162:	e006      	b.n	8006172 <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 8006164:	7fbb      	ldrb	r3, [r7, #30]
 8006166:	3301      	adds	r3, #1
 8006168:	77bb      	strb	r3, [r7, #30]
 800616a:	7fbb      	ldrb	r3, [r7, #30]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d0ec      	beq.n	800614a <hidd_control_xfer_cb+0x32>
  return 0xFF;
 8006170:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 8006172:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 8006176:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800617a:	2b00      	cmp	r3, #0
 800617c:	d001      	beq.n	8006182 <hidd_control_xfer_cb+0x6a>
 800617e:	2300      	movs	r3, #0
 8006180:	e1b2      	b.n	80064e8 <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 8006182:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006186:	4613      	mov	r3, r2
 8006188:	005b      	lsls	r3, r3, #1
 800618a:	4413      	add	r3, r2
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	4a7f      	ldr	r2, [pc, #508]	@ (800638c <hidd_control_xfer_cb+0x274>)
 8006190:	4413      	add	r3, r2
 8006192:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 8006194:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006198:	4613      	mov	r3, r2
 800619a:	005b      	lsls	r3, r3, #1
 800619c:	4413      	add	r3, r2
 800619e:	011b      	lsls	r3, r3, #4
 80061a0:	4a7b      	ldr	r2, [pc, #492]	@ (8006390 <hidd_control_xfer_cb+0x278>)
 80061a2:	4413      	add	r3, r2
 80061a4:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d145      	bne.n	8006240 <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 80061b4:	79bb      	ldrb	r3, [r7, #6]
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	f040 8195 	bne.w	80064e6 <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	885b      	ldrh	r3, [r3, #2]
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 80061c4:	8bbb      	ldrh	r3, [r7, #28]
 80061c6:	0a1b      	lsrs	r3, r3, #8
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	785b      	ldrb	r3, [r3, #1]
 80061d4:	2b06      	cmp	r3, #6
 80061d6:	d11b      	bne.n	8006210 <hidd_control_xfer_cb+0xf8>
 80061d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061dc:	2b21      	cmp	r3, #33	@ 0x21
 80061de:	d117      	bne.n	8006210 <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 80061e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d101      	bne.n	80061ec <hidd_control_xfer_cb+0xd4>
 80061e8:	2300      	movs	r3, #0
 80061ea:	e17d      	b.n	80064e8 <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 80061ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ee:	689a      	ldr	r2, [r3, #8]
 80061f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	781b      	ldrb	r3, [r3, #0]
 80061f6:	79f8      	ldrb	r0, [r7, #7]
 80061f8:	6839      	ldr	r1, [r7, #0]
 80061fa:	f004 fe53 	bl	800aea4 <tud_control_xfer>
 80061fe:	4603      	mov	r3, r0
 8006200:	f083 0301 	eor.w	r3, r3, #1
 8006204:	b2db      	uxtb	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	f000 816d 	beq.w	80064e6 <hidd_control_xfer_cb+0x3ce>
 800620c:	2300      	movs	r3, #0
 800620e:	e16b      	b.n	80064e8 <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	785b      	ldrb	r3, [r3, #1]
 8006214:	2b06      	cmp	r3, #6
 8006216:	d111      	bne.n	800623c <hidd_control_xfer_cb+0x124>
 8006218:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800621c:	2b22      	cmp	r3, #34	@ 0x22
 800621e:	d10d      	bne.n	800623c <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 8006220:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006224:	4618      	mov	r0, r3
 8006226:	f7fb f897 	bl	8001358 <tud_hid_descriptor_report_cb>
 800622a:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 800622c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800622e:	889b      	ldrh	r3, [r3, #4]
 8006230:	79f8      	ldrb	r0, [r7, #7]
 8006232:	6a3a      	ldr	r2, [r7, #32]
 8006234:	6839      	ldr	r1, [r7, #0]
 8006236:	f004 fe35 	bl	800aea4 <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 800623a:	e154      	b.n	80064e6 <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 800623c:	2300      	movs	r3, #0
 800623e:	e153      	b.n	80064e8 <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	781b      	ldrb	r3, [r3, #0]
 8006244:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006248:	b2db      	uxtb	r3, r3
 800624a:	2b20      	cmp	r3, #32
 800624c:	f040 813e 	bne.w	80064cc <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	785b      	ldrb	r3, [r3, #1]
 8006254:	3b01      	subs	r3, #1
 8006256:	2b0a      	cmp	r3, #10
 8006258:	f200 8136 	bhi.w	80064c8 <hidd_control_xfer_cb+0x3b0>
 800625c:	a201      	add	r2, pc, #4	@ (adr r2, 8006264 <hidd_control_xfer_cb+0x14c>)
 800625e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006262:	bf00      	nop
 8006264:	08006291 	.word	0x08006291
 8006268:	08006467 	.word	0x08006467
 800626c:	0800647d 	.word	0x0800647d
 8006270:	080064c9 	.word	0x080064c9
 8006274:	080064c9 	.word	0x080064c9
 8006278:	080064c9 	.word	0x080064c9
 800627c:	080064c9 	.word	0x080064c9
 8006280:	080064c9 	.word	0x080064c9
 8006284:	08006367 	.word	0x08006367
 8006288:	08006421 	.word	0x08006421
 800628c:	08006493 	.word	0x08006493
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 8006290:	79bb      	ldrb	r3, [r7, #6]
 8006292:	2b01      	cmp	r3, #1
 8006294:	f040 811c 	bne.w	80064d0 <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	885b      	ldrh	r3, [r3, #2]
 800629c:	b29b      	uxth	r3, r3
 800629e:	82bb      	strh	r3, [r7, #20]
 80062a0:	8abb      	ldrh	r3, [r7, #20]
 80062a2:	0a1b      	lsrs	r3, r3, #8
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	885b      	ldrh	r3, [r3, #2]
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80062b4:	8afb      	ldrh	r3, [r7, #22]
 80062b6:	b2db      	uxtb	r3, r3
 80062b8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 80062bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062be:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	88db      	ldrh	r3, [r3, #6]
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	837b      	strh	r3, [r7, #26]
 80062c8:	2310      	movs	r3, #16
 80062ca:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80062cc:	8b7a      	ldrh	r2, [r7, #26]
 80062ce:	8b3b      	ldrh	r3, [r7, #24]
 80062d0:	4293      	cmp	r3, r2
 80062d2:	bf28      	it	cs
 80062d4:	4613      	movcs	r3, r2
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 80062dc:	2300      	movs	r3, #0
 80062de:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 80062e2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d013      	beq.n	8006312 <hidd_control_xfer_cb+0x1fa>
 80062ea:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d90f      	bls.n	8006312 <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 80062f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062f4:	1c5a      	adds	r2, r3, #1
 80062f6:	647a      	str	r2, [r7, #68]	@ 0x44
 80062f8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80062fc:	701a      	strb	r2, [r3, #0]
            req_len--;
 80062fe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006302:	3b01      	subs	r3, #1
 8006304:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 8006308:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800630c:	3301      	adds	r3, #1
 800630e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 8006312:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8006316:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800631a:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 800631e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006322:	9300      	str	r3, [sp, #0]
 8006324:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006326:	f7fa f959 	bl	80005dc <tud_hid_get_report_cb>
 800632a:	4603      	mov	r3, r0
 800632c:	461a      	mov	r2, r3
 800632e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006332:	4413      	add	r3, r2
 8006334:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 8006338:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10a      	bne.n	8006356 <hidd_control_xfer_cb+0x23e>
 8006340:	4b14      	ldr	r3, [pc, #80]	@ (8006394 <hidd_control_xfer_cb+0x27c>)
 8006342:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0301 	and.w	r3, r3, #1
 800634c:	2b00      	cmp	r3, #0
 800634e:	d000      	beq.n	8006352 <hidd_control_xfer_cb+0x23a>
 8006350:	be00      	bkpt	0x0000
 8006352:	2300      	movs	r3, #0
 8006354:	e0c8      	b.n	80064e8 <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 8006356:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006358:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800635c:	79f8      	ldrb	r0, [r7, #7]
 800635e:	6839      	ldr	r1, [r7, #0]
 8006360:	f004 fda0 	bl	800aea4 <tud_control_xfer>
        }
        break;
 8006364:	e0b4      	b.n	80064d0 <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 8006366:	79bb      	ldrb	r3, [r7, #6]
 8006368:	2b01      	cmp	r3, #1
 800636a:	d115      	bne.n	8006398 <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	88db      	ldrh	r3, [r3, #6]
 8006370:	b29b      	uxth	r3, r3
 8006372:	2b10      	cmp	r3, #16
 8006374:	d901      	bls.n	800637a <hidd_control_xfer_cb+0x262>
 8006376:	2300      	movs	r3, #0
 8006378:	e0b6      	b.n	80064e8 <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 800637a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	88db      	ldrh	r3, [r3, #6]
 8006380:	b29b      	uxth	r3, r3
 8006382:	79f8      	ldrb	r0, [r7, #7]
 8006384:	6839      	ldr	r1, [r7, #0]
 8006386:	f004 fd8d 	bl	800aea4 <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 800638a:	e0a3      	b.n	80064d4 <hidd_control_xfer_cb+0x3bc>
 800638c:	20010a94 	.word	0x20010a94
 8006390:	20010aa0 	.word	0x20010aa0
 8006394:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 8006398:	79bb      	ldrb	r3, [r7, #6]
 800639a:	2b03      	cmp	r3, #3
 800639c:	f040 809a 	bne.w	80064d4 <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	885b      	ldrh	r3, [r3, #2]
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 80063a8:	89bb      	ldrh	r3, [r7, #12]
 80063aa:	0a1b      	lsrs	r3, r3, #8
 80063ac:	b29b      	uxth	r3, r3
 80063ae:	b2db      	uxtb	r3, r3
 80063b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	885b      	ldrh	r3, [r3, #2]
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80063bc:	89fb      	ldrh	r3, [r7, #14]
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 80063c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	88db      	ldrh	r3, [r3, #6]
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	827b      	strh	r3, [r7, #18]
 80063d0:	2310      	movs	r3, #16
 80063d2:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80063d4:	8a7a      	ldrh	r2, [r7, #18]
 80063d6:	8a3b      	ldrh	r3, [r7, #16]
 80063d8:	4293      	cmp	r3, r2
 80063da:	bf28      	it	cs
 80063dc:	4613      	movcs	r3, r2
 80063de:	b29b      	uxth	r3, r3
 80063e0:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 80063e2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d00e      	beq.n	8006408 <hidd_control_xfer_cb+0x2f0>
 80063ea:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d90b      	bls.n	8006408 <hidd_control_xfer_cb+0x2f0>
 80063f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d105      	bne.n	8006408 <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 80063fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063fe:	3301      	adds	r3, #1
 8006400:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 8006402:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006404:	3b01      	subs	r3, #1
 8006406:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 8006408:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800640c:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8006410:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8006414:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006416:	9300      	str	r3, [sp, #0]
 8006418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800641a:	f7fa f8cf 	bl	80005bc <tud_hid_set_report_cb>
        break;
 800641e:	e059      	b.n	80064d4 <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 8006420:	79bb      	ldrb	r3, [r7, #6]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d158      	bne.n	80064d8 <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	885b      	ldrh	r3, [r3, #2]
 800642a:	b29b      	uxth	r3, r3
 800642c:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800642e:	897b      	ldrh	r3, [r7, #10]
 8006430:	0a1b      	lsrs	r3, r3, #8
 8006432:	b29b      	uxth	r3, r3
 8006434:	b2da      	uxtb	r2, r3
 8006436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006438:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 800643a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800643c:	79da      	ldrb	r2, [r3, #7]
 800643e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006442:	4611      	mov	r1, r2
 8006444:	4618      	mov	r0, r3
 8006446:	f7ff fd2f 	bl	8005ea8 <tud_hid_set_idle_cb>
 800644a:	4603      	mov	r3, r0
 800644c:	f083 0301 	eor.w	r3, r3, #1
 8006450:	b2db      	uxtb	r3, r3
 8006452:	2b00      	cmp	r3, #0
 8006454:	d001      	beq.n	800645a <hidd_control_xfer_cb+0x342>
 8006456:	2300      	movs	r3, #0
 8006458:	e046      	b.n	80064e8 <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 800645a:	79fb      	ldrb	r3, [r7, #7]
 800645c:	6839      	ldr	r1, [r7, #0]
 800645e:	4618      	mov	r0, r3
 8006460:	f004 fc9c 	bl	800ad9c <tud_control_status>
        }
        break;
 8006464:	e038      	b.n	80064d8 <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 8006466:	79bb      	ldrb	r3, [r7, #6]
 8006468:	2b01      	cmp	r3, #1
 800646a:	d137      	bne.n	80064dc <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 800646c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800646e:	1dda      	adds	r2, r3, #7
 8006470:	79f8      	ldrb	r0, [r7, #7]
 8006472:	2301      	movs	r3, #1
 8006474:	6839      	ldr	r1, [r7, #0]
 8006476:	f004 fd15 	bl	800aea4 <tud_control_xfer>
        }
        break;
 800647a:	e02f      	b.n	80064dc <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 800647c:	79bb      	ldrb	r3, [r7, #6]
 800647e:	2b01      	cmp	r3, #1
 8006480:	d12e      	bne.n	80064e0 <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 8006482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006484:	1d9a      	adds	r2, r3, #6
 8006486:	79f8      	ldrb	r0, [r7, #7]
 8006488:	2301      	movs	r3, #1
 800648a:	6839      	ldr	r1, [r7, #0]
 800648c:	f004 fd0a 	bl	800aea4 <tud_control_xfer>
        }
        break;
 8006490:	e026      	b.n	80064e0 <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 8006492:	79bb      	ldrb	r3, [r7, #6]
 8006494:	2b01      	cmp	r3, #1
 8006496:	d105      	bne.n	80064a4 <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 8006498:	79fb      	ldrb	r3, [r7, #7]
 800649a:	6839      	ldr	r1, [r7, #0]
 800649c:	4618      	mov	r0, r3
 800649e:	f004 fc7d 	bl	800ad9c <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 80064a2:	e01f      	b.n	80064e4 <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 80064a4:	79bb      	ldrb	r3, [r7, #6]
 80064a6:	2b03      	cmp	r3, #3
 80064a8:	d11c      	bne.n	80064e4 <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	885b      	ldrh	r3, [r3, #2]
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	b2da      	uxtb	r2, r3
 80064b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064b4:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 80064b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064b8:	799a      	ldrb	r2, [r3, #6]
 80064ba:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80064be:	4611      	mov	r1, r2
 80064c0:	4618      	mov	r0, r3
 80064c2:	f7ff fce3 	bl	8005e8c <tud_hid_set_protocol_cb>
        break;
 80064c6:	e00d      	b.n	80064e4 <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 80064c8:	2300      	movs	r3, #0
 80064ca:	e00d      	b.n	80064e8 <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 80064cc:	2300      	movs	r3, #0
 80064ce:	e00b      	b.n	80064e8 <hidd_control_xfer_cb+0x3d0>
        break;
 80064d0:	bf00      	nop
 80064d2:	e008      	b.n	80064e6 <hidd_control_xfer_cb+0x3ce>
        break;
 80064d4:	bf00      	nop
 80064d6:	e006      	b.n	80064e6 <hidd_control_xfer_cb+0x3ce>
        break;
 80064d8:	bf00      	nop
 80064da:	e004      	b.n	80064e6 <hidd_control_xfer_cb+0x3ce>
        break;
 80064dc:	bf00      	nop
 80064de:	e002      	b.n	80064e6 <hidd_control_xfer_cb+0x3ce>
        break;
 80064e0:	bf00      	nop
 80064e2:	e000      	b.n	80064e6 <hidd_control_xfer_cb+0x3ce>
        break;
 80064e4:	bf00      	nop
  }

  return true;
 80064e6:	2301      	movs	r3, #1
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3748      	adds	r7, #72	@ 0x48
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b08a      	sub	sp, #40	@ 0x28
 80064f4:	af02      	add	r7, sp, #8
 80064f6:	603b      	str	r3, [r7, #0]
 80064f8:	4603      	mov	r3, r0
 80064fa:	71fb      	strb	r3, [r7, #7]
 80064fc:	460b      	mov	r3, r1
 80064fe:	71bb      	strb	r3, [r7, #6]
 8006500:	4613      	mov	r3, r2
 8006502:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 8006504:	2300      	movs	r3, #0
 8006506:	77fb      	strb	r3, [r7, #31]
 8006508:	e014      	b.n	8006534 <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 800650a:	7ffa      	ldrb	r2, [r7, #31]
 800650c:	4613      	mov	r3, r2
 800650e:	005b      	lsls	r3, r3, #1
 8006510:	4413      	add	r3, r2
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	4a3f      	ldr	r2, [pc, #252]	@ (8006614 <hidd_xfer_cb+0x124>)
 8006516:	4413      	add	r3, r2
 8006518:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	789b      	ldrb	r3, [r3, #2]
 800651e:	79ba      	ldrb	r2, [r7, #6]
 8006520:	429a      	cmp	r2, r3
 8006522:	d00a      	beq.n	800653a <hidd_xfer_cb+0x4a>
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	785b      	ldrb	r3, [r3, #1]
 8006528:	79ba      	ldrb	r2, [r7, #6]
 800652a:	429a      	cmp	r2, r3
 800652c:	d005      	beq.n	800653a <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 800652e:	7ffb      	ldrb	r3, [r7, #31]
 8006530:	3301      	adds	r3, #1
 8006532:	77fb      	strb	r3, [r7, #31]
 8006534:	7ffb      	ldrb	r3, [r7, #31]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d0e7      	beq.n	800650a <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 800653a:	7ffb      	ldrb	r3, [r7, #31]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d00a      	beq.n	8006556 <hidd_xfer_cb+0x66>
 8006540:	4b35      	ldr	r3, [pc, #212]	@ (8006618 <hidd_xfer_cb+0x128>)
 8006542:	60fb      	str	r3, [r7, #12]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0301 	and.w	r3, r3, #1
 800654c:	2b00      	cmp	r3, #0
 800654e:	d000      	beq.n	8006552 <hidd_xfer_cb+0x62>
 8006550:	be00      	bkpt	0x0000
 8006552:	2300      	movs	r3, #0
 8006554:	e059      	b.n	800660a <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 8006556:	7ffa      	ldrb	r2, [r7, #31]
 8006558:	4613      	mov	r3, r2
 800655a:	005b      	lsls	r3, r3, #1
 800655c:	4413      	add	r3, r2
 800655e:	011b      	lsls	r3, r3, #4
 8006560:	4a2e      	ldr	r2, [pc, #184]	@ (800661c <hidd_xfer_cb+0x12c>)
 8006562:	4413      	add	r3, r2
 8006564:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 8006566:	69bb      	ldr	r3, [r7, #24]
 8006568:	785b      	ldrb	r3, [r3, #1]
 800656a:	79ba      	ldrb	r2, [r7, #6]
 800656c:	429a      	cmp	r2, r3
 800656e:	d116      	bne.n	800659e <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 8006570:	797b      	ldrb	r3, [r7, #5]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d109      	bne.n	800658a <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	f103 0110 	add.w	r1, r3, #16
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	b29a      	uxth	r2, r3
 8006580:	7ffb      	ldrb	r3, [r7, #31]
 8006582:	4618      	mov	r0, r3
 8006584:	f7ff fc9f 	bl	8005ec6 <tud_hid_report_complete_cb>
 8006588:	e03e      	b.n	8006608 <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	f103 0210 	add.w	r2, r3, #16
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	b29b      	uxth	r3, r3
 8006594:	7ff8      	ldrb	r0, [r7, #31]
 8006596:	2101      	movs	r1, #1
 8006598:	f7ff fca3 	bl	8005ee2 <tud_hid_report_failed_cb>
 800659c:	e034      	b.n	8006608 <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 800659e:	797b      	ldrb	r3, [r7, #5]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d10c      	bne.n	80065be <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	f103 0220 	add.w	r2, r3, #32
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	7ff8      	ldrb	r0, [r7, #31]
 80065b0:	9300      	str	r3, [sp, #0]
 80065b2:	4613      	mov	r3, r2
 80065b4:	2202      	movs	r2, #2
 80065b6:	2100      	movs	r1, #0
 80065b8:	f7fa f800 	bl	80005bc <tud_hid_set_report_cb>
 80065bc:	e008      	b.n	80065d0 <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	f103 0220 	add.w	r2, r3, #32
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	7ff8      	ldrb	r0, [r7, #31]
 80065ca:	2102      	movs	r1, #2
 80065cc:	f7ff fc89 	bl	8005ee2 <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 80065d0:	69bb      	ldr	r3, [r7, #24]
 80065d2:	7899      	ldrb	r1, [r3, #2]
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	f103 0220 	add.w	r2, r3, #32
 80065da:	79f8      	ldrb	r0, [r7, #7]
 80065dc:	2300      	movs	r3, #0
 80065de:	9300      	str	r3, [sp, #0]
 80065e0:	2310      	movs	r3, #16
 80065e2:	f004 f9e5 	bl	800a9b0 <usbd_edpt_xfer>
 80065e6:	4603      	mov	r3, r0
 80065e8:	f083 0301 	eor.w	r3, r3, #1
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00a      	beq.n	8006608 <hidd_xfer_cb+0x118>
 80065f2:	4b09      	ldr	r3, [pc, #36]	@ (8006618 <hidd_xfer_cb+0x128>)
 80065f4:	613b      	str	r3, [r7, #16]
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 0301 	and.w	r3, r3, #1
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d000      	beq.n	8006604 <hidd_xfer_cb+0x114>
 8006602:	be00      	bkpt	0x0000
 8006604:	2300      	movs	r3, #0
 8006606:	e000      	b.n	800660a <hidd_xfer_cb+0x11a>
  }

  return true;
 8006608:	2301      	movs	r3, #1
}
 800660a:	4618      	mov	r0, r3
 800660c:	3720      	adds	r7, #32
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	20010a94 	.word	0x20010a94
 8006618:	e000edf0 	.word	0xe000edf0
 800661c:	20010aa0 	.word	0x20010aa0

08006620 <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 8006620:	b480      	push	{r7}
 8006622:	b085      	sub	sp, #20
 8006624:	af00      	add	r7, sp, #0
 8006626:	4603      	mov	r3, r0
 8006628:	60b9      	str	r1, [r7, #8]
 800662a:	607a      	str	r2, [r7, #4]
 800662c:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 800662e:	2300      	movs	r3, #0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3714      	adds	r7, #20
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr

0800663c <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 800663c:	b580      	push	{r7, lr}
 800663e:	b088      	sub	sp, #32
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	460b      	mov	r3, r1
 8006646:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	3320      	adds	r3, #32
 8006650:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	7fdb      	ldrb	r3, [r3, #31]
 8006656:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	78fa      	ldrb	r2, [r7, #3]
 800665c:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	689a      	ldr	r2, [r3, #8]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006666:	1ad2      	subs	r2, r2, r3
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2202      	movs	r2, #2
 8006670:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800667a:	2b00      	cmp	r3, #0
 800667c:	d106      	bne.n	800668c <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	7b58      	ldrb	r0, [r3, #13]
 8006682:	2300      	movs	r3, #0
 8006684:	2220      	movs	r2, #32
 8006686:	2105      	movs	r1, #5
 8006688:	f000 f984 	bl	8006994 <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d028      	beq.n	80066e6 <fail_scsi_op+0xaa>
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d024      	beq.n	80066e6 <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 800669c:	69fb      	ldr	r3, [r7, #28]
 800669e:	7b1b      	ldrb	r3, [r3, #12]
 80066a0:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 80066a2:	7dbb      	ldrb	r3, [r7, #22]
 80066a4:	613b      	str	r3, [r7, #16]
 80066a6:	2307      	movs	r3, #7
 80066a8:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80066aa:	7bfb      	ldrb	r3, [r7, #15]
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	fa22 f303 	lsr.w	r3, r2, r3
 80066b2:	f003 0301 	and.w	r3, r3, #1
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	bf14      	ite	ne
 80066ba:	2301      	movne	r3, #1
 80066bc:	2300      	moveq	r3, #0
 80066be:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d008      	beq.n	80066d6 <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80066ca:	7dfb      	ldrb	r3, [r7, #23]
 80066cc:	4611      	mov	r1, r2
 80066ce:	4618      	mov	r0, r3
 80066d0:	f004 fa90 	bl	800abf4 <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 80066d4:	e007      	b.n	80066e6 <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80066dc:	7dfb      	ldrb	r3, [r7, #23]
 80066de:	4611      	mov	r1, r2
 80066e0:	4618      	mov	r0, r3
 80066e2:	f004 fa87 	bl	800abf4 <usbd_edpt_stall>
}
 80066e6:	bf00      	nop
 80066e8:	3720      	adds	r7, #32
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}

080066ee <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 80066ee:	b480      	push	{r7}
 80066f0:	b08b      	sub	sp, #44	@ 0x2c
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 80066f6:	2300      	movs	r3, #0
 80066f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8006700:	6a3b      	ldr	r3, [r7, #32]
 8006702:	330f      	adds	r3, #15
 8006704:	3307      	adds	r3, #7
 8006706:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	881b      	ldrh	r3, [r3, #0]
 800670c:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 800670e:	8b7b      	ldrh	r3, [r7, #26]
 8006710:	ba5b      	rev16	r3, r3
 8006712:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8006714:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d106      	bne.n	800672c <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 800671e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006720:	2b00      	cmp	r3, #0
 8006722:	d04d      	beq.n	80067c0 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8006724:	2302      	movs	r3, #2
 8006726:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800672a:	e049      	b.n	80067c0 <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	7bdb      	ldrb	r3, [r3, #15]
 8006730:	2b28      	cmp	r3, #40	@ 0x28
 8006732:	d11a      	bne.n	800676a <rdwr10_validate_cmd+0x7c>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	7b1b      	ldrb	r3, [r3, #12]
 8006738:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 800673a:	7e7b      	ldrb	r3, [r7, #25]
 800673c:	617b      	str	r3, [r7, #20]
 800673e:	2307      	movs	r3, #7
 8006740:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006742:	7cfb      	ldrb	r3, [r7, #19]
 8006744:	697a      	ldr	r2, [r7, #20]
 8006746:	fa22 f303 	lsr.w	r3, r2, r3
 800674a:	f003 0301 	and.w	r3, r3, #1
 800674e:	2b00      	cmp	r3, #0
 8006750:	bf14      	ite	ne
 8006752:	2301      	movne	r3, #1
 8006754:	2300      	moveq	r3, #0
 8006756:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8006758:	f083 0301 	eor.w	r3, r3, #1
 800675c:	b2db      	uxtb	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d003      	beq.n	800676a <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8006762:	2302      	movs	r3, #2
 8006764:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006768:	e02a      	b.n	80067c0 <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	7bdb      	ldrb	r3, [r3, #15]
 800676e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006770:	d117      	bne.n	80067a2 <rdwr10_validate_cmd+0xb4>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	7b1b      	ldrb	r3, [r3, #12]
 8006776:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 8006778:	7cbb      	ldrb	r3, [r7, #18]
 800677a:	60fb      	str	r3, [r7, #12]
 800677c:	2307      	movs	r3, #7
 800677e:	72fb      	strb	r3, [r7, #11]
 8006780:	7afb      	ldrb	r3, [r7, #11]
 8006782:	68fa      	ldr	r2, [r7, #12]
 8006784:	fa22 f303 	lsr.w	r3, r2, r3
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	2b00      	cmp	r3, #0
 800678e:	bf14      	ite	ne
 8006790:	2301      	movne	r3, #1
 8006792:	2300      	moveq	r3, #0
 8006794:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8006796:	2b00      	cmp	r3, #0
 8006798:	d003      	beq.n	80067a2 <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800679a:	2302      	movs	r3, #2
 800679c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80067a0:	e00e      	b.n	80067c0 <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 80067a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d103      	bne.n	80067b0 <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 80067a8:	2301      	movs	r3, #1
 80067aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80067ae:	e007      	b.n	80067c0 <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	689a      	ldr	r2, [r3, #8]
 80067b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d202      	bcs.n	80067c0 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 80067ba:	2302      	movs	r3, #2
 80067bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 80067c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	372c      	adds	r7, #44	@ 0x2c
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr

080067d0 <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b08c      	sub	sp, #48	@ 0x30
 80067d4:	af02      	add	r7, sp, #8
 80067d6:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	7fdb      	ldrb	r3, [r3, #31]
 80067dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80067ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80067ee:	4611      	mov	r1, r2
 80067f0:	4618      	mov	r0, r3
 80067f2:	f004 fa7b 	bl	800acec <usbd_edpt_stalled>
 80067f6:	4603      	mov	r3, r0
 80067f8:	f083 0301 	eor.w	r3, r3, #1
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d055      	beq.n	80068ae <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8006802:	6a3b      	ldr	r3, [r7, #32]
 8006804:	689a      	ldr	r2, [r3, #8]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800680a:	429a      	cmp	r2, r3
 800680c:	d91d      	bls.n	800684a <proc_stage_status+0x7a>
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	7b1b      	ldrb	r3, [r3, #12]
 8006812:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8006814:	7efb      	ldrb	r3, [r7, #27]
 8006816:	617b      	str	r3, [r7, #20]
 8006818:	2307      	movs	r3, #7
 800681a:	74fb      	strb	r3, [r7, #19]
 800681c:	7cfb      	ldrb	r3, [r7, #19]
 800681e:	697a      	ldr	r2, [r7, #20]
 8006820:	fa22 f303 	lsr.w	r3, r2, r3
 8006824:	f003 0301 	and.w	r3, r3, #1
 8006828:	2b00      	cmp	r3, #0
 800682a:	bf14      	ite	ne
 800682c:	2301      	movne	r3, #1
 800682e:	2300      	moveq	r3, #0
 8006830:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8006832:	2b00      	cmp	r3, #0
 8006834:	d009      	beq.n	800684a <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800683c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006840:	4611      	mov	r1, r2
 8006842:	4618      	mov	r0, r3
 8006844:	f004 f9d6 	bl	800abf4 <usbd_edpt_stall>
 8006848:	e031      	b.n	80068ae <proc_stage_status+0xde>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	7fdb      	ldrb	r3, [r3, #31]
 8006852:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	689a      	ldr	r2, [r3, #8]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800685c:	1ad2      	subs	r2, r2, r3
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2203      	movs	r2, #3
 8006866:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	3320      	adds	r3, #32
 800686e:	220d      	movs	r2, #13
 8006870:	4619      	mov	r1, r3
 8006872:	4811      	ldr	r0, [pc, #68]	@ (80068b8 <proc_stage_status+0xe8>)
 8006874:	f007 fc8e 	bl	800e194 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800687e:	7af8      	ldrb	r0, [r7, #11]
 8006880:	2300      	movs	r3, #0
 8006882:	9300      	str	r3, [sp, #0]
 8006884:	230d      	movs	r3, #13
 8006886:	4a0c      	ldr	r2, [pc, #48]	@ (80068b8 <proc_stage_status+0xe8>)
 8006888:	f004 f892 	bl	800a9b0 <usbd_edpt_xfer>
 800688c:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 800688e:	f083 0301 	eor.w	r3, r3, #1
 8006892:	b2db      	uxtb	r3, r3
 8006894:	2b00      	cmp	r3, #0
 8006896:	d00a      	beq.n	80068ae <proc_stage_status+0xde>
 8006898:	4b08      	ldr	r3, [pc, #32]	@ (80068bc <proc_stage_status+0xec>)
 800689a:	61fb      	str	r3, [r7, #28]
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 0301 	and.w	r3, r3, #1
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d000      	beq.n	80068aa <proc_stage_status+0xda>
 80068a8:	be00      	bkpt	0x0000
 80068aa:	2300      	movs	r3, #0
 80068ac:	e000      	b.n	80068b0 <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 80068ae:	2301      	movs	r3, #1
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3728      	adds	r7, #40	@ 0x28
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}
 80068b8:	20010b10 	.word	0x20010b10
 80068bc:	e000edf0 	.word	0xe000edf0

080068c0 <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	4603      	mov	r3, r0
 80068c8:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 80068ca:	bf00      	nop
 80068cc:	370c      	adds	r7, #12
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr

080068d6 <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 80068d6:	b480      	push	{r7}
 80068d8:	b083      	sub	sp, #12
 80068da:	af00      	add	r7, sp, #0
 80068dc:	4603      	mov	r3, r0
 80068de:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 80068e0:	bf00      	nop
 80068e2:	370c      	adds	r7, #12
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr

080068ec <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 80068ec:	b480      	push	{r7}
 80068ee:	b083      	sub	sp, #12
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	4603      	mov	r3, r0
 80068f4:	6039      	str	r1, [r7, #0]
 80068f6:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 80068f8:	bf00      	nop
 80068fa:	370c      	adds	r7, #12
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 8006904:	b480      	push	{r7}
 8006906:	af00      	add	r7, sp, #0
  return 1;
 8006908:	2301      	movs	r3, #1
}
 800690a:	4618      	mov	r0, r3
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 8006914:	b490      	push	{r4, r7}
 8006916:	b082      	sub	sp, #8
 8006918:	af00      	add	r7, sp, #0
 800691a:	4604      	mov	r4, r0
 800691c:	4608      	mov	r0, r1
 800691e:	4611      	mov	r1, r2
 8006920:	461a      	mov	r2, r3
 8006922:	4623      	mov	r3, r4
 8006924:	71fb      	strb	r3, [r7, #7]
 8006926:	4603      	mov	r3, r0
 8006928:	71bb      	strb	r3, [r7, #6]
 800692a:	460b      	mov	r3, r1
 800692c:	717b      	strb	r3, [r7, #5]
 800692e:	4613      	mov	r3, r2
 8006930:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 8006932:	2301      	movs	r3, #1
}
 8006934:	4618      	mov	r0, r3
 8006936:	3708      	adds	r7, #8
 8006938:	46bd      	mov	sp, r7
 800693a:	bc90      	pop	{r4, r7}
 800693c:	4770      	bx	lr

0800693e <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 800693e:	b480      	push	{r7}
 8006940:	b083      	sub	sp, #12
 8006942:	af00      	add	r7, sp, #0
 8006944:	4603      	mov	r3, r0
 8006946:	71fb      	strb	r3, [r7, #7]
 8006948:	460b      	mov	r3, r1
 800694a:	71bb      	strb	r3, [r7, #6]
 800694c:	4613      	mov	r3, r2
 800694e:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 8006950:	2301      	movs	r3, #1
}
 8006952:	4618      	mov	r0, r3
 8006954:	370c      	adds	r7, #12
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr

0800695e <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 800695e:	b480      	push	{r7}
 8006960:	b083      	sub	sp, #12
 8006962:	af00      	add	r7, sp, #0
 8006964:	4603      	mov	r3, r0
 8006966:	6039      	str	r1, [r7, #0]
 8006968:	71fb      	strb	r3, [r7, #7]
 800696a:	4613      	mov	r3, r2
 800696c:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 800696e:	2312      	movs	r3, #18
}
 8006970:	4618      	mov	r0, r3
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 800697c:	b480      	push	{r7}
 800697e:	b083      	sub	sp, #12
 8006980:	af00      	add	r7, sp, #0
 8006982:	4603      	mov	r3, r0
 8006984:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 8006986:	2301      	movs	r3, #1
}
 8006988:	4618      	mov	r0, r3
 800698a:	370c      	adds	r7, #12
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr

08006994 <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 8006994:	b490      	push	{r4, r7}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
 800699a:	4604      	mov	r4, r0
 800699c:	4608      	mov	r0, r1
 800699e:	4611      	mov	r1, r2
 80069a0:	461a      	mov	r2, r3
 80069a2:	4623      	mov	r3, r4
 80069a4:	71fb      	strb	r3, [r7, #7]
 80069a6:	4603      	mov	r3, r0
 80069a8:	71bb      	strb	r3, [r7, #6]
 80069aa:	460b      	mov	r3, r1
 80069ac:	717b      	strb	r3, [r7, #5]
 80069ae:	4613      	mov	r3, r2
 80069b0:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 80069b2:	4a09      	ldr	r2, [pc, #36]	@ (80069d8 <tud_msc_set_sense+0x44>)
 80069b4:	79bb      	ldrb	r3, [r7, #6]
 80069b6:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 80069ba:	4a07      	ldr	r2, [pc, #28]	@ (80069d8 <tud_msc_set_sense+0x44>)
 80069bc:	797b      	ldrb	r3, [r7, #5]
 80069be:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 80069c2:	4a05      	ldr	r2, [pc, #20]	@ (80069d8 <tud_msc_set_sense+0x44>)
 80069c4:	793b      	ldrb	r3, [r7, #4]
 80069c6:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 80069ca:	2301      	movs	r3, #1
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3708      	adds	r7, #8
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bc90      	pop	{r4, r7}
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop
 80069d8:	20010ad0 	.word	0x20010ad0

080069dc <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 80069dc:	b580      	push	{r7, lr}
 80069de:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 80069e0:	2240      	movs	r2, #64	@ 0x40
 80069e2:	2100      	movs	r1, #0
 80069e4:	4802      	ldr	r0, [pc, #8]	@ (80069f0 <mscd_init+0x14>)
 80069e6:	f007 fb8b 	bl	800e100 <memset>
}
 80069ea:	bf00      	nop
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	20010ad0 	.word	0x20010ad0

080069f4 <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	4603      	mov	r3, r0
 80069fc:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 80069fe:	2240      	movs	r2, #64	@ 0x40
 8006a00:	2100      	movs	r1, #0
 8006a02:	4803      	ldr	r0, [pc, #12]	@ (8006a10 <mscd_reset+0x1c>)
 8006a04:	f007 fb7c 	bl	800e100 <memset>
}
 8006a08:	bf00      	nop
 8006a0a:	3708      	adds	r7, #8
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	20010ad0 	.word	0x20010ad0

08006a14 <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b08e      	sub	sp, #56	@ 0x38
 8006a18:	af02      	add	r7, sp, #8
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	6039      	str	r1, [r7, #0]
 8006a1e:	71fb      	strb	r3, [r7, #7]
 8006a20:	4613      	mov	r3, r2
 8006a22:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	795b      	ldrb	r3, [r3, #5]
 8006a28:	2b08      	cmp	r3, #8
 8006a2a:	d107      	bne.n	8006a3c <mscd_open+0x28>
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	799b      	ldrb	r3, [r3, #6]
 8006a30:	2b06      	cmp	r3, #6
 8006a32:	d103      	bne.n	8006a3c <mscd_open+0x28>
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	79db      	ldrb	r3, [r3, #7]
 8006a38:	2b50      	cmp	r3, #80	@ 0x50
 8006a3a:	d001      	beq.n	8006a40 <mscd_open+0x2c>
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	e064      	b.n	8006b0a <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 8006a40:	2317      	movs	r3, #23
 8006a42:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 8006a44:	88ba      	ldrh	r2, [r7, #4]
 8006a46:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d20a      	bcs.n	8006a62 <mscd_open+0x4e>
 8006a4c:	4b31      	ldr	r3, [pc, #196]	@ (8006b14 <mscd_open+0x100>)
 8006a4e:	61fb      	str	r3, [r7, #28]
 8006a50:	69fb      	ldr	r3, [r7, #28]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f003 0301 	and.w	r3, r3, #1
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d000      	beq.n	8006a5e <mscd_open+0x4a>
 8006a5c:	be00      	bkpt	0x0000
 8006a5e:	2300      	movs	r3, #0
 8006a60:	e053      	b.n	8006b0a <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 8006a62:	4b2d      	ldr	r3, [pc, #180]	@ (8006b18 <mscd_open+0x104>)
 8006a64:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	789a      	ldrb	r2, [r3, #2]
 8006a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a6c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 8006a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a72:	79fa      	ldrb	r2, [r7, #7]
 8006a74:	77da      	strb	r2, [r3, #31]
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	781b      	ldrb	r3, [r3, #0]
 8006a82:	461a      	mov	r2, r3
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 8006a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a8a:	332f      	adds	r3, #47	@ 0x2f
 8006a8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a8e:	322e      	adds	r2, #46	@ 0x2e
 8006a90:	79f8      	ldrb	r0, [r7, #7]
 8006a92:	9201      	str	r2, [sp, #4]
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	2302      	movs	r3, #2
 8006a98:	2202      	movs	r2, #2
 8006a9a:	f003 fe8b 	bl	800a7b4 <usbd_open_edpt_pair>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	f083 0301 	eor.w	r3, r3, #1
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d00a      	beq.n	8006ac0 <mscd_open+0xac>
 8006aaa:	4b1a      	ldr	r3, [pc, #104]	@ (8006b14 <mscd_open+0x100>)
 8006aac:	623b      	str	r3, [r7, #32]
 8006aae:	6a3b      	ldr	r3, [r7, #32]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 0301 	and.w	r3, r3, #1
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d000      	beq.n	8006abc <mscd_open+0xa8>
 8006aba:	be00      	bkpt	0x0000
 8006abc:	2300      	movs	r3, #0
 8006abe:	e024      	b.n	8006b0a <mscd_open+0xf6>
 8006ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac2:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	7fdb      	ldrb	r3, [r3, #31]
 8006ac8:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8006ad8:	7bf8      	ldrb	r0, [r7, #15]
 8006ada:	2300      	movs	r3, #0
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	231f      	movs	r3, #31
 8006ae0:	4a0e      	ldr	r2, [pc, #56]	@ (8006b1c <mscd_open+0x108>)
 8006ae2:	f003 ff65 	bl	800a9b0 <usbd_edpt_xfer>
 8006ae6:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 8006ae8:	f083 0301 	eor.w	r3, r3, #1
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d00a      	beq.n	8006b08 <mscd_open+0xf4>
 8006af2:	4b08      	ldr	r3, [pc, #32]	@ (8006b14 <mscd_open+0x100>)
 8006af4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f003 0301 	and.w	r3, r3, #1
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d000      	beq.n	8006b04 <mscd_open+0xf0>
 8006b02:	be00      	bkpt	0x0000
 8006b04:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006b06:	e000      	b.n	8006b0a <mscd_open+0xf6>

  return drv_len;
 8006b08:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3730      	adds	r7, #48	@ 0x30
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	e000edf0 	.word	0xe000edf0
 8006b18:	20010ad0 	.word	0x20010ad0
 8006b1c:	20010b10 	.word	0x20010b10

08006b20 <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 8006b54:	bf00      	nop
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b08e      	sub	sp, #56	@ 0x38
 8006b64:	af02      	add	r7, sp, #8
 8006b66:	4603      	mov	r3, r0
 8006b68:	603a      	str	r2, [r7, #0]
 8006b6a:	71fb      	strb	r3, [r7, #7]
 8006b6c:	460b      	mov	r3, r1
 8006b6e:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 8006b70:	79bb      	ldrb	r3, [r7, #6]
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d001      	beq.n	8006b7a <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 8006b76:	2301      	movs	r3, #1
 8006b78:	e115      	b.n	8006da6 <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 8006b7a:	4b8d      	ldr	r3, [pc, #564]	@ (8006db0 <mscd_control_xfer_cb+0x250>)
 8006b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	781b      	ldrb	r3, [r3, #0]
 8006b82:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	f040 80c4 	bne.w	8006d16 <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	f003 031f 	and.w	r3, r3, #31
 8006b96:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8006b98:	2b02      	cmp	r3, #2
 8006b9a:	f040 80bc 	bne.w	8006d16 <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	f040 80b7 	bne.w	8006d16 <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	885b      	ldrh	r3, [r3, #2]
 8006bac:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	f040 80b1 	bne.w	8006d16 <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	889b      	ldrh	r3, [r3, #4]
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8006bbc:	8bfb      	ldrh	r3, [r7, #30]
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 8006bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bc6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006bca:	2b04      	cmp	r3, #4
 8006bcc:	d107      	bne.n	8006bde <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 8006bce:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006bd2:	79fb      	ldrb	r3, [r7, #7]
 8006bd4:	4611      	mov	r1, r2
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f004 f80c 	bl	800abf4 <usbd_edpt_stall>
 8006bdc:	e099      	b.n	8006d12 <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 8006bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006be0:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8006be4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d137      	bne.n	8006c5c <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 8006bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006bf2:	2b02      	cmp	r3, #2
 8006bf4:	f040 808d 	bne.w	8006d12 <mscd_control_xfer_cb+0x1b2>
 8006bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bfa:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	7fdb      	ldrb	r3, [r3, #31]
 8006c00:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8006c02:	69bb      	ldr	r3, [r7, #24]
 8006c04:	689a      	ldr	r2, [r3, #8]
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c0a:	1ad2      	subs	r2, r2, r3
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	2203      	movs	r2, #3
 8006c14:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8006c18:	69bb      	ldr	r3, [r7, #24]
 8006c1a:	3320      	adds	r3, #32
 8006c1c:	220d      	movs	r2, #13
 8006c1e:	4619      	mov	r1, r3
 8006c20:	4864      	ldr	r0, [pc, #400]	@ (8006db4 <mscd_control_xfer_cb+0x254>)
 8006c22:	f007 fab7 	bl	800e194 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8006c2c:	7df8      	ldrb	r0, [r7, #23]
 8006c2e:	2300      	movs	r3, #0
 8006c30:	9300      	str	r3, [sp, #0]
 8006c32:	230d      	movs	r3, #13
 8006c34:	4a5f      	ldr	r2, [pc, #380]	@ (8006db4 <mscd_control_xfer_cb+0x254>)
 8006c36:	f003 febb 	bl	800a9b0 <usbd_edpt_xfer>
 8006c3a:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 8006c3c:	f083 0301 	eor.w	r3, r3, #1
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d065      	beq.n	8006d12 <mscd_control_xfer_cb+0x1b2>
 8006c46:	4b5c      	ldr	r3, [pc, #368]	@ (8006db8 <mscd_control_xfer_cb+0x258>)
 8006c48:	623b      	str	r3, [r7, #32]
 8006c4a:	6a3b      	ldr	r3, [r7, #32]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 0301 	and.w	r3, r3, #1
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d000      	beq.n	8006c58 <mscd_control_xfer_cb+0xf8>
 8006c56:	be00      	bkpt	0x0000
 8006c58:	2300      	movs	r3, #0
 8006c5a:	e0a4      	b.n	8006da6 <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 8006c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c5e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006c62:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d153      	bne.n	8006d12 <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 8006c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c6c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d14e      	bne.n	8006d12 <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 8006c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c76:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8006c7a:	79fb      	ldrb	r3, [r7, #7]
 8006c7c:	75bb      	strb	r3, [r7, #22]
 8006c7e:	4613      	mov	r3, r2
 8006c80:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 8006c82:	7d7a      	ldrb	r2, [r7, #21]
 8006c84:	7dbb      	ldrb	r3, [r7, #22]
 8006c86:	4611      	mov	r1, r2
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f003 ff85 	bl	800ab98 <usbd_edpt_busy>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 8006c92:	7d7a      	ldrb	r2, [r7, #21]
 8006c94:	7dbb      	ldrb	r3, [r7, #22]
 8006c96:	4611      	mov	r1, r2
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f004 f827 	bl	800acec <usbd_edpt_stalled>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 8006ca2:	7d3b      	ldrb	r3, [r7, #20]
 8006ca4:	f083 0301 	eor.w	r3, r3, #1
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d007      	beq.n	8006cbe <mscd_control_xfer_cb+0x15e>
 8006cae:	7cfb      	ldrb	r3, [r7, #19]
 8006cb0:	f083 0301 	eor.w	r3, r3, #1
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d001      	beq.n	8006cbe <mscd_control_xfer_cb+0x15e>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e000      	b.n	8006cc0 <mscd_control_xfer_cb+0x160>
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	f003 0301 	and.w	r3, r3, #1
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d023      	beq.n	8006d12 <mscd_control_xfer_cb+0x1b2>
 8006cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ccc:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	7fdb      	ldrb	r3, [r3, #31]
 8006cd2:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8006ce2:	7af8      	ldrb	r0, [r7, #11]
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	9300      	str	r3, [sp, #0]
 8006ce8:	231f      	movs	r3, #31
 8006cea:	4a32      	ldr	r2, [pc, #200]	@ (8006db4 <mscd_control_xfer_cb+0x254>)
 8006cec:	f003 fe60 	bl	800a9b0 <usbd_edpt_xfer>
 8006cf0:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 8006cf2:	f083 0301 	eor.w	r3, r3, #1
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d00a      	beq.n	8006d12 <mscd_control_xfer_cb+0x1b2>
 8006cfc:	4b2e      	ldr	r3, [pc, #184]	@ (8006db8 <mscd_control_xfer_cb+0x258>)
 8006cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 0301 	and.w	r3, r3, #1
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d000      	beq.n	8006d0e <mscd_control_xfer_cb+0x1ae>
 8006d0c:	be00      	bkpt	0x0000
 8006d0e:	2300      	movs	r3, #0
 8006d10:	e049      	b.n	8006da6 <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 8006d12:	2301      	movs	r3, #1
 8006d14:	e047      	b.n	8006da6 <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	2b20      	cmp	r3, #32
 8006d22:	d001      	beq.n	8006d28 <mscd_control_xfer_cb+0x1c8>
 8006d24:	2300      	movs	r3, #0
 8006d26:	e03e      	b.n	8006da6 <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	785b      	ldrb	r3, [r3, #1]
 8006d2c:	2bfe      	cmp	r3, #254	@ 0xfe
 8006d2e:	d016      	beq.n	8006d5e <mscd_control_xfer_cb+0x1fe>
 8006d30:	2bff      	cmp	r3, #255	@ 0xff
 8006d32:	d135      	bne.n	8006da0 <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	885b      	ldrh	r3, [r3, #2]
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d104      	bne.n	8006d48 <mscd_control_xfer_cb+0x1e8>
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	88db      	ldrh	r3, [r3, #6]
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d001      	beq.n	8006d4c <mscd_control_xfer_cb+0x1ec>
 8006d48:	2300      	movs	r3, #0
 8006d4a:	e02c      	b.n	8006da6 <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 8006d4c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d4e:	f7ff fee7 	bl	8006b20 <proc_bot_reset>
      tud_control_status(rhport, request);
 8006d52:	79fb      	ldrb	r3, [r7, #7]
 8006d54:	6839      	ldr	r1, [r7, #0]
 8006d56:	4618      	mov	r0, r3
 8006d58:	f004 f820 	bl	800ad9c <tud_control_status>
    break;
 8006d5c:	e022      	b.n	8006da4 <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	885b      	ldrh	r3, [r3, #2]
 8006d62:	b29b      	uxth	r3, r3
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d104      	bne.n	8006d72 <mscd_control_xfer_cb+0x212>
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	88db      	ldrh	r3, [r3, #6]
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d001      	beq.n	8006d76 <mscd_control_xfer_cb+0x216>
 8006d72:	2300      	movs	r3, #0
 8006d74:	e017      	b.n	8006da6 <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 8006d76:	f7ff fdc5 	bl	8006904 <tud_msc_get_maxlun_cb>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 8006d7e:	7abb      	ldrb	r3, [r7, #10]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d101      	bne.n	8006d88 <mscd_control_xfer_cb+0x228>
 8006d84:	2300      	movs	r3, #0
 8006d86:	e00e      	b.n	8006da6 <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 8006d88:	7abb      	ldrb	r3, [r7, #10]
 8006d8a:	3b01      	subs	r3, #1
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 8006d90:	f107 020a 	add.w	r2, r7, #10
 8006d94:	79f8      	ldrb	r0, [r7, #7]
 8006d96:	2301      	movs	r3, #1
 8006d98:	6839      	ldr	r1, [r7, #0]
 8006d9a:	f004 f883 	bl	800aea4 <tud_control_xfer>
 8006d9e:	e001      	b.n	8006da4 <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 8006da0:	2300      	movs	r3, #0
 8006da2:	e000      	b.n	8006da6 <mscd_control_xfer_cb+0x246>
  }

  return true;
 8006da4:	2301      	movs	r3, #1
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3730      	adds	r7, #48	@ 0x30
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20010ad0 	.word	0x20010ad0
 8006db4:	20010b10 	.word	0x20010b10
 8006db8:	e000edf0 	.word	0xe000edf0

08006dbc <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b09c      	sub	sp, #112	@ 0x70
 8006dc0:	af02      	add	r7, sp, #8
 8006dc2:	603b      	str	r3, [r7, #0]
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	71fb      	strb	r3, [r7, #7]
 8006dc8:	460b      	mov	r3, r1
 8006dca:	71bb      	strb	r3, [r7, #6]
 8006dcc:	4613      	mov	r3, r2
 8006dce:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 8006dd0:	4b93      	ldr	r3, [pc, #588]	@ (8007020 <mscd_xfer_cb+0x264>)
 8006dd2:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 8006dd4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006dd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 8006dd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006dda:	3320      	adds	r3, #32
 8006ddc:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 8006dde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006de0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006de4:	2b03      	cmp	r3, #3
 8006de6:	f200 820e 	bhi.w	8007206 <mscd_xfer_cb+0x44a>
 8006dea:	a201      	add	r2, pc, #4	@ (adr r2, 8006df0 <mscd_xfer_cb+0x34>)
 8006dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df0:	08006e01 	.word	0x08006e01
 8006df4:	08007089 	.word	0x08007089
 8006df8:	08007207 	.word	0x08007207
 8006dfc:	08007175 	.word	0x08007175
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 8006e00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e02:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006e06:	79ba      	ldrb	r2, [r7, #6]
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d001      	beq.n	8006e10 <mscd_xfer_cb+0x54>
        return true;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	e21b      	b.n	8007248 <mscd_xfer_cb+0x48c>
 8006e10:	4b84      	ldr	r3, [pc, #528]	@ (8007024 <mscd_xfer_cb+0x268>)
 8006e12:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 8006e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e16:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 8006e18:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	2b1f      	cmp	r3, #31
 8006e1e:	d103      	bne.n	8006e28 <mscd_xfer_cb+0x6c>
 8006e20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e22:	4a81      	ldr	r2, [pc, #516]	@ (8007028 <mscd_xfer_cb+0x26c>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d015      	beq.n	8006e54 <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 8006e28:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e2a:	2204      	movs	r2, #4
 8006e2c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 8006e30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e32:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006e36:	79fb      	ldrb	r3, [r7, #7]
 8006e38:	4611      	mov	r1, r2
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f003 feda 	bl	800abf4 <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 8006e40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e42:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8006e46:	79fb      	ldrb	r3, [r7, #7]
 8006e48:	4611      	mov	r1, r2
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f003 fed2 	bl	800abf4 <usbd_edpt_stall>
        return false;
 8006e50:	2300      	movs	r3, #0
 8006e52:	e1f9      	b.n	8007248 <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 8006e54:	221f      	movs	r2, #31
 8006e56:	4973      	ldr	r1, [pc, #460]	@ (8007024 <mscd_xfer_cb+0x268>)
 8006e58:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8006e5a:	f007 f99b 	bl	800e194 <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 8006e5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e60:	2200      	movs	r2, #0
 8006e62:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 8006e66:	701a      	strb	r2, [r3, #0]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8006e6e:	705a      	strb	r2, [r3, #1]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 8006e76:	709a      	strb	r2, [r3, #2]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8006e7e:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 8006e80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e82:	685a      	ldr	r2, [r3, #4]
 8006e84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e86:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 8006e88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	721a      	strb	r2, [r3, #8]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	725a      	strb	r2, [r3, #9]
 8006e92:	2200      	movs	r2, #0
 8006e94:	729a      	strb	r2, [r3, #10]
 8006e96:	2200      	movs	r2, #0
 8006e98:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 8006e9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 8006ea0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 8006ea8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006eaa:	689a      	ldr	r2, [r3, #8]
 8006eac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006eae:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 8006eb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8006eb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006eb8:	7bdb      	ldrb	r3, [r3, #15]
 8006eba:	2b28      	cmp	r3, #40	@ 0x28
 8006ebc:	d003      	beq.n	8006ec6 <mscd_xfer_cb+0x10a>
 8006ebe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ec0:	7bdb      	ldrb	r3, [r3, #15]
 8006ec2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ec4:	d125      	bne.n	8006f12 <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 8006ec6:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8006ec8:	f7ff fc11 	bl	80066ee <rdwr10_validate_cmd>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 8006ed2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d006      	beq.n	8006ee8 <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 8006eda:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8006ede:	4619      	mov	r1, r3
 8006ee0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8006ee2:	f7ff fbab 	bl	800663c <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8006ee6:	e0ce      	b.n	8007086 <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 8006ee8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d00b      	beq.n	8006f08 <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 8006ef0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ef2:	7bdb      	ldrb	r3, [r3, #15]
 8006ef4:	2b28      	cmp	r3, #40	@ 0x28
 8006ef6:	d103      	bne.n	8006f00 <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 8006ef8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8006efa:	f000 fc99 	bl	8007830 <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8006efe:	e0c2      	b.n	8007086 <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 8006f00:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8006f02:	f000 fd6b 	bl	80079dc <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8006f06:	e0be      	b.n	8007086 <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 8006f08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f0a:	2202      	movs	r2, #2
 8006f0c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8006f10:	e0b9      	b.n	8007086 <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 8006f12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d041      	beq.n	8006f9e <mscd_xfer_cb+0x1e2>
 8006f1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f1c:	7b1b      	ldrb	r3, [r3, #12]
 8006f1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 8006f22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006f26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f28:	2307      	movs	r3, #7
 8006f2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006f2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f34:	fa22 f303 	lsr.w	r3, r2, r3
 8006f38:	f003 0301 	and.w	r3, r3, #1
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	bf14      	ite	ne
 8006f40:	2301      	movne	r3, #1
 8006f42:	2300      	moveq	r3, #0
 8006f44:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 8006f46:	f083 0301 	eor.w	r3, r3, #1
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d026      	beq.n	8006f9e <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8006f50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f58:	d904      	bls.n	8006f64 <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8006f5a:	2101      	movs	r1, #1
 8006f5c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8006f5e:	f7ff fb6d 	bl	800663c <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8006f62:	e08f      	b.n	8007084 <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 8006f64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f66:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8006f6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	79f8      	ldrb	r0, [r7, #7]
 8006f72:	2200      	movs	r2, #0
 8006f74:	9200      	str	r2, [sp, #0]
 8006f76:	4a2b      	ldr	r2, [pc, #172]	@ (8007024 <mscd_xfer_cb+0x268>)
 8006f78:	f003 fd1a 	bl	800a9b0 <usbd_edpt_xfer>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	f083 0301 	eor.w	r3, r3, #1
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d07d      	beq.n	8007084 <mscd_xfer_cb+0x2c8>
 8006f88:	4b28      	ldr	r3, [pc, #160]	@ (800702c <mscd_xfer_cb+0x270>)
 8006f8a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f003 0301 	and.w	r3, r3, #1
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d000      	beq.n	8006f9a <mscd_xfer_cb+0x1de>
 8006f98:	be00      	bkpt	0x0000
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	e154      	b.n	8007248 <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 8006f9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fa0:	7b58      	ldrb	r0, [r3, #13]
 8006fa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fa4:	f103 010f 	add.w	r1, r3, #15
 8006fa8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006fac:	4a1d      	ldr	r2, [pc, #116]	@ (8007024 <mscd_xfer_cb+0x268>)
 8006fae:	f000 f953 	bl	8007258 <proc_builtin_scsi>
 8006fb2:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 8006fb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	da10      	bge.n	8006fdc <mscd_xfer_cb+0x220>
 8006fba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fbc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d10b      	bne.n	8006fdc <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 8006fc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fc6:	7b58      	ldrb	r0, [r3, #13]
 8006fc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fca:	f103 010f 	add.w	r1, r3, #15
 8006fce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	4a13      	ldr	r2, [pc, #76]	@ (8007024 <mscd_xfer_cb+0x268>)
 8006fd6:	f7f9 ff5f 	bl	8000e98 <tud_msc_scsi_cb>
 8006fda:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 8006fdc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	da04      	bge.n	8006fec <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8006fe2:	2101      	movs	r1, #1
 8006fe4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8006fe6:	f7ff fb29 	bl	800663c <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 8006fea:	e10e      	b.n	800720a <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 8006fec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10d      	bne.n	800700e <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 8006ff2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d004      	beq.n	8007004 <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8006ffa:	2101      	movs	r1, #1
 8006ffc:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8006ffe:	f7ff fb1d 	bl	800663c <fail_scsi_op>
      break;
 8007002:	e102      	b.n	800720a <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 8007004:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007006:	2202      	movs	r2, #2
 8007008:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 800700c:	e0fd      	b.n	800720a <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 800700e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d10c      	bne.n	8007030 <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007016:	2101      	movs	r1, #1
 8007018:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800701a:	f7ff fb0f 	bl	800663c <fail_scsi_op>
      break;
 800701e:	e0f4      	b.n	800720a <mscd_xfer_cb+0x44e>
 8007020:	20010ad0 	.word	0x20010ad0
 8007024:	20010b10 	.word	0x20010b10
 8007028:	43425355 	.word	0x43425355
 800702c:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 8007030:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007032:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	623a      	str	r2, [r7, #32]
 8007038:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800703a:	6a3a      	ldr	r2, [r7, #32]
 800703c:	69fb      	ldr	r3, [r7, #28]
 800703e:	429a      	cmp	r2, r3
 8007040:	bf28      	it	cs
 8007042:	461a      	movcs	r2, r3
 8007044:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007046:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 8007048:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800704a:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800704e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007052:	b29b      	uxth	r3, r3
 8007054:	79f8      	ldrb	r0, [r7, #7]
 8007056:	2200      	movs	r2, #0
 8007058:	9200      	str	r2, [sp, #0]
 800705a:	4a7d      	ldr	r2, [pc, #500]	@ (8007250 <mscd_xfer_cb+0x494>)
 800705c:	f003 fca8 	bl	800a9b0 <usbd_edpt_xfer>
 8007060:	4603      	mov	r3, r0
 8007062:	f083 0301 	eor.w	r3, r3, #1
 8007066:	b2db      	uxtb	r3, r3
 8007068:	2b00      	cmp	r3, #0
 800706a:	f000 80ce 	beq.w	800720a <mscd_xfer_cb+0x44e>
 800706e:	4b79      	ldr	r3, [pc, #484]	@ (8007254 <mscd_xfer_cb+0x498>)
 8007070:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0301 	and.w	r3, r3, #1
 800707a:	2b00      	cmp	r3, #0
 800707c:	d000      	beq.n	8007080 <mscd_xfer_cb+0x2c4>
 800707e:	be00      	bkpt	0x0000
 8007080:	2300      	movs	r3, #0
 8007082:	e0e1      	b.n	8007248 <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8007084:	bf00      	nop
      break;
 8007086:	e0c0      	b.n	800720a <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800708e:	d90a      	bls.n	80070a6 <mscd_xfer_cb+0x2ea>
 8007090:	4b70      	ldr	r3, [pc, #448]	@ (8007254 <mscd_xfer_cb+0x498>)
 8007092:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007094:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 0301 	and.w	r3, r3, #1
 800709c:	2b00      	cmp	r3, #0
 800709e:	d000      	beq.n	80070a2 <mscd_xfer_cb+0x2e6>
 80070a0:	be00      	bkpt	0x0000
 80070a2:	2300      	movs	r3, #0
 80070a4:	e0d0      	b.n	8007248 <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 80070a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070a8:	7bdb      	ldrb	r3, [r3, #15]
 80070aa:	2b28      	cmp	r3, #40	@ 0x28
 80070ac:	d114      	bne.n	80070d8 <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 80070ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	441a      	add	r2, r3
 80070b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070b8:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 80070ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d304      	bcc.n	80070d0 <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 80070c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070c8:	2202      	movs	r2, #2
 80070ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 80070ce:	e09e      	b.n	800720e <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 80070d0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80070d2:	f000 fbad 	bl	8007830 <proc_read10_cmd>
    break;
 80070d6:	e09a      	b.n	800720e <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 80070d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070da:	7bdb      	ldrb	r3, [r3, #15]
 80070dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80070de:	d104      	bne.n	80070ea <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 80070e0:	6839      	ldr	r1, [r7, #0]
 80070e2:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80070e4:	f000 fcca 	bl	8007a7c <proc_write10_host_data>
    break;
 80070e8:	e091      	b.n	800720e <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 80070ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	441a      	add	r2, r3
 80070f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070f4:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 80070f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070f8:	7b1b      	ldrb	r3, [r3, #12]
 80070fa:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 80070fc:	7efb      	ldrb	r3, [r7, #27]
 80070fe:	617b      	str	r3, [r7, #20]
 8007100:	2307      	movs	r3, #7
 8007102:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8007104:	7cfb      	ldrb	r3, [r7, #19]
 8007106:	697a      	ldr	r2, [r7, #20]
 8007108:	fa22 f303 	lsr.w	r3, r2, r3
 800710c:	f003 0301 	and.w	r3, r3, #1
 8007110:	2b00      	cmp	r3, #0
 8007112:	bf14      	ite	ne
 8007114:	2301      	movne	r3, #1
 8007116:	2300      	moveq	r3, #0
 8007118:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 800711a:	f083 0301 	eor.w	r3, r3, #1
 800711e:	b2db      	uxtb	r3, r3
 8007120:	2b00      	cmp	r3, #0
 8007122:	d012      	beq.n	800714a <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 8007124:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007126:	7b58      	ldrb	r0, [r3, #13]
 8007128:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800712a:	f103 010f 	add.w	r1, r3, #15
 800712e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007132:	b29b      	uxth	r3, r3
 8007134:	4a46      	ldr	r2, [pc, #280]	@ (8007250 <mscd_xfer_cb+0x494>)
 8007136:	f7f9 feaf 	bl	8000e98 <tud_msc_scsi_cb>
 800713a:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 800713c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800713e:	2b00      	cmp	r3, #0
 8007140:	da03      	bge.n	800714a <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007142:	2101      	movs	r1, #1
 8007144:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8007146:	f7ff fa79 	bl	800663c <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800714a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800714c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800714e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007152:	429a      	cmp	r2, r3
 8007154:	d304      	bcc.n	8007160 <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 8007156:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007158:	2202      	movs	r2, #2
 800715a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 800715e:	e056      	b.n	800720e <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 8007160:	4b3c      	ldr	r3, [pc, #240]	@ (8007254 <mscd_xfer_cb+0x498>)
 8007162:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007164:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 0301 	and.w	r3, r3, #1
 800716c:	2b00      	cmp	r3, #0
 800716e:	d04e      	beq.n	800720e <mscd_xfer_cb+0x452>
 8007170:	be00      	bkpt	0x0000
    break;
 8007172:	e04c      	b.n	800720e <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 8007174:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007176:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800717a:	79ba      	ldrb	r2, [r7, #6]
 800717c:	429a      	cmp	r2, r3
 800717e:	d148      	bne.n	8007212 <mscd_xfer_cb+0x456>
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	2b0d      	cmp	r3, #13
 8007184:	d145      	bne.n	8007212 <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 8007186:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007188:	7bdb      	ldrb	r3, [r3, #15]
 800718a:	2b28      	cmp	r3, #40	@ 0x28
 800718c:	d002      	beq.n	8007194 <mscd_xfer_cb+0x3d8>
 800718e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007190:	d006      	beq.n	80071a0 <mscd_xfer_cb+0x3e4>
 8007192:	e00b      	b.n	80071ac <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 8007194:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007196:	7b5b      	ldrb	r3, [r3, #13]
 8007198:	4618      	mov	r0, r3
 800719a:	f7ff fb91 	bl	80068c0 <tud_msc_read10_complete_cb>
            break;
 800719e:	e00e      	b.n	80071be <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 80071a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071a2:	7b5b      	ldrb	r3, [r3, #13]
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7ff fb96 	bl	80068d6 <tud_msc_write10_complete_cb>
            break;
 80071aa:	e008      	b.n	80071be <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 80071ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071ae:	7b5a      	ldrb	r2, [r3, #13]
 80071b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071b2:	330f      	adds	r3, #15
 80071b4:	4619      	mov	r1, r3
 80071b6:	4610      	mov	r0, r2
 80071b8:	f7ff fb98 	bl	80068ec <tud_msc_scsi_complete_cb>
            break;
 80071bc:	bf00      	nop
 80071be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071c0:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	7fdb      	ldrb	r3, [r3, #31]
 80071c6:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2200      	movs	r2, #0
 80071cc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 80071d6:	7af8      	ldrb	r0, [r7, #11]
 80071d8:	2300      	movs	r3, #0
 80071da:	9300      	str	r3, [sp, #0]
 80071dc:	231f      	movs	r3, #31
 80071de:	4a1c      	ldr	r2, [pc, #112]	@ (8007250 <mscd_xfer_cb+0x494>)
 80071e0:	f003 fbe6 	bl	800a9b0 <usbd_edpt_xfer>
 80071e4:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 80071e6:	f083 0301 	eor.w	r3, r3, #1
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d010      	beq.n	8007212 <mscd_xfer_cb+0x456>
 80071f0:	4b18      	ldr	r3, [pc, #96]	@ (8007254 <mscd_xfer_cb+0x498>)
 80071f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80071f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f003 0301 	and.w	r3, r3, #1
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d000      	beq.n	8007202 <mscd_xfer_cb+0x446>
 8007200:	be00      	bkpt	0x0000
 8007202:	2300      	movs	r3, #0
 8007204:	e020      	b.n	8007248 <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 8007206:	bf00      	nop
 8007208:	e004      	b.n	8007214 <mscd_xfer_cb+0x458>
      break;
 800720a:	bf00      	nop
 800720c:	e002      	b.n	8007214 <mscd_xfer_cb+0x458>
    break;
 800720e:	bf00      	nop
 8007210:	e000      	b.n	8007214 <mscd_xfer_cb+0x458>
      break;
 8007212:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 8007214:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007216:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800721a:	2b02      	cmp	r3, #2
 800721c:	d113      	bne.n	8007246 <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 800721e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8007220:	f7ff fad6 	bl	80067d0 <proc_stage_status>
 8007224:	4603      	mov	r3, r0
 8007226:	f083 0301 	eor.w	r3, r3, #1
 800722a:	b2db      	uxtb	r3, r3
 800722c:	2b00      	cmp	r3, #0
 800722e:	d00a      	beq.n	8007246 <mscd_xfer_cb+0x48a>
 8007230:	4b08      	ldr	r3, [pc, #32]	@ (8007254 <mscd_xfer_cb+0x498>)
 8007232:	637b      	str	r3, [r7, #52]	@ 0x34
 8007234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0301 	and.w	r3, r3, #1
 800723c:	2b00      	cmp	r3, #0
 800723e:	d000      	beq.n	8007242 <mscd_xfer_cb+0x486>
 8007240:	be00      	bkpt	0x0000
 8007242:	2300      	movs	r3, #0
 8007244:	e000      	b.n	8007248 <mscd_xfer_cb+0x48c>
  }

  return true;
 8007246:	2301      	movs	r3, #1
}
 8007248:	4618      	mov	r0, r3
 800724a:	3768      	adds	r7, #104	@ 0x68
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}
 8007250:	20010b10 	.word	0x20010b10
 8007254:	e000edf0 	.word	0xe000edf0

08007258 <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 8007258:	b580      	push	{r7, lr}
 800725a:	b0ac      	sub	sp, #176	@ 0xb0
 800725c:	af00      	add	r7, sp, #0
 800725e:	60b9      	str	r1, [r7, #8]
 8007260:	607a      	str	r2, [r7, #4]
 8007262:	603b      	str	r3, [r7, #0]
 8007264:	4603      	mov	r3, r0
 8007266:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 8007268:	4bc6      	ldr	r3, [pc, #792]	@ (8007584 <proc_builtin_scsi+0x32c>)
 800726a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	781b      	ldrb	r3, [r3, #0]
 8007272:	2b25      	cmp	r3, #37	@ 0x25
 8007274:	f200 82c3 	bhi.w	80077fe <proc_builtin_scsi+0x5a6>
 8007278:	a201      	add	r2, pc, #4	@ (adr r2, 8007280 <proc_builtin_scsi+0x28>)
 800727a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800727e:	bf00      	nop
 8007280:	08007319 	.word	0x08007319
 8007284:	080077ff 	.word	0x080077ff
 8007288:	080077ff 	.word	0x080077ff
 800728c:	08007731 	.word	0x08007731
 8007290:	080077ff 	.word	0x080077ff
 8007294:	080077ff 	.word	0x080077ff
 8007298:	080077ff 	.word	0x080077ff
 800729c:	080077ff 	.word	0x080077ff
 80072a0:	080077ff 	.word	0x080077ff
 80072a4:	080077ff 	.word	0x080077ff
 80072a8:	080077ff 	.word	0x080077ff
 80072ac:	080077ff 	.word	0x080077ff
 80072b0:	080077ff 	.word	0x080077ff
 80072b4:	080077ff 	.word	0x080077ff
 80072b8:	080077ff 	.word	0x080077ff
 80072bc:	080077ff 	.word	0x080077ff
 80072c0:	080077ff 	.word	0x080077ff
 80072c4:	080077ff 	.word	0x080077ff
 80072c8:	080075f7 	.word	0x080075f7
 80072cc:	080077ff 	.word	0x080077ff
 80072d0:	080077ff 	.word	0x080077ff
 80072d4:	080077ff 	.word	0x080077ff
 80072d8:	080077ff 	.word	0x080077ff
 80072dc:	080077ff 	.word	0x080077ff
 80072e0:	080077ff 	.word	0x080077ff
 80072e4:	080077ff 	.word	0x080077ff
 80072e8:	08007675 	.word	0x08007675
 80072ec:	08007363 	.word	0x08007363
 80072f0:	080077ff 	.word	0x080077ff
 80072f4:	080077ff 	.word	0x080077ff
 80072f8:	080073eb 	.word	0x080073eb
 80072fc:	080077ff 	.word	0x080077ff
 8007300:	080077ff 	.word	0x080077ff
 8007304:	080077ff 	.word	0x080077ff
 8007308:	080077ff 	.word	0x080077ff
 800730c:	08007523 	.word	0x08007523
 8007310:	080077ff 	.word	0x080077ff
 8007314:	08007447 	.word	0x08007447
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 8007318:	2300      	movs	r3, #0
 800731a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 800731e:	7bfb      	ldrb	r3, [r7, #15]
 8007320:	4618      	mov	r0, r3
 8007322:	f7f9 fd2b 	bl	8000d7c <tud_msc_test_unit_ready_cb>
 8007326:	4603      	mov	r3, r0
 8007328:	f083 0301 	eor.w	r3, r3, #1
 800732c:	b2db      	uxtb	r3, r3
 800732e:	2b00      	cmp	r3, #0
 8007330:	f000 826a 	beq.w	8007808 <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 8007334:	f04f 33ff 	mov.w	r3, #4294967295
 8007338:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800733c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007340:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007344:	2b00      	cmp	r3, #0
 8007346:	f040 825f 	bne.w	8007808 <proc_builtin_scsi+0x5b0>
 800734a:	7bfb      	ldrb	r3, [r7, #15]
 800734c:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007350:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 8007354:	2300      	movs	r3, #0
 8007356:	223a      	movs	r2, #58	@ 0x3a
 8007358:	2102      	movs	r1, #2
 800735a:	f7ff fb1b 	bl	8006994 <tud_msc_set_sense>
}
 800735e:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 8007360:	e252      	b.n	8007808 <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 8007362:	2300      	movs	r3, #0
 8007364:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 800736e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007372:	791b      	ldrb	r3, [r3, #4]
 8007374:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8007378:	b2db      	uxtb	r3, r3
 800737a:	4619      	mov	r1, r3
 800737c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007380:	791b      	ldrb	r3, [r3, #4]
 8007382:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007386:	b2db      	uxtb	r3, r3
 8007388:	2b00      	cmp	r3, #0
 800738a:	bf14      	ite	ne
 800738c:	2301      	movne	r3, #1
 800738e:	2300      	moveq	r3, #0
 8007390:	b2da      	uxtb	r2, r3
 8007392:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007396:	791b      	ldrb	r3, [r3, #4]
 8007398:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800739c:	b2db      	uxtb	r3, r3
 800739e:	2b00      	cmp	r3, #0
 80073a0:	bf14      	ite	ne
 80073a2:	2301      	movne	r3, #1
 80073a4:	2300      	moveq	r3, #0
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	7bf8      	ldrb	r0, [r7, #15]
 80073aa:	f7ff fab3 	bl	8006914 <tud_msc_start_stop_cb>
 80073ae:	4603      	mov	r3, r0
 80073b0:	f083 0301 	eor.w	r3, r3, #1
 80073b4:	b2db      	uxtb	r3, r3
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	f000 8228 	beq.w	800780c <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 80073bc:	f04f 33ff 	mov.w	r3, #4294967295
 80073c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80073c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80073c8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	f040 821d 	bne.w	800780c <proc_builtin_scsi+0x5b4>
 80073d2:	7bfb      	ldrb	r3, [r7, #15]
 80073d4:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80073d8:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 80073dc:	2300      	movs	r3, #0
 80073de:	223a      	movs	r2, #58	@ 0x3a
 80073e0:	2102      	movs	r1, #2
 80073e2:	f7ff fad7 	bl	8006994 <tud_msc_set_sense>
}
 80073e6:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 80073e8:	e210      	b.n	800780c <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 80073ea:	2300      	movs	r3, #0
 80073ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 80073f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80073fa:	7919      	ldrb	r1, [r3, #4]
 80073fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007400:	795a      	ldrb	r2, [r3, #5]
 8007402:	7bfb      	ldrb	r3, [r7, #15]
 8007404:	4618      	mov	r0, r3
 8007406:	f7ff fa9a 	bl	800693e <tud_msc_prevent_allow_medium_removal_cb>
 800740a:	4603      	mov	r3, r0
 800740c:	f083 0301 	eor.w	r3, r3, #1
 8007410:	b2db      	uxtb	r3, r3
 8007412:	2b00      	cmp	r3, #0
 8007414:	f000 81fc 	beq.w	8007810 <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 8007418:	f04f 33ff 	mov.w	r3, #4294967295
 800741c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8007420:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007424:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007428:	2b00      	cmp	r3, #0
 800742a:	f040 81f1 	bne.w	8007810 <proc_builtin_scsi+0x5b8>
 800742e:	7bfb      	ldrb	r3, [r7, #15]
 8007430:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007434:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 8007438:	2300      	movs	r3, #0
 800743a:	223a      	movs	r2, #58	@ 0x3a
 800743c:	2102      	movs	r1, #2
 800743e:	f7ff faa9 	bl	8006994 <tud_msc_set_sense>
}
 8007442:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 8007444:	e1e4      	b.n	8007810 <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 8007446:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 800744a:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800744e:	7bfb      	ldrb	r3, [r7, #15]
 8007450:	4618      	mov	r0, r3
 8007452:	f7f9 fc9f 	bl	8000d94 <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 8007456:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800745a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800745e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007460:	2b00      	cmp	r3, #0
 8007462:	d003      	beq.n	800746c <proc_builtin_scsi+0x214>
 8007464:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007468:	2b00      	cmp	r3, #0
 800746a:	d116      	bne.n	800749a <proc_builtin_scsi+0x242>
        resplen = -1;
 800746c:	f04f 33ff 	mov.w	r3, #4294967295
 8007470:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8007474:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007478:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800747c:	2b00      	cmp	r3, #0
 800747e:	f040 81d0 	bne.w	8007822 <proc_builtin_scsi+0x5ca>
 8007482:	7bfb      	ldrb	r3, [r7, #15]
 8007484:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007488:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 800748c:	2300      	movs	r3, #0
 800748e:	223a      	movs	r2, #58	@ 0x3a
 8007490:	2102      	movs	r1, #2
 8007492:	f7ff fa7f 	bl	8006994 <tud_msc_set_sense>
}
 8007496:	bf00      	nop
        if (p_msc->sense_key == 0) {
 8007498:	e1c3      	b.n	8007822 <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 800749a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800749c:	3b01      	subs	r3, #1
 800749e:	ba1b      	rev	r3, r3
 80074a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 80074a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80074a6:	ba1b      	rev	r3, r3
 80074a8:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 80074aa:	2308      	movs	r3, #8
 80074ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 80074b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80074ba:	683a      	ldr	r2, [r7, #0]
 80074bc:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80074c0:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80074c4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80074c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 80074cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d102      	bne.n	80074da <proc_builtin_scsi+0x282>
    return -1;
 80074d4:	f04f 33ff 	mov.w	r3, #4294967295
 80074d8:	e01e      	b.n	8007518 <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 80074da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d101      	bne.n	80074e6 <proc_builtin_scsi+0x28e>
    return 0;
 80074e2:	2300      	movs	r3, #0
 80074e4:	e018      	b.n	8007518 <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 80074e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d102      	bne.n	80074f4 <proc_builtin_scsi+0x29c>
    return -1;
 80074ee:	f04f 33ff 	mov.w	r3, #4294967295
 80074f2:	e011      	b.n	8007518 <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 80074f4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80074f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d202      	bcs.n	8007506 <proc_builtin_scsi+0x2ae>
    return -1;
 8007500:	f04f 33ff 	mov.w	r3, #4294967295
 8007504:	e008      	b.n	8007518 <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 8007506:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800750a:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800750e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8007512:	f006 fe3f 	bl	800e194 <memcpy>
  return 0;
 8007516:	2300      	movs	r3, #0
 8007518:	2b00      	cmp	r3, #0
 800751a:	f000 817b 	beq.w	8007814 <proc_builtin_scsi+0x5bc>
 800751e:	2300      	movs	r3, #0
 8007520:	e181      	b.n	8007826 <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 8007522:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007526:	2200      	movs	r2, #0
 8007528:	601a      	str	r2, [r3, #0]
 800752a:	605a      	str	r2, [r3, #4]
 800752c:	609a      	str	r2, [r3, #8]
 800752e:	2308      	movs	r3, #8
 8007530:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8007534:	2302      	movs	r3, #2
 8007536:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 800753a:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 800753e:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8007542:	7bfb      	ldrb	r3, [r7, #15]
 8007544:	4618      	mov	r0, r3
 8007546:	f7f9 fc25 	bl	8000d94 <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800754a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800754c:	2b00      	cmp	r3, #0
 800754e:	d002      	beq.n	8007556 <proc_builtin_scsi+0x2fe>
 8007550:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007552:	2b00      	cmp	r3, #0
 8007554:	d118      	bne.n	8007588 <proc_builtin_scsi+0x330>
        resplen = -1;
 8007556:	f04f 33ff 	mov.w	r3, #4294967295
 800755a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800755e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007562:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007566:	2b00      	cmp	r3, #0
 8007568:	f040 815b 	bne.w	8007822 <proc_builtin_scsi+0x5ca>
 800756c:	7bfb      	ldrb	r3, [r7, #15]
 800756e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007572:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 8007576:	2300      	movs	r3, #0
 8007578:	223a      	movs	r2, #58	@ 0x3a
 800757a:	2102      	movs	r1, #2
 800757c:	f7ff fa0a 	bl	8006994 <tud_msc_set_sense>
}
 8007580:	bf00      	nop
        if (p_msc->sense_key == 0) {
 8007582:	e14e      	b.n	8007822 <proc_builtin_scsi+0x5ca>
 8007584:	20010ad0 	.word	0x20010ad0
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 8007588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800758a:	ba1b      	rev	r3, r3
 800758c:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 800758e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007590:	ba5b      	rev16	r3, r3
 8007592:	b29b      	uxth	r3, r3
 8007594:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 8007596:	230c      	movs	r3, #12
 8007598:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 800759c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075a0:	687a      	ldr	r2, [r7, #4]
 80075a2:	67ba      	str	r2, [r7, #120]	@ 0x78
 80075a4:	683a      	ldr	r2, [r7, #0]
 80075a6:	677a      	str	r2, [r7, #116]	@ 0x74
 80075a8:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80075ac:	673a      	str	r2, [r7, #112]	@ 0x70
 80075ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 80075b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d102      	bne.n	80075bc <proc_builtin_scsi+0x364>
    return -1;
 80075b6:	f04f 33ff 	mov.w	r3, #4294967295
 80075ba:	e017      	b.n	80075ec <proc_builtin_scsi+0x394>
  if (count == 0u) {
 80075bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d101      	bne.n	80075c6 <proc_builtin_scsi+0x36e>
    return 0;
 80075c2:	2300      	movs	r3, #0
 80075c4:	e012      	b.n	80075ec <proc_builtin_scsi+0x394>
  if (src == NULL) {
 80075c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d102      	bne.n	80075d2 <proc_builtin_scsi+0x37a>
    return -1;
 80075cc:	f04f 33ff 	mov.w	r3, #4294967295
 80075d0:	e00c      	b.n	80075ec <proc_builtin_scsi+0x394>
  if (count > destsz) {
 80075d2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80075d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d202      	bcs.n	80075e0 <proc_builtin_scsi+0x388>
    return -1;
 80075da:	f04f 33ff 	mov.w	r3, #4294967295
 80075de:	e005      	b.n	80075ec <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 80075e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80075e2:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80075e4:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80075e6:	f006 fdd5 	bl	800e194 <memcpy>
  return 0;
 80075ea:	2300      	movs	r3, #0
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	f000 8113 	beq.w	8007818 <proc_builtin_scsi+0x5c0>
 80075f2:	2300      	movs	r3, #0
 80075f4:	e117      	b.n	8007826 <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 80075fc:	2224      	movs	r2, #36	@ 0x24
 80075fe:	2100      	movs	r1, #0
 8007600:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8007604:	f006 fd7c 	bl	800e100 <memset>
      inquiry_rsp->is_removable = 1;
 8007608:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800760c:	7853      	ldrb	r3, [r2, #1]
 800760e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007612:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 8007614:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007618:	2202      	movs	r2, #2
 800761a:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 800761c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007620:	78d3      	ldrb	r3, [r2, #3]
 8007622:	2102      	movs	r1, #2
 8007624:	f361 0303 	bfi	r3, r1, #0, #4
 8007628:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 800762a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800762e:	221f      	movs	r2, #31
 8007630:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 8007632:	7bfb      	ldrb	r3, [r7, #15]
 8007634:	683a      	ldr	r2, [r7, #0]
 8007636:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800763a:	4618      	mov	r0, r3
 800763c:	f7fe fff0 	bl	8006620 <tud_msc_inquiry2_cb>
 8007640:	4603      	mov	r3, r0
 8007642:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 8007646:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800764a:	2b00      	cmp	r3, #0
 800764c:	f040 80e6 	bne.w	800781c <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 8007650:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007654:	f103 0108 	add.w	r1, r3, #8
 8007658:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800765c:	f103 0210 	add.w	r2, r3, #16
 8007660:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007664:	3320      	adds	r3, #32
 8007666:	7bf8      	ldrb	r0, [r7, #15]
 8007668:	f7f9 fb66 	bl	8000d38 <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 800766c:	2324      	movs	r3, #36	@ 0x24
 800766e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 8007672:	e0d3      	b.n	800781c <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 8007674:	2303      	movs	r3, #3
 8007676:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800767a:	2300      	movs	r3, #0
 800767c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8007680:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007684:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007688:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800768c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007690:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007694:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007698:	2300      	movs	r3, #0
 800769a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 800769e:	7bfb      	ldrb	r3, [r7, #15]
 80076a0:	4618      	mov	r0, r3
 80076a2:	f7ff f96b 	bl	800697c <tud_msc_is_writable_cb>
 80076a6:	4603      	mov	r3, r0
 80076a8:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 80076ac:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	bf14      	ite	ne
 80076b4:	2301      	movne	r3, #1
 80076b6:	2300      	moveq	r3, #0
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	f083 0301 	eor.w	r3, r3, #1
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	f003 0301 	and.w	r3, r3, #1
 80076c4:	b2da      	uxtb	r2, r3
 80076c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80076ca:	f362 13c7 	bfi	r3, r2, #7, #1
 80076ce:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 80076d2:	2304      	movs	r3, #4
 80076d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 80076d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	66ba      	str	r2, [r7, #104]	@ 0x68
 80076e0:	683a      	ldr	r2, [r7, #0]
 80076e2:	667a      	str	r2, [r7, #100]	@ 0x64
 80076e4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80076e8:	663a      	str	r2, [r7, #96]	@ 0x60
 80076ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 80076ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d102      	bne.n	80076f8 <proc_builtin_scsi+0x4a0>
    return -1;
 80076f2:	f04f 33ff 	mov.w	r3, #4294967295
 80076f6:	e017      	b.n	8007728 <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 80076f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d101      	bne.n	8007702 <proc_builtin_scsi+0x4aa>
    return 0;
 80076fe:	2300      	movs	r3, #0
 8007700:	e012      	b.n	8007728 <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 8007702:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007704:	2b00      	cmp	r3, #0
 8007706:	d102      	bne.n	800770e <proc_builtin_scsi+0x4b6>
    return -1;
 8007708:	f04f 33ff 	mov.w	r3, #4294967295
 800770c:	e00c      	b.n	8007728 <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 800770e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007710:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007712:	429a      	cmp	r2, r3
 8007714:	d202      	bcs.n	800771c <proc_builtin_scsi+0x4c4>
    return -1;
 8007716:	f04f 33ff 	mov.w	r3, #4294967295
 800771a:	e005      	b.n	8007728 <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 800771c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800771e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007720:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8007722:	f006 fd37 	bl	800e194 <memcpy>
  return 0;
 8007726:	2300      	movs	r3, #0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d079      	beq.n	8007820 <proc_builtin_scsi+0x5c8>
 800772c:	2300      	movs	r3, #0
 800772e:	e07a      	b.n	8007826 <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 8007730:	f107 0310 	add.w	r3, r7, #16
 8007734:	2200      	movs	r2, #0
 8007736:	601a      	str	r2, [r3, #0]
 8007738:	605a      	str	r2, [r3, #4]
 800773a:	609a      	str	r2, [r3, #8]
 800773c:	60da      	str	r2, [r3, #12]
 800773e:	821a      	strh	r2, [r3, #16]
 8007740:	7c3b      	ldrb	r3, [r7, #16]
 8007742:	2270      	movs	r2, #112	@ 0x70
 8007744:	f362 0306 	bfi	r3, r2, #0, #7
 8007748:	743b      	strb	r3, [r7, #16]
 800774a:	7c3b      	ldrb	r3, [r7, #16]
 800774c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007750:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 8007752:	230a      	movs	r3, #10
 8007754:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 8007756:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800775a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800775e:	f003 030f 	and.w	r3, r3, #15
 8007762:	b2da      	uxtb	r2, r3
 8007764:	7cbb      	ldrb	r3, [r7, #18]
 8007766:	f362 0303 	bfi	r3, r2, #0, #4
 800776a:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 800776c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007770:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8007774:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 8007776:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800777a:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800777e:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 8007780:	2312      	movs	r3, #18
 8007782:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 8007786:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800778e:	683a      	ldr	r2, [r7, #0]
 8007790:	657a      	str	r2, [r7, #84]	@ 0x54
 8007792:	f107 0210 	add.w	r2, r7, #16
 8007796:	653a      	str	r2, [r7, #80]	@ 0x50
 8007798:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 800779a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800779c:	2b00      	cmp	r3, #0
 800779e:	d102      	bne.n	80077a6 <proc_builtin_scsi+0x54e>
    return -1;
 80077a0:	f04f 33ff 	mov.w	r3, #4294967295
 80077a4:	e017      	b.n	80077d6 <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 80077a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d101      	bne.n	80077b0 <proc_builtin_scsi+0x558>
    return 0;
 80077ac:	2300      	movs	r3, #0
 80077ae:	e012      	b.n	80077d6 <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 80077b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d102      	bne.n	80077bc <proc_builtin_scsi+0x564>
    return -1;
 80077b6:	f04f 33ff 	mov.w	r3, #4294967295
 80077ba:	e00c      	b.n	80077d6 <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 80077bc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80077be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d202      	bcs.n	80077ca <proc_builtin_scsi+0x572>
    return -1;
 80077c4:	f04f 33ff 	mov.w	r3, #4294967295
 80077c8:	e005      	b.n	80077d6 <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 80077ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80077cc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80077ce:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80077d0:	f006 fce0 	bl	800e194 <memcpy>
  return 0;
 80077d4:	2300      	movs	r3, #0
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d001      	beq.n	80077de <proc_builtin_scsi+0x586>
 80077da:	2300      	movs	r3, #0
 80077dc:	e023      	b.n	8007826 <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	b29a      	uxth	r2, r3
 80077e2:	7bfb      	ldrb	r3, [r7, #15]
 80077e4:	6879      	ldr	r1, [r7, #4]
 80077e6:	4618      	mov	r0, r3
 80077e8:	f7ff f8b9 	bl	800695e <tud_msc_request_sense_cb>
 80077ec:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 80077f0:	7bf8      	ldrb	r0, [r7, #15]
 80077f2:	2300      	movs	r3, #0
 80077f4:	2200      	movs	r2, #0
 80077f6:	2100      	movs	r1, #0
 80077f8:	f7ff f8cc 	bl	8006994 <tud_msc_set_sense>
 80077fc:	e011      	b.n	8007822 <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 80077fe:	f04f 33ff 	mov.w	r3, #4294967295
 8007802:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 8007806:	e00c      	b.n	8007822 <proc_builtin_scsi+0x5ca>
      break;
 8007808:	bf00      	nop
 800780a:	e00a      	b.n	8007822 <proc_builtin_scsi+0x5ca>
      break;
 800780c:	bf00      	nop
 800780e:	e008      	b.n	8007822 <proc_builtin_scsi+0x5ca>
      break;
 8007810:	bf00      	nop
 8007812:	e006      	b.n	8007822 <proc_builtin_scsi+0x5ca>
      break;
 8007814:	bf00      	nop
 8007816:	e004      	b.n	8007822 <proc_builtin_scsi+0x5ca>
      break;
 8007818:	bf00      	nop
 800781a:	e002      	b.n	8007822 <proc_builtin_scsi+0x5ca>
      break;
 800781c:	bf00      	nop
 800781e:	e000      	b.n	8007822 <proc_builtin_scsi+0x5ca>
      break;
 8007820:	bf00      	nop
  }

  return resplen;
 8007822:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 8007826:	4618      	mov	r0, r3
 8007828:	37b0      	adds	r7, #176	@ 0xb0
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop

08007830 <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 8007830:	b580      	push	{r7, lr}
 8007832:	b092      	sub	sp, #72	@ 0x48
 8007834:	af02      	add	r7, sp, #8
 8007836:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800783c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800783e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007842:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8007844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007846:	330f      	adds	r3, #15
 8007848:	3307      	adds	r3, #7
 800784a:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800784c:	6a3b      	ldr	r3, [r7, #32]
 800784e:	881b      	ldrh	r3, [r3, #0]
 8007850:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 8007852:	8bfb      	ldrh	r3, [r7, #30]
 8007854:	ba5b      	rev16	r3, r3
 8007856:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8007858:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 800785a:	8bbb      	ldrh	r3, [r7, #28]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d101      	bne.n	8007864 <proc_read10_cmd+0x34>
    return 0; // invalid block count
 8007860:	2300      	movs	r3, #0
 8007862:	e005      	b.n	8007870 <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 8007864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007866:	689a      	ldr	r2, [r3, #8]
 8007868:	8bbb      	ldrh	r3, [r7, #28]
 800786a:	fbb2 f3f3 	udiv	r3, r2, r3
 800786e:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8007870:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 8007872:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007874:	2b00      	cmp	r3, #0
 8007876:	d043      	beq.n	8007900 <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8007878:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800787a:	330f      	adds	r3, #15
 800787c:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	3302      	adds	r3, #2
 8007882:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007892:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007894:	fbb1 f3f3 	udiv	r3, r1, r3
 8007898:	4413      	add	r3, r2
 800789a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078a0:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80078a2:	fbb3 f1f2 	udiv	r1, r3, r2
 80078a6:	fb01 f202 	mul.w	r2, r1, r2
 80078aa:	1a9b      	subs	r3, r3, r2
 80078ac:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 80078ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078b0:	689a      	ldr	r2, [r3, #8]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078b6:	1ad3      	subs	r3, r2, r3
 80078b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80078bc:	61ba      	str	r2, [r7, #24]
 80078be:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 80078c0:	69ba      	ldr	r2, [r7, #24]
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	4293      	cmp	r3, r2
 80078c6:	bf28      	it	cs
 80078c8:	4613      	movcs	r3, r2
 80078ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2201      	movs	r2, #1
 80078d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 80078d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078d6:	7b58      	ldrb	r0, [r3, #13]
 80078d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078da:	9300      	str	r3, [sp, #0]
 80078dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007908 <proc_read10_cmd+0xd8>)
 80078de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078e0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80078e2:	f7f9 fa6b 	bl	8000dbc <tud_msc_read10_cb>
 80078e6:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 80078e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078ea:	f113 0f02 	cmn.w	r3, #2
 80078ee:	d007      	beq.n	8007900 <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 80078f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f000 f806 	bl	800790c <proc_read_io_data>
  }
}
 8007900:	3740      	adds	r7, #64	@ 0x40
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}
 8007906:	bf00      	nop
 8007908:	20010b10 	.word	0x20010b10

0800790c <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 800790c:	b580      	push	{r7, lr}
 800790e:	b08c      	sub	sp, #48	@ 0x30
 8007910:	af02      	add	r7, sp, #8
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	7fdb      	ldrb	r3, [r3, #31]
 800791a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	2b00      	cmp	r3, #0
 8007922:	dd1b      	ble.n	800795c <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	b29b      	uxth	r3, r3
 800792e:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8007932:	2200      	movs	r2, #0
 8007934:	9200      	str	r2, [sp, #0]
 8007936:	4a27      	ldr	r2, [pc, #156]	@ (80079d4 <proc_read_io_data+0xc8>)
 8007938:	f003 f83a 	bl	800a9b0 <usbd_edpt_xfer>
 800793c:	4603      	mov	r3, r0
 800793e:	f083 0301 	eor.w	r3, r3, #1
 8007942:	b2db      	uxtb	r3, r3
 8007944:	2b00      	cmp	r3, #0
 8007946:	d042      	beq.n	80079ce <proc_read_io_data+0xc2>
 8007948:	4b23      	ldr	r3, [pc, #140]	@ (80079d8 <proc_read_io_data+0xcc>)
 800794a:	623b      	str	r3, [r7, #32]
 800794c:	6a3b      	ldr	r3, [r7, #32]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 0301 	and.w	r3, r3, #1
 8007954:	2b00      	cmp	r3, #0
 8007956:	d039      	beq.n	80079cc <proc_read_io_data+0xc0>
 8007958:	be00      	bkpt	0x0000
 800795a:	e037      	b.n	80079cc <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007962:	d003      	beq.n	800796c <proc_read_io_data+0x60>
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d00f      	beq.n	800798a <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 800796a:	e030      	b.n	80079ce <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	7b5b      	ldrb	r3, [r3, #13]
 8007970:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007972:	7ff8      	ldrb	r0, [r7, #31]
 8007974:	2300      	movs	r3, #0
 8007976:	223a      	movs	r2, #58	@ 0x3a
 8007978:	2102      	movs	r1, #2
 800797a:	f7ff f80b 	bl	8006994 <tud_msc_set_sense>
}
 800797e:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007980:	2101      	movs	r1, #1
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f7fe fe5a 	bl	800663c <fail_scsi_op>
        break;
 8007988:	e021      	b.n	80079ce <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8007990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007994:	77bb      	strb	r3, [r7, #30]
 8007996:	4613      	mov	r3, r2
 8007998:	777b      	strb	r3, [r7, #29]
 800799a:	2300      	movs	r3, #0
 800799c:	61bb      	str	r3, [r7, #24]
 800799e:	2300      	movs	r3, #0
 80079a0:	75fb      	strb	r3, [r7, #23]
 80079a2:	2300      	movs	r3, #0
 80079a4:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 80079a6:	7fbb      	ldrb	r3, [r7, #30]
 80079a8:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 80079aa:	2307      	movs	r3, #7
 80079ac:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 80079ae:	7f7b      	ldrb	r3, [r7, #29]
 80079b0:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 80079b6:	7dfb      	ldrb	r3, [r7, #23]
 80079b8:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 80079ba:	7dba      	ldrb	r2, [r7, #22]
 80079bc:	f107 0308 	add.w	r3, r7, #8
 80079c0:	4611      	mov	r1, r2
 80079c2:	4618      	mov	r0, r3
 80079c4:	f002 fbda 	bl	800a17c <dcd_event_handler>
}
 80079c8:	bf00      	nop
        break;
 80079ca:	e000      	b.n	80079ce <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 80079cc:	bf00      	nop
    }
  }
}
 80079ce:	3728      	adds	r7, #40	@ 0x28
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bd80      	pop	{r7, pc}
 80079d4:	20010b10 	.word	0x20010b10
 80079d8:	e000edf0 	.word	0xe000edf0

080079dc <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 80079dc:	b580      	push	{r7, lr}
 80079de:	b08a      	sub	sp, #40	@ 0x28
 80079e0:	af02      	add	r7, sp, #8
 80079e2:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 80079e8:	69fb      	ldr	r3, [r7, #28]
 80079ea:	7b5b      	ldrb	r3, [r3, #13]
 80079ec:	4618      	mov	r0, r3
 80079ee:	f7fe ffc5 	bl	800697c <tud_msc_is_writable_cb>
 80079f2:	4603      	mov	r3, r0
 80079f4:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 80079f6:	7efb      	ldrb	r3, [r7, #27]
 80079f8:	f083 0301 	eor.w	r3, r3, #1
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00b      	beq.n	8007a1a <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 8007a02:	69fb      	ldr	r3, [r7, #28]
 8007a04:	7b58      	ldrb	r0, [r3, #13]
 8007a06:	2300      	movs	r3, #0
 8007a08:	2227      	movs	r2, #39	@ 0x27
 8007a0a:	2107      	movs	r1, #7
 8007a0c:	f7fe ffc2 	bl	8006994 <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007a10:	2101      	movs	r1, #1
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f7fe fe12 	bl	800663c <fail_scsi_op>
    return;
 8007a18:	e029      	b.n	8007a6e <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8007a1a:	69fb      	ldr	r3, [r7, #28]
 8007a1c:	689a      	ldr	r2, [r3, #8]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a22:	1ad3      	subs	r3, r2, r3
 8007a24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a28:	613a      	str	r2, [r7, #16]
 8007a2a:	60fb      	str	r3, [r7, #12]
 8007a2c:	693a      	ldr	r2, [r7, #16]
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	4293      	cmp	r3, r2
 8007a32:	bf28      	it	cs
 8007a34:	4613      	movcs	r3, r2
 8007a36:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	7fd8      	ldrb	r0, [r3, #31]
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8007a42:	8b3b      	ldrh	r3, [r7, #24]
 8007a44:	2200      	movs	r2, #0
 8007a46:	9200      	str	r2, [sp, #0]
 8007a48:	4a0a      	ldr	r2, [pc, #40]	@ (8007a74 <proc_write10_cmd+0x98>)
 8007a4a:	f002 ffb1 	bl	800a9b0 <usbd_edpt_xfer>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	f083 0301 	eor.w	r3, r3, #1
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d009      	beq.n	8007a6e <proc_write10_cmd+0x92>
 8007a5a:	4b07      	ldr	r3, [pc, #28]	@ (8007a78 <proc_write10_cmd+0x9c>)
 8007a5c:	617b      	str	r3, [r7, #20]
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f003 0301 	and.w	r3, r3, #1
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d000      	beq.n	8007a6c <proc_write10_cmd+0x90>
 8007a6a:	be00      	bkpt	0x0000
 8007a6c:	bf00      	nop
}
 8007a6e:	3720      	adds	r7, #32
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}
 8007a74:	20010b10 	.word	0x20010b10
 8007a78:	e000edf0 	.word	0xe000edf0

08007a7c <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b090      	sub	sp, #64	@ 0x40
 8007a80:	af02      	add	r7, sp, #8
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a8c:	623b      	str	r3, [r7, #32]
 8007a8e:	6a3b      	ldr	r3, [r7, #32]
 8007a90:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8007a92:	69fb      	ldr	r3, [r7, #28]
 8007a94:	330f      	adds	r3, #15
 8007a96:	3307      	adds	r3, #7
 8007a98:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	881b      	ldrh	r3, [r3, #0]
 8007a9e:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 8007aa0:	8afb      	ldrh	r3, [r7, #22]
 8007aa2:	ba5b      	rev16	r3, r3
 8007aa4:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8007aa6:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 8007aa8:	8abb      	ldrh	r3, [r7, #20]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d101      	bne.n	8007ab2 <proc_write10_host_data+0x36>
    return 0; // invalid block count
 8007aae:	2300      	movs	r3, #0
 8007ab0:	e005      	b.n	8007abe <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 8007ab2:	6a3b      	ldr	r3, [r7, #32]
 8007ab4:	689a      	ldr	r2, [r3, #8]
 8007ab6:	8abb      	ldrh	r3, [r7, #20]
 8007ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007abc:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8007abe:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 8007ac0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d035      	beq.n	8007b32 <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8007ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ac8:	330f      	adds	r3, #15
 8007aca:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	3302      	adds	r3, #2
 8007ad0:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007ae0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007ae2:	fbb1 f3f3 	udiv	r3, r1, r3
 8007ae6:	4413      	add	r3, r2
 8007ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007aee:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8007af0:	fbb3 f1f2 	udiv	r1, r3, r2
 8007af4:	fb01 f202 	mul.w	r2, r1, r2
 8007af8:	1a9b      	subs	r3, r3, r2
 8007afa:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 8007b04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b06:	7b58      	ldrb	r0, [r3, #13]
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	9300      	str	r3, [sp, #0]
 8007b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8007b38 <proc_write10_host_data+0xbc>)
 8007b0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b10:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b12:	f7f9 f98d 	bl	8000e30 <tud_msc_write10_cb>
 8007b16:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 8007b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b1a:	f113 0f02 	cmn.w	r3, #2
 8007b1e:	d008      	beq.n	8007b32 <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 8007b28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b2a:	6839      	ldr	r1, [r7, #0]
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f000 f805 	bl	8007b3c <proc_write_io_data>
  }
}
 8007b32:	3738      	adds	r7, #56	@ 0x38
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}
 8007b38:	20010b10 	.word	0x20010b10

08007b3c <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b08c      	sub	sp, #48	@ 0x30
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	60f8      	str	r0, [r7, #12]
 8007b44:	60b9      	str	r1, [r7, #8]
 8007b46:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	da14      	bge.n	8007b78 <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b54:	d15f      	bne.n	8007c16 <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	7b5b      	ldrb	r3, [r3, #13]
 8007b5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007b5e:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 8007b62:	2300      	movs	r3, #0
 8007b64:	223a      	movs	r2, #58	@ 0x3a
 8007b66:	2102      	movs	r1, #2
 8007b68:	f7fe ff14 	bl	8006994 <tud_msc_set_sense>
}
 8007b6c:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007b6e:	2101      	movs	r1, #1
 8007b70:	68f8      	ldr	r0, [r7, #12]
 8007b72:	f7fe fd63 	bl	800663c <fail_scsi_op>
        break;
 8007b76:	e04f      	b.n	8007c18 <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	68ba      	ldr	r2, [r7, #8]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d935      	bls.n	8007bec <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	68ba      	ldr	r2, [r7, #8]
 8007b84:	1ad3      	subs	r3, r2, r3
 8007b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	dd07      	ble.n	8007b9e <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a23      	ldr	r2, [pc, #140]	@ (8007c20 <proc_write_io_data+0xe4>)
 8007b92:	4413      	add	r3, r2
 8007b94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b96:	4619      	mov	r1, r3
 8007b98:	4821      	ldr	r0, [pc, #132]	@ (8007c20 <proc_write_io_data+0xe4>)
 8007b9a:	f006 fa97 	bl	800e0cc <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	7fda      	ldrb	r2, [r3, #31]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007ba8:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 8007bac:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8007bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bba:	2300      	movs	r3, #0
 8007bbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8007bc0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007bc4:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8007bc6:	2307      	movs	r3, #7
 8007bc8:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 8007bca:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007bce:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 8007bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd2:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 8007bd4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007bd8:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 8007bda:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8007bde:	f107 0314 	add.w	r3, r7, #20
 8007be2:	4611      	mov	r1, r2
 8007be4:	4618      	mov	r0, r3
 8007be6:	f002 fac9 	bl	800a17c <dcd_event_handler>
}
 8007bea:	e015      	b.n	8007c18 <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	441a      	add	r2, r3
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d304      	bcc.n	8007c0e <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2202      	movs	r2, #2
 8007c08:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 8007c0c:	e004      	b.n	8007c18 <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	f7ff fee4 	bl	80079dc <proc_write10_cmd>
}
 8007c14:	e000      	b.n	8007c18 <proc_write_io_data+0xdc>
      default: break; // nothing to do
 8007c16:	bf00      	nop
}
 8007c18:	bf00      	nop
 8007c1a:	3730      	adds	r7, #48	@ 0x30
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}
 8007c20:	20010b10 	.word	0x20010b10

08007c24 <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 8007c24:	b480      	push	{r7}
 8007c26:	b083      	sub	sp, #12
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	6039      	str	r1, [r7, #0]
 8007c2e:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 8007c30:	bf00      	nop
 8007c32:	370c      	adds	r7, #12
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <tud_vendor_n_available>:

//--------------------------------------------------------------------+
// Read API
//--------------------------------------------------------------------+
#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
uint32_t tud_vendor_n_available(uint8_t idx) {
 8007c3c:	b480      	push	{r7}
 8007c3e:	b089      	sub	sp, #36	@ 0x24
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	4603      	mov	r3, r0
 8007c44:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8007c46:	79fb      	ldrb	r3, [r7, #7]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d001      	beq.n	8007c50 <tud_vendor_n_available+0x14>
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	e036      	b.n	8007cbe <tud_vendor_n_available+0x82>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8007c50:	79fb      	ldrb	r3, [r7, #7]
 8007c52:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007c56:	fb02 f303 	mul.w	r3, r2, r3
 8007c5a:	4a1c      	ldr	r2, [pc, #112]	@ (8007ccc <tud_vendor_n_available+0x90>)
 8007c5c:	4413      	add	r3, r2
 8007c5e:	61fb      	str	r3, [r7, #28]
  return tu_edpt_stream_read_available(&p_itf->stream.rx);
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	3318      	adds	r3, #24
 8007c64:	61bb      	str	r3, [r7, #24]
  return (uint32_t) tu_fifo_count(&s->ff);
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	3308      	adds	r3, #8
 8007c6a:	617b      	str	r3, [r7, #20]
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	8899      	ldrh	r1, [r3, #4]
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	891b      	ldrh	r3, [r3, #8]
 8007c74:	b29a      	uxth	r2, r3
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	895b      	ldrh	r3, [r3, #10]
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	8279      	strh	r1, [r7, #18]
 8007c7e:	823a      	strh	r2, [r7, #16]
 8007c80:	81fb      	strh	r3, [r7, #14]
  if (wr_idx >= rd_idx) {
 8007c82:	8a3a      	ldrh	r2, [r7, #16]
 8007c84:	89fb      	ldrh	r3, [r7, #14]
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d304      	bcc.n	8007c94 <tud_vendor_n_available+0x58>
    return (uint16_t)(wr_idx - rd_idx);
 8007c8a:	8a3a      	ldrh	r2, [r7, #16]
 8007c8c:	89fb      	ldrh	r3, [r7, #14]
 8007c8e:	1ad3      	subs	r3, r2, r3
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	e008      	b.n	8007ca6 <tud_vendor_n_available+0x6a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8007c94:	8a7b      	ldrh	r3, [r7, #18]
 8007c96:	005b      	lsls	r3, r3, #1
 8007c98:	b29a      	uxth	r2, r3
 8007c9a:	8a39      	ldrh	r1, [r7, #16]
 8007c9c:	89fb      	ldrh	r3, [r7, #14]
 8007c9e:	1acb      	subs	r3, r1, r3
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	4413      	add	r3, r2
 8007ca4:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8007ca6:	697a      	ldr	r2, [r7, #20]
 8007ca8:	8892      	ldrh	r2, [r2, #4]
 8007caa:	81bb      	strh	r3, [r7, #12]
 8007cac:	4613      	mov	r3, r2
 8007cae:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007cb0:	89ba      	ldrh	r2, [r7, #12]
 8007cb2:	897b      	ldrh	r3, [r7, #10]
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	bf28      	it	cs
 8007cb8:	4613      	movcs	r3, r2
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	bf00      	nop
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3724      	adds	r7, #36	@ 0x24
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop
 8007ccc:	20010d10 	.word	0x20010d10

08007cd0 <tud_vendor_n_read>:
  TU_VERIFY(idx < CFG_TUD_VENDOR);
  vendord_interface_t *p_itf = &_vendord_itf[idx];
  return tu_edpt_stream_peek(&p_itf->stream.rx, u8);
}

uint32_t tud_vendor_n_read(uint8_t idx, void *buffer, uint32_t bufsize) {
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b086      	sub	sp, #24
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
 8007cdc:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8007cde:	7bfb      	ldrb	r3, [r7, #15]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d001      	beq.n	8007ce8 <tud_vendor_n_read+0x18>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	e011      	b.n	8007d0c <tud_vendor_n_read+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8007ce8:	7bfb      	ldrb	r3, [r7, #15]
 8007cea:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007cee:	fb02 f303 	mul.w	r3, r2, r3
 8007cf2:	4a08      	ldr	r2, [pc, #32]	@ (8007d14 <tud_vendor_n_read+0x44>)
 8007cf4:	4413      	add	r3, r2
 8007cf6:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_itf->rhport, &p_itf->stream.rx, buffer, bufsize);
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	7818      	ldrb	r0, [r3, #0]
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	f103 0118 	add.w	r1, r3, #24
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	68ba      	ldr	r2, [r7, #8]
 8007d06:	f006 f98b 	bl	800e020 <tu_edpt_stream_read>
 8007d0a:	4603      	mov	r3, r0
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3718      	adds	r7, #24
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}
 8007d14:	20010d10 	.word	0x20010d10

08007d18 <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b086      	sub	sp, #24
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	4603      	mov	r3, r0
 8007d20:	60b9      	str	r1, [r7, #8]
 8007d22:	607a      	str	r2, [r7, #4]
 8007d24:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8007d26:	7bfb      	ldrb	r3, [r7, #15]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d001      	beq.n	8007d30 <tud_vendor_n_write+0x18>
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	e011      	b.n	8007d54 <tud_vendor_n_write+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8007d30:	7bfb      	ldrb	r3, [r7, #15]
 8007d32:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007d36:	fb02 f303 	mul.w	r3, r2, r3
 8007d3a:	4a08      	ldr	r2, [pc, #32]	@ (8007d5c <tud_vendor_n_write+0x44>)
 8007d3c:	4413      	add	r3, r2
 8007d3e:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	7818      	ldrb	r0, [r3, #0]
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	1d19      	adds	r1, r3, #4
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	68ba      	ldr	r2, [r7, #8]
 8007d4e:	f005 fe73 	bl	800da38 <tu_edpt_stream_write>
 8007d52:	4603      	mov	r3, r0
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3718      	adds	r7, #24
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}
 8007d5c:	20010d10 	.word	0x20010d10

08007d60 <tud_vendor_n_write_flush>:

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
uint32_t tud_vendor_n_write_flush(uint8_t idx) {
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	4603      	mov	r3, r0
 8007d68:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8007d6a:	79fb      	ldrb	r3, [r7, #7]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d001      	beq.n	8007d74 <tud_vendor_n_write_flush+0x14>
 8007d70:	2300      	movs	r3, #0
 8007d72:	e010      	b.n	8007d96 <tud_vendor_n_write_flush+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8007d74:	79fb      	ldrb	r3, [r7, #7]
 8007d76:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007d7a:	fb02 f303 	mul.w	r3, r2, r3
 8007d7e:	4a08      	ldr	r2, [pc, #32]	@ (8007da0 <tud_vendor_n_write_flush+0x40>)
 8007d80:	4413      	add	r3, r2
 8007d82:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_itf->rhport, &p_itf->stream.tx);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	781a      	ldrb	r2, [r3, #0]
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	3304      	adds	r3, #4
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	4610      	mov	r0, r2
 8007d90:	f005 fd82 	bl	800d898 <tu_edpt_stream_write_xfer>
 8007d94:	4603      	mov	r3, r0
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3710      	adds	r7, #16
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	20010d10 	.word	0x20010d10

08007da4 <tud_vendor_n_write_available>:

uint32_t tud_vendor_n_write_available(uint8_t idx) {
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b084      	sub	sp, #16
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	4603      	mov	r3, r0
 8007dac:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8007dae:	79fb      	ldrb	r3, [r7, #7]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d001      	beq.n	8007db8 <tud_vendor_n_write_available+0x14>
 8007db4:	2300      	movs	r3, #0
 8007db6:	e010      	b.n	8007dda <tud_vendor_n_write_available+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8007db8:	79fb      	ldrb	r3, [r7, #7]
 8007dba:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007dbe:	fb02 f303 	mul.w	r3, r2, r3
 8007dc2:	4a08      	ldr	r2, [pc, #32]	@ (8007de4 <tud_vendor_n_write_available+0x40>)
 8007dc4:	4413      	add	r3, r2
 8007dc6:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_available(p_itf->rhport, &p_itf->stream.tx);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	781a      	ldrb	r2, [r3, #0]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	3304      	adds	r3, #4
 8007dd0:	4619      	mov	r1, r3
 8007dd2:	4610      	mov	r0, r2
 8007dd4:	f005 ff28 	bl	800dc28 <tu_edpt_stream_write_available>
 8007dd8:	4603      	mov	r3, r0
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3710      	adds	r7, #16
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
 8007de2:	bf00      	nop
 8007de4:	20010d10 	.word	0x20010d10

08007de8 <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b08a      	sub	sp, #40	@ 0x28
 8007dec:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 8007dee:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007df2:	2100      	movs	r1, #0
 8007df4:	4822      	ldr	r0, [pc, #136]	@ (8007e80 <vendord_init+0x98>)
 8007df6:	f006 f983 	bl	800e100 <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	75fb      	strb	r3, [r7, #23]
 8007dfe:	e036      	b.n	8007e6e <vendord_init+0x86>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8007e00:	7dfb      	ldrb	r3, [r7, #23]
 8007e02:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007e06:	fb02 f303 	mul.w	r3, r2, r3
 8007e0a:	4a1d      	ldr	r2, [pc, #116]	@ (8007e80 <vendord_init+0x98>)
 8007e0c:	4413      	add	r3, r2
 8007e0e:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    #else
    uint8_t *epout_buf = NULL;
 8007e10:	2300      	movs	r3, #0
 8007e12:	60fb      	str	r3, [r7, #12]
    #endif

    uint8_t *epin_buf = NULL;
 8007e14:	2300      	movs	r3, #0
 8007e16:	60bb      	str	r3, [r7, #8]
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    uint8_t *epin_buf  = _vendord_epbuf[i].epin;
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 8007e1e:	607b      	str	r3, [r7, #4]
  #else
    uint8_t *rx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	f103 0018 	add.w	r0, r3, #24
 8007e26:	2340      	movs	r3, #64	@ 0x40
 8007e28:	9303      	str	r3, [sp, #12]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	9302      	str	r3, [sp, #8]
 8007e2e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007e32:	9301      	str	r3, [sp, #4]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	9300      	str	r3, [sp, #0]
 8007e38:	2300      	movs	r3, #0
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	2100      	movs	r1, #0
 8007e3e:	f005 fc5e 	bl	800d6fe <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	332c      	adds	r3, #44	@ 0x2c
 8007e46:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	1d18      	adds	r0, r3, #4
 8007e4c:	2340      	movs	r3, #64	@ 0x40
 8007e4e:	9303      	str	r3, [sp, #12]
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	9302      	str	r3, [sp, #8]
 8007e54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007e58:	9301      	str	r3, [sp, #4]
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	9300      	str	r3, [sp, #0]
 8007e5e:	2300      	movs	r3, #0
 8007e60:	2201      	movs	r2, #1
 8007e62:	2100      	movs	r1, #0
 8007e64:	f005 fc4b 	bl	800d6fe <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8007e68:	7dfb      	ldrb	r3, [r7, #23]
 8007e6a:	3301      	adds	r3, #1
 8007e6c:	75fb      	strb	r3, [r7, #23]
 8007e6e:	7dfb      	ldrb	r3, [r7, #23]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d0c5      	beq.n	8007e00 <vendord_init+0x18>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 8007e74:	bf00      	nop
 8007e76:	bf00      	nop
 8007e78:	3718      	adds	r7, #24
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	20010d10 	.word	0x20010d10

08007e84 <vendord_deinit>:

bool vendord_deinit(void) {
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b082      	sub	sp, #8
 8007e88:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	71fb      	strb	r3, [r7, #7]
 8007e8e:	e014      	b.n	8007eba <vendord_deinit+0x36>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8007e90:	79fb      	ldrb	r3, [r7, #7]
 8007e92:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007e96:	fb02 f303 	mul.w	r3, r2, r3
 8007e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8007ecc <vendord_deinit+0x48>)
 8007e9c:	4413      	add	r3, r2
 8007e9e:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	3318      	adds	r3, #24
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f005 fc52 	bl	800d74e <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	3304      	adds	r3, #4
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f005 fc4d 	bl	800d74e <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8007eb4:	79fb      	ldrb	r3, [r7, #7]
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	71fb      	strb	r3, [r7, #7]
 8007eba:	79fb      	ldrb	r3, [r7, #7]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d0e7      	beq.n	8007e90 <vendord_deinit+0xc>
  }
  return true;
 8007ec0:	2301      	movs	r3, #1
}
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	3708      	adds	r7, #8
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	bf00      	nop
 8007ecc:	20010d10 	.word	0x20010d10

08007ed0 <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b088      	sub	sp, #32
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8007eda:	2300      	movs	r3, #0
 8007edc:	77fb      	strb	r3, [r7, #31]
 8007ede:	e02d      	b.n	8007f3c <vendord_reset+0x6c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8007ee0:	7ffb      	ldrb	r3, [r7, #31]
 8007ee2:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007ee6:	fb02 f303 	mul.w	r3, r2, r3
 8007eea:	4a18      	ldr	r2, [pc, #96]	@ (8007f4c <vendord_reset+0x7c>)
 8007eec:	4413      	add	r3, r2
 8007eee:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 8007ef0:	2202      	movs	r2, #2
 8007ef2:	2100      	movs	r1, #0
 8007ef4:	69b8      	ldr	r0, [r7, #24]
 8007ef6:	f006 f903 	bl	800e100 <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 8007efa:	69bb      	ldr	r3, [r7, #24]
 8007efc:	3318      	adds	r3, #24
 8007efe:	60bb      	str	r3, [r7, #8]
  return tu_fifo_clear(&s->ff);
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	3308      	adds	r3, #8
 8007f04:	4618      	mov	r0, r3
 8007f06:	f000 fa18 	bl	800833a <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	3318      	adds	r3, #24
 8007f0e:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	2200      	movs	r2, #0
 8007f14:	705a      	strb	r2, [r3, #1]
}
 8007f16:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 8007f18:	69bb      	ldr	r3, [r7, #24]
 8007f1a:	3304      	adds	r3, #4
 8007f1c:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	3308      	adds	r3, #8
 8007f22:	4618      	mov	r0, r3
 8007f24:	f000 fa09 	bl	800833a <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	3304      	adds	r3, #4
 8007f2c:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	2200      	movs	r2, #0
 8007f32:	705a      	strb	r2, [r3, #1]
}
 8007f34:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8007f36:	7ffb      	ldrb	r3, [r7, #31]
 8007f38:	3301      	adds	r3, #1
 8007f3a:	77fb      	strb	r3, [r7, #31]
 8007f3c:	7ffb      	ldrb	r3, [r7, #31]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d0ce      	beq.n	8007ee0 <vendord_reset+0x10>
  }
}
 8007f42:	bf00      	nop
 8007f44:	bf00      	nop
 8007f46:	3720      	adds	r7, #32
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}
 8007f4c:	20010d10 	.word	0x20010d10

08007f50 <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 8007f50:	b480      	push	{r7}
 8007f52:	b085      	sub	sp, #20
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	4603      	mov	r3, r0
 8007f58:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	73fb      	strb	r3, [r7, #15]
 8007f5e:	e023      	b.n	8007fa8 <find_vendor_itf+0x58>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
 8007f62:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007f66:	fb02 f303 	mul.w	r3, r2, r3
 8007f6a:	4a14      	ldr	r2, [pc, #80]	@ (8007fbc <find_vendor_itf+0x6c>)
 8007f6c:	4413      	add	r3, r2
 8007f6e:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 8007f70:	79fb      	ldrb	r3, [r7, #7]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d109      	bne.n	8007f8a <find_vendor_itf+0x3a>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	7e5b      	ldrb	r3, [r3, #25]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d111      	bne.n	8007fa2 <find_vendor_itf+0x52>
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	795b      	ldrb	r3, [r3, #5]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d10d      	bne.n	8007fa2 <find_vendor_itf+0x52>
        return idx;
 8007f86:	7bfb      	ldrb	r3, [r7, #15]
 8007f88:	e012      	b.n	8007fb0 <find_vendor_itf+0x60>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	7e5b      	ldrb	r3, [r3, #25]
 8007f8e:	79fa      	ldrb	r2, [r7, #7]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d004      	beq.n	8007f9e <find_vendor_itf+0x4e>
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	795b      	ldrb	r3, [r3, #5]
 8007f98:	79fa      	ldrb	r2, [r7, #7]
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d101      	bne.n	8007fa2 <find_vendor_itf+0x52>
      return idx;
 8007f9e:	7bfb      	ldrb	r3, [r7, #15]
 8007fa0:	e006      	b.n	8007fb0 <find_vendor_itf+0x60>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 8007fa2:	7bfb      	ldrb	r3, [r7, #15]
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	73fb      	strb	r3, [r7, #15]
 8007fa8:	7bfb      	ldrb	r3, [r7, #15]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d0d8      	beq.n	8007f60 <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 8007fae:	23ff      	movs	r3, #255	@ 0xff
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3714      	adds	r7, #20
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr
 8007fbc:	20010d10 	.word	0x20010d10

08007fc0 <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b09e      	sub	sp, #120	@ 0x78
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	6039      	str	r1, [r7, #0]
 8007fca:	71fb      	strb	r3, [r7, #7]
 8007fcc:	4613      	mov	r3, r2
 8007fce:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	795b      	ldrb	r3, [r3, #5]
 8007fd4:	2bff      	cmp	r3, #255	@ 0xff
 8007fd6:	d001      	beq.n	8007fdc <vendord_open+0x1c>
 8007fd8:	2300      	movs	r3, #0
 8007fda:	e0f4      	b.n	80081c6 <vendord_open+0x206>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 8007fdc:	88bb      	ldrh	r3, [r7, #4]
 8007fde:	683a      	ldr	r2, [r7, #0]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	673b      	str	r3, [r7, #112]	@ 0x70
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 8007fe8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fea:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 8007fec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ff4:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 8007ff6:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 8007ff8:	2000      	movs	r0, #0
 8007ffa:	f7ff ffa9 	bl	8007f50 <find_vendor_itf>
 8007ffe:	4603      	mov	r3, r0
 8008000:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 8008004:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8008008:	2b00      	cmp	r3, #0
 800800a:	d00a      	beq.n	8008022 <vendord_open+0x62>
 800800c:	4b70      	ldr	r3, [pc, #448]	@ (80081d0 <vendord_open+0x210>)
 800800e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008010:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f003 0301 	and.w	r3, r3, #1
 8008018:	2b00      	cmp	r3, #0
 800801a:	d000      	beq.n	800801e <vendord_open+0x5e>
 800801c:	be00      	bkpt	0x0000
 800801e:	2300      	movs	r3, #0
 8008020:	e0d1      	b.n	80081c6 <vendord_open+0x206>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8008022:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8008026:	f240 422c 	movw	r2, #1068	@ 0x42c
 800802a:	fb02 f303 	mul.w	r3, r2, r3
 800802e:	4a69      	ldr	r2, [pc, #420]	@ (80081d4 <vendord_open+0x214>)
 8008030:	4413      	add	r3, r2
 8008032:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 8008034:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008036:	79fa      	ldrb	r2, [r7, #7]
 8008038:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	789a      	ldrb	r2, [r3, #2]
 800803e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008040:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8008042:	e0a0      	b.n	8008186 <vendord_open+0x1c6>
 8008044:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008046:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8008048:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800804a:	3301      	adds	r3, #1
 800804c:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 800804e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 8008052:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008056:	2b04      	cmp	r3, #4
 8008058:	f000 80b1 	beq.w	80081be <vendord_open+0x1fe>
 800805c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008060:	2b0b      	cmp	r3, #11
 8008062:	f000 80ac 	beq.w	80081be <vendord_open+0x1fe>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 8008066:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800806a:	2b05      	cmp	r3, #5
 800806c:	f040 8081 	bne.w	8008172 <vendord_open+0x1b2>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8008070:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008072:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8008074:	79fb      	ldrb	r3, [r7, #7]
 8008076:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8008078:	4618      	mov	r0, r3
 800807a:	f002 fc03 	bl	800a884 <usbd_edpt_open>
 800807e:	4603      	mov	r3, r0
 8008080:	f083 0301 	eor.w	r3, r3, #1
 8008084:	b2db      	uxtb	r3, r3
 8008086:	2b00      	cmp	r3, #0
 8008088:	d00a      	beq.n	80080a0 <vendord_open+0xe0>
 800808a:	4b51      	ldr	r3, [pc, #324]	@ (80081d0 <vendord_open+0x210>)
 800808c:	653b      	str	r3, [r7, #80]	@ 0x50
 800808e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f003 0301 	and.w	r3, r3, #1
 8008096:	2b00      	cmp	r3, #0
 8008098:	d000      	beq.n	800809c <vendord_open+0xdc>
 800809a:	be00      	bkpt	0x0000
 800809c:	2300      	movs	r3, #0
 800809e:	e092      	b.n	80081c6 <vendord_open+0x206>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 80080a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80080a2:	789b      	ldrb	r3, [r3, #2]
 80080a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80080a8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80080ac:	09db      	lsrs	r3, r3, #7
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d128      	bne.n	8008106 <vendord_open+0x146>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 80080b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80080b6:	3304      	adds	r3, #4
 80080b8:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 80080ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080bc:	785b      	ldrb	r3, [r3, #1]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d157      	bne.n	8008172 <vendord_open+0x1b2>
 80080c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80080c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80080c8:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 80080ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080cc:	789a      	ldrb	r2, [r3, #2]
 80080ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080d0:	705a      	strb	r2, [r3, #1]
 80080d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080d4:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 80080d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d8:	889b      	ldrh	r3, [r3, #4]
 80080da:	b29b      	uxth	r3, r3
 80080dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080e0:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 80080e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080e6:	bf0c      	ite	eq
 80080e8:	2301      	moveq	r3, #1
 80080ea:	2300      	movne	r3, #0
 80080ec:	b2d9      	uxtb	r1, r3
 80080ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80080f0:	7813      	ldrb	r3, [r2, #0]
 80080f2:	f361 0341 	bfi	r3, r1, #1, #1
 80080f6:	7013      	strb	r3, [r2, #0]
}
 80080f8:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 80080fa:	79fb      	ldrb	r3, [r7, #7]
 80080fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80080fe:	4618      	mov	r0, r3
 8008100:	f005 fbca 	bl	800d898 <tu_edpt_stream_write_xfer>
 8008104:	e035      	b.n	8008172 <vendord_open+0x1b2>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 8008106:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008108:	3318      	adds	r3, #24
 800810a:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 800810c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800810e:	785b      	ldrb	r3, [r3, #1]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d12e      	bne.n	8008172 <vendord_open+0x1b2>
 8008114:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008116:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008118:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800811a:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 800811c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800811e:	789a      	ldrb	r2, [r3, #2]
 8008120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008122:	705a      	strb	r2, [r3, #1]
 8008124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008126:	627b      	str	r3, [r7, #36]	@ 0x24
 8008128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812a:	889b      	ldrh	r3, [r3, #4]
 800812c:	b29b      	uxth	r3, r3
 800812e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008132:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8008134:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008138:	bf0c      	ite	eq
 800813a:	2301      	moveq	r3, #1
 800813c:	2300      	movne	r3, #0
 800813e:	b2d9      	uxtb	r1, r3
 8008140:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008142:	7813      	ldrb	r3, [r2, #0]
 8008144:	f361 0341 	bfi	r3, r1, #1, #1
 8008148:	7013      	strb	r3, [r2, #0]
}
 800814a:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 800814c:	79fb      	ldrb	r3, [r7, #7]
 800814e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8008150:	4618      	mov	r0, r3
 8008152:	f005 fdc9 	bl	800dce8 <tu_edpt_stream_read_xfer>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d10a      	bne.n	8008172 <vendord_open+0x1b2>
 800815c:	4b1c      	ldr	r3, [pc, #112]	@ (80081d0 <vendord_open+0x210>)
 800815e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008160:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f003 0301 	and.w	r3, r3, #1
 8008168:	2b00      	cmp	r3, #0
 800816a:	d000      	beq.n	800816e <vendord_open+0x1ae>
 800816c:	be00      	bkpt	0x0000
 800816e:	2300      	movs	r3, #0
 8008170:	e029      	b.n	80081c6 <vendord_open+0x206>
 8008172:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008174:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008176:	6a3b      	ldr	r3, [r7, #32]
 8008178:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800817a:	69fb      	ldr	r3, [r7, #28]
 800817c:	781b      	ldrb	r3, [r3, #0]
 800817e:	461a      	mov	r2, r3
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 8008184:	677b      	str	r3, [r7, #116]	@ 0x74
 8008186:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008188:	61bb      	str	r3, [r7, #24]
 800818a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800818c:	617b      	str	r3, [r7, #20]
  if (p_desc >= desc_end) {
 800818e:	69ba      	ldr	r2, [r7, #24]
 8008190:	697b      	ldr	r3, [r7, #20]
 8008192:	429a      	cmp	r2, r3
 8008194:	d301      	bcc.n	800819a <vendord_open+0x1da>
    return false;
 8008196:	2300      	movs	r3, #0
 8008198:	e00e      	b.n	80081b8 <vendord_open+0x1f8>
 800819a:	69bb      	ldr	r3, [r7, #24]
 800819c:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	461a      	mov	r2, r3
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 80081ac:	697a      	ldr	r2, [r7, #20]
 80081ae:	429a      	cmp	r2, r3
 80081b0:	bf2c      	ite	cs
 80081b2:	2301      	movcs	r3, #1
 80081b4:	2300      	movcc	r3, #0
 80081b6:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	f47f af43 	bne.w	8008044 <vendord_open+0x84>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 80081be:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	1ad3      	subs	r3, r2, r3
 80081c4:	b29b      	uxth	r3, r3
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3778      	adds	r7, #120	@ 0x78
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	e000edf0 	.word	0xe000edf0
 80081d4:	20010d10 	.word	0x20010d10

080081d8 <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 80081d8:	b580      	push	{r7, lr}
 80081da:	b08a      	sub	sp, #40	@ 0x28
 80081dc:	af00      	add	r7, sp, #0
 80081de:	603b      	str	r3, [r7, #0]
 80081e0:	4603      	mov	r3, r0
 80081e2:	71fb      	strb	r3, [r7, #7]
 80081e4:	460b      	mov	r3, r1
 80081e6:	71bb      	strb	r3, [r7, #6]
 80081e8:	4613      	mov	r3, r2
 80081ea:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 80081ec:	79bb      	ldrb	r3, [r7, #6]
 80081ee:	4618      	mov	r0, r3
 80081f0:	f7ff feae 	bl	8007f50 <find_vendor_itf>
 80081f4:	4603      	mov	r3, r0
 80081f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 80081fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d001      	beq.n	8008206 <vendord_xfer_cb+0x2e>
 8008202:	2300      	movs	r3, #0
 8008204:	e05f      	b.n	80082c6 <vendord_xfer_cb+0xee>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8008206:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800820a:	f240 422c 	movw	r2, #1068	@ 0x42c
 800820e:	fb02 f303 	mul.w	r3, r2, r3
 8008212:	4a2f      	ldr	r2, [pc, #188]	@ (80082d0 <vendord_xfer_cb+0xf8>)
 8008214:	4413      	add	r3, r2
 8008216:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 8008218:	6a3b      	ldr	r3, [r7, #32]
 800821a:	7e5b      	ldrb	r3, [r3, #25]
 800821c:	79ba      	ldrb	r2, [r7, #6]
 800821e:	429a      	cmp	r2, r3
 8008220:	d131      	bne.n	8008286 <vendord_xfer_cb+0xae>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 8008222:	6a3b      	ldr	r3, [r7, #32]
 8008224:	3318      	adds	r3, #24
 8008226:	61fb      	str	r3, [r7, #28]
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	61bb      	str	r3, [r7, #24]
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 800822c:	69fb      	ldr	r3, [r7, #28]
 800822e:	3308      	adds	r3, #8
 8008230:	617b      	str	r3, [r7, #20]
  return f->depth;
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	889b      	ldrh	r3, [r3, #4]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d014      	beq.n	8008264 <vendord_xfer_cb+0x8c>
 800823a:	69fb      	ldr	r3, [r7, #28]
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d010      	beq.n	8008264 <vendord_xfer_cb+0x8c>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 8008242:	69fb      	ldr	r3, [r7, #28]
 8008244:	f103 0208 	add.w	r2, r3, #8
 8008248:	69fb      	ldr	r3, [r7, #28]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	69b9      	ldr	r1, [r7, #24]
 800824e:	b289      	uxth	r1, r1
 8008250:	613a      	str	r2, [r7, #16]
 8008252:	60fb      	str	r3, [r7, #12]
 8008254:	460b      	mov	r3, r1
 8008256:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8008258:	897a      	ldrh	r2, [r7, #10]
 800825a:	2300      	movs	r3, #0
 800825c:	68f9      	ldr	r1, [r7, #12]
 800825e:	6938      	ldr	r0, [r7, #16]
 8008260:	f000 fbb8 	bl	80089d4 <tu_fifo_write_n_access_mode>
}
 8008264:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
 8008266:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800826a:	2200      	movs	r2, #0
 800826c:	2100      	movs	r1, #0
 800826e:	4618      	mov	r0, r3
 8008270:	f7f9 f8ae 	bl	80013d0 <tud_vendor_rx_cb>
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 8008274:	6a3b      	ldr	r3, [r7, #32]
 8008276:	f103 0218 	add.w	r2, r3, #24
 800827a:	79fb      	ldrb	r3, [r7, #7]
 800827c:	4611      	mov	r1, r2
 800827e:	4618      	mov	r0, r3
 8008280:	f005 fd32 	bl	800dce8 <tu_edpt_stream_read_xfer>
 8008284:	e01e      	b.n	80082c4 <vendord_xfer_cb+0xec>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 8008286:	6a3b      	ldr	r3, [r7, #32]
 8008288:	795b      	ldrb	r3, [r3, #5]
 800828a:	79ba      	ldrb	r2, [r7, #6]
 800828c:	429a      	cmp	r2, r3
 800828e:	d119      	bne.n	80082c4 <vendord_xfer_cb+0xec>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	b29b      	uxth	r3, r3
 8008294:	461a      	mov	r2, r3
 8008296:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800829a:	4611      	mov	r1, r2
 800829c:	4618      	mov	r0, r3
 800829e:	f7ff fcc1 	bl	8007c24 <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 80082a2:	6a3b      	ldr	r3, [r7, #32]
 80082a4:	1d1a      	adds	r2, r3, #4
 80082a6:	79fb      	ldrb	r3, [r7, #7]
 80082a8:	4611      	mov	r1, r2
 80082aa:	4618      	mov	r0, r3
 80082ac:	f005 faf4 	bl	800d898 <tu_edpt_stream_write_xfer>
 80082b0:	4603      	mov	r3, r0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d106      	bne.n	80082c4 <vendord_xfer_cb+0xec>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 80082b6:	6a3b      	ldr	r3, [r7, #32]
 80082b8:	1d19      	adds	r1, r3, #4
 80082ba:	79fb      	ldrb	r3, [r7, #7]
 80082bc:	683a      	ldr	r2, [r7, #0]
 80082be:	4618      	mov	r0, r3
 80082c0:	f005 fa50 	bl	800d764 <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 80082c4:	2301      	movs	r3, #1
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3728      	adds	r7, #40	@ 0x28
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
 80082ce:	bf00      	nop
 80082d0:	20010d10 	.word	0x20010d10

080082d4 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 80082d4:	b480      	push	{r7}
 80082d6:	b085      	sub	sp, #20
 80082d8:	af00      	add	r7, sp, #0
 80082da:	60f8      	str	r0, [r7, #12]
 80082dc:	60b9      	str	r1, [r7, #8]
 80082de:	4611      	mov	r1, r2
 80082e0:	461a      	mov	r2, r3
 80082e2:	460b      	mov	r3, r1
 80082e4:	80fb      	strh	r3, [r7, #6]
 80082e6:	4613      	mov	r3, r2
 80082e8:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 80082ea:	88fb      	ldrh	r3, [r7, #6]
 80082ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082f0:	d901      	bls.n	80082f6 <tu_fifo_config+0x22>
    return false;
 80082f2:	2300      	movs	r3, #0
 80082f4:	e01b      	b.n	800832e <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	68ba      	ldr	r2, [r7, #8]
 80082fa:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	88fa      	ldrh	r2, [r7, #6]
 8008300:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 8008302:	88bb      	ldrh	r3, [r7, #4]
 8008304:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008308:	b299      	uxth	r1, r3
 800830a:	68fa      	ldr	r2, [r7, #12]
 800830c:	88d3      	ldrh	r3, [r2, #6]
 800830e:	f361 030e 	bfi	r3, r1, #0, #15
 8008312:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 8008314:	68fa      	ldr	r2, [r7, #12]
 8008316:	79d3      	ldrb	r3, [r2, #7]
 8008318:	7e39      	ldrb	r1, [r7, #24]
 800831a:	f361 13c7 	bfi	r3, r1, #7, #1
 800831e:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	2200      	movs	r2, #0
 8008324:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	2200      	movs	r2, #0
 800832a:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800832c:	2301      	movs	r3, #1
}
 800832e:	4618      	mov	r0, r3
 8008330:	3714      	adds	r7, #20
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr

0800833a <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 800833a:	b480      	push	{r7}
 800833c:	b083      	sub	sp, #12
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2200      	movs	r2, #0
 8008346:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 800834e:	2301      	movs	r3, #1
}
 8008350:	4618      	mov	r0, r3
 8008352:	370c      	adds	r7, #12
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr

0800835c <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 800835c:	b480      	push	{r7}
 800835e:	b083      	sub	sp, #12
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
 8008364:	460b      	mov	r3, r1
 8008366:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	79db      	ldrb	r3, [r3, #7]
 800836c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008370:	b2db      	uxtb	r3, r3
 8008372:	78fa      	ldrb	r2, [r7, #3]
 8008374:	429a      	cmp	r2, r3
 8008376:	d101      	bne.n	800837c <tu_fifo_set_overwritable+0x20>
    return true;
 8008378:	2301      	movs	r3, #1
 800837a:	e006      	b.n	800838a <tu_fifo_set_overwritable+0x2e>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 800837c:	687a      	ldr	r2, [r7, #4]
 800837e:	79d3      	ldrb	r3, [r2, #7]
 8008380:	78f9      	ldrb	r1, [r7, #3]
 8008382:	f361 13c7 	bfi	r3, r1, #7, #1
 8008386:	71d3      	strb	r3, [r2, #7]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 8008388:	2301      	movs	r3, #1
}
 800838a:	4618      	mov	r0, r3
 800838c:	370c      	adds	r7, #12
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr

08008396 <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 8008396:	b580      	push	{r7, lr}
 8008398:	b08a      	sub	sp, #40	@ 0x28
 800839a:	af00      	add	r7, sp, #0
 800839c:	60f8      	str	r0, [r7, #12]
 800839e:	60b9      	str	r1, [r7, #8]
 80083a0:	4613      	mov	r3, r2
 80083a2:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 80083a4:	88fb      	ldrh	r3, [r7, #6]
 80083a6:	089b      	lsrs	r3, r3, #2
 80083a8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 80083aa:	e00d      	b.n	80083c8 <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	623b      	str	r3, [r7, #32]
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	61fb      	str	r3, [r7, #28]
 80083b6:	6a3b      	ldr	r3, [r7, #32]
 80083b8:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	69ba      	ldr	r2, [r7, #24]
 80083be:	601a      	str	r2, [r3, #0]
}
 80083c0:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	3304      	adds	r3, #4
 80083c6:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 80083c8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80083ca:	1e5a      	subs	r2, r3, #1
 80083cc:	84fa      	strh	r2, [r7, #38]	@ 0x26
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d1ec      	bne.n	80083ac <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 80083d2:	88fb      	ldrh	r3, [r7, #6]
 80083d4:	b2db      	uxtb	r3, r3
 80083d6:	f003 0303 	and.w	r3, r3, #3
 80083da:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 80083de:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d00a      	beq.n	80083fc <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 80083ec:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80083f0:	f107 0314 	add.w	r3, r7, #20
 80083f4:	4619      	mov	r1, r3
 80083f6:	68f8      	ldr	r0, [r7, #12]
 80083f8:	f005 fecc 	bl	800e194 <memcpy>
  }
}
 80083fc:	bf00      	nop
 80083fe:	3728      	adds	r7, #40	@ 0x28
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 8008404:	b580      	push	{r7, lr}
 8008406:	b088      	sub	sp, #32
 8008408:	af00      	add	r7, sp, #0
 800840a:	60f8      	str	r0, [r7, #12]
 800840c:	60b9      	str	r1, [r7, #8]
 800840e:	4613      	mov	r3, r2
 8008410:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 8008412:	88fb      	ldrh	r3, [r7, #6]
 8008414:	089b      	lsrs	r3, r3, #2
 8008416:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 8008418:	e008      	b.n	800842c <ff_pull_fixed_addr_rw32+0x28>
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 800841e:	69bb      	ldr	r3, [r7, #24]
 8008420:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	3304      	adds	r3, #4
 800842a:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 800842c:	8bfb      	ldrh	r3, [r7, #30]
 800842e:	1e5a      	subs	r2, r3, #1
 8008430:	83fa      	strh	r2, [r7, #30]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d1f1      	bne.n	800841a <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 8008436:	88fb      	ldrh	r3, [r7, #6]
 8008438:	b2db      	uxtb	r3, r3
 800843a:	f003 0303 	and.w	r3, r3, #3
 800843e:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 8008440:	7f7b      	ldrb	r3, [r7, #29]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d00b      	beq.n	800845e <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 8008446:	2300      	movs	r3, #0
 8008448:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800844a:	7f7a      	ldrb	r2, [r7, #29]
 800844c:	f107 0314 	add.w	r3, r7, #20
 8008450:	68b9      	ldr	r1, [r7, #8]
 8008452:	4618      	mov	r0, r3
 8008454:	f005 fe9e 	bl	800e194 <memcpy>
    *reg_tx = tmp32;
 8008458:	697a      	ldr	r2, [r7, #20]
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	601a      	str	r2, [r3, #0]
  }
}
 800845e:	bf00      	nop
 8008460:	3720      	adds	r7, #32
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}

08008466 <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 8008466:	b580      	push	{r7, lr}
 8008468:	b092      	sub	sp, #72	@ 0x48
 800846a:	af00      	add	r7, sp, #0
 800846c:	60f8      	str	r0, [r7, #12]
 800846e:	60b9      	str	r1, [r7, #8]
 8008470:	4611      	mov	r1, r2
 8008472:	461a      	mov	r2, r3
 8008474:	460b      	mov	r3, r1
 8008476:	80fb      	strh	r3, [r7, #6]
 8008478:	4613      	mov	r3, r2
 800847a:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	889a      	ldrh	r2, [r3, #4]
 8008480:	88bb      	ldrh	r3, [r7, #4]
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 8008486:	88fa      	ldrh	r2, [r7, #6]
 8008488:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800848a:	1ad3      	subs	r3, r2, r3
 800848c:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	88db      	ldrh	r3, [r3, #6]
 8008492:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008496:	b29b      	uxth	r3, r3
 8008498:	461a      	mov	r2, r3
 800849a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800849c:	fb13 f302 	smulbb	r3, r3, r2
 80084a0:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	88db      	ldrh	r3, [r3, #6]
 80084a6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	461a      	mov	r2, r3
 80084ae:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80084b0:	fb13 f302 	smulbb	r3, r3, r2
 80084b4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	88ba      	ldrh	r2, [r7, #4]
 80084be:	68f9      	ldr	r1, [r7, #12]
 80084c0:	88c9      	ldrh	r1, [r1, #6]
 80084c2:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80084c6:	b289      	uxth	r1, r1
 80084c8:	fb01 f202 	mul.w	r2, r1, r2
 80084cc:	4413      	add	r3, r2
 80084ce:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 80084d0:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d002      	beq.n	80084de <ff_push_n+0x78>
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d023      	beq.n	8008524 <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 80084dc:	e0ba      	b.n	8008654 <ff_push_n+0x1ee>
      if (n <= lin_count) {
 80084de:	88fa      	ldrh	r2, [r7, #6]
 80084e0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d80d      	bhi.n	8008502 <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 80084e6:	88fb      	ldrh	r3, [r7, #6]
 80084e8:	68fa      	ldr	r2, [r7, #12]
 80084ea:	88d2      	ldrh	r2, [r2, #6]
 80084ec:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80084f0:	b292      	uxth	r2, r2
 80084f2:	fb02 f303 	mul.w	r3, r2, r3
 80084f6:	461a      	mov	r2, r3
 80084f8:	68b9      	ldr	r1, [r7, #8]
 80084fa:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80084fc:	f005 fe4a 	bl	800e194 <memcpy>
      break;
 8008500:	e0a8      	b.n	8008654 <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 8008502:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008504:	461a      	mov	r2, r3
 8008506:	68b9      	ldr	r1, [r7, #8]
 8008508:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800850a:	f005 fe43 	bl	800e194 <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6818      	ldr	r0, [r3, #0]
 8008512:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008514:	68ba      	ldr	r2, [r7, #8]
 8008516:	4413      	add	r3, r2
 8008518:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800851c:	4619      	mov	r1, r3
 800851e:	f005 fe39 	bl	800e194 <memcpy>
      break;
 8008522:	e097      	b.n	8008654 <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 8008528:	88fa      	ldrh	r2, [r7, #6]
 800852a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800852c:	429a      	cmp	r2, r3
 800852e:	d80f      	bhi.n	8008550 <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	88db      	ldrh	r3, [r3, #6]
 8008534:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008538:	b29b      	uxth	r3, r3
 800853a:	461a      	mov	r2, r3
 800853c:	88fb      	ldrh	r3, [r7, #6]
 800853e:	fb13 f302 	smulbb	r3, r3, r2
 8008542:	b29b      	uxth	r3, r3
 8008544:	461a      	mov	r2, r3
 8008546:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008548:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800854a:	f7ff ff24 	bl	8008396 <ff_push_fixed_addr_rw32>
      break;
 800854e:	e080      	b.n	8008652 <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8008550:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008552:	f023 0303 	bic.w	r3, r3, #3
 8008556:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 8008558:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800855a:	461a      	mov	r2, r3
 800855c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800855e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8008560:	f7ff ff19 	bl	8008396 <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 8008564:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008566:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008568:	4413      	add	r3, r2
 800856a:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800856c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800856e:	b2db      	uxtb	r3, r3
 8008570:	f003 0303 	and.w	r3, r3, #3
 8008574:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 8008578:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800857c:	2b00      	cmp	r3, #0
 800857e:	d05a      	beq.n	8008636 <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 8008580:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8008584:	b29b      	uxth	r3, r3
 8008586:	f1c3 0304 	rsb	r3, r3, #4
 800858a:	b29a      	uxth	r2, r3
 800858c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008590:	82fb      	strh	r3, [r7, #22]
 8008592:	4613      	mov	r3, r2
 8008594:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008596:	8afa      	ldrh	r2, [r7, #22]
 8008598:	8abb      	ldrh	r3, [r7, #20]
 800859a:	4293      	cmp	r3, r2
 800859c:	bf28      	it	cs
 800859e:	4613      	movcs	r3, r2
 80085a0:	b29b      	uxth	r3, r3
 80085a2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 80085a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085b2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80085b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085b6:	627a      	str	r2, [r7, #36]	@ 0x24
 80085b8:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80085bc:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 80085c0:	61fb      	str	r3, [r7, #28]
 80085c2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80085c6:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 80085c8:	2300      	movs	r3, #0
 80085ca:	76bb      	strb	r3, [r7, #26]
 80085cc:	e00b      	b.n	80085e6 <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 80085ce:	7ebb      	ldrb	r3, [r7, #26]
 80085d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085d2:	4413      	add	r3, r2
 80085d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085d6:	b2d2      	uxtb	r2, r2
 80085d8:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 80085da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085dc:	0a1b      	lsrs	r3, r3, #8
 80085de:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 80085e0:	7ebb      	ldrb	r3, [r7, #26]
 80085e2:	3301      	adds	r3, #1
 80085e4:	76bb      	strb	r3, [r7, #26]
 80085e6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80085ea:	7ebb      	ldrb	r3, [r7, #26]
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d8ee      	bhi.n	80085ce <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 80085f0:	2300      	movs	r3, #0
 80085f2:	767b      	strb	r3, [r7, #25]
 80085f4:	e00b      	b.n	800860e <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 80085f6:	7e7b      	ldrb	r3, [r7, #25]
 80085f8:	69fa      	ldr	r2, [r7, #28]
 80085fa:	4413      	add	r3, r2
 80085fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085fe:	b2d2      	uxtb	r2, r2
 8008600:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 8008602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008604:	0a1b      	lsrs	r3, r3, #8
 8008606:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 8008608:	7e7b      	ldrb	r3, [r7, #25]
 800860a:	3301      	adds	r3, #1
 800860c:	767b      	strb	r3, [r7, #25]
 800860e:	7efa      	ldrb	r2, [r7, #27]
 8008610:	7e7b      	ldrb	r3, [r7, #25]
 8008612:	429a      	cmp	r2, r3
 8008614:	d8ef      	bhi.n	80085f6 <ff_push_n+0x190>
}
 8008616:	bf00      	nop
          wrap_bytes -= remrem;
 8008618:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800861c:	b29b      	uxth	r3, r3
 800861e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008622:	1ad3      	subs	r3, r2, r3
 8008624:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008630:	4413      	add	r3, r2
 8008632:	643b      	str	r3, [r7, #64]	@ 0x40
 8008634:	e002      	b.n	800863c <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800863c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008640:	2b00      	cmp	r3, #0
 8008642:	d006      	beq.n	8008652 <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 8008644:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008648:	461a      	mov	r2, r3
 800864a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800864c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800864e:	f7ff fea2 	bl	8008396 <ff_push_fixed_addr_rw32>
      break;
 8008652:	bf00      	nop
  }
}
 8008654:	bf00      	nop
 8008656:	3748      	adds	r7, #72	@ 0x48
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 800865c:	b580      	push	{r7, lr}
 800865e:	b092      	sub	sp, #72	@ 0x48
 8008660:	af00      	add	r7, sp, #0
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	60b9      	str	r1, [r7, #8]
 8008666:	4611      	mov	r1, r2
 8008668:	461a      	mov	r2, r3
 800866a:	460b      	mov	r3, r1
 800866c:	80fb      	strh	r3, [r7, #6]
 800866e:	4613      	mov	r3, r2
 8008670:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	889a      	ldrh	r2, [r3, #4]
 8008676:	88bb      	ldrh	r3, [r7, #4]
 8008678:	1ad3      	subs	r3, r2, r3
 800867a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 800867c:	88fa      	ldrh	r2, [r7, #6]
 800867e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008680:	1ad3      	subs	r3, r2, r3
 8008682:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	88db      	ldrh	r3, [r3, #6]
 8008688:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800868c:	b29b      	uxth	r3, r3
 800868e:	461a      	mov	r2, r3
 8008690:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008692:	fb13 f302 	smulbb	r3, r3, r2
 8008696:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	88db      	ldrh	r3, [r3, #6]
 800869c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	461a      	mov	r2, r3
 80086a4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80086a6:	fb13 f302 	smulbb	r3, r3, r2
 80086aa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	88ba      	ldrh	r2, [r7, #4]
 80086b4:	68f9      	ldr	r1, [r7, #12]
 80086b6:	88c9      	ldrh	r1, [r1, #6]
 80086b8:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80086bc:	b289      	uxth	r1, r1
 80086be:	fb01 f202 	mul.w	r2, r1, r2
 80086c2:	4413      	add	r3, r2
 80086c4:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 80086c6:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d002      	beq.n	80086d4 <ff_pull_n+0x78>
 80086ce:	2b01      	cmp	r3, #1
 80086d0:	d023      	beq.n	800871a <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 80086d2:	e0c7      	b.n	8008864 <ff_pull_n+0x208>
      if (n <= lin_count) {
 80086d4:	88fa      	ldrh	r2, [r7, #6]
 80086d6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80086d8:	429a      	cmp	r2, r3
 80086da:	d80d      	bhi.n	80086f8 <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 80086dc:	88fb      	ldrh	r3, [r7, #6]
 80086de:	68fa      	ldr	r2, [r7, #12]
 80086e0:	88d2      	ldrh	r2, [r2, #6]
 80086e2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80086e6:	b292      	uxth	r2, r2
 80086e8:	fb02 f303 	mul.w	r3, r2, r3
 80086ec:	461a      	mov	r2, r3
 80086ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80086f0:	68b8      	ldr	r0, [r7, #8]
 80086f2:	f005 fd4f 	bl	800e194 <memcpy>
      break;
 80086f6:	e0b5      	b.n	8008864 <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 80086f8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80086fa:	461a      	mov	r2, r3
 80086fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80086fe:	68b8      	ldr	r0, [r7, #8]
 8008700:	f005 fd48 	bl	800e194 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 8008704:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008706:	68ba      	ldr	r2, [r7, #8]
 8008708:	18d0      	adds	r0, r2, r3
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008712:	4619      	mov	r1, r3
 8008714:	f005 fd3e 	bl	800e194 <memcpy>
      break;
 8008718:	e0a4      	b.n	8008864 <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 800871a:	68bb      	ldr	r3, [r7, #8]
 800871c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800871e:	88fa      	ldrh	r2, [r7, #6]
 8008720:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008722:	429a      	cmp	r2, r3
 8008724:	d80f      	bhi.n	8008746 <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	88db      	ldrh	r3, [r3, #6]
 800872a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800872e:	b29b      	uxth	r3, r3
 8008730:	461a      	mov	r2, r3
 8008732:	88fb      	ldrh	r3, [r7, #6]
 8008734:	fb13 f302 	smulbb	r3, r3, r2
 8008738:	b29b      	uxth	r3, r3
 800873a:	461a      	mov	r2, r3
 800873c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800873e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008740:	f7ff fe60 	bl	8008404 <ff_pull_fixed_addr_rw32>
      break;
 8008744:	e08d      	b.n	8008862 <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8008746:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008748:	f023 0303 	bic.w	r3, r3, #3
 800874c:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 800874e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008750:	461a      	mov	r2, r3
 8008752:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008754:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008756:	f7ff fe55 	bl	8008404 <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800875a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800875c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800875e:	4413      	add	r3, r2
 8008760:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 8008762:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008764:	b2db      	uxtb	r3, r3
 8008766:	f003 0303 	and.w	r3, r3, #3
 800876a:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800876e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8008772:	2b00      	cmp	r3, #0
 8008774:	d067      	beq.n	8008846 <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 8008776:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800877a:	b29b      	uxth	r3, r3
 800877c:	f1c3 0304 	rsb	r3, r3, #4
 8008780:	b29a      	uxth	r2, r3
 8008782:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008786:	827b      	strh	r3, [r7, #18]
 8008788:	4613      	mov	r3, r2
 800878a:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800878c:	8a7a      	ldrh	r2, [r7, #18]
 800878e:	8a3b      	ldrh	r3, [r7, #16]
 8008790:	4293      	cmp	r3, r2
 8008792:	bf28      	it	cs
 8008794:	4613      	movcs	r3, r2
 8008796:	b29b      	uxth	r3, r3
 8008798:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80087a2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80087a4:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80087a8:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 80087ac:	623b      	str	r3, [r7, #32]
 80087ae:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80087b2:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 80087b4:	2300      	movs	r3, #0
 80087b6:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 80087b8:	2300      	movs	r3, #0
 80087ba:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 80087bc:	2300      	movs	r3, #0
 80087be:	75bb      	strb	r3, [r7, #22]
 80087c0:	e010      	b.n	80087e4 <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 80087c2:	7dbb      	ldrb	r3, [r7, #22]
 80087c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087c6:	4413      	add	r3, r2
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	461a      	mov	r2, r3
 80087cc:	7dfb      	ldrb	r3, [r7, #23]
 80087ce:	fa02 f303 	lsl.w	r3, r2, r3
 80087d2:	69ba      	ldr	r2, [r7, #24]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	61bb      	str	r3, [r7, #24]
    shift += 8;
 80087d8:	7dfb      	ldrb	r3, [r7, #23]
 80087da:	3308      	adds	r3, #8
 80087dc:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 80087de:	7dbb      	ldrb	r3, [r7, #22]
 80087e0:	3301      	adds	r3, #1
 80087e2:	75bb      	strb	r3, [r7, #22]
 80087e4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80087e8:	7dbb      	ldrb	r3, [r7, #22]
 80087ea:	429a      	cmp	r2, r3
 80087ec:	d8e9      	bhi.n	80087c2 <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 80087ee:	2300      	movs	r3, #0
 80087f0:	757b      	strb	r3, [r7, #21]
 80087f2:	e010      	b.n	8008816 <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 80087f4:	7d7b      	ldrb	r3, [r7, #21]
 80087f6:	6a3a      	ldr	r2, [r7, #32]
 80087f8:	4413      	add	r3, r2
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	461a      	mov	r2, r3
 80087fe:	7dfb      	ldrb	r3, [r7, #23]
 8008800:	fa02 f303 	lsl.w	r3, r2, r3
 8008804:	69ba      	ldr	r2, [r7, #24]
 8008806:	4313      	orrs	r3, r2
 8008808:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800880a:	7dfb      	ldrb	r3, [r7, #23]
 800880c:	3308      	adds	r3, #8
 800880e:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 8008810:	7d7b      	ldrb	r3, [r7, #21]
 8008812:	3301      	adds	r3, #1
 8008814:	757b      	strb	r3, [r7, #21]
 8008816:	7ffa      	ldrb	r2, [r7, #31]
 8008818:	7d7b      	ldrb	r3, [r7, #21]
 800881a:	429a      	cmp	r2, r3
 800881c:	d8ea      	bhi.n	80087f4 <ff_pull_n+0x198>
  return result;
 800881e:	69bb      	ldr	r3, [r7, #24]
 8008820:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 8008822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008824:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008826:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 8008828:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800882c:	b29b      	uxth	r3, r3
 800882e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008832:	1ad3      	subs	r3, r2, r3
 8008834:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681a      	ldr	r2, [r3, #0]
 800883c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008840:	4413      	add	r3, r2
 8008842:	643b      	str	r3, [r7, #64]	@ 0x40
 8008844:	e002      	b.n	800884c <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800884c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008850:	2b00      	cmp	r3, #0
 8008852:	d006      	beq.n	8008862 <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 8008854:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008858:	461a      	mov	r2, r3
 800885a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800885c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800885e:	f7ff fdd1 	bl	8008404 <ff_pull_fixed_addr_rw32>
      break;
 8008862:	bf00      	nop
  }
}
 8008864:	bf00      	nop
 8008866:	3748      	adds	r7, #72	@ 0x48
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}

0800886c <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 800886c:	b580      	push	{r7, lr}
 800886e:	b08c      	sub	sp, #48	@ 0x30
 8008870:	af02      	add	r7, sp, #8
 8008872:	60f8      	str	r0, [r7, #12]
 8008874:	60b9      	str	r1, [r7, #8]
 8008876:	4611      	mov	r1, r2
 8008878:	461a      	mov	r2, r3
 800887a:	460b      	mov	r3, r1
 800887c:	80fb      	strh	r3, [r7, #6]
 800887e:	4613      	mov	r3, r2
 8008880:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	889b      	ldrh	r3, [r3, #4]
 8008886:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008888:	88bb      	ldrh	r3, [r7, #4]
 800888a:	843b      	strh	r3, [r7, #32]
 800888c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800888e:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8008890:	8c3a      	ldrh	r2, [r7, #32]
 8008892:	8bfb      	ldrh	r3, [r7, #30]
 8008894:	429a      	cmp	r2, r3
 8008896:	d304      	bcc.n	80088a2 <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8008898:	8c3a      	ldrh	r2, [r7, #32]
 800889a:	8bfb      	ldrh	r3, [r7, #30]
 800889c:	1ad3      	subs	r3, r2, r3
 800889e:	b29b      	uxth	r3, r3
 80088a0:	e008      	b.n	80088b4 <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80088a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80088a4:	005b      	lsls	r3, r3, #1
 80088a6:	b29a      	uxth	r2, r3
 80088a8:	8c39      	ldrh	r1, [r7, #32]
 80088aa:	8bfb      	ldrh	r3, [r7, #30]
 80088ac:	1acb      	subs	r3, r1, r3
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	4413      	add	r3, r2
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 80088b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d101      	bne.n	80088c0 <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 80088bc:	2300      	movs	r3, #0
 80088be:	e041      	b.n	8008944 <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	889b      	ldrh	r3, [r3, #4]
 80088c4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d91b      	bls.n	8008902 <tu_fifo_peek_n_access_mode+0x96>
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	61bb      	str	r3, [r7, #24]
 80088ce:	88bb      	ldrh	r3, [r7, #4]
 80088d0:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 80088d2:	69bb      	ldr	r3, [r7, #24]
 80088d4:	889b      	ldrh	r3, [r3, #4]
 80088d6:	8afa      	ldrh	r2, [r7, #22]
 80088d8:	429a      	cmp	r2, r3
 80088da:	d305      	bcc.n	80088e8 <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 80088dc:	69bb      	ldr	r3, [r7, #24]
 80088de:	889b      	ldrh	r3, [r3, #4]
 80088e0:	8afa      	ldrh	r2, [r7, #22]
 80088e2:	1ad3      	subs	r3, r2, r3
 80088e4:	82bb      	strh	r3, [r7, #20]
 80088e6:	e004      	b.n	80088f2 <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 80088e8:	69bb      	ldr	r3, [r7, #24]
 80088ea:	889a      	ldrh	r2, [r3, #4]
 80088ec:	8afb      	ldrh	r3, [r7, #22]
 80088ee:	4413      	add	r3, r2
 80088f0:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 80088f2:	69bb      	ldr	r3, [r7, #24]
 80088f4:	8aba      	ldrh	r2, [r7, #20]
 80088f6:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 80088f8:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 80088fa:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	889b      	ldrh	r3, [r3, #4]
 8008900:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 8008902:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008904:	88fb      	ldrh	r3, [r7, #6]
 8008906:	429a      	cmp	r2, r3
 8008908:	d201      	bcs.n	800890e <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 800890a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800890c:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	889b      	ldrh	r3, [r3, #4]
 8008912:	827b      	strh	r3, [r7, #18]
 8008914:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008916:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008918:	e003      	b.n	8008922 <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 800891a:	8a3a      	ldrh	r2, [r7, #16]
 800891c:	8a7b      	ldrh	r3, [r7, #18]
 800891e:	1ad3      	subs	r3, r2, r3
 8008920:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008922:	8a7a      	ldrh	r2, [r7, #18]
 8008924:	8a3b      	ldrh	r3, [r7, #16]
 8008926:	429a      	cmp	r2, r3
 8008928:	d9f7      	bls.n	800891a <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 800892a:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800892c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 800892e:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8008930:	88fa      	ldrh	r2, [r7, #6]
 8008932:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8008936:	9300      	str	r3, [sp, #0]
 8008938:	460b      	mov	r3, r1
 800893a:	68b9      	ldr	r1, [r7, #8]
 800893c:	68f8      	ldr	r0, [r7, #12]
 800893e:	f7ff fe8d 	bl	800865c <ff_pull_n>

  return n;
 8008942:	88fb      	ldrh	r3, [r7, #6]
}
 8008944:	4618      	mov	r0, r3
 8008946:	3728      	adds	r7, #40	@ 0x28
 8008948:	46bd      	mov	sp, r7
 800894a:	bd80      	pop	{r7, pc}

0800894c <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800894c:	b580      	push	{r7, lr}
 800894e:	b08a      	sub	sp, #40	@ 0x28
 8008950:	af02      	add	r7, sp, #8
 8008952:	60f8      	str	r0, [r7, #12]
 8008954:	60b9      	str	r1, [r7, #8]
 8008956:	4611      	mov	r1, r2
 8008958:	461a      	mov	r2, r3
 800895a:	460b      	mov	r3, r1
 800895c:	80fb      	strh	r3, [r7, #6]
 800895e:	4613      	mov	r3, r2
 8008960:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	891b      	ldrh	r3, [r3, #8]
 8008966:	b298      	uxth	r0, r3
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	895b      	ldrh	r3, [r3, #10]
 800896c:	b29b      	uxth	r3, r3
 800896e:	88f9      	ldrh	r1, [r7, #6]
 8008970:	797a      	ldrb	r2, [r7, #5]
 8008972:	9201      	str	r2, [sp, #4]
 8008974:	9300      	str	r3, [sp, #0]
 8008976:	4603      	mov	r3, r0
 8008978:	460a      	mov	r2, r1
 800897a:	68b9      	ldr	r1, [r7, #8]
 800897c:	68f8      	ldr	r0, [r7, #12]
 800897e:	f7ff ff75 	bl	800886c <tu_fifo_peek_n_access_mode>
 8008982:	4603      	mov	r3, r0
 8008984:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	889a      	ldrh	r2, [r3, #4]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	895b      	ldrh	r3, [r3, #10]
 800898e:	b29b      	uxth	r3, r3
 8008990:	83fa      	strh	r2, [r7, #30]
 8008992:	83bb      	strh	r3, [r7, #28]
 8008994:	88fb      	ldrh	r3, [r7, #6]
 8008996:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8008998:	8bba      	ldrh	r2, [r7, #28]
 800899a:	8b7b      	ldrh	r3, [r7, #26]
 800899c:	4413      	add	r3, r2
 800899e:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 80089a0:	8bba      	ldrh	r2, [r7, #28]
 80089a2:	8b3b      	ldrh	r3, [r7, #24]
 80089a4:	429a      	cmp	r2, r3
 80089a6:	d804      	bhi.n	80089b2 <tu_fifo_read_n_access_mode+0x66>
 80089a8:	8b3a      	ldrh	r2, [r7, #24]
 80089aa:	8bfb      	ldrh	r3, [r7, #30]
 80089ac:	005b      	lsls	r3, r3, #1
 80089ae:	429a      	cmp	r2, r3
 80089b0:	db08      	blt.n	80089c4 <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 80089b2:	8bfb      	ldrh	r3, [r7, #30]
 80089b4:	005b      	lsls	r3, r3, #1
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	425b      	negs	r3, r3
 80089ba:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 80089bc:	8b3a      	ldrh	r2, [r7, #24]
 80089be:	8afb      	ldrh	r3, [r7, #22]
 80089c0:	4413      	add	r3, r2
 80089c2:	833b      	strh	r3, [r7, #24]
  return new_idx;
 80089c4:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 80089ca:	88fb      	ldrh	r3, [r7, #6]
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3720      	adds	r7, #32
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b096      	sub	sp, #88	@ 0x58
 80089d8:	af02      	add	r7, sp, #8
 80089da:	60f8      	str	r0, [r7, #12]
 80089dc:	60b9      	str	r1, [r7, #8]
 80089de:	4611      	mov	r1, r2
 80089e0:	461a      	mov	r2, r3
 80089e2:	460b      	mov	r3, r1
 80089e4:	80fb      	strh	r3, [r7, #6]
 80089e6:	4613      	mov	r3, r2
 80089e8:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 80089ea:	88fb      	ldrh	r3, [r7, #6]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d101      	bne.n	80089f4 <tu_fifo_write_n_access_mode+0x20>
    return 0;
 80089f0:	2300      	movs	r3, #0
 80089f2:	e0fb      	b.n	8008bec <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	891b      	ldrh	r3, [r3, #8]
 80089f8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	895b      	ldrh	r3, [r3, #10]
 8008a00:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	79db      	ldrb	r3, [r3, #7]
 8008a0c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008a10:	b2db      	uxtb	r3, r3
 8008a12:	f083 0301 	eor.w	r3, r3, #1
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d03a      	beq.n	8008a92 <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	889b      	ldrh	r3, [r3, #4]
 8008a20:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8008a22:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008a26:	873b      	strh	r3, [r7, #56]	@ 0x38
 8008a28:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008a2c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008a2e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008a30:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008a32:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008a34:	867b      	strh	r3, [r7, #50]	@ 0x32
 8008a36:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008a38:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 8008a3a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8008a3c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	d304      	bcc.n	8008a4c <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 8008a42:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8008a44:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008a46:	1ad3      	subs	r3, r2, r3
 8008a48:	b29b      	uxth	r3, r3
 8008a4a:	e008      	b.n	8008a5e <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008a4c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008a4e:	005b      	lsls	r3, r3, #1
 8008a50:	b29a      	uxth	r2, r3
 8008a52:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8008a54:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008a56:	1acb      	subs	r3, r1, r3
 8008a58:	b29b      	uxth	r3, r3
 8008a5a:	4413      	add	r3, r2
 8008a5c:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8008a5e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8008a60:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8008a62:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d904      	bls.n	8008a72 <tu_fifo_write_n_access_mode+0x9e>
 8008a68:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8008a6a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008a6c:	1ad3      	subs	r3, r2, r3
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	e000      	b.n	8008a74 <tu_fifo_write_n_access_mode+0xa0>
 8008a72:	2300      	movs	r3, #0
 8008a74:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8008a78:	88fb      	ldrh	r3, [r7, #6]
 8008a7a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008a7c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008a80:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008a82:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8008a84:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008a86:	4293      	cmp	r3, r2
 8008a88:	bf28      	it	cs
 8008a8a:	4613      	movcs	r3, r2
 8008a8c:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 8008a8e:	80fb      	strh	r3, [r7, #6]
 8008a90:	e06b      	b.n	8008b6a <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	889b      	ldrh	r3, [r3, #4]
 8008a96:	88fa      	ldrh	r2, [r7, #6]
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	d319      	bcc.n	8008ad0 <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 8008a9c:	797b      	ldrb	r3, [r7, #5]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d10e      	bne.n	8008ac0 <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 8008aa2:	88fb      	ldrh	r3, [r7, #6]
 8008aa4:	68fa      	ldr	r2, [r7, #12]
 8008aa6:	8892      	ldrh	r2, [r2, #4]
 8008aa8:	1a9b      	subs	r3, r3, r2
 8008aaa:	68fa      	ldr	r2, [r7, #12]
 8008aac:	88d2      	ldrh	r2, [r2, #6]
 8008aae:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008ab2:	b292      	uxth	r2, r2
 8008ab4:	fb02 f303 	mul.w	r3, r2, r3
 8008ab8:	461a      	mov	r2, r3
 8008aba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008abc:	4413      	add	r3, r2
 8008abe:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	889b      	ldrh	r3, [r3, #4]
 8008ac4:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 8008ac6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008aca:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008ace:	e04c      	b.n	8008b6a <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	889b      	ldrh	r3, [r3, #4]
 8008ad4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008ad6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008ada:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008adc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008ae0:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 8008ae2:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8008ae4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d304      	bcc.n	8008af4 <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 8008aea:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8008aec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008aee:	1ad3      	subs	r3, r2, r3
 8008af0:	b29b      	uxth	r3, r3
 8008af2:	e008      	b.n	8008b06 <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008af4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008af6:	005b      	lsls	r3, r3, #1
 8008af8:	b29a      	uxth	r2, r3
 8008afa:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8008afc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008afe:	1acb      	subs	r3, r1, r3
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	4413      	add	r3, r2
 8008b04:	b29b      	uxth	r3, r3
 8008b06:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 8008b0a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8008b0e:	88fb      	ldrh	r3, [r7, #6]
 8008b10:	441a      	add	r2, r3
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	889b      	ldrh	r3, [r3, #4]
 8008b16:	005b      	lsls	r3, r3, #1
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	db26      	blt.n	8008b6a <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	8899      	ldrh	r1, [r3, #4]
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	889a      	ldrh	r2, [r3, #4]
 8008b24:	88fb      	ldrh	r3, [r7, #6]
 8008b26:	1ad3      	subs	r3, r2, r3
 8008b28:	b29a      	uxth	r2, r3
 8008b2a:	460b      	mov	r3, r1
 8008b2c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008b2e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008b32:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008b34:	4613      	mov	r3, r2
 8008b36:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 8008b38:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008b3a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008b3c:	4413      	add	r3, r2
 8008b3e:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8008b40:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008b42:	8c3b      	ldrh	r3, [r7, #32]
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d804      	bhi.n	8008b52 <tu_fifo_write_n_access_mode+0x17e>
 8008b48:	8c3a      	ldrh	r2, [r7, #32]
 8008b4a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008b4c:	005b      	lsls	r3, r3, #1
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	db08      	blt.n	8008b64 <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8008b52:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008b54:	005b      	lsls	r3, r3, #1
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	425b      	negs	r3, r3
 8008b5a:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8008b5c:	8c3a      	ldrh	r2, [r7, #32]
 8008b5e:	8bfb      	ldrh	r3, [r7, #30]
 8008b60:	4413      	add	r3, r2
 8008b62:	843b      	strh	r3, [r7, #32]
  return new_idx;
 8008b64:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8008b66:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 8008b6a:	88fb      	ldrh	r3, [r7, #6]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d03c      	beq.n	8008bea <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	889b      	ldrh	r3, [r3, #4]
 8008b74:	827b      	strh	r3, [r7, #18]
 8008b76:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008b7a:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008b7c:	e003      	b.n	8008b86 <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 8008b7e:	8a3a      	ldrh	r2, [r7, #16]
 8008b80:	8a7b      	ldrh	r3, [r7, #18]
 8008b82:	1ad3      	subs	r3, r2, r3
 8008b84:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008b86:	8a7a      	ldrh	r2, [r7, #18]
 8008b88:	8a3b      	ldrh	r3, [r7, #16]
 8008b8a:	429a      	cmp	r2, r3
 8008b8c:	d9f7      	bls.n	8008b7e <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 8008b8e:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8008b90:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 8008b94:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8008b98:	88fa      	ldrh	r2, [r7, #6]
 8008b9a:	797b      	ldrb	r3, [r7, #5]
 8008b9c:	9300      	str	r3, [sp, #0]
 8008b9e:	460b      	mov	r3, r1
 8008ba0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008ba2:	68f8      	ldr	r0, [r7, #12]
 8008ba4:	f7ff fc5f 	bl	8008466 <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	889b      	ldrh	r3, [r3, #4]
 8008bac:	83bb      	strh	r3, [r7, #28]
 8008bae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008bb2:	837b      	strh	r3, [r7, #26]
 8008bb4:	88fb      	ldrh	r3, [r7, #6]
 8008bb6:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8008bb8:	8b7a      	ldrh	r2, [r7, #26]
 8008bba:	8b3b      	ldrh	r3, [r7, #24]
 8008bbc:	4413      	add	r3, r2
 8008bbe:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8008bc0:	8b7a      	ldrh	r2, [r7, #26]
 8008bc2:	8afb      	ldrh	r3, [r7, #22]
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	d804      	bhi.n	8008bd2 <tu_fifo_write_n_access_mode+0x1fe>
 8008bc8:	8afa      	ldrh	r2, [r7, #22]
 8008bca:	8bbb      	ldrh	r3, [r7, #28]
 8008bcc:	005b      	lsls	r3, r3, #1
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	db08      	blt.n	8008be4 <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8008bd2:	8bbb      	ldrh	r3, [r7, #28]
 8008bd4:	005b      	lsls	r3, r3, #1
 8008bd6:	b29b      	uxth	r3, r3
 8008bd8:	425b      	negs	r3, r3
 8008bda:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8008bdc:	8afa      	ldrh	r2, [r7, #22]
 8008bde:	8abb      	ldrh	r3, [r7, #20]
 8008be0:	4413      	add	r3, r2
 8008be2:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 8008be4:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 8008bea:	88fb      	ldrh	r3, [r7, #6]
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3750      	adds	r7, #80	@ 0x50
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b08a      	sub	sp, #40	@ 0x28
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	60b9      	str	r1, [r7, #8]
 8008bfe:	4611      	mov	r1, r2
 8008c00:	461a      	mov	r2, r3
 8008c02:	460b      	mov	r3, r1
 8008c04:	80fb      	strh	r3, [r7, #6]
 8008c06:	4613      	mov	r3, r2
 8008c08:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	889b      	ldrh	r3, [r3, #4]
 8008c0e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008c10:	88fb      	ldrh	r3, [r7, #6]
 8008c12:	843b      	strh	r3, [r7, #32]
 8008c14:	88bb      	ldrh	r3, [r7, #4]
 8008c16:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8008c18:	8c3a      	ldrh	r2, [r7, #32]
 8008c1a:	8bfb      	ldrh	r3, [r7, #30]
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d304      	bcc.n	8008c2a <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8008c20:	8c3a      	ldrh	r2, [r7, #32]
 8008c22:	8bfb      	ldrh	r3, [r7, #30]
 8008c24:	1ad3      	subs	r3, r2, r3
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	e008      	b.n	8008c3c <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008c2a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008c2c:	005b      	lsls	r3, r3, #1
 8008c2e:	b29a      	uxth	r2, r3
 8008c30:	8c39      	ldrh	r1, [r7, #32]
 8008c32:	8bfb      	ldrh	r3, [r7, #30]
 8008c34:	1acb      	subs	r3, r1, r3
 8008c36:	b29b      	uxth	r3, r3
 8008c38:	4413      	add	r3, r2
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 8008c3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d101      	bne.n	8008c48 <ff_peek_local+0x54>
    return false; // nothing to peek
 8008c44:	2300      	movs	r3, #0
 8008c46:	e042      	b.n	8008cce <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	889b      	ldrh	r3, [r3, #4]
 8008c4c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	d918      	bls.n	8008c84 <ff_peek_local+0x90>
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	61bb      	str	r3, [r7, #24]
 8008c56:	88fb      	ldrh	r3, [r7, #6]
 8008c58:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 8008c5a:	69bb      	ldr	r3, [r7, #24]
 8008c5c:	889b      	ldrh	r3, [r3, #4]
 8008c5e:	8afa      	ldrh	r2, [r7, #22]
 8008c60:	429a      	cmp	r2, r3
 8008c62:	d305      	bcc.n	8008c70 <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 8008c64:	69bb      	ldr	r3, [r7, #24]
 8008c66:	889b      	ldrh	r3, [r3, #4]
 8008c68:	8afa      	ldrh	r2, [r7, #22]
 8008c6a:	1ad3      	subs	r3, r2, r3
 8008c6c:	82bb      	strh	r3, [r7, #20]
 8008c6e:	e004      	b.n	8008c7a <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 8008c70:	69bb      	ldr	r3, [r7, #24]
 8008c72:	889a      	ldrh	r2, [r3, #4]
 8008c74:	8afb      	ldrh	r3, [r7, #22]
 8008c76:	4413      	add	r3, r2
 8008c78:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 8008c7a:	69bb      	ldr	r3, [r7, #24]
 8008c7c:	8aba      	ldrh	r2, [r7, #20]
 8008c7e:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8008c80:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 8008c82:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	889b      	ldrh	r3, [r3, #4]
 8008c88:	827b      	strh	r3, [r7, #18]
 8008c8a:	88bb      	ldrh	r3, [r7, #4]
 8008c8c:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008c8e:	e003      	b.n	8008c98 <ff_peek_local+0xa4>
    idx -= depth;
 8008c90:	8a3a      	ldrh	r2, [r7, #16]
 8008c92:	8a7b      	ldrh	r3, [r7, #18]
 8008c94:	1ad3      	subs	r3, r2, r3
 8008c96:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008c98:	8a7a      	ldrh	r2, [r7, #18]
 8008c9a:	8a3b      	ldrh	r3, [r7, #16]
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d9f7      	bls.n	8008c90 <ff_peek_local+0x9c>
  return idx;
 8008ca0:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8008ca2:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008caa:	68f9      	ldr	r1, [r7, #12]
 8008cac:	88c9      	ldrh	r1, [r1, #6]
 8008cae:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8008cb2:	b289      	uxth	r1, r1
 8008cb4:	fb01 f202 	mul.w	r2, r1, r2
 8008cb8:	1899      	adds	r1, r3, r2
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	88db      	ldrh	r3, [r3, #6]
 8008cbe:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	461a      	mov	r2, r3
 8008cc6:	68b8      	ldr	r0, [r7, #8]
 8008cc8:	f005 fa64 	bl	800e194 <memcpy>

  return true;
 8008ccc:	2301      	movs	r3, #1
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	3728      	adds	r7, #40	@ 0x28
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd80      	pop	{r7, pc}

08008cd6 <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 8008cd6:	b580      	push	{r7, lr}
 8008cd8:	b086      	sub	sp, #24
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	6078      	str	r0, [r7, #4]
 8008cde:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	891b      	ldrh	r3, [r3, #8]
 8008ce4:	b29a      	uxth	r2, r3
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	895b      	ldrh	r3, [r3, #10]
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	6839      	ldr	r1, [r7, #0]
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f7ff ff80 	bl	8008bf4 <ff_peek_local>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 8008cf8:	7dfb      	ldrb	r3, [r7, #23]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d021      	beq.n	8008d42 <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	889a      	ldrh	r2, [r3, #4]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	895b      	ldrh	r3, [r3, #10]
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	82ba      	strh	r2, [r7, #20]
 8008d0a:	827b      	strh	r3, [r7, #18]
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8008d10:	8a7a      	ldrh	r2, [r7, #18]
 8008d12:	8a3b      	ldrh	r3, [r7, #16]
 8008d14:	4413      	add	r3, r2
 8008d16:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8008d18:	8a7a      	ldrh	r2, [r7, #18]
 8008d1a:	89fb      	ldrh	r3, [r7, #14]
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d804      	bhi.n	8008d2a <tu_fifo_read+0x54>
 8008d20:	89fa      	ldrh	r2, [r7, #14]
 8008d22:	8abb      	ldrh	r3, [r7, #20]
 8008d24:	005b      	lsls	r3, r3, #1
 8008d26:	429a      	cmp	r2, r3
 8008d28:	db08      	blt.n	8008d3c <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8008d2a:	8abb      	ldrh	r3, [r7, #20]
 8008d2c:	005b      	lsls	r3, r3, #1
 8008d2e:	b29b      	uxth	r3, r3
 8008d30:	425b      	negs	r3, r3
 8008d32:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8008d34:	89fa      	ldrh	r2, [r7, #14]
 8008d36:	89bb      	ldrh	r3, [r7, #12]
 8008d38:	4413      	add	r3, r2
 8008d3a:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8008d3c:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 8008d42:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3718      	adds	r7, #24
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}

08008d4c <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b08a      	sub	sp, #40	@ 0x28
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	891b      	ldrh	r3, [r3, #8]
 8008d5a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	61fb      	str	r3, [r7, #28]
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8008d60:	69fb      	ldr	r3, [r7, #28]
 8008d62:	8899      	ldrh	r1, [r3, #4]
 8008d64:	69fb      	ldr	r3, [r7, #28]
 8008d66:	891b      	ldrh	r3, [r3, #8]
 8008d68:	b29a      	uxth	r2, r3
 8008d6a:	69fb      	ldr	r3, [r7, #28]
 8008d6c:	895b      	ldrh	r3, [r3, #10]
 8008d6e:	b29b      	uxth	r3, r3
 8008d70:	8379      	strh	r1, [r7, #26]
 8008d72:	833a      	strh	r2, [r7, #24]
 8008d74:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 8008d76:	8b3a      	ldrh	r2, [r7, #24]
 8008d78:	8afb      	ldrh	r3, [r7, #22]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d304      	bcc.n	8008d88 <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 8008d7e:	8b3a      	ldrh	r2, [r7, #24]
 8008d80:	8afb      	ldrh	r3, [r7, #22]
 8008d82:	1ad3      	subs	r3, r2, r3
 8008d84:	b29b      	uxth	r3, r3
 8008d86:	e008      	b.n	8008d9a <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008d88:	8b7b      	ldrh	r3, [r7, #26]
 8008d8a:	005b      	lsls	r3, r3, #1
 8008d8c:	b29a      	uxth	r2, r3
 8008d8e:	8b39      	ldrh	r1, [r7, #24]
 8008d90:	8afb      	ldrh	r3, [r7, #22]
 8008d92:	1acb      	subs	r3, r1, r3
 8008d94:	b29b      	uxth	r3, r3
 8008d96:	4413      	add	r3, r2
 8008d98:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8008d9a:	69fa      	ldr	r2, [r7, #28]
 8008d9c:	8892      	ldrh	r2, [r2, #4]
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	bf2c      	ite	cs
 8008da2:	2301      	movcs	r3, #1
 8008da4:	2300      	movcc	r3, #0
 8008da6:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d00d      	beq.n	8008dc8 <tu_fifo_write+0x7c>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	79db      	ldrb	r3, [r3, #7]
 8008db0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008db4:	b2db      	uxtb	r3, r3
 8008db6:	f083 0301 	eor.w	r3, r3, #1
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d003      	beq.n	8008dc8 <tu_fifo_write+0x7c>
    ret = false;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008dc6:	e046      	b.n	8008e56 <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	889b      	ldrh	r3, [r3, #4]
 8008dcc:	817b      	strh	r3, [r7, #10]
 8008dce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008dd0:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8008dd2:	e003      	b.n	8008ddc <tu_fifo_write+0x90>
    idx -= depth;
 8008dd4:	893a      	ldrh	r2, [r7, #8]
 8008dd6:	897b      	ldrh	r3, [r7, #10]
 8008dd8:	1ad3      	subs	r3, r2, r3
 8008dda:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8008ddc:	897a      	ldrh	r2, [r7, #10]
 8008dde:	893b      	ldrh	r3, [r7, #8]
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d9f7      	bls.n	8008dd4 <tu_fifo_write+0x88>
  return idx;
 8008de4:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8008de6:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8008dee:	6879      	ldr	r1, [r7, #4]
 8008df0:	88c9      	ldrh	r1, [r1, #6]
 8008df2:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8008df6:	b289      	uxth	r1, r1
 8008df8:	fb01 f202 	mul.w	r2, r1, r2
 8008dfc:	1898      	adds	r0, r3, r2
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	88db      	ldrh	r3, [r3, #6]
 8008e02:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	461a      	mov	r2, r3
 8008e0a:	6839      	ldr	r1, [r7, #0]
 8008e0c:	f005 f9c2 	bl	800e194 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	889b      	ldrh	r3, [r3, #4]
 8008e14:	82bb      	strh	r3, [r7, #20]
 8008e16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008e18:	827b      	strh	r3, [r7, #18]
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8008e1e:	8a7a      	ldrh	r2, [r7, #18]
 8008e20:	8a3b      	ldrh	r3, [r7, #16]
 8008e22:	4413      	add	r3, r2
 8008e24:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8008e26:	8a7a      	ldrh	r2, [r7, #18]
 8008e28:	89fb      	ldrh	r3, [r7, #14]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d804      	bhi.n	8008e38 <tu_fifo_write+0xec>
 8008e2e:	89fa      	ldrh	r2, [r7, #14]
 8008e30:	8abb      	ldrh	r3, [r7, #20]
 8008e32:	005b      	lsls	r3, r3, #1
 8008e34:	429a      	cmp	r2, r3
 8008e36:	db08      	blt.n	8008e4a <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8008e38:	8abb      	ldrh	r3, [r7, #20]
 8008e3a:	005b      	lsls	r3, r3, #1
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	425b      	negs	r3, r3
 8008e40:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8008e42:	89fa      	ldrh	r2, [r7, #14]
 8008e44:	89bb      	ldrh	r3, [r7, #12]
 8008e46:	4413      	add	r3, r2
 8008e48:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8008e4a:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	811a      	strh	r2, [r3, #8]
    ret       = true;
 8008e50:	2301      	movs	r3, #1
 8008e52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 8008e56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3728      	adds	r7, #40	@ 0x28
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}

08008e62 <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 8008e62:	b480      	push	{r7}
 8008e64:	b08b      	sub	sp, #44	@ 0x2c
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]
 8008e6a:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	891b      	ldrh	r3, [r3, #8]
 8008e70:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	895b      	ldrh	r3, [r3, #10]
 8008e76:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	889b      	ldrh	r3, [r3, #4]
 8008e7c:	83bb      	strh	r3, [r7, #28]
 8008e7e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008e80:	837b      	strh	r3, [r7, #26]
 8008e82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e84:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx) {
 8008e86:	8b7a      	ldrh	r2, [r7, #26]
 8008e88:	8b3b      	ldrh	r3, [r7, #24]
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d304      	bcc.n	8008e98 <tu_fifo_get_read_info+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8008e8e:	8b7a      	ldrh	r2, [r7, #26]
 8008e90:	8b3b      	ldrh	r3, [r7, #24]
 8008e92:	1ad3      	subs	r3, r2, r3
 8008e94:	b29b      	uxth	r3, r3
 8008e96:	e008      	b.n	8008eaa <tu_fifo_get_read_info+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008e98:	8bbb      	ldrh	r3, [r7, #28]
 8008e9a:	005b      	lsls	r3, r3, #1
 8008e9c:	b29a      	uxth	r2, r3
 8008e9e:	8b79      	ldrh	r1, [r7, #26]
 8008ea0:	8b3b      	ldrh	r3, [r7, #24]
 8008ea2:	1acb      	subs	r3, r1, r3
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	4413      	add	r3, r2
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	889b      	ldrh	r3, [r3, #4]
 8008eb0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008eb2:	429a      	cmp	r2, r3
 8008eb4:	d91b      	bls.n	8008eee <tu_fifo_get_read_info+0x8c>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	617b      	str	r3, [r7, #20]
 8008eba:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008ebc:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= f->depth) {
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	889b      	ldrh	r3, [r3, #4]
 8008ec2:	8a7a      	ldrh	r2, [r7, #18]
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d305      	bcc.n	8008ed4 <tu_fifo_get_read_info+0x72>
    rd_idx = wr_idx - f->depth;
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	889b      	ldrh	r3, [r3, #4]
 8008ecc:	8a7a      	ldrh	r2, [r7, #18]
 8008ece:	1ad3      	subs	r3, r2, r3
 8008ed0:	823b      	strh	r3, [r7, #16]
 8008ed2:	e004      	b.n	8008ede <tu_fifo_get_read_info+0x7c>
    rd_idx = wr_idx + f->depth;
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	889a      	ldrh	r2, [r3, #4]
 8008ed8:	8a7b      	ldrh	r3, [r7, #18]
 8008eda:	4413      	add	r3, r2
 8008edc:	823b      	strh	r3, [r7, #16]
  f->rd_idx = rd_idx;
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	8a3a      	ldrh	r2, [r7, #16]
 8008ee2:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8008ee4:	8a3b      	ldrh	r3, [r7, #16]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 8008ee6:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	889b      	ldrh	r3, [r3, #4]
 8008eec:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 8008eee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d10c      	bne.n	8008f0e <tu_fifo_get_read_info+0xac>
    info->linear.len  = 0;
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	2200      	movs	r2, #0
 8008efe:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	2200      	movs	r2, #0
 8008f04:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	60da      	str	r2, [r3, #12]
    return;
 8008f0c:	e045      	b.n	8008f9a <tu_fifo_get_read_info+0x138>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	889b      	ldrh	r3, [r3, #4]
 8008f12:	817b      	strh	r3, [r7, #10]
 8008f14:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008f16:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8008f18:	e003      	b.n	8008f22 <tu_fifo_get_read_info+0xc0>
    idx -= depth;
 8008f1a:	893a      	ldrh	r2, [r7, #8]
 8008f1c:	897b      	ldrh	r3, [r7, #10]
 8008f1e:	1ad3      	subs	r3, r2, r3
 8008f20:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8008f22:	897a      	ldrh	r2, [r7, #10]
 8008f24:	893b      	ldrh	r3, [r7, #8]
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d9f7      	bls.n	8008f1a <tu_fifo_get_read_info+0xb8>
  return idx;
 8008f2a:	893b      	ldrh	r3, [r7, #8]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8008f2c:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	889b      	ldrh	r3, [r3, #4]
 8008f32:	81fb      	strh	r3, [r7, #14]
 8008f34:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008f36:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 8008f38:	e003      	b.n	8008f42 <tu_fifo_get_read_info+0xe0>
    idx -= depth;
 8008f3a:	89ba      	ldrh	r2, [r7, #12]
 8008f3c:	89fb      	ldrh	r3, [r7, #14]
 8008f3e:	1ad3      	subs	r3, r2, r3
 8008f40:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 8008f42:	89fa      	ldrh	r2, [r7, #14]
 8008f44:	89bb      	ldrh	r3, [r7, #12]
 8008f46:	429a      	cmp	r2, r3
 8008f48:	d9f7      	bls.n	8008f3a <tu_fifo_get_read_info+0xd8>
  return idx;
 8008f4a:	89bb      	ldrh	r3, [r7, #12]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8008f4c:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	8bfb      	ldrh	r3, [r7, #30]
 8008f54:	441a      	add	r2, r3
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 8008f5a:	8c3a      	ldrh	r2, [r7, #32]
 8008f5c:	8bfb      	ldrh	r3, [r7, #30]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d909      	bls.n	8008f76 <tu_fifo_get_read_info+0x114>
    // Non wrapping case
    info->linear.len = cnt;
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008f66:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	2200      	movs	r2, #0
 8008f72:	60da      	str	r2, [r3, #12]
 8008f74:	e011      	b.n	8008f9a <tu_fifo_get_read_info+0x138>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	889a      	ldrh	r2, [r3, #4]
 8008f7a:	8bfb      	ldrh	r3, [r7, #30]
 8008f7c:	1ad3      	subs	r3, r2, r3
 8008f7e:	b29a      	uxth	r2, r3
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	881b      	ldrh	r3, [r3, #0]
 8008f88:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008f8a:	1ad3      	subs	r3, r2, r3
 8008f8c:	b29a      	uxth	r2, r3
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681a      	ldr	r2, [r3, #0]
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	60da      	str	r2, [r3, #12]
  }
}
 8008f9a:	372c      	adds	r7, #44	@ 0x2c
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr

08008fa4 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 8008fa4:	b480      	push	{r7}
 8008fa6:	b083      	sub	sp, #12
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	4603      	mov	r3, r0
 8008fac:	6039      	str	r1, [r7, #0]
 8008fae:	71fb      	strb	r3, [r7, #7]
 8008fb0:	4613      	mov	r3, r2
 8008fb2:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 8008fb4:	bf00      	nop
 8008fb6:	370c      	adds	r7, #12
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbe:	4770      	bx	lr

08008fc0 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 8008fc0:	b480      	push	{r7}
 8008fc2:	b083      	sub	sp, #12
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 8008fc8:	bf00      	nop
 8008fca:	370c      	adds	r7, #12
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd2:	4770      	bx	lr

08008fd4 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 8008fd4:	b480      	push	{r7}
 8008fd6:	af00      	add	r7, sp, #0
  return NULL;
 8008fd8:	2300      	movs	r3, #0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr

08008fe4 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 8008fe4:	b480      	push	{r7}
 8008fe6:	af00      	add	r7, sp, #0
  return NULL;
 8008fe8:	2300      	movs	r3, #0
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 8008ffe:	2300      	movs	r3, #0
}
 8009000:	4618      	mov	r0, r3
 8009002:	370c      	adds	r7, #12
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr

0800900c <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 800900c:	b480      	push	{r7}
 800900e:	af00      	add	r7, sp, #0
}
 8009010:	bf00      	nop
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr

0800901a <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 800901a:	b480      	push	{r7}
 800901c:	af00      	add	r7, sp, #0
}
 800901e:	bf00      	nop
 8009020:	46bd      	mov	sp, r7
 8009022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009026:	4770      	bx	lr

08009028 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 8009028:	b480      	push	{r7}
 800902a:	b083      	sub	sp, #12
 800902c:	af00      	add	r7, sp, #0
 800902e:	4603      	mov	r3, r0
 8009030:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 8009032:	bf00      	nop
 8009034:	370c      	adds	r7, #12
 8009036:	46bd      	mov	sp, r7
 8009038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903c:	4770      	bx	lr

0800903e <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 800903e:	b480      	push	{r7}
 8009040:	af00      	add	r7, sp, #0
}
 8009042:	bf00      	nop
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr

0800904c <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 800904c:	b480      	push	{r7}
 800904e:	b083      	sub	sp, #12
 8009050:	af00      	add	r7, sp, #0
 8009052:	4603      	mov	r3, r0
 8009054:	603a      	str	r2, [r7, #0]
 8009056:	71fb      	strb	r3, [r7, #7]
 8009058:	460b      	mov	r3, r1
 800905a:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 800905c:	2300      	movs	r3, #0
}
 800905e:	4618      	mov	r0, r3
 8009060:	370c      	adds	r7, #12
 8009062:	46bd      	mov	sp, r7
 8009064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009068:	4770      	bx	lr

0800906a <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 800906a:	b480      	push	{r7}
 800906c:	b083      	sub	sp, #12
 800906e:	af00      	add	r7, sp, #0
 8009070:	6078      	str	r0, [r7, #4]
 8009072:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 8009074:	2301      	movs	r3, #1
}
 8009076:	4618      	mov	r0, r3
 8009078:	370c      	adds	r7, #12
 800907a:	46bd      	mov	sp, r7
 800907c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009080:	4770      	bx	lr

08009082 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 8009082:	b480      	push	{r7}
 8009084:	b083      	sub	sp, #12
 8009086:	af00      	add	r7, sp, #0
 8009088:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2200      	movs	r2, #0
 800908e:	701a      	strb	r2, [r3, #0]
  return NULL;
 8009090:	2300      	movs	r3, #0
}
 8009092:	4618      	mov	r0, r3
 8009094:	370c      	adds	r7, #12
 8009096:	46bd      	mov	sp, r7
 8009098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909c:	4770      	bx	lr
	...

080090a0 <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 80090a0:	b480      	push	{r7}
 80090a2:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 80090a4:	4b06      	ldr	r3, [pc, #24]	@ (80090c0 <tud_mounted+0x20>)
 80090a6:	785b      	ldrb	r3, [r3, #1]
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	bf14      	ite	ne
 80090ae:	2301      	movne	r3, #1
 80090b0:	2300      	moveq	r3, #0
 80090b2:	b2db      	uxtb	r3, r3
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop
 80090c0:	2001113c 	.word	0x2001113c

080090c4 <tud_suspended>:

bool tud_suspended(void) {
 80090c4:	b480      	push	{r7}
 80090c6:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 80090c8:	4b07      	ldr	r3, [pc, #28]	@ (80090e8 <tud_suspended+0x24>)
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80090d0:	b2db      	uxtb	r3, r3
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	bf14      	ite	ne
 80090d6:	2301      	movne	r3, #1
 80090d8:	2300      	moveq	r3, #0
 80090da:	b2db      	uxtb	r3, r3
}
 80090dc:	4618      	mov	r0, r3
 80090de:	46bd      	mov	sp, r7
 80090e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e4:	4770      	bx	lr
 80090e6:	bf00      	nop
 80090e8:	2001113c 	.word	0x2001113c

080090ec <tud_disconnect>:
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en);
  dcd_remote_wakeup(_usbd_rhport);
  return true;
}

bool tud_disconnect(void) {
 80090ec:	b580      	push	{r7, lr}
 80090ee:	af00      	add	r7, sp, #0
  dcd_disconnect(_usbd_rhport);
 80090f0:	4b03      	ldr	r3, [pc, #12]	@ (8009100 <tud_disconnect+0x14>)
 80090f2:	781b      	ldrb	r3, [r3, #0]
 80090f4:	4618      	mov	r0, r3
 80090f6:	f002 fe47 	bl	800bd88 <dcd_disconnect>
  return true;
 80090fa:	2301      	movs	r3, #1
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	bd80      	pop	{r7, pc}
 8009100:	20000015 	.word	0x20000015

08009104 <tud_connect>:

bool tud_connect(void) {
 8009104:	b580      	push	{r7, lr}
 8009106:	af00      	add	r7, sp, #0
  dcd_connect(_usbd_rhport);
 8009108:	4b03      	ldr	r3, [pc, #12]	@ (8009118 <tud_connect+0x14>)
 800910a:	781b      	ldrb	r3, [r3, #0]
 800910c:	4618      	mov	r0, r3
 800910e:	f002 fe19 	bl	800bd44 <dcd_connect>
  return true;
 8009112:	2301      	movs	r3, #1
}
 8009114:	4618      	mov	r0, r3
 8009116:	bd80      	pop	{r7, pc}
 8009118:	20000015 	.word	0x20000015

0800911c <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 800911c:	b480      	push	{r7}
 800911e:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 8009120:	4b05      	ldr	r3, [pc, #20]	@ (8009138 <tud_inited+0x1c>)
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	2bff      	cmp	r3, #255	@ 0xff
 8009126:	bf14      	ite	ne
 8009128:	2301      	movne	r3, #1
 800912a:	2300      	moveq	r3, #0
 800912c:	b2db      	uxtb	r3, r3
}
 800912e:	4618      	mov	r0, r3
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr
 8009138:	20000015 	.word	0x20000015

0800913c <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800913c:	b580      	push	{r7, lr}
 800913e:	b08e      	sub	sp, #56	@ 0x38
 8009140:	af00      	add	r7, sp, #0
 8009142:	4603      	mov	r3, r0
 8009144:	6039      	str	r1, [r7, #0]
 8009146:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 8009148:	f7ff ffe8 	bl	800911c <tud_inited>
 800914c:	4603      	mov	r3, r0
 800914e:	2b00      	cmp	r3, #0
 8009150:	d001      	beq.n	8009156 <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 8009152:	2301      	movs	r3, #1
 8009154:	e0b0      	b.n	80092b8 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d10a      	bne.n	8009172 <tud_rhport_init+0x36>
 800915c:	4b58      	ldr	r3, [pc, #352]	@ (80092c0 <tud_rhport_init+0x184>)
 800915e:	61fb      	str	r3, [r7, #28]
 8009160:	69fb      	ldr	r3, [r7, #28]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f003 0301 	and.w	r3, r3, #1
 8009168:	2b00      	cmp	r3, #0
 800916a:	d000      	beq.n	800916e <tud_rhport_init+0x32>
 800916c:	be00      	bkpt	0x0000
 800916e:	2300      	movs	r3, #0
 8009170:	e0a2      	b.n	80092b8 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 8009172:	222c      	movs	r2, #44	@ 0x2c
 8009174:	2100      	movs	r1, #0
 8009176:	4853      	ldr	r0, [pc, #332]	@ (80092c4 <tud_rhport_init+0x188>)
 8009178:	f004 ffc2 	bl	800e100 <memset>
  _usbd_queued_setup = 0;
 800917c:	4b52      	ldr	r3, [pc, #328]	@ (80092c8 <tud_rhport_init+0x18c>)
 800917e:	2200      	movs	r2, #0
 8009180:	701a      	strb	r2, [r3, #0]
 8009182:	4b52      	ldr	r3, [pc, #328]	@ (80092cc <tud_rhport_init+0x190>)
 8009184:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 8009186:	bf00      	nop
 8009188:	4b51      	ldr	r3, [pc, #324]	@ (80092d0 <tud_rhport_init+0x194>)
 800918a:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 800918c:	69bb      	ldr	r3, [r7, #24]
 800918e:	3304      	adds	r3, #4
 8009190:	4618      	mov	r0, r3
 8009192:	f7ff f8d2 	bl	800833a <tu_fifo_clear>
  return (osal_queue_t) qdef;
 8009196:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8009198:	4a4e      	ldr	r2, [pc, #312]	@ (80092d4 <tud_rhport_init+0x198>)
 800919a:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 800919c:	4b4d      	ldr	r3, [pc, #308]	@ (80092d4 <tud_rhport_init+0x198>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d10a      	bne.n	80091ba <tud_rhport_init+0x7e>
 80091a4:	4b46      	ldr	r3, [pc, #280]	@ (80092c0 <tud_rhport_init+0x184>)
 80091a6:	623b      	str	r3, [r7, #32]
 80091a8:	6a3b      	ldr	r3, [r7, #32]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f003 0301 	and.w	r3, r3, #1
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d000      	beq.n	80091b6 <tud_rhport_init+0x7a>
 80091b4:	be00      	bkpt	0x0000
 80091b6:	2300      	movs	r3, #0
 80091b8:	e07e      	b.n	80092b8 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 80091ba:	4847      	ldr	r0, [pc, #284]	@ (80092d8 <tud_rhport_init+0x19c>)
 80091bc:	f7ff ff61 	bl	8009082 <usbd_app_driver_get_cb>
 80091c0:	4603      	mov	r3, r0
 80091c2:	4a46      	ldr	r2, [pc, #280]	@ (80092dc <tud_rhport_init+0x1a0>)
 80091c4:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 80091c6:	4b44      	ldr	r3, [pc, #272]	@ (80092d8 <tud_rhport_init+0x19c>)
 80091c8:	781b      	ldrb	r3, [r3, #0]
 80091ca:	2bfb      	cmp	r3, #251	@ 0xfb
 80091cc:	d90a      	bls.n	80091e4 <tud_rhport_init+0xa8>
 80091ce:	4b3c      	ldr	r3, [pc, #240]	@ (80092c0 <tud_rhport_init+0x184>)
 80091d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80091d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f003 0301 	and.w	r3, r3, #1
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d000      	beq.n	80091e0 <tud_rhport_init+0xa4>
 80091de:	be00      	bkpt	0x0000
 80091e0:	2300      	movs	r3, #0
 80091e2:	e069      	b.n	80092b8 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80091e4:	2300      	movs	r3, #0
 80091e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80091ea:	e03f      	b.n	800926c <tud_rhport_init+0x130>
 80091ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80091f0:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 80091f2:	2300      	movs	r3, #0
 80091f4:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 80091f6:	4b38      	ldr	r3, [pc, #224]	@ (80092d8 <tud_rhport_init+0x19c>)
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	7cfa      	ldrb	r2, [r7, #19]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d209      	bcs.n	8009214 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 8009200:	4b36      	ldr	r3, [pc, #216]	@ (80092dc <tud_rhport_init+0x1a0>)
 8009202:	6819      	ldr	r1, [r3, #0]
 8009204:	7cfa      	ldrb	r2, [r7, #19]
 8009206:	4613      	mov	r3, r2
 8009208:	00db      	lsls	r3, r3, #3
 800920a:	4413      	add	r3, r2
 800920c:	009b      	lsls	r3, r3, #2
 800920e:	440b      	add	r3, r1
 8009210:	60fb      	str	r3, [r7, #12]
 8009212:	e00f      	b.n	8009234 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 8009214:	4b30      	ldr	r3, [pc, #192]	@ (80092d8 <tud_rhport_init+0x19c>)
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	7cfa      	ldrb	r2, [r7, #19]
 800921a:	1ad3      	subs	r3, r2, r3
 800921c:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800921e:	7cfb      	ldrb	r3, [r7, #19]
 8009220:	2b03      	cmp	r3, #3
 8009222:	d807      	bhi.n	8009234 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 8009224:	7cfa      	ldrb	r2, [r7, #19]
 8009226:	4613      	mov	r3, r2
 8009228:	00db      	lsls	r3, r3, #3
 800922a:	4413      	add	r3, r2
 800922c:	009b      	lsls	r3, r3, #2
 800922e:	4a2c      	ldr	r2, [pc, #176]	@ (80092e0 <tud_rhport_init+0x1a4>)
 8009230:	4413      	add	r3, r2
 8009232:	60fb      	str	r3, [r7, #12]
  return driver;
 8009234:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8009236:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 8009238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800923a:	2b00      	cmp	r3, #0
 800923c:	d003      	beq.n	8009246 <tud_rhport_init+0x10a>
 800923e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d10a      	bne.n	800925c <tud_rhport_init+0x120>
 8009246:	4b1e      	ldr	r3, [pc, #120]	@ (80092c0 <tud_rhport_init+0x184>)
 8009248:	62bb      	str	r3, [r7, #40]	@ 0x28
 800924a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f003 0301 	and.w	r3, r3, #1
 8009252:	2b00      	cmp	r3, #0
 8009254:	d000      	beq.n	8009258 <tud_rhport_init+0x11c>
 8009256:	be00      	bkpt	0x0000
 8009258:	2300      	movs	r3, #0
 800925a:	e02d      	b.n	80092b8 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 800925c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8009262:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009266:	3301      	adds	r3, #1
 8009268:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800926c:	4b1a      	ldr	r3, [pc, #104]	@ (80092d8 <tud_rhport_init+0x19c>)
 800926e:	781b      	ldrb	r3, [r3, #0]
 8009270:	3304      	adds	r3, #4
 8009272:	b2db      	uxtb	r3, r3
 8009274:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8009278:	429a      	cmp	r2, r3
 800927a:	d3b7      	bcc.n	80091ec <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 800927c:	4a19      	ldr	r2, [pc, #100]	@ (80092e4 <tud_rhport_init+0x1a8>)
 800927e:	79fb      	ldrb	r3, [r7, #7]
 8009280:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 8009282:	79fb      	ldrb	r3, [r7, #7]
 8009284:	6839      	ldr	r1, [r7, #0]
 8009286:	4618      	mov	r0, r3
 8009288:	f002 fc34 	bl	800baf4 <dcd_init>
 800928c:	4603      	mov	r3, r0
 800928e:	f083 0301 	eor.w	r3, r3, #1
 8009292:	b2db      	uxtb	r3, r3
 8009294:	2b00      	cmp	r3, #0
 8009296:	d00a      	beq.n	80092ae <tud_rhport_init+0x172>
 8009298:	4b09      	ldr	r3, [pc, #36]	@ (80092c0 <tud_rhport_init+0x184>)
 800929a:	633b      	str	r3, [r7, #48]	@ 0x30
 800929c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f003 0301 	and.w	r3, r3, #1
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d000      	beq.n	80092aa <tud_rhport_init+0x16e>
 80092a8:	be00      	bkpt	0x0000
 80092aa:	2300      	movs	r3, #0
 80092ac:	e004      	b.n	80092b8 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 80092ae:	79fb      	ldrb	r3, [r7, #7]
 80092b0:	4618      	mov	r0, r3
 80092b2:	f002 fcbd 	bl	800bc30 <dcd_int_enable>

  return true;
 80092b6:	2301      	movs	r3, #1
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3738      	adds	r7, #56	@ 0x38
 80092bc:	46bd      	mov	sp, r7
 80092be:	bd80      	pop	{r7, pc}
 80092c0:	e000edf0 	.word	0xe000edf0
 80092c4:	2001113c 	.word	0x2001113c
 80092c8:	20011168 	.word	0x20011168
 80092cc:	20000018 	.word	0x20000018
 80092d0:	20000020 	.word	0x20000020
 80092d4:	20011234 	.word	0x20011234
 80092d8:	20011170 	.word	0x20011170
 80092dc:	2001116c 	.word	0x2001116c
 80092e0:	0800ecd0 	.word	0x0800ecd0
 80092e4:	20000015 	.word	0x20000015

080092e8 <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b088      	sub	sp, #32
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	4603      	mov	r3, r0
 80092f0:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80092f2:	2300      	movs	r3, #0
 80092f4:	77fb      	strb	r3, [r7, #31]
 80092f6:	e039      	b.n	800936c <configuration_reset+0x84>
 80092f8:	7ffb      	ldrb	r3, [r7, #31]
 80092fa:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 80092fc:	2300      	movs	r3, #0
 80092fe:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8009300:	4b28      	ldr	r3, [pc, #160]	@ (80093a4 <configuration_reset+0xbc>)
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	7cfa      	ldrb	r2, [r7, #19]
 8009306:	429a      	cmp	r2, r3
 8009308:	d209      	bcs.n	800931e <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 800930a:	4b27      	ldr	r3, [pc, #156]	@ (80093a8 <configuration_reset+0xc0>)
 800930c:	6819      	ldr	r1, [r3, #0]
 800930e:	7cfa      	ldrb	r2, [r7, #19]
 8009310:	4613      	mov	r3, r2
 8009312:	00db      	lsls	r3, r3, #3
 8009314:	4413      	add	r3, r2
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	440b      	add	r3, r1
 800931a:	60fb      	str	r3, [r7, #12]
 800931c:	e00f      	b.n	800933e <configuration_reset+0x56>
    drvid -= _app_driver_count;
 800931e:	4b21      	ldr	r3, [pc, #132]	@ (80093a4 <configuration_reset+0xbc>)
 8009320:	781b      	ldrb	r3, [r3, #0]
 8009322:	7cfa      	ldrb	r2, [r7, #19]
 8009324:	1ad3      	subs	r3, r2, r3
 8009326:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009328:	7cfb      	ldrb	r3, [r7, #19]
 800932a:	2b03      	cmp	r3, #3
 800932c:	d807      	bhi.n	800933e <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 800932e:	7cfa      	ldrb	r2, [r7, #19]
 8009330:	4613      	mov	r3, r2
 8009332:	00db      	lsls	r3, r3, #3
 8009334:	4413      	add	r3, r2
 8009336:	009b      	lsls	r3, r3, #2
 8009338:	4a1c      	ldr	r2, [pc, #112]	@ (80093ac <configuration_reset+0xc4>)
 800933a:	4413      	add	r3, r2
 800933c:	60fb      	str	r3, [r7, #12]
  return driver;
 800933e:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8009340:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 8009342:	69bb      	ldr	r3, [r7, #24]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d109      	bne.n	800935c <configuration_reset+0x74>
 8009348:	4b19      	ldr	r3, [pc, #100]	@ (80093b0 <configuration_reset+0xc8>)
 800934a:	617b      	str	r3, [r7, #20]
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f003 0301 	and.w	r3, r3, #1
 8009354:	2b00      	cmp	r3, #0
 8009356:	d020      	beq.n	800939a <configuration_reset+0xb2>
 8009358:	be00      	bkpt	0x0000
 800935a:	e01e      	b.n	800939a <configuration_reset+0xb2>
    driver->reset(rhport);
 800935c:	69bb      	ldr	r3, [r7, #24]
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	79fa      	ldrb	r2, [r7, #7]
 8009362:	4610      	mov	r0, r2
 8009364:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8009366:	7ffb      	ldrb	r3, [r7, #31]
 8009368:	3301      	adds	r3, #1
 800936a:	77fb      	strb	r3, [r7, #31]
 800936c:	4b0d      	ldr	r3, [pc, #52]	@ (80093a4 <configuration_reset+0xbc>)
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	3304      	adds	r3, #4
 8009372:	b2db      	uxtb	r3, r3
 8009374:	7ffa      	ldrb	r2, [r7, #31]
 8009376:	429a      	cmp	r2, r3
 8009378:	d3be      	bcc.n	80092f8 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 800937a:	222c      	movs	r2, #44	@ 0x2c
 800937c:	2100      	movs	r1, #0
 800937e:	480d      	ldr	r0, [pc, #52]	@ (80093b4 <configuration_reset+0xcc>)
 8009380:	f004 febe 	bl	800e100 <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 8009384:	2210      	movs	r2, #16
 8009386:	21ff      	movs	r1, #255	@ 0xff
 8009388:	480b      	ldr	r0, [pc, #44]	@ (80093b8 <configuration_reset+0xd0>)
 800938a:	f004 feb9 	bl	800e100 <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 800938e:	220c      	movs	r2, #12
 8009390:	21ff      	movs	r1, #255	@ 0xff
 8009392:	480a      	ldr	r0, [pc, #40]	@ (80093bc <configuration_reset+0xd4>)
 8009394:	f004 feb4 	bl	800e100 <memset>
 8009398:	e000      	b.n	800939c <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 800939a:	bf00      	nop
}
 800939c:	3720      	adds	r7, #32
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
 80093a2:	bf00      	nop
 80093a4:	20011170 	.word	0x20011170
 80093a8:	2001116c 	.word	0x2001116c
 80093ac:	0800ecd0 	.word	0x0800ecd0
 80093b0:	e000edf0 	.word	0xe000edf0
 80093b4:	2001113c 	.word	0x2001113c
 80093b8:	20011140 	.word	0x20011140
 80093bc:	20011150 	.word	0x20011150

080093c0 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b082      	sub	sp, #8
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	4603      	mov	r3, r0
 80093c8:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 80093ca:	79fb      	ldrb	r3, [r7, #7]
 80093cc:	4618      	mov	r0, r3
 80093ce:	f7ff ff8b 	bl	80092e8 <configuration_reset>
  usbd_control_reset();
 80093d2:	f001 fdd7 	bl	800af84 <usbd_control_reset>
}
 80093d6:	bf00      	nop
 80093d8:	3708      	adds	r7, #8
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}
	...

080093e0 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 80093e0:	b590      	push	{r4, r7, lr}
 80093e2:	b093      	sub	sp, #76	@ 0x4c
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	460b      	mov	r3, r1
 80093ea:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 80093ec:	f7ff fe96 	bl	800911c <tud_inited>
 80093f0:	4603      	mov	r3, r0
 80093f2:	f083 0301 	eor.w	r3, r3, #1
 80093f6:	b2db      	uxtb	r3, r3
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	f040 8191 	bne.w	8009720 <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 80093fe:	4bb5      	ldr	r3, [pc, #724]	@ (80096d4 <tud_task_ext+0x2f4>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	633b      	str	r3, [r7, #48]	@ 0x30
 8009404:	f107 030c 	add.w	r3, r7, #12
 8009408:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 800940e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	2000      	movs	r0, #0
 8009414:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 8009416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009418:	3304      	adds	r3, #4
 800941a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800941c:	4618      	mov	r0, r3
 800941e:	f7ff fc5a 	bl	8008cd6 <tu_fifo_read>
 8009422:	4603      	mov	r3, r0
 8009424:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 8009428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	2001      	movs	r0, #1
 800942e:	4798      	blx	r3

  return success;
 8009430:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009434:	f083 0301 	eor.w	r3, r3, #1
 8009438:	b2db      	uxtb	r3, r3
 800943a:	2b00      	cmp	r3, #0
 800943c:	f040 8172 	bne.w	8009724 <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 8009440:	7b7b      	ldrb	r3, [r7, #13]
 8009442:	3b01      	subs	r3, #1
 8009444:	2b07      	cmp	r3, #7
 8009446:	f200 8153 	bhi.w	80096f0 <tud_task_ext+0x310>
 800944a:	a201      	add	r2, pc, #4	@ (adr r2, 8009450 <tud_task_ext+0x70>)
 800944c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009450:	08009471 	.word	0x08009471
 8009454:	08009481 	.word	0x08009481
 8009458:	080096a3 	.word	0x080096a3
 800945c:	08009655 	.word	0x08009655
 8009460:	0800967f 	.word	0x0800967f
 8009464:	0800948f 	.word	0x0800948f
 8009468:	0800953f 	.word	0x0800953f
 800946c:	08009693 	.word	0x08009693
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 8009470:	7b3b      	ldrb	r3, [r7, #12]
 8009472:	4618      	mov	r0, r3
 8009474:	f7ff ffa4 	bl	80093c0 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 8009478:	7c3a      	ldrb	r2, [r7, #16]
 800947a:	4b97      	ldr	r3, [pc, #604]	@ (80096d8 <tud_task_ext+0x2f8>)
 800947c:	709a      	strb	r2, [r3, #2]
        break;
 800947e:	e14e      	b.n	800971e <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 8009480:	7b3b      	ldrb	r3, [r7, #12]
 8009482:	4618      	mov	r0, r3
 8009484:	f7ff ff9c 	bl	80093c0 <usbd_reset>
        tud_umount_cb();
 8009488:	f7ff fdc7 	bl	800901a <tud_umount_cb>
        break;
 800948c:	e147      	b.n	800971e <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 800948e:	4b93      	ldr	r3, [pc, #588]	@ (80096dc <tud_task_ext+0x2fc>)
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	b2db      	uxtb	r3, r3
 8009494:	2b00      	cmp	r3, #0
 8009496:	d10a      	bne.n	80094ae <tud_task_ext+0xce>
 8009498:	4b91      	ldr	r3, [pc, #580]	@ (80096e0 <tud_task_ext+0x300>)
 800949a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800949c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f003 0301 	and.w	r3, r3, #1
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	f000 813f 	beq.w	8009728 <tud_task_ext+0x348>
 80094aa:	be00      	bkpt	0x0000
 80094ac:	e13c      	b.n	8009728 <tud_task_ext+0x348>
        _usbd_queued_setup--;
 80094ae:	4b8b      	ldr	r3, [pc, #556]	@ (80096dc <tud_task_ext+0x2fc>)
 80094b0:	781b      	ldrb	r3, [r3, #0]
 80094b2:	b2db      	uxtb	r3, r3
 80094b4:	3b01      	subs	r3, #1
 80094b6:	b2da      	uxtb	r2, r3
 80094b8:	4b88      	ldr	r3, [pc, #544]	@ (80096dc <tud_task_ext+0x2fc>)
 80094ba:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 80094bc:	4b87      	ldr	r3, [pc, #540]	@ (80096dc <tud_task_ext+0x2fc>)
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	b2db      	uxtb	r3, r3
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	f040 811e 	bne.w	8009704 <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 80094c8:	4a83      	ldr	r2, [pc, #524]	@ (80096d8 <tud_task_ext+0x2f8>)
 80094ca:	7813      	ldrb	r3, [r2, #0]
 80094cc:	f043 0301 	orr.w	r3, r3, #1
 80094d0:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 80094d2:	4a81      	ldr	r2, [pc, #516]	@ (80096d8 <tud_task_ext+0x2f8>)
 80094d4:	f892 3020 	ldrb.w	r3, [r2, #32]
 80094d8:	f023 0301 	bic.w	r3, r3, #1
 80094dc:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 80094e0:	4a7d      	ldr	r2, [pc, #500]	@ (80096d8 <tud_task_ext+0x2f8>)
 80094e2:	f892 3020 	ldrb.w	r3, [r2, #32]
 80094e6:	f023 0304 	bic.w	r3, r3, #4
 80094ea:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 80094ee:	4a7a      	ldr	r2, [pc, #488]	@ (80096d8 <tud_task_ext+0x2f8>)
 80094f0:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 80094f4:	f023 0301 	bic.w	r3, r3, #1
 80094f8:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 80094fc:	4a76      	ldr	r2, [pc, #472]	@ (80096d8 <tud_task_ext+0x2f8>)
 80094fe:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 8009502:	f023 0304 	bic.w	r3, r3, #4
 8009506:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 800950a:	7b3a      	ldrb	r2, [r7, #12]
 800950c:	f107 030c 	add.w	r3, r7, #12
 8009510:	3304      	adds	r3, #4
 8009512:	4619      	mov	r1, r3
 8009514:	4610      	mov	r0, r2
 8009516:	f000 f927 	bl	8009768 <process_control_request>
 800951a:	4603      	mov	r3, r0
 800951c:	f083 0301 	eor.w	r3, r3, #1
 8009520:	b2db      	uxtb	r3, r3
 8009522:	2b00      	cmp	r3, #0
 8009524:	f000 80f0 	beq.w	8009708 <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 8009528:	7b3b      	ldrb	r3, [r7, #12]
 800952a:	2100      	movs	r1, #0
 800952c:	4618      	mov	r0, r3
 800952e:	f002 fe07 	bl	800c140 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 8009532:	7b3b      	ldrb	r3, [r7, #12]
 8009534:	2180      	movs	r1, #128	@ 0x80
 8009536:	4618      	mov	r0, r3
 8009538:	f002 fe02 	bl	800c140 <dcd_edpt_stall>
        }
        break;
 800953c:	e0e4      	b.n	8009708 <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 800953e:	7c3b      	ldrb	r3, [r7, #16]
 8009540:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009544:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009548:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800954c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009550:	f003 030f 	and.w	r3, r3, #15
 8009554:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 8009556:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800955a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800955e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009562:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009566:	09db      	lsrs	r3, r3, #7
 8009568:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800956a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800956e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8009572:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8009576:	4958      	ldr	r1, [pc, #352]	@ (80096d8 <tud_task_ext+0x2f8>)
 8009578:	0052      	lsls	r2, r2, #1
 800957a:	440a      	add	r2, r1
 800957c:	4413      	add	r3, r2
 800957e:	f103 0220 	add.w	r2, r3, #32
 8009582:	7813      	ldrb	r3, [r2, #0]
 8009584:	f023 0301 	bic.w	r3, r3, #1
 8009588:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800958a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800958e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8009592:	4951      	ldr	r1, [pc, #324]	@ (80096d8 <tud_task_ext+0x2f8>)
 8009594:	0052      	lsls	r2, r2, #1
 8009596:	440a      	add	r2, r1
 8009598:	4413      	add	r3, r2
 800959a:	f103 0220 	add.w	r2, r3, #32
 800959e:	7813      	ldrb	r3, [r2, #0]
 80095a0:	f023 0304 	bic.w	r3, r3, #4
 80095a4:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 80095a6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d107      	bne.n	80095be <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 80095ae:	7b38      	ldrb	r0, [r7, #12]
 80095b0:	7c7a      	ldrb	r2, [r7, #17]
 80095b2:	697b      	ldr	r3, [r7, #20]
 80095b4:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 80095b8:	f001 fd1a 	bl	800aff0 <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 80095bc:	e0af      	b.n	800971e <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 80095be:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80095c2:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80095c6:	4944      	ldr	r1, [pc, #272]	@ (80096d8 <tud_task_ext+0x2f8>)
 80095c8:	0052      	lsls	r2, r2, #1
 80095ca:	440a      	add	r2, r1
 80095cc:	4413      	add	r3, r2
 80095ce:	3314      	adds	r3, #20
 80095d0:	781b      	ldrb	r3, [r3, #0]
 80095d2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 80095d6:	2300      	movs	r3, #0
 80095d8:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 80095da:	4b42      	ldr	r3, [pc, #264]	@ (80096e4 <tud_task_ext+0x304>)
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d20a      	bcs.n	80095fc <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 80095e6:	4b40      	ldr	r3, [pc, #256]	@ (80096e8 <tud_task_ext+0x308>)
 80095e8:	6819      	ldr	r1, [r3, #0]
 80095ea:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80095ee:	4613      	mov	r3, r2
 80095f0:	00db      	lsls	r3, r3, #3
 80095f2:	4413      	add	r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	440b      	add	r3, r1
 80095f8:	623b      	str	r3, [r7, #32]
 80095fa:	e013      	b.n	8009624 <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 80095fc:	4b39      	ldr	r3, [pc, #228]	@ (80096e4 <tud_task_ext+0x304>)
 80095fe:	781b      	ldrb	r3, [r3, #0]
 8009600:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8009604:	1ad3      	subs	r3, r2, r3
 8009606:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800960a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800960e:	2b03      	cmp	r3, #3
 8009610:	d808      	bhi.n	8009624 <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 8009612:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8009616:	4613      	mov	r3, r2
 8009618:	00db      	lsls	r3, r3, #3
 800961a:	4413      	add	r3, r2
 800961c:	009b      	lsls	r3, r3, #2
 800961e:	4a33      	ldr	r2, [pc, #204]	@ (80096ec <tud_task_ext+0x30c>)
 8009620:	4413      	add	r3, r2
 8009622:	623b      	str	r3, [r7, #32]
  return driver;
 8009624:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8009626:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 8009628:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800962a:	2b00      	cmp	r3, #0
 800962c:	d109      	bne.n	8009642 <tud_task_ext+0x262>
 800962e:	4b2c      	ldr	r3, [pc, #176]	@ (80096e0 <tud_task_ext+0x300>)
 8009630:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009632:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f003 0301 	and.w	r3, r3, #1
 800963a:	2b00      	cmp	r3, #0
 800963c:	d076      	beq.n	800972c <tud_task_ext+0x34c>
 800963e:	be00      	bkpt	0x0000
 8009640:	e074      	b.n	800972c <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 8009642:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009644:	699c      	ldr	r4, [r3, #24]
 8009646:	7b38      	ldrb	r0, [r7, #12]
 8009648:	7c7a      	ldrb	r2, [r7, #17]
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8009650:	47a0      	blx	r4
        break;
 8009652:	e064      	b.n	800971e <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 8009654:	4b20      	ldr	r3, [pc, #128]	@ (80096d8 <tud_task_ext+0x2f8>)
 8009656:	781b      	ldrb	r3, [r3, #0]
 8009658:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800965c:	b2db      	uxtb	r3, r3
 800965e:	2b00      	cmp	r3, #0
 8009660:	d054      	beq.n	800970c <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 8009662:	4b1d      	ldr	r3, [pc, #116]	@ (80096d8 <tud_task_ext+0x2f8>)
 8009664:	781b      	ldrb	r3, [r3, #0]
 8009666:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800966a:	b2db      	uxtb	r3, r3
 800966c:	2b00      	cmp	r3, #0
 800966e:	bf14      	ite	ne
 8009670:	2301      	movne	r3, #1
 8009672:	2300      	moveq	r3, #0
 8009674:	b2db      	uxtb	r3, r3
 8009676:	4618      	mov	r0, r3
 8009678:	f7ff fcd6 	bl	8009028 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800967c:	e046      	b.n	800970c <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 800967e:	4b16      	ldr	r3, [pc, #88]	@ (80096d8 <tud_task_ext+0x2f8>)
 8009680:	781b      	ldrb	r3, [r3, #0]
 8009682:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009686:	b2db      	uxtb	r3, r3
 8009688:	2b00      	cmp	r3, #0
 800968a:	d041      	beq.n	8009710 <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 800968c:	f7ff fcd7 	bl	800903e <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8009690:	e03e      	b.n	8009710 <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d03d      	beq.n	8009714 <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	697a      	ldr	r2, [r7, #20]
 800969c:	4610      	mov	r0, r2
 800969e:	4798      	blx	r3
        }
        break;
 80096a0:	e038      	b.n	8009714 <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 80096a2:	4b0d      	ldr	r3, [pc, #52]	@ (80096d8 <tud_task_ext+0x2f8>)
 80096a4:	78db      	ldrb	r3, [r3, #3]
 80096a6:	b2db      	uxtb	r3, r3
 80096a8:	61fb      	str	r3, [r7, #28]
 80096aa:	2300      	movs	r3, #0
 80096ac:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80096ae:	7efb      	ldrb	r3, [r7, #27]
 80096b0:	69fa      	ldr	r2, [r7, #28]
 80096b2:	fa22 f303 	lsr.w	r3, r2, r3
 80096b6:	f003 0301 	and.w	r3, r3, #1
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	bf14      	ite	ne
 80096be:	2301      	movne	r3, #1
 80096c0:	2300      	moveq	r3, #0
 80096c2:	b2db      	uxtb	r3, r3
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d027      	beq.n	8009718 <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	4618      	mov	r0, r3
 80096cc:	f7ff fc78 	bl	8008fc0 <tud_sof_cb>
        }
      break;
 80096d0:	e022      	b.n	8009718 <tud_task_ext+0x338>
 80096d2:	bf00      	nop
 80096d4:	20011234 	.word	0x20011234
 80096d8:	2001113c 	.word	0x2001113c
 80096dc:	20011168 	.word	0x20011168
 80096e0:	e000edf0 	.word	0xe000edf0
 80096e4:	20011170 	.word	0x20011170
 80096e8:	2001116c 	.word	0x2001116c
 80096ec:	0800ecd0 	.word	0x0800ecd0

      default:
        TU_BREAKPOINT();
 80096f0:	4b10      	ldr	r3, [pc, #64]	@ (8009734 <tud_task_ext+0x354>)
 80096f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80096f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f003 0301 	and.w	r3, r3, #1
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d00d      	beq.n	800971c <tud_task_ext+0x33c>
 8009700:	be00      	bkpt	0x0000
        break;
 8009702:	e00b      	b.n	800971c <tud_task_ext+0x33c>
          break;
 8009704:	bf00      	nop
 8009706:	e67a      	b.n	80093fe <tud_task_ext+0x1e>
        break;
 8009708:	bf00      	nop
 800970a:	e678      	b.n	80093fe <tud_task_ext+0x1e>
        break;
 800970c:	bf00      	nop
 800970e:	e676      	b.n	80093fe <tud_task_ext+0x1e>
        break;
 8009710:	bf00      	nop
 8009712:	e674      	b.n	80093fe <tud_task_ext+0x1e>
        break;
 8009714:	bf00      	nop
 8009716:	e672      	b.n	80093fe <tud_task_ext+0x1e>
      break;
 8009718:	bf00      	nop
 800971a:	e670      	b.n	80093fe <tud_task_ext+0x1e>
        break;
 800971c:	bf00      	nop
  while (1) {
 800971e:	e66e      	b.n	80093fe <tud_task_ext+0x1e>
    return;
 8009720:	bf00      	nop
 8009722:	e004      	b.n	800972e <tud_task_ext+0x34e>
      return;
 8009724:	bf00      	nop
 8009726:	e002      	b.n	800972e <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 8009728:	bf00      	nop
 800972a:	e000      	b.n	800972e <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 800972c:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 800972e:	374c      	adds	r7, #76	@ 0x4c
 8009730:	46bd      	mov	sp, r7
 8009732:	bd90      	pop	{r4, r7, pc}
 8009734:	e000edf0 	.word	0xe000edf0

08009738 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af00      	add	r7, sp, #0
 800973e:	4603      	mov	r3, r0
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	607a      	str	r2, [r7, #4]
 8009744:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	695b      	ldr	r3, [r3, #20]
 800974a:	4618      	mov	r0, r3
 800974c:	f001 fc26 	bl	800af9c <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	695b      	ldr	r3, [r3, #20]
 8009754:	7bf8      	ldrb	r0, [r7, #15]
 8009756:	687a      	ldr	r2, [r7, #4]
 8009758:	2101      	movs	r1, #1
 800975a:	4798      	blx	r3
 800975c:	4603      	mov	r3, r0
}
 800975e:	4618      	mov	r0, r3
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}
	...

08009768 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 8009768:	b580      	push	{r7, lr}
 800976a:	b09a      	sub	sp, #104	@ 0x68
 800976c:	af00      	add	r7, sp, #0
 800976e:	4603      	mov	r3, r0
 8009770:	6039      	str	r1, [r7, #0]
 8009772:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 8009774:	2000      	movs	r0, #0
 8009776:	f001 fc11 	bl	800af9c <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	781b      	ldrb	r3, [r3, #0]
 800977e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009782:	b2db      	uxtb	r3, r3
 8009784:	2b60      	cmp	r3, #96	@ 0x60
 8009786:	d10a      	bne.n	800979e <process_control_request+0x36>
 8009788:	4ba8      	ldr	r3, [pc, #672]	@ (8009a2c <process_control_request+0x2c4>)
 800978a:	633b      	str	r3, [r7, #48]	@ 0x30
 800978c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f003 0301 	and.w	r3, r3, #1
 8009794:	2b00      	cmp	r3, #0
 8009796:	d000      	beq.n	800979a <process_control_request+0x32>
 8009798:	be00      	bkpt	0x0000
 800979a:	2300      	movs	r3, #0
 800979c:	e2cf      	b.n	8009d3e <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	781b      	ldrb	r3, [r3, #0]
 80097a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	2b40      	cmp	r3, #64	@ 0x40
 80097aa:	d10a      	bne.n	80097c2 <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 80097ac:	48a0      	ldr	r0, [pc, #640]	@ (8009a30 <process_control_request+0x2c8>)
 80097ae:	f001 fbf5 	bl	800af9c <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 80097b2:	79fb      	ldrb	r3, [r7, #7]
 80097b4:	683a      	ldr	r2, [r7, #0]
 80097b6:	2101      	movs	r1, #1
 80097b8:	4618      	mov	r0, r3
 80097ba:	f7ff fc47 	bl	800904c <tud_vendor_control_xfer_cb>
 80097be:	4603      	mov	r3, r0
 80097c0:	e2bd      	b.n	8009d3e <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	781b      	ldrb	r3, [r3, #0]
 80097c6:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	2b02      	cmp	r3, #2
 80097ce:	f000 81d5 	beq.w	8009b7c <process_control_request+0x414>
 80097d2:	2b02      	cmp	r3, #2
 80097d4:	f300 82a6 	bgt.w	8009d24 <process_control_request+0x5bc>
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d003      	beq.n	80097e4 <process_control_request+0x7c>
 80097dc:	2b01      	cmp	r3, #1
 80097de:	f000 8157 	beq.w	8009a90 <process_control_request+0x328>
 80097e2:	e29f      	b.n	8009d24 <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	781b      	ldrb	r3, [r3, #0]
 80097e8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	2b20      	cmp	r3, #32
 80097f0:	d14a      	bne.n	8009888 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	889b      	ldrh	r3, [r3, #4]
 80097f6:	b29b      	uxth	r3, r3
 80097f8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80097fa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8009802:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009806:	2b0f      	cmp	r3, #15
 8009808:	d901      	bls.n	800980e <process_control_request+0xa6>
 800980a:	2300      	movs	r3, #0
 800980c:	e297      	b.n	8009d3e <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800980e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009812:	4a88      	ldr	r2, [pc, #544]	@ (8009a34 <process_control_request+0x2cc>)
 8009814:	4413      	add	r3, r2
 8009816:	791b      	ldrb	r3, [r3, #4]
 8009818:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 800981c:	2300      	movs	r3, #0
 800981e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 8009820:	4b85      	ldr	r3, [pc, #532]	@ (8009a38 <process_control_request+0x2d0>)
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8009828:	429a      	cmp	r2, r3
 800982a:	d20a      	bcs.n	8009842 <process_control_request+0xda>
    driver = &_app_driver[drvid];
 800982c:	4b83      	ldr	r3, [pc, #524]	@ (8009a3c <process_control_request+0x2d4>)
 800982e:	6819      	ldr	r1, [r3, #0]
 8009830:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8009834:	4613      	mov	r3, r2
 8009836:	00db      	lsls	r3, r3, #3
 8009838:	4413      	add	r3, r2
 800983a:	009b      	lsls	r3, r3, #2
 800983c:	440b      	add	r3, r1
 800983e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009840:	e013      	b.n	800986a <process_control_request+0x102>
    drvid -= _app_driver_count;
 8009842:	4b7d      	ldr	r3, [pc, #500]	@ (8009a38 <process_control_request+0x2d0>)
 8009844:	781b      	ldrb	r3, [r3, #0]
 8009846:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800984a:	1ad3      	subs	r3, r2, r3
 800984c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009850:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8009854:	2b03      	cmp	r3, #3
 8009856:	d808      	bhi.n	800986a <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 8009858:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800985c:	4613      	mov	r3, r2
 800985e:	00db      	lsls	r3, r3, #3
 8009860:	4413      	add	r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	4a76      	ldr	r2, [pc, #472]	@ (8009a40 <process_control_request+0x2d8>)
 8009866:	4413      	add	r3, r2
 8009868:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 800986a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800986c:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 800986e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009870:	2b00      	cmp	r3, #0
 8009872:	d101      	bne.n	8009878 <process_control_request+0x110>
 8009874:	2300      	movs	r3, #0
 8009876:	e262      	b.n	8009d3e <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 8009878:	79fb      	ldrb	r3, [r7, #7]
 800987a:	683a      	ldr	r2, [r7, #0]
 800987c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800987e:	4618      	mov	r0, r3
 8009880:	f7ff ff5a 	bl	8009738 <invoke_class_control>
 8009884:	4603      	mov	r3, r0
 8009886:	e25a      	b.n	8009d3e <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	781b      	ldrb	r3, [r3, #0]
 800988c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009890:	b2db      	uxtb	r3, r3
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00a      	beq.n	80098ac <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 8009896:	4b65      	ldr	r3, [pc, #404]	@ (8009a2c <process_control_request+0x2c4>)
 8009898:	643b      	str	r3, [r7, #64]	@ 0x40
 800989a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f003 0301 	and.w	r3, r3, #1
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d000      	beq.n	80098a8 <process_control_request+0x140>
 80098a6:	be00      	bkpt	0x0000
        return false;
 80098a8:	2300      	movs	r3, #0
 80098aa:	e248      	b.n	8009d3e <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	785b      	ldrb	r3, [r3, #1]
 80098b0:	2b09      	cmp	r3, #9
 80098b2:	f200 80e0 	bhi.w	8009a76 <process_control_request+0x30e>
 80098b6:	a201      	add	r2, pc, #4	@ (adr r2, 80098bc <process_control_request+0x154>)
 80098b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098bc:	08009a45 	.word	0x08009a45
 80098c0:	08009a09 	.word	0x08009a09
 80098c4:	08009a77 	.word	0x08009a77
 80098c8:	080099e3 	.word	0x080099e3
 80098cc:	08009a77 	.word	0x08009a77
 80098d0:	080098e5 	.word	0x080098e5
 80098d4:	080099c9 	.word	0x080099c9
 80098d8:	08009a77 	.word	0x08009a77
 80098dc:	08009909 	.word	0x08009909
 80098e0:	08009921 	.word	0x08009921
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 80098e4:	6838      	ldr	r0, [r7, #0]
 80098e6:	f001 fb69 	bl	800afbc <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	885b      	ldrh	r3, [r3, #2]
 80098ee:	b29b      	uxth	r3, r3
 80098f0:	b2da      	uxtb	r2, r3
 80098f2:	79fb      	ldrb	r3, [r7, #7]
 80098f4:	4611      	mov	r1, r2
 80098f6:	4618      	mov	r0, r3
 80098f8:	f002 f9ea 	bl	800bcd0 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 80098fc:	4a4d      	ldr	r2, [pc, #308]	@ (8009a34 <process_control_request+0x2cc>)
 80098fe:	7813      	ldrb	r3, [r2, #0]
 8009900:	f043 0302 	orr.w	r3, r3, #2
 8009904:	7013      	strb	r3, [r2, #0]
        break;
 8009906:	e0c2      	b.n	8009a8e <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 8009908:	4b4a      	ldr	r3, [pc, #296]	@ (8009a34 <process_control_request+0x2cc>)
 800990a:	785b      	ldrb	r3, [r3, #1]
 800990c:	b2db      	uxtb	r3, r3
 800990e:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 8009910:	f107 0213 	add.w	r2, r7, #19
 8009914:	79f8      	ldrb	r0, [r7, #7]
 8009916:	2301      	movs	r3, #1
 8009918:	6839      	ldr	r1, [r7, #0]
 800991a:	f001 fac3 	bl	800aea4 <tud_control_xfer>
        }
        break;
 800991e:	e0b6      	b.n	8009a8e <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	885b      	ldrh	r3, [r3, #2]
 8009924:	b29b      	uxth	r3, r3
 8009926:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 800992a:	4b42      	ldr	r3, [pc, #264]	@ (8009a34 <process_control_request+0x2cc>)
 800992c:	785b      	ldrb	r3, [r3, #1]
 800992e:	b2db      	uxtb	r3, r3
 8009930:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8009934:	429a      	cmp	r2, r3
 8009936:	d041      	beq.n	80099bc <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 8009938:	4b3e      	ldr	r3, [pc, #248]	@ (8009a34 <process_control_request+0x2cc>)
 800993a:	785b      	ldrb	r3, [r3, #1]
 800993c:	b2db      	uxtb	r3, r3
 800993e:	2b00      	cmp	r3, #0
 8009940:	d014      	beq.n	800996c <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 8009942:	79fb      	ldrb	r3, [r7, #7]
 8009944:	2100      	movs	r1, #0
 8009946:	4618      	mov	r0, r3
 8009948:	f002 fa40 	bl	800bdcc <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 800994c:	79fb      	ldrb	r3, [r7, #7]
 800994e:	4618      	mov	r0, r3
 8009950:	f002 faa4 	bl	800be9c <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 8009954:	4b37      	ldr	r3, [pc, #220]	@ (8009a34 <process_control_request+0x2cc>)
 8009956:	789b      	ldrb	r3, [r3, #2]
 8009958:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 800995c:	79fb      	ldrb	r3, [r7, #7]
 800995e:	4618      	mov	r0, r3
 8009960:	f7ff fcc2 	bl	80092e8 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 8009964:	4a33      	ldr	r2, [pc, #204]	@ (8009a34 <process_control_request+0x2cc>)
 8009966:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800996a:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 800996c:	4a31      	ldr	r2, [pc, #196]	@ (8009a34 <process_control_request+0x2cc>)
 800996e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009972:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 8009974:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009978:	2b00      	cmp	r3, #0
 800997a:	d102      	bne.n	8009982 <process_control_request+0x21a>
              tud_umount_cb();
 800997c:	f7ff fb4d 	bl	800901a <tud_umount_cb>
 8009980:	e01c      	b.n	80099bc <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 8009982:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8009986:	79fb      	ldrb	r3, [r7, #7]
 8009988:	4611      	mov	r1, r2
 800998a:	4618      	mov	r0, r3
 800998c:	f000 f9e0 	bl	8009d50 <process_set_config>
 8009990:	4603      	mov	r3, r0
 8009992:	f083 0301 	eor.w	r3, r3, #1
 8009996:	b2db      	uxtb	r3, r3
 8009998:	2b00      	cmp	r3, #0
 800999a:	d00d      	beq.n	80099b8 <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 800999c:	4b25      	ldr	r3, [pc, #148]	@ (8009a34 <process_control_request+0x2cc>)
 800999e:	2200      	movs	r2, #0
 80099a0:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 80099a2:	4b22      	ldr	r3, [pc, #136]	@ (8009a2c <process_control_request+0x2c4>)
 80099a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80099a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f003 0301 	and.w	r3, r3, #1
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d000      	beq.n	80099b4 <process_control_request+0x24c>
 80099b2:	be00      	bkpt	0x0000
 80099b4:	2300      	movs	r3, #0
 80099b6:	e1c2      	b.n	8009d3e <process_control_request+0x5d6>
              }
              tud_mount_cb();
 80099b8:	f7ff fb28 	bl	800900c <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 80099bc:	79fb      	ldrb	r3, [r7, #7]
 80099be:	6839      	ldr	r1, [r7, #0]
 80099c0:	4618      	mov	r0, r3
 80099c2:	f001 f9eb 	bl	800ad9c <tud_control_status>
        }
        break;
 80099c6:	e062      	b.n	8009a8e <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 80099c8:	79fb      	ldrb	r3, [r7, #7]
 80099ca:	6839      	ldr	r1, [r7, #0]
 80099cc:	4618      	mov	r0, r3
 80099ce:	f000 fafb 	bl	8009fc8 <process_get_descriptor>
 80099d2:	4603      	mov	r3, r0
 80099d4:	f083 0301 	eor.w	r3, r3, #1
 80099d8:	b2db      	uxtb	r3, r3
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d056      	beq.n	8009a8c <process_control_request+0x324>
 80099de:	2300      	movs	r3, #0
 80099e0:	e1ad      	b.n	8009d3e <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	885b      	ldrh	r3, [r3, #2]
 80099e6:	b29b      	uxth	r3, r3
 80099e8:	2b01      	cmp	r3, #1
 80099ea:	d10b      	bne.n	8009a04 <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 80099ec:	4a11      	ldr	r2, [pc, #68]	@ (8009a34 <process_control_request+0x2cc>)
 80099ee:	7813      	ldrb	r3, [r2, #0]
 80099f0:	f043 0308 	orr.w	r3, r3, #8
 80099f4:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 80099f6:	79fb      	ldrb	r3, [r7, #7]
 80099f8:	6839      	ldr	r1, [r7, #0]
 80099fa:	4618      	mov	r0, r3
 80099fc:	f001 f9ce 	bl	800ad9c <tud_control_status>
              break;
 8009a00:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 8009a02:	e044      	b.n	8009a8e <process_control_request+0x326>
            default: return false;
 8009a04:	2300      	movs	r3, #0
 8009a06:	e19a      	b.n	8009d3e <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	885b      	ldrh	r3, [r3, #2]
 8009a0c:	b29b      	uxth	r3, r3
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	d001      	beq.n	8009a16 <process_control_request+0x2ae>
 8009a12:	2300      	movs	r3, #0
 8009a14:	e193      	b.n	8009d3e <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 8009a16:	4a07      	ldr	r2, [pc, #28]	@ (8009a34 <process_control_request+0x2cc>)
 8009a18:	7813      	ldrb	r3, [r2, #0]
 8009a1a:	f023 0308 	bic.w	r3, r3, #8
 8009a1e:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 8009a20:	79fb      	ldrb	r3, [r7, #7]
 8009a22:	6839      	ldr	r1, [r7, #0]
 8009a24:	4618      	mov	r0, r3
 8009a26:	f001 f9b9 	bl	800ad9c <tud_control_status>
          break;
 8009a2a:	e030      	b.n	8009a8e <process_control_request+0x326>
 8009a2c:	e000edf0 	.word	0xe000edf0
 8009a30:	0800904d 	.word	0x0800904d
 8009a34:	2001113c 	.word	0x2001113c
 8009a38:	20011170 	.word	0x20011170
 8009a3c:	2001116c 	.word	0x2001116c
 8009a40:	0800ecd0 	.word	0x0800ecd0

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 8009a44:	4b9b      	ldr	r3, [pc, #620]	@ (8009cb4 <process_control_request+0x54c>)
 8009a46:	781b      	ldrb	r3, [r3, #0]
 8009a48:	095b      	lsrs	r3, r3, #5
 8009a4a:	b2db      	uxtb	r3, r3
 8009a4c:	f003 0301 	and.w	r3, r3, #1
 8009a50:	b29a      	uxth	r2, r3
 8009a52:	4b98      	ldr	r3, [pc, #608]	@ (8009cb4 <process_control_request+0x54c>)
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	089b      	lsrs	r3, r3, #2
 8009a58:	b2db      	uxtb	r3, r3
 8009a5a:	f003 0302 	and.w	r3, r3, #2
 8009a5e:	b29b      	uxth	r3, r3
 8009a60:	4313      	orrs	r3, r2
 8009a62:	b29b      	uxth	r3, r3
 8009a64:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 8009a66:	f107 0210 	add.w	r2, r7, #16
 8009a6a:	79f8      	ldrb	r0, [r7, #7]
 8009a6c:	2302      	movs	r3, #2
 8009a6e:	6839      	ldr	r1, [r7, #0]
 8009a70:	f001 fa18 	bl	800aea4 <tud_control_xfer>
          break;
 8009a74:	e00b      	b.n	8009a8e <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 8009a76:	4b90      	ldr	r3, [pc, #576]	@ (8009cb8 <process_control_request+0x550>)
 8009a78:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f003 0301 	and.w	r3, r3, #1
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d000      	beq.n	8009a88 <process_control_request+0x320>
 8009a86:	be00      	bkpt	0x0000
 8009a88:	2300      	movs	r3, #0
 8009a8a:	e158      	b.n	8009d3e <process_control_request+0x5d6>
        break;
 8009a8c:	bf00      	nop
      }
    break;
 8009a8e:	e155      	b.n	8009d3c <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	889b      	ldrh	r3, [r3, #4]
 8009a94:	b29b      	uxth	r3, r3
 8009a96:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8009a98:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8009aa0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009aa4:	2b0f      	cmp	r3, #15
 8009aa6:	d901      	bls.n	8009aac <process_control_request+0x344>
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	e148      	b.n	8009d3e <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8009aac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009ab0:	4a80      	ldr	r2, [pc, #512]	@ (8009cb4 <process_control_request+0x54c>)
 8009ab2:	4413      	add	r3, r2
 8009ab4:	791b      	ldrb	r3, [r3, #4]
 8009ab6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 8009aba:	2300      	movs	r3, #0
 8009abc:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8009abe:	4b7f      	ldr	r3, [pc, #508]	@ (8009cbc <process_control_request+0x554>)
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d20a      	bcs.n	8009ae0 <process_control_request+0x378>
    driver = &_app_driver[drvid];
 8009aca:	4b7d      	ldr	r3, [pc, #500]	@ (8009cc0 <process_control_request+0x558>)
 8009acc:	6819      	ldr	r1, [r3, #0]
 8009ace:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8009ad2:	4613      	mov	r3, r2
 8009ad4:	00db      	lsls	r3, r3, #3
 8009ad6:	4413      	add	r3, r2
 8009ad8:	009b      	lsls	r3, r3, #2
 8009ada:	440b      	add	r3, r1
 8009adc:	623b      	str	r3, [r7, #32]
 8009ade:	e013      	b.n	8009b08 <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 8009ae0:	4b76      	ldr	r3, [pc, #472]	@ (8009cbc <process_control_request+0x554>)
 8009ae2:	781b      	ldrb	r3, [r3, #0]
 8009ae4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8009ae8:	1ad3      	subs	r3, r2, r3
 8009aea:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009aee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009af2:	2b03      	cmp	r3, #3
 8009af4:	d808      	bhi.n	8009b08 <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 8009af6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8009afa:	4613      	mov	r3, r2
 8009afc:	00db      	lsls	r3, r3, #3
 8009afe:	4413      	add	r3, r2
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	4a70      	ldr	r2, [pc, #448]	@ (8009cc4 <process_control_request+0x55c>)
 8009b04:	4413      	add	r3, r2
 8009b06:	623b      	str	r3, [r7, #32]
  return driver;
 8009b08:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8009b0a:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 8009b0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d101      	bne.n	8009b16 <process_control_request+0x3ae>
 8009b12:	2300      	movs	r3, #0
 8009b14:	e113      	b.n	8009d3e <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 8009b16:	79fb      	ldrb	r3, [r7, #7]
 8009b18:	683a      	ldr	r2, [r7, #0]
 8009b1a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f7ff fe0b 	bl	8009738 <invoke_class_control>
 8009b22:	4603      	mov	r3, r0
 8009b24:	f083 0301 	eor.w	r3, r3, #1
 8009b28:	b2db      	uxtb	r3, r3
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	f000 8105 	beq.w	8009d3a <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	781b      	ldrb	r3, [r3, #0]
 8009b34:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009b38:	b2db      	uxtb	r3, r3
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d001      	beq.n	8009b42 <process_control_request+0x3da>
 8009b3e:	2300      	movs	r3, #0
 8009b40:	e0fd      	b.n	8009d3e <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 8009b42:	2000      	movs	r0, #0
 8009b44:	f001 fa2a 	bl	800af9c <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	785b      	ldrb	r3, [r3, #1]
 8009b4c:	2b0a      	cmp	r3, #10
 8009b4e:	d002      	beq.n	8009b56 <process_control_request+0x3ee>
 8009b50:	2b0b      	cmp	r3, #11
 8009b52:	d00a      	beq.n	8009b6a <process_control_request+0x402>
 8009b54:	e00f      	b.n	8009b76 <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 8009b56:	2300      	movs	r3, #0
 8009b58:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 8009b5a:	f107 020f 	add.w	r2, r7, #15
 8009b5e:	79f8      	ldrb	r0, [r7, #7]
 8009b60:	2301      	movs	r3, #1
 8009b62:	6839      	ldr	r1, [r7, #0]
 8009b64:	f001 f99e 	bl	800aea4 <tud_control_xfer>
            break;
 8009b68:	e007      	b.n	8009b7a <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 8009b6a:	79fb      	ldrb	r3, [r7, #7]
 8009b6c:	6839      	ldr	r1, [r7, #0]
 8009b6e:	4618      	mov	r0, r3
 8009b70:	f001 f914 	bl	800ad9c <tud_control_status>
            break;
 8009b74:	e001      	b.n	8009b7a <process_control_request+0x412>

          default: return false;
 8009b76:	2300      	movs	r3, #0
 8009b78:	e0e1      	b.n	8009d3e <process_control_request+0x5d6>
        }
      }
      break;
 8009b7a:	e0de      	b.n	8009d3a <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	889b      	ldrh	r3, [r3, #4]
 8009b80:	b29b      	uxth	r3, r3
 8009b82:	83bb      	strh	r3, [r7, #28]
 8009b84:	8bbb      	ldrh	r3, [r7, #28]
 8009b86:	b2db      	uxtb	r3, r3
 8009b88:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8009b8c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009b90:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009b92:	7fbb      	ldrb	r3, [r7, #30]
 8009b94:	f003 030f 	and.w	r3, r3, #15
 8009b98:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 8009b9a:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8009b9e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009ba2:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009ba4:	7ffb      	ldrb	r3, [r7, #31]
 8009ba6:	09db      	lsrs	r3, r3, #7
 8009ba8:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 8009baa:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 8009bae:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8009bb2:	2b05      	cmp	r3, #5
 8009bb4:	d90a      	bls.n	8009bcc <process_control_request+0x464>
 8009bb6:	4b40      	ldr	r3, [pc, #256]	@ (8009cb8 <process_control_request+0x550>)
 8009bb8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009bba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f003 0301 	and.w	r3, r3, #1
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d000      	beq.n	8009bc8 <process_control_request+0x460>
 8009bc6:	be00      	bkpt	0x0000
 8009bc8:	2300      	movs	r3, #0
 8009bca:	e0b8      	b.n	8009d3e <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8009bcc:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8009bd0:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8009bd4:	4937      	ldr	r1, [pc, #220]	@ (8009cb4 <process_control_request+0x54c>)
 8009bd6:	0052      	lsls	r2, r2, #1
 8009bd8:	440a      	add	r2, r1
 8009bda:	4413      	add	r3, r2
 8009bdc:	3314      	adds	r3, #20
 8009bde:	781b      	ldrb	r3, [r3, #0]
 8009be0:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 8009be2:	2300      	movs	r3, #0
 8009be4:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 8009be6:	4b35      	ldr	r3, [pc, #212]	@ (8009cbc <process_control_request+0x554>)
 8009be8:	781b      	ldrb	r3, [r3, #0]
 8009bea:	7efa      	ldrb	r2, [r7, #27]
 8009bec:	429a      	cmp	r2, r3
 8009bee:	d209      	bcs.n	8009c04 <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 8009bf0:	4b33      	ldr	r3, [pc, #204]	@ (8009cc0 <process_control_request+0x558>)
 8009bf2:	6819      	ldr	r1, [r3, #0]
 8009bf4:	7efa      	ldrb	r2, [r7, #27]
 8009bf6:	4613      	mov	r3, r2
 8009bf8:	00db      	lsls	r3, r3, #3
 8009bfa:	4413      	add	r3, r2
 8009bfc:	009b      	lsls	r3, r3, #2
 8009bfe:	440b      	add	r3, r1
 8009c00:	617b      	str	r3, [r7, #20]
 8009c02:	e00f      	b.n	8009c24 <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 8009c04:	4b2d      	ldr	r3, [pc, #180]	@ (8009cbc <process_control_request+0x554>)
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	7efa      	ldrb	r2, [r7, #27]
 8009c0a:	1ad3      	subs	r3, r2, r3
 8009c0c:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009c0e:	7efb      	ldrb	r3, [r7, #27]
 8009c10:	2b03      	cmp	r3, #3
 8009c12:	d807      	bhi.n	8009c24 <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 8009c14:	7efa      	ldrb	r2, [r7, #27]
 8009c16:	4613      	mov	r3, r2
 8009c18:	00db      	lsls	r3, r3, #3
 8009c1a:	4413      	add	r3, r2
 8009c1c:	009b      	lsls	r3, r3, #2
 8009c1e:	4a29      	ldr	r2, [pc, #164]	@ (8009cc4 <process_control_request+0x55c>)
 8009c20:	4413      	add	r3, r2
 8009c22:	617b      	str	r3, [r7, #20]
  return driver;
 8009c24:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8009c26:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	781b      	ldrb	r3, [r3, #0]
 8009c2c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d00c      	beq.n	8009c50 <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 8009c36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d101      	bne.n	8009c40 <process_control_request+0x4d8>
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	e07e      	b.n	8009d3e <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 8009c40:	79fb      	ldrb	r3, [r7, #7]
 8009c42:	683a      	ldr	r2, [r7, #0]
 8009c44:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8009c46:	4618      	mov	r0, r3
 8009c48:	f7ff fd76 	bl	8009738 <invoke_class_control>
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	e076      	b.n	8009d3e <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	785b      	ldrb	r3, [r3, #1]
 8009c54:	2b03      	cmp	r3, #3
 8009c56:	d01c      	beq.n	8009c92 <process_control_request+0x52a>
 8009c58:	2b03      	cmp	r3, #3
 8009c5a:	dc56      	bgt.n	8009d0a <process_control_request+0x5a2>
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d002      	beq.n	8009c66 <process_control_request+0x4fe>
 8009c60:	2b01      	cmp	r3, #1
 8009c62:	d016      	beq.n	8009c92 <process_control_request+0x52a>
 8009c64:	e051      	b.n	8009d0a <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 8009c66:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8009c6a:	79fb      	ldrb	r3, [r7, #7]
 8009c6c:	4611      	mov	r1, r2
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f001 f83c 	bl	800acec <usbd_edpt_stalled>
 8009c74:	4603      	mov	r3, r0
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d001      	beq.n	8009c7e <process_control_request+0x516>
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	e000      	b.n	8009c80 <process_control_request+0x518>
 8009c7e:	2300      	movs	r3, #0
 8009c80:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 8009c82:	f107 020c 	add.w	r2, r7, #12
 8009c86:	79f8      	ldrb	r0, [r7, #7]
 8009c88:	2302      	movs	r3, #2
 8009c8a:	6839      	ldr	r1, [r7, #0]
 8009c8c:	f001 f90a 	bl	800aea4 <tud_control_xfer>
          }
          break;
 8009c90:	e047      	b.n	8009d22 <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	885b      	ldrh	r3, [r3, #2]
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d11c      	bne.n	8009cd6 <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	785b      	ldrb	r3, [r3, #1]
 8009ca0:	2b01      	cmp	r3, #1
 8009ca2:	d111      	bne.n	8009cc8 <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 8009ca4:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8009ca8:	79fb      	ldrb	r3, [r7, #7]
 8009caa:	4611      	mov	r1, r2
 8009cac:	4618      	mov	r0, r3
 8009cae:	f000 ffdf 	bl	800ac70 <usbd_edpt_clear_stall>
 8009cb2:	e010      	b.n	8009cd6 <process_control_request+0x56e>
 8009cb4:	2001113c 	.word	0x2001113c
 8009cb8:	e000edf0 	.word	0xe000edf0
 8009cbc:	20011170 	.word	0x20011170
 8009cc0:	2001116c 	.word	0x2001116c
 8009cc4:	0800ecd0 	.word	0x0800ecd0
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 8009cc8:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8009ccc:	79fb      	ldrb	r3, [r7, #7]
 8009cce:	4611      	mov	r1, r2
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f000 ff8f 	bl	800abf4 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 8009cd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d021      	beq.n	8009d20 <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 8009cdc:	79fb      	ldrb	r3, [r7, #7]
 8009cde:	683a      	ldr	r2, [r7, #0]
 8009ce0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f7ff fd28 	bl	8009738 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 8009ce8:	2000      	movs	r0, #0
 8009cea:	f001 f957 	bl	800af9c <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 8009cee:	4b16      	ldr	r3, [pc, #88]	@ (8009d48 <process_control_request+0x5e0>)
 8009cf0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009cf4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009cf8:	b2db      	uxtb	r3, r3
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d110      	bne.n	8009d20 <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 8009cfe:	79fb      	ldrb	r3, [r7, #7]
 8009d00:	6839      	ldr	r1, [r7, #0]
 8009d02:	4618      	mov	r0, r3
 8009d04:	f001 f84a 	bl	800ad9c <tud_control_status>
              }
            }
          }
          break;
 8009d08:	e00a      	b.n	8009d20 <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 8009d0a:	4b10      	ldr	r3, [pc, #64]	@ (8009d4c <process_control_request+0x5e4>)
 8009d0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009d0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f003 0301 	and.w	r3, r3, #1
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d000      	beq.n	8009d1c <process_control_request+0x5b4>
 8009d1a:	be00      	bkpt	0x0000
            return false;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	e00e      	b.n	8009d3e <process_control_request+0x5d6>
          break;
 8009d20:	bf00      	nop
        }
      }
      break;
 8009d22:	e00b      	b.n	8009d3c <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 8009d24:	4b09      	ldr	r3, [pc, #36]	@ (8009d4c <process_control_request+0x5e4>)
 8009d26:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f003 0301 	and.w	r3, r3, #1
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d000      	beq.n	8009d36 <process_control_request+0x5ce>
 8009d34:	be00      	bkpt	0x0000
      return false;
 8009d36:	2300      	movs	r3, #0
 8009d38:	e001      	b.n	8009d3e <process_control_request+0x5d6>
      break;
 8009d3a:	bf00      	nop
  }

  return true;
 8009d3c:	2301      	movs	r3, #1
}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	3768      	adds	r7, #104	@ 0x68
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bd80      	pop	{r7, pc}
 8009d46:	bf00      	nop
 8009d48:	2001113c 	.word	0x2001113c
 8009d4c:	e000edf0 	.word	0xe000edf0

08009d50 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b096      	sub	sp, #88	@ 0x58
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	4603      	mov	r3, r0
 8009d58:	460a      	mov	r2, r1
 8009d5a:	71fb      	strb	r3, [r7, #7]
 8009d5c:	4613      	mov	r3, r2
 8009d5e:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 8009d60:	79bb      	ldrb	r3, [r7, #6]
 8009d62:	3b01      	subs	r3, #1
 8009d64:	b2db      	uxtb	r3, r3
 8009d66:	4618      	mov	r0, r3
 8009d68:	f7f7 fb04 	bl	8001374 <tud_descriptor_configuration_cb>
 8009d6c:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 8009d6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d003      	beq.n	8009d7c <process_set_config+0x2c>
 8009d74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d76:	785b      	ldrb	r3, [r3, #1]
 8009d78:	2b02      	cmp	r3, #2
 8009d7a:	d00a      	beq.n	8009d92 <process_set_config+0x42>
 8009d7c:	4b8b      	ldr	r3, [pc, #556]	@ (8009fac <process_set_config+0x25c>)
 8009d7e:	623b      	str	r3, [r7, #32]
 8009d80:	6a3b      	ldr	r3, [r7, #32]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f003 0301 	and.w	r3, r3, #1
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d000      	beq.n	8009d8e <process_set_config+0x3e>
 8009d8c:	be00      	bkpt	0x0000
 8009d8e:	2300      	movs	r3, #0
 8009d90:	e107      	b.n	8009fa2 <process_set_config+0x252>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 8009d92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d94:	79db      	ldrb	r3, [r3, #7]
 8009d96:	115b      	asrs	r3, r3, #5
 8009d98:	f003 0301 	and.w	r3, r3, #1
 8009d9c:	b2d9      	uxtb	r1, r3
 8009d9e:	4a84      	ldr	r2, [pc, #528]	@ (8009fb0 <process_set_config+0x260>)
 8009da0:	7813      	ldrb	r3, [r2, #0]
 8009da2:	f361 1304 	bfi	r3, r1, #4, #1
 8009da6:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 8009da8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009daa:	79db      	ldrb	r3, [r3, #7]
 8009dac:	119b      	asrs	r3, r3, #6
 8009dae:	f003 0301 	and.w	r3, r3, #1
 8009db2:	b2d9      	uxtb	r1, r3
 8009db4:	4a7e      	ldr	r2, [pc, #504]	@ (8009fb0 <process_set_config+0x260>)
 8009db6:	7813      	ldrb	r3, [r2, #0]
 8009db8:	f361 1345 	bfi	r3, r1, #5, #1
 8009dbc:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 8009dbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dc0:	3309      	adds	r3, #9
 8009dc2:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 8009dc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dc6:	885b      	ldrh	r3, [r3, #2]
 8009dc8:	b29b      	uxth	r3, r3
 8009dca:	461a      	mov	r2, r3
 8009dcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dce:	4413      	add	r3, r2
 8009dd0:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 8009dd2:	e0e0      	b.n	8009f96 <process_set_config+0x246>
  {
    uint8_t assoc_itf_count = 1;
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8009dda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ddc:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8009dde:	69fb      	ldr	r3, [r7, #28]
 8009de0:	3301      	adds	r3, #1
 8009de2:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 8009de4:	2b0b      	cmp	r3, #11
 8009de6:	d10f      	bne.n	8009e08 <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 8009de8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009dea:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 8009dec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dee:	78db      	ldrb	r3, [r3, #3]
 8009df0:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8009df4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009df6:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009df8:	69bb      	ldr	r3, [r7, #24]
 8009dfa:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009dfc:	697b      	ldr	r3, [r7, #20]
 8009dfe:	781b      	ldrb	r3, [r3, #0]
 8009e00:	461a      	mov	r2, r3
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 8009e06:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e0a:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	3301      	adds	r3, #1
 8009e10:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 8009e12:	2b04      	cmp	r3, #4
 8009e14:	d00a      	beq.n	8009e2c <process_set_config+0xdc>
 8009e16:	4b65      	ldr	r3, [pc, #404]	@ (8009fac <process_set_config+0x25c>)
 8009e18:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f003 0301 	and.w	r3, r3, #1
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d000      	beq.n	8009e28 <process_set_config+0xd8>
 8009e26:	be00      	bkpt	0x0000
 8009e28:	2300      	movs	r3, #0
 8009e2a:	e0ba      	b.n	8009fa2 <process_set_config+0x252>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 8009e2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e2e:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 8009e30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e34:	1ad3      	subs	r3, r2, r3
 8009e36:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8009e38:	2300      	movs	r3, #0
 8009e3a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8009e3e:	e08e      	b.n	8009f5e <process_set_config+0x20e>
 8009e40:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8009e44:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 8009e46:	2300      	movs	r3, #0
 8009e48:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 8009e4a:	4b5a      	ldr	r3, [pc, #360]	@ (8009fb4 <process_set_config+0x264>)
 8009e4c:	781b      	ldrb	r3, [r3, #0]
 8009e4e:	7bfa      	ldrb	r2, [r7, #15]
 8009e50:	429a      	cmp	r2, r3
 8009e52:	d209      	bcs.n	8009e68 <process_set_config+0x118>
    driver = &_app_driver[drvid];
 8009e54:	4b58      	ldr	r3, [pc, #352]	@ (8009fb8 <process_set_config+0x268>)
 8009e56:	6819      	ldr	r1, [r3, #0]
 8009e58:	7bfa      	ldrb	r2, [r7, #15]
 8009e5a:	4613      	mov	r3, r2
 8009e5c:	00db      	lsls	r3, r3, #3
 8009e5e:	4413      	add	r3, r2
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	440b      	add	r3, r1
 8009e64:	60bb      	str	r3, [r7, #8]
 8009e66:	e00f      	b.n	8009e88 <process_set_config+0x138>
    drvid -= _app_driver_count;
 8009e68:	4b52      	ldr	r3, [pc, #328]	@ (8009fb4 <process_set_config+0x264>)
 8009e6a:	781b      	ldrb	r3, [r3, #0]
 8009e6c:	7bfa      	ldrb	r2, [r7, #15]
 8009e6e:	1ad3      	subs	r3, r2, r3
 8009e70:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009e72:	7bfb      	ldrb	r3, [r7, #15]
 8009e74:	2b03      	cmp	r3, #3
 8009e76:	d807      	bhi.n	8009e88 <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 8009e78:	7bfa      	ldrb	r2, [r7, #15]
 8009e7a:	4613      	mov	r3, r2
 8009e7c:	00db      	lsls	r3, r3, #3
 8009e7e:	4413      	add	r3, r2
 8009e80:	009b      	lsls	r3, r3, #2
 8009e82:	4a4e      	ldr	r2, [pc, #312]	@ (8009fbc <process_set_config+0x26c>)
 8009e84:	4413      	add	r3, r2
 8009e86:	60bb      	str	r3, [r7, #8]
  return driver;
 8009e88:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 8009e8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 8009e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d10a      	bne.n	8009ea8 <process_set_config+0x158>
 8009e92:	4b46      	ldr	r3, [pc, #280]	@ (8009fac <process_set_config+0x25c>)
 8009e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f003 0301 	and.w	r3, r3, #1
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d000      	beq.n	8009ea4 <process_set_config+0x154>
 8009ea2:	be00      	bkpt	0x0000
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	e07c      	b.n	8009fa2 <process_set_config+0x252>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 8009ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eaa:	691b      	ldr	r3, [r3, #16]
 8009eac:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8009eae:	79f8      	ldrb	r0, [r7, #7]
 8009eb0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009eb2:	4798      	blx	r3
 8009eb4:	4603      	mov	r3, r0
 8009eb6:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8009eb8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009eba:	2b08      	cmp	r3, #8
 8009ebc:	d94a      	bls.n	8009f54 <process_set_config+0x204>
 8009ebe:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009ec0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d846      	bhi.n	8009f54 <process_set_config+0x204>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if (assoc_itf_count == 1) {
 8009ec6:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8009eca:	2b01      	cmp	r3, #1
 8009ecc:	d107      	bne.n	8009ede <process_set_config+0x18e>
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) {
 8009ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ed0:	691b      	ldr	r3, [r3, #16]
 8009ed2:	4a3b      	ldr	r2, [pc, #236]	@ (8009fc0 <process_set_config+0x270>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d102      	bne.n	8009ede <process_set_config+0x18e>
            assoc_itf_count = 2;
 8009ed8:	2302      	movs	r3, #2
 8009eda:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8009ede:	2300      	movs	r3, #0
 8009ee0:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8009ee4:	e024      	b.n	8009f30 <process_set_config+0x1e0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 8009ee6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ee8:	789a      	ldrb	r2, [r3, #2]
 8009eea:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8009eee:	4413      	add	r3, r2
 8009ef0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 8009ef4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8009ef8:	4a2d      	ldr	r2, [pc, #180]	@ (8009fb0 <process_set_config+0x260>)
 8009efa:	4413      	add	r3, r2
 8009efc:	791b      	ldrb	r3, [r3, #4]
 8009efe:	2bff      	cmp	r3, #255	@ 0xff
 8009f00:	d00a      	beq.n	8009f18 <process_set_config+0x1c8>
 8009f02:	4b2a      	ldr	r3, [pc, #168]	@ (8009fac <process_set_config+0x25c>)
 8009f04:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f003 0301 	and.w	r3, r3, #1
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d000      	beq.n	8009f14 <process_set_config+0x1c4>
 8009f12:	be00      	bkpt	0x0000
 8009f14:	2300      	movs	r3, #0
 8009f16:	e044      	b.n	8009fa2 <process_set_config+0x252>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 8009f18:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8009f1c:	4a24      	ldr	r2, [pc, #144]	@ (8009fb0 <process_set_config+0x260>)
 8009f1e:	4413      	add	r3, r2
 8009f20:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8009f24:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8009f26:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8009f30:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 8009f34:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d3d4      	bcc.n	8009ee6 <process_set_config+0x196>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 8009f3c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8009f40:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009f42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009f44:	481f      	ldr	r0, [pc, #124]	@ (8009fc4 <process_set_config+0x274>)
 8009f46:	f003 fb95 	bl	800d674 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 8009f4a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009f4c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009f4e:	4413      	add	r3, r2
 8009f50:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 8009f52:	e00d      	b.n	8009f70 <process_set_config+0x220>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8009f54:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8009f58:	3301      	adds	r3, #1
 8009f5a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8009f5e:	4b15      	ldr	r3, [pc, #84]	@ (8009fb4 <process_set_config+0x264>)
 8009f60:	781b      	ldrb	r3, [r3, #0]
 8009f62:	3304      	adds	r3, #4
 8009f64:	b2db      	uxtb	r3, r3
 8009f66:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8009f6a:	429a      	cmp	r2, r3
 8009f6c:	f4ff af68 	bcc.w	8009e40 <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 8009f70:	4b10      	ldr	r3, [pc, #64]	@ (8009fb4 <process_set_config+0x264>)
 8009f72:	781b      	ldrb	r3, [r3, #0]
 8009f74:	3304      	adds	r3, #4
 8009f76:	b2db      	uxtb	r3, r3
 8009f78:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d30a      	bcc.n	8009f96 <process_set_config+0x246>
 8009f80:	4b0a      	ldr	r3, [pc, #40]	@ (8009fac <process_set_config+0x25c>)
 8009f82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f003 0301 	and.w	r3, r3, #1
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d000      	beq.n	8009f92 <process_set_config+0x242>
 8009f90:	be00      	bkpt	0x0000
 8009f92:	2300      	movs	r3, #0
 8009f94:	e005      	b.n	8009fa2 <process_set_config+0x252>
  while( p_desc < desc_end )
 8009f96:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009f98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f9a:	429a      	cmp	r2, r3
 8009f9c:	f4ff af1a 	bcc.w	8009dd4 <process_set_config+0x84>
  }

  return true;
 8009fa0:	2301      	movs	r3, #1
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3758      	adds	r7, #88	@ 0x58
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}
 8009faa:	bf00      	nop
 8009fac:	e000edf0 	.word	0xe000edf0
 8009fb0:	2001113c 	.word	0x2001113c
 8009fb4:	20011170 	.word	0x20011170
 8009fb8:	2001116c 	.word	0x2001116c
 8009fbc:	0800ecd0 	.word	0x0800ecd0
 8009fc0:	08005625 	.word	0x08005625
 8009fc4:	20011150 	.word	0x20011150

08009fc8 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b094      	sub	sp, #80	@ 0x50
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	4603      	mov	r3, r0
 8009fd0:	6039      	str	r1, [r7, #0]
 8009fd2:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	885b      	ldrh	r3, [r3, #2]
 8009fd8:	b29b      	uxth	r3, r3
 8009fda:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8009fdc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009fde:	0a1b      	lsrs	r3, r3, #8
 8009fe0:	b29b      	uxth	r3, r3
 8009fe2:	b2db      	uxtb	r3, r3
 8009fe4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	885b      	ldrh	r3, [r3, #2]
 8009fec:	b29b      	uxth	r3, r3
 8009fee:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8009ff0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009ff2:	b2db      	uxtb	r3, r3
 8009ff4:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 8009ff8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8009ffc:	3b01      	subs	r3, #1
 8009ffe:	2b0e      	cmp	r3, #14
 800a000:	f200 80b4 	bhi.w	800a16c <process_get_descriptor+0x1a4>
 800a004:	a201      	add	r2, pc, #4	@ (adr r2, 800a00c <process_get_descriptor+0x44>)
 800a006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a00a:	bf00      	nop
 800a00c:	0800a049 	.word	0x0800a049
 800a010:	0800a0ad 	.word	0x0800a0ad
 800a014:	0800a113 	.word	0x0800a113
 800a018:	0800a16d 	.word	0x0800a16d
 800a01c:	0800a16d 	.word	0x0800a16d
 800a020:	0800a147 	.word	0x0800a147
 800a024:	0800a0ad 	.word	0x0800a0ad
 800a028:	0800a16d 	.word	0x0800a16d
 800a02c:	0800a16d 	.word	0x0800a16d
 800a030:	0800a16d 	.word	0x0800a16d
 800a034:	0800a16d 	.word	0x0800a16d
 800a038:	0800a16d 	.word	0x0800a16d
 800a03c:	0800a16d 	.word	0x0800a16d
 800a040:	0800a16d 	.word	0x0800a16d
 800a044:	0800a07b 	.word	0x0800a07b
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800a048:	f7f7 f972 	bl	8001330 <tud_descriptor_device_cb>
 800a04c:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 800a04e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a050:	2b00      	cmp	r3, #0
 800a052:	d10a      	bne.n	800a06a <process_get_descriptor+0xa2>
 800a054:	4b48      	ldr	r3, [pc, #288]	@ (800a178 <process_get_descriptor+0x1b0>)
 800a056:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f003 0301 	and.w	r3, r3, #1
 800a060:	2b00      	cmp	r3, #0
 800a062:	d000      	beq.n	800a066 <process_get_descriptor+0x9e>
 800a064:	be00      	bkpt	0x0000
 800a066:	2300      	movs	r3, #0
 800a068:	e081      	b.n	800a16e <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800a06a:	79f8      	ldrb	r0, [r7, #7]
 800a06c:	2312      	movs	r3, #18
 800a06e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a070:	6839      	ldr	r1, [r7, #0]
 800a072:	f000 ff17 	bl	800aea4 <tud_control_xfer>
 800a076:	4603      	mov	r3, r0
 800a078:	e079      	b.n	800a16e <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800a07a:	f7fe ffab 	bl	8008fd4 <tud_descriptor_bos_cb>
 800a07e:	4603      	mov	r3, r0
 800a080:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 800a082:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a084:	2b00      	cmp	r3, #0
 800a086:	d101      	bne.n	800a08c <process_get_descriptor+0xc4>
 800a088:	2300      	movs	r3, #0
 800a08a:	e070      	b.n	800a16e <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 800a08c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a08e:	3302      	adds	r3, #2
 800a090:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800a092:	6a3b      	ldr	r3, [r7, #32]
 800a094:	881b      	ldrh	r3, [r3, #0]
 800a096:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 800a09a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a09c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a0a0:	79f8      	ldrb	r0, [r7, #7]
 800a0a2:	6839      	ldr	r1, [r7, #0]
 800a0a4:	f000 fefe 	bl	800aea4 <tud_control_xfer>
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	e060      	b.n	800a16e <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 800a0ac:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800a0b0:	2b02      	cmp	r3, #2
 800a0b2:	d114      	bne.n	800a0de <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 800a0b4:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f7f7 f95b 	bl	8001374 <tud_descriptor_configuration_cb>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 800a0c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d116      	bne.n	800a0f6 <process_get_descriptor+0x12e>
 800a0c8:	4b2b      	ldr	r3, [pc, #172]	@ (800a178 <process_get_descriptor+0x1b0>)
 800a0ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f003 0301 	and.w	r3, r3, #1
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d000      	beq.n	800a0da <process_get_descriptor+0x112>
 800a0d8:	be00      	bkpt	0x0000
 800a0da:	2300      	movs	r3, #0
 800a0dc:	e047      	b.n	800a16e <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800a0de:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f7fe ff86 	bl	8008ff4 <tud_descriptor_other_speed_configuration_cb>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 800a0ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d101      	bne.n	800a0f6 <process_get_descriptor+0x12e>
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	e03b      	b.n	800a16e <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 800a0f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0f8:	3302      	adds	r3, #2
 800a0fa:	61fb      	str	r3, [r7, #28]
 800a0fc:	69fb      	ldr	r3, [r7, #28]
 800a0fe:	881b      	ldrh	r3, [r3, #0]
 800a100:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 800a102:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a104:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a106:	79f8      	ldrb	r0, [r7, #7]
 800a108:	6839      	ldr	r1, [r7, #0]
 800a10a:	f000 fecb 	bl	800aea4 <tud_control_xfer>
 800a10e:	4603      	mov	r3, r0
 800a110:	e02d      	b.n	800a16e <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	889b      	ldrh	r3, [r3, #4]
 800a116:	b29a      	uxth	r2, r3
 800a118:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800a11c:	4611      	mov	r1, r2
 800a11e:	4618      	mov	r0, r3
 800a120:	f7f7 f940 	bl	80013a4 <tud_descriptor_string_cb>
 800a124:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 800a126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d101      	bne.n	800a130 <process_get_descriptor+0x168>
 800a12c:	2300      	movs	r3, #0
 800a12e:	e01e      	b.n	800a16e <process_get_descriptor+0x1a6>
 800a130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a132:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800a134:	69bb      	ldr	r3, [r7, #24]
 800a136:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 800a138:	79f8      	ldrb	r0, [r7, #7]
 800a13a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a13c:	6839      	ldr	r1, [r7, #0]
 800a13e:	f000 feb1 	bl	800aea4 <tud_control_xfer>
 800a142:	4603      	mov	r3, r0
 800a144:	e013      	b.n	800a16e <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800a146:	f7fe ff4d 	bl	8008fe4 <tud_descriptor_device_qualifier_cb>
 800a14a:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 800a14c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d101      	bne.n	800a156 <process_get_descriptor+0x18e>
 800a152:	2300      	movs	r3, #0
 800a154:	e00b      	b.n	800a16e <process_get_descriptor+0x1a6>
 800a156:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a158:	617b      	str	r3, [r7, #20]
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800a15e:	79f8      	ldrb	r0, [r7, #7]
 800a160:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a162:	6839      	ldr	r1, [r7, #0]
 800a164:	f000 fe9e 	bl	800aea4 <tud_control_xfer>
 800a168:	4603      	mov	r3, r0
 800a16a:	e000      	b.n	800a16e <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 800a16c:	2300      	movs	r3, #0
  }
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3750      	adds	r7, #80	@ 0x50
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}
 800a176:	bf00      	nop
 800a178:	e000edf0 	.word	0xe000edf0

0800a17c <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 800a17c:	b590      	push	{r4, r7, lr}
 800a17e:	b0a5      	sub	sp, #148	@ 0x94
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
 800a184:	460b      	mov	r3, r1
 800a186:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 800a188:	2300      	movs	r3, #0
 800a18a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	785b      	ldrb	r3, [r3, #1]
 800a192:	3b02      	subs	r3, #2
 800a194:	2b05      	cmp	r3, #5
 800a196:	f200 823c 	bhi.w	800a612 <dcd_event_handler+0x496>
 800a19a:	a201      	add	r2, pc, #4	@ (adr r2, 800a1a0 <dcd_event_handler+0x24>)
 800a19c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1a0:	0800a1b9 	.word	0x0800a1b9
 800a1a4:	0800a229 	.word	0x0800a229
 800a1a8:	0800a1e5 	.word	0x0800a1e5
 800a1ac:	0800a207 	.word	0x0800a207
 800a1b0:	0800a489 	.word	0x0800a489
 800a1b4:	0800a49f 	.word	0x0800a49f
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 800a1b8:	4aad      	ldr	r2, [pc, #692]	@ (800a470 <dcd_event_handler+0x2f4>)
 800a1ba:	7813      	ldrb	r3, [r2, #0]
 800a1bc:	f023 0301 	bic.w	r3, r3, #1
 800a1c0:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 800a1c2:	4aab      	ldr	r2, [pc, #684]	@ (800a470 <dcd_event_handler+0x2f4>)
 800a1c4:	7813      	ldrb	r3, [r2, #0]
 800a1c6:	f023 0302 	bic.w	r3, r3, #2
 800a1ca:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 800a1cc:	4ba8      	ldr	r3, [pc, #672]	@ (800a470 <dcd_event_handler+0x2f4>)
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 800a1d2:	4aa7      	ldr	r2, [pc, #668]	@ (800a470 <dcd_event_handler+0x2f4>)
 800a1d4:	7813      	ldrb	r3, [r2, #0]
 800a1d6:	f023 0304 	bic.w	r3, r3, #4
 800a1da:	7013      	strb	r3, [r2, #0]
      send = true;
 800a1dc:	2301      	movs	r3, #1
 800a1de:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800a1e2:	e221      	b.n	800a628 <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 800a1e4:	4ba2      	ldr	r3, [pc, #648]	@ (800a470 <dcd_event_handler+0x2f4>)
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a1ec:	b2db      	uxtb	r3, r3
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	f000 8213 	beq.w	800a61a <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 800a1f4:	4a9e      	ldr	r2, [pc, #632]	@ (800a470 <dcd_event_handler+0x2f4>)
 800a1f6:	7813      	ldrb	r3, [r2, #0]
 800a1f8:	f043 0304 	orr.w	r3, r3, #4
 800a1fc:	7013      	strb	r3, [r2, #0]
        send = true;
 800a1fe:	2301      	movs	r3, #1
 800a200:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800a204:	e209      	b.n	800a61a <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 800a206:	4b9a      	ldr	r3, [pc, #616]	@ (800a470 <dcd_event_handler+0x2f4>)
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a20e:	b2db      	uxtb	r3, r3
 800a210:	2b00      	cmp	r3, #0
 800a212:	f000 8204 	beq.w	800a61e <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 800a216:	4a96      	ldr	r2, [pc, #600]	@ (800a470 <dcd_event_handler+0x2f4>)
 800a218:	7813      	ldrb	r3, [r2, #0]
 800a21a:	f023 0304 	bic.w	r3, r3, #4
 800a21e:	7013      	strb	r3, [r2, #0]
        send = true;
 800a220:	2301      	movs	r3, #1
 800a222:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800a226:	e1fa      	b.n	800a61e <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800a228:	2300      	movs	r3, #0
 800a22a:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800a22e:	e044      	b.n	800a2ba <dcd_event_handler+0x13e>
 800a230:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800a234:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 800a238:	2300      	movs	r3, #0
 800a23a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 800a23c:	4b8d      	ldr	r3, [pc, #564]	@ (800a474 <dcd_event_handler+0x2f8>)
 800a23e:	781b      	ldrb	r3, [r3, #0]
 800a240:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800a244:	429a      	cmp	r2, r3
 800a246:	d20a      	bcs.n	800a25e <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 800a248:	4b8b      	ldr	r3, [pc, #556]	@ (800a478 <dcd_event_handler+0x2fc>)
 800a24a:	6819      	ldr	r1, [r3, #0]
 800a24c:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800a250:	4613      	mov	r3, r2
 800a252:	00db      	lsls	r3, r3, #3
 800a254:	4413      	add	r3, r2
 800a256:	009b      	lsls	r3, r3, #2
 800a258:	440b      	add	r3, r1
 800a25a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a25c:	e013      	b.n	800a286 <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 800a25e:	4b85      	ldr	r3, [pc, #532]	@ (800a474 <dcd_event_handler+0x2f8>)
 800a260:	781b      	ldrb	r3, [r3, #0]
 800a262:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800a266:	1ad3      	subs	r3, r2, r3
 800a268:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800a26c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800a270:	2b03      	cmp	r3, #3
 800a272:	d808      	bhi.n	800a286 <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 800a274:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800a278:	4613      	mov	r3, r2
 800a27a:	00db      	lsls	r3, r3, #3
 800a27c:	4413      	add	r3, r2
 800a27e:	009b      	lsls	r3, r3, #2
 800a280:	4a7e      	ldr	r2, [pc, #504]	@ (800a47c <dcd_event_handler+0x300>)
 800a282:	4413      	add	r3, r2
 800a284:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 800a286:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 800a288:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 800a28c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a290:	2b00      	cmp	r3, #0
 800a292:	d00d      	beq.n	800a2b0 <dcd_event_handler+0x134>
 800a294:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a298:	6a1b      	ldr	r3, [r3, #32]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d008      	beq.n	800a2b0 <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 800a29e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a2a2:	6a1b      	ldr	r3, [r3, #32]
 800a2a4:	687a      	ldr	r2, [r7, #4]
 800a2a6:	7810      	ldrb	r0, [r2, #0]
 800a2a8:	687a      	ldr	r2, [r7, #4]
 800a2aa:	6852      	ldr	r2, [r2, #4]
 800a2ac:	4611      	mov	r1, r2
 800a2ae:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800a2b0:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800a2b4:	3301      	adds	r3, #1
 800a2b6:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800a2ba:	4b6e      	ldr	r3, [pc, #440]	@ (800a474 <dcd_event_handler+0x2f8>)
 800a2bc:	781b      	ldrb	r3, [r3, #0]
 800a2be:	3304      	adds	r3, #4
 800a2c0:	b2db      	uxtb	r3, r3
 800a2c2:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d3b2      	bcc.n	800a230 <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 800a2ca:	4b69      	ldr	r3, [pc, #420]	@ (800a470 <dcd_event_handler+0x2f4>)
 800a2cc:	781b      	ldrb	r3, [r3, #0]
 800a2ce:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a2d2:	b2db      	uxtb	r3, r3
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d05a      	beq.n	800a38e <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 800a2d8:	4a65      	ldr	r2, [pc, #404]	@ (800a470 <dcd_event_handler+0x2f4>)
 800a2da:	7813      	ldrb	r3, [r2, #0]
 800a2dc:	f023 0304 	bic.w	r3, r3, #4
 800a2e0:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 800a2e2:	f107 0314 	add.w	r3, r7, #20
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	601a      	str	r2, [r3, #0]
 800a2ea:	605a      	str	r2, [r3, #4]
 800a2ec:	609a      	str	r2, [r3, #8]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	781b      	ldrb	r3, [r3, #0]
 800a2f2:	753b      	strb	r3, [r7, #20]
 800a2f4:	2305      	movs	r3, #5
 800a2f6:	757b      	strb	r3, [r7, #21]
 800a2f8:	f107 0314 	add.w	r3, r7, #20
 800a2fc:	677b      	str	r3, [r7, #116]	@ 0x74
 800a2fe:	78fb      	ldrb	r3, [r7, #3]
 800a300:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a304:	4b5e      	ldr	r3, [pc, #376]	@ (800a480 <dcd_event_handler+0x304>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a30a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a30c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a30e:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800a312:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 800a316:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a31a:	f083 0301 	eor.w	r3, r3, #1
 800a31e:	b2db      	uxtb	r3, r3
 800a320:	2b00      	cmp	r3, #0
 800a322:	d003      	beq.n	800a32c <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 800a324:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	2000      	movs	r0, #0
 800a32a:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 800a32c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a32e:	3304      	adds	r3, #4
 800a330:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a332:	4618      	mov	r0, r3
 800a334:	f7fe fd0a 	bl	8008d4c <tu_fifo_write>
 800a338:	4603      	mov	r3, r0
 800a33a:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 800a33e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a342:	f083 0301 	eor.w	r3, r3, #1
 800a346:	b2db      	uxtb	r3, r3
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d003      	beq.n	800a354 <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 800a34c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	2001      	movs	r0, #1
 800a352:	4798      	blx	r3
  }

  return success;
 800a354:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800a358:	f083 0301 	eor.w	r3, r3, #1
 800a35c:	b2db      	uxtb	r3, r3
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d009      	beq.n	800a376 <dcd_event_handler+0x1fa>
 800a362:	4b48      	ldr	r3, [pc, #288]	@ (800a484 <dcd_event_handler+0x308>)
 800a364:	663b      	str	r3, [r7, #96]	@ 0x60
 800a366:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f003 0301 	and.w	r3, r3, #1
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d00c      	beq.n	800a38c <dcd_event_handler+0x210>
 800a372:	be00      	bkpt	0x0000
 800a374:	e00a      	b.n	800a38c <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800a376:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a378:	7818      	ldrb	r0, [r3, #0]
 800a37a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a37c:	785b      	ldrb	r3, [r3, #1]
 800a37e:	4619      	mov	r1, r3
 800a380:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800a384:	461a      	mov	r2, r3
 800a386:	f7fe fe0d 	bl	8008fa4 <tud_event_hook_cb>
  return true;
 800a38a:	e000      	b.n	800a38e <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a38c:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800a38e:	4b38      	ldr	r3, [pc, #224]	@ (800a470 <dcd_event_handler+0x2f4>)
 800a390:	78db      	ldrb	r3, [r3, #3]
 800a392:	b2db      	uxtb	r3, r3
 800a394:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a396:	2300      	movs	r3, #0
 800a398:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800a39c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800a3a0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a3a2:	fa22 f303 	lsr.w	r3, r2, r3
 800a3a6:	f003 0301 	and.w	r3, r3, #1
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	bf14      	ite	ne
 800a3ae:	2301      	movne	r3, #1
 800a3b0:	2300      	moveq	r3, #0
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	f000 8134 	beq.w	800a622 <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 800a3ba:	f107 0308 	add.w	r3, r7, #8
 800a3be:	2200      	movs	r2, #0
 800a3c0:	601a      	str	r2, [r3, #0]
 800a3c2:	605a      	str	r2, [r3, #4]
 800a3c4:	609a      	str	r2, [r3, #8]
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	723b      	strb	r3, [r7, #8]
 800a3cc:	2303      	movs	r3, #3
 800a3ce:	727b      	strb	r3, [r7, #9]
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	685b      	ldr	r3, [r3, #4]
 800a3d4:	60fb      	str	r3, [r7, #12]
 800a3d6:	f107 0308 	add.w	r3, r7, #8
 800a3da:	657b      	str	r3, [r7, #84]	@ 0x54
 800a3dc:	78fb      	ldrb	r3, [r7, #3]
 800a3de:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a3e2:	4b27      	ldr	r3, [pc, #156]	@ (800a480 <dcd_event_handler+0x304>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a3e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a3ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a3ec:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a3f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 800a3f4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a3f8:	f083 0301 	eor.w	r3, r3, #1
 800a3fc:	b2db      	uxtb	r3, r3
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d003      	beq.n	800a40a <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 800a402:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	2000      	movs	r0, #0
 800a408:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800a40a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a40c:	3304      	adds	r3, #4
 800a40e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a410:	4618      	mov	r0, r3
 800a412:	f7fe fc9b 	bl	8008d4c <tu_fifo_write>
 800a416:	4603      	mov	r3, r0
 800a418:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 800a41c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a420:	f083 0301 	eor.w	r3, r3, #1
 800a424:	b2db      	uxtb	r3, r3
 800a426:	2b00      	cmp	r3, #0
 800a428:	d003      	beq.n	800a432 <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 800a42a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	2001      	movs	r0, #1
 800a430:	4798      	blx	r3
  return success;
 800a432:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a436:	f083 0301 	eor.w	r3, r3, #1
 800a43a:	b2db      	uxtb	r3, r3
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d009      	beq.n	800a454 <dcd_event_handler+0x2d8>
 800a440:	4b10      	ldr	r3, [pc, #64]	@ (800a484 <dcd_event_handler+0x308>)
 800a442:	643b      	str	r3, [r7, #64]	@ 0x40
 800a444:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f003 0301 	and.w	r3, r3, #1
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d00c      	beq.n	800a46a <dcd_event_handler+0x2ee>
 800a450:	be00      	bkpt	0x0000
 800a452:	e00a      	b.n	800a46a <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800a454:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a456:	7818      	ldrb	r0, [r3, #0]
 800a458:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a45a:	785b      	ldrb	r3, [r3, #1]
 800a45c:	4619      	mov	r1, r3
 800a45e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a462:	461a      	mov	r2, r3
 800a464:	f7fe fd9e 	bl	8008fa4 <tud_event_hook_cb>
  return true;
 800a468:	e000      	b.n	800a46c <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a46a:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 800a46c:	e0d9      	b.n	800a622 <dcd_event_handler+0x4a6>
 800a46e:	bf00      	nop
 800a470:	2001113c 	.word	0x2001113c
 800a474:	20011170 	.word	0x20011170
 800a478:	2001116c 	.word	0x2001116c
 800a47c:	0800ecd0 	.word	0x0800ecd0
 800a480:	20011234 	.word	0x20011234
 800a484:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 800a488:	4b90      	ldr	r3, [pc, #576]	@ (800a6cc <dcd_event_handler+0x550>)
 800a48a:	781b      	ldrb	r3, [r3, #0]
 800a48c:	b2db      	uxtb	r3, r3
 800a48e:	3301      	adds	r3, #1
 800a490:	b2da      	uxtb	r2, r3
 800a492:	4b8e      	ldr	r3, [pc, #568]	@ (800a6cc <dcd_event_handler+0x550>)
 800a494:	701a      	strb	r2, [r3, #0]
      send = true;
 800a496:	2301      	movs	r3, #1
 800a498:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800a49c:	e0c4      	b.n	800a628 <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	791b      	ldrb	r3, [r3, #4]
 800a4a2:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 800a4a6:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800a4aa:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a4ae:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a4b2:	f003 030f 	and.w	r3, r3, #15
 800a4b6:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 800a4b8:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 800a4bc:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800a4c0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a4c4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a4c8:	09db      	lsrs	r3, r3, #7
 800a4ca:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800a4cc:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 800a4d6:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	f000 80a3 	beq.w	800a626 <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800a4e0:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a4e4:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a4e8:	4979      	ldr	r1, [pc, #484]	@ (800a6d0 <dcd_event_handler+0x554>)
 800a4ea:	0052      	lsls	r2, r2, #1
 800a4ec:	440a      	add	r2, r1
 800a4ee:	4413      	add	r3, r2
 800a4f0:	3314      	adds	r3, #20
 800a4f2:	781b      	ldrb	r3, [r3, #0]
 800a4f4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 800a4fc:	4b75      	ldr	r3, [pc, #468]	@ (800a6d4 <dcd_event_handler+0x558>)
 800a4fe:	781b      	ldrb	r3, [r3, #0]
 800a500:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800a504:	429a      	cmp	r2, r3
 800a506:	d20a      	bcs.n	800a51e <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 800a508:	4b73      	ldr	r3, [pc, #460]	@ (800a6d8 <dcd_event_handler+0x55c>)
 800a50a:	6819      	ldr	r1, [r3, #0]
 800a50c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800a510:	4613      	mov	r3, r2
 800a512:	00db      	lsls	r3, r3, #3
 800a514:	4413      	add	r3, r2
 800a516:	009b      	lsls	r3, r3, #2
 800a518:	440b      	add	r3, r1
 800a51a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a51c:	e013      	b.n	800a546 <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 800a51e:	4b6d      	ldr	r3, [pc, #436]	@ (800a6d4 <dcd_event_handler+0x558>)
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800a526:	1ad3      	subs	r3, r2, r3
 800a528:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800a52c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800a530:	2b03      	cmp	r3, #3
 800a532:	d808      	bhi.n	800a546 <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 800a534:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800a538:	4613      	mov	r3, r2
 800a53a:	00db      	lsls	r3, r3, #3
 800a53c:	4413      	add	r3, r2
 800a53e:	009b      	lsls	r3, r3, #2
 800a540:	4a66      	ldr	r2, [pc, #408]	@ (800a6dc <dcd_event_handler+0x560>)
 800a542:	4413      	add	r3, r2
 800a544:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 800a546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800a548:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 800a54c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a550:	2b00      	cmp	r3, #0
 800a552:	d068      	beq.n	800a626 <dcd_event_handler+0x4aa>
 800a554:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a558:	69db      	ldr	r3, [r3, #28]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d063      	beq.n	800a626 <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800a55e:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a562:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a566:	495a      	ldr	r1, [pc, #360]	@ (800a6d0 <dcd_event_handler+0x554>)
 800a568:	0052      	lsls	r2, r2, #1
 800a56a:	440a      	add	r2, r1
 800a56c:	4413      	add	r3, r2
 800a56e:	f103 0220 	add.w	r2, r3, #32
 800a572:	7813      	ldrb	r3, [r2, #0]
 800a574:	f023 0301 	bic.w	r3, r3, #1
 800a578:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800a57a:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a57e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a582:	4953      	ldr	r1, [pc, #332]	@ (800a6d0 <dcd_event_handler+0x554>)
 800a584:	0052      	lsls	r2, r2, #1
 800a586:	440a      	add	r2, r1
 800a588:	4413      	add	r3, r2
 800a58a:	f103 0220 	add.w	r2, r3, #32
 800a58e:	7813      	ldrb	r3, [r2, #0]
 800a590:	f023 0304 	bic.w	r3, r3, #4
 800a594:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 800a596:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a59a:	69dc      	ldr	r4, [r3, #28]
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	7818      	ldrb	r0, [r3, #0]
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	795a      	ldrb	r2, [r3, #5]
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	689b      	ldr	r3, [r3, #8]
 800a5a8:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 800a5ac:	47a0      	blx	r4
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	bf14      	ite	ne
 800a5b4:	2301      	movne	r3, #1
 800a5b6:	2300      	moveq	r3, #0
 800a5b8:	b2db      	uxtb	r3, r3
 800a5ba:	f083 0301 	eor.w	r3, r3, #1
 800a5be:	b2db      	uxtb	r3, r3
 800a5c0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800a5c4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a5c8:	f003 0301 	and.w	r3, r3, #1
 800a5cc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 800a5d0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d026      	beq.n	800a626 <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 800a5d8:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a5dc:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a5e0:	493b      	ldr	r1, [pc, #236]	@ (800a6d0 <dcd_event_handler+0x554>)
 800a5e2:	0052      	lsls	r2, r2, #1
 800a5e4:	440a      	add	r2, r1
 800a5e6:	4413      	add	r3, r2
 800a5e8:	f103 0220 	add.w	r2, r3, #32
 800a5ec:	7813      	ldrb	r3, [r2, #0]
 800a5ee:	f043 0301 	orr.w	r3, r3, #1
 800a5f2:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 800a5f4:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a5f8:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a5fc:	4934      	ldr	r1, [pc, #208]	@ (800a6d0 <dcd_event_handler+0x554>)
 800a5fe:	0052      	lsls	r2, r2, #1
 800a600:	440a      	add	r2, r1
 800a602:	4413      	add	r3, r2
 800a604:	f103 0220 	add.w	r2, r3, #32
 800a608:	7813      	ldrb	r3, [r2, #0]
 800a60a:	f043 0304 	orr.w	r3, r3, #4
 800a60e:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 800a610:	e009      	b.n	800a626 <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 800a612:	2301      	movs	r3, #1
 800a614:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800a618:	e006      	b.n	800a628 <dcd_event_handler+0x4ac>
      break;
 800a61a:	bf00      	nop
 800a61c:	e004      	b.n	800a628 <dcd_event_handler+0x4ac>
      break;
 800a61e:	bf00      	nop
 800a620:	e002      	b.n	800a628 <dcd_event_handler+0x4ac>
      break;
 800a622:	bf00      	nop
 800a624:	e000      	b.n	800a628 <dcd_event_handler+0x4ac>
      break;
 800a626:	bf00      	nop
  }

  if (send) {
 800a628:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d049      	beq.n	800a6c4 <dcd_event_handler+0x548>
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	637b      	str	r3, [r7, #52]	@ 0x34
 800a634:	78fb      	ldrb	r3, [r7, #3]
 800a636:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a63a:	4b29      	ldr	r3, [pc, #164]	@ (800a6e0 <dcd_event_handler+0x564>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a642:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a644:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a648:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800a64c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a650:	f083 0301 	eor.w	r3, r3, #1
 800a654:	b2db      	uxtb	r3, r3
 800a656:	2b00      	cmp	r3, #0
 800a658:	d003      	beq.n	800a662 <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 800a65a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	2000      	movs	r0, #0
 800a660:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800a662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a664:	3304      	adds	r3, #4
 800a666:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a668:	4618      	mov	r0, r3
 800a66a:	f7fe fb6f 	bl	8008d4c <tu_fifo_write>
 800a66e:	4603      	mov	r3, r0
 800a670:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 800a674:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a678:	f083 0301 	eor.w	r3, r3, #1
 800a67c:	b2db      	uxtb	r3, r3
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d003      	beq.n	800a68a <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 800a682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	2001      	movs	r0, #1
 800a688:	4798      	blx	r3
  return success;
 800a68a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a68e:	f083 0301 	eor.w	r3, r3, #1
 800a692:	b2db      	uxtb	r3, r3
 800a694:	2b00      	cmp	r3, #0
 800a696:	d009      	beq.n	800a6ac <dcd_event_handler+0x530>
 800a698:	4b12      	ldr	r3, [pc, #72]	@ (800a6e4 <dcd_event_handler+0x568>)
 800a69a:	623b      	str	r3, [r7, #32]
 800a69c:	6a3b      	ldr	r3, [r7, #32]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f003 0301 	and.w	r3, r3, #1
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d00c      	beq.n	800a6c2 <dcd_event_handler+0x546>
 800a6a8:	be00      	bkpt	0x0000
 800a6aa:	e00a      	b.n	800a6c2 <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800a6ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6ae:	7818      	ldrb	r0, [r3, #0]
 800a6b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6b2:	785b      	ldrb	r3, [r3, #1]
 800a6b4:	4619      	mov	r1, r3
 800a6b6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	f7fe fc72 	bl	8008fa4 <tud_event_hook_cb>
  return true;
 800a6c0:	e000      	b.n	800a6c4 <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a6c2:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 800a6c4:	bf00      	nop
 800a6c6:	3794      	adds	r7, #148	@ 0x94
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd90      	pop	{r4, r7, pc}
 800a6cc:	20011168 	.word	0x20011168
 800a6d0:	2001113c 	.word	0x2001113c
 800a6d4:	20011170 	.word	0x20011170
 800a6d8:	2001116c 	.word	0x2001116c
 800a6dc:	0800ecd0 	.word	0x0800ecd0
 800a6e0:	20011234 	.word	0x20011234
 800a6e4:	e000edf0 	.word	0xe000edf0

0800a6e8 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b082      	sub	sp, #8
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800a6f2:	79fb      	ldrb	r3, [r7, #7]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d005      	beq.n	800a704 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 800a6f8:	4b07      	ldr	r3, [pc, #28]	@ (800a718 <usbd_int_set+0x30>)
 800a6fa:	781b      	ldrb	r3, [r3, #0]
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	f001 fa97 	bl	800bc30 <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800a702:	e004      	b.n	800a70e <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 800a704:	4b04      	ldr	r3, [pc, #16]	@ (800a718 <usbd_int_set+0x30>)
 800a706:	781b      	ldrb	r3, [r3, #0]
 800a708:	4618      	mov	r0, r3
 800a70a:	f001 fab9 	bl	800bc80 <dcd_int_disable>
}
 800a70e:	bf00      	nop
 800a710:	3708      	adds	r7, #8
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}
 800a716:	bf00      	nop
 800a718:	20000015 	.word	0x20000015

0800a71c <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b084      	sub	sp, #16
 800a720:	af00      	add	r7, sp, #0
 800a722:	4603      	mov	r3, r0
 800a724:	71fb      	strb	r3, [r7, #7]
 800a726:	4b0e      	ldr	r3, [pc, #56]	@ (800a760 <usbd_spin_lock+0x44>)
 800a728:	60fb      	str	r3, [r7, #12]
 800a72a:	79fb      	ldrb	r3, [r7, #7]
 800a72c:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800a72e:	7afb      	ldrb	r3, [r7, #11]
 800a730:	f083 0301 	eor.w	r3, r3, #1
 800a734:	b2db      	uxtb	r3, r3
 800a736:	2b00      	cmp	r3, #0
 800a738:	d007      	beq.n	800a74a <usbd_spin_lock+0x2e>
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	685b      	ldr	r3, [r3, #4]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d103      	bne.n	800a74a <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	2000      	movs	r0, #0
 800a748:	4798      	blx	r3
  ctx->nested_count++;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	685b      	ldr	r3, [r3, #4]
 800a74e:	1c5a      	adds	r2, r3, #1
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	605a      	str	r2, [r3, #4]
}
 800a754:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 800a756:	bf00      	nop
 800a758:	3710      	adds	r7, #16
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bd80      	pop	{r7, pc}
 800a75e:	bf00      	nop
 800a760:	20000018 	.word	0x20000018

0800a764 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 800a764:	b580      	push	{r7, lr}
 800a766:	b084      	sub	sp, #16
 800a768:	af00      	add	r7, sp, #0
 800a76a:	4603      	mov	r3, r0
 800a76c:	71fb      	strb	r3, [r7, #7]
 800a76e:	4b10      	ldr	r3, [pc, #64]	@ (800a7b0 <usbd_spin_unlock+0x4c>)
 800a770:	60fb      	str	r3, [r7, #12]
 800a772:	79fb      	ldrb	r3, [r7, #7]
 800a774:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	685b      	ldr	r3, [r3, #4]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d013      	beq.n	800a7a6 <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	685b      	ldr	r3, [r3, #4]
 800a782:	1e5a      	subs	r2, r3, #1
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 800a788:	7afb      	ldrb	r3, [r7, #11]
 800a78a:	f083 0301 	eor.w	r3, r3, #1
 800a78e:	b2db      	uxtb	r3, r3
 800a790:	2b00      	cmp	r3, #0
 800a792:	d009      	beq.n	800a7a8 <usbd_spin_unlock+0x44>
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	685b      	ldr	r3, [r3, #4]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d105      	bne.n	800a7a8 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	2001      	movs	r0, #1
 800a7a2:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 800a7a4:	e000      	b.n	800a7a8 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 800a7a6:	bf00      	nop
 800a7a8:	bf00      	nop
 800a7aa:	3710      	adds	r7, #16
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	bd80      	pop	{r7, pc}
 800a7b0:	20000018 	.word	0x20000018

0800a7b4 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b08a      	sub	sp, #40	@ 0x28
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6039      	str	r1, [r7, #0]
 800a7bc:	4611      	mov	r1, r2
 800a7be:	461a      	mov	r2, r3
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	71fb      	strb	r3, [r7, #7]
 800a7c4:	460b      	mov	r3, r1
 800a7c6:	71bb      	strb	r3, [r7, #6]
 800a7c8:	4613      	mov	r3, r2
 800a7ca:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7d0:	e04d      	b.n	800a86e <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 800a7d6:	6a3b      	ldr	r3, [r7, #32]
 800a7d8:	785b      	ldrb	r3, [r3, #1]
 800a7da:	2b05      	cmp	r3, #5
 800a7dc:	d108      	bne.n	800a7f0 <usbd_open_edpt_pair+0x3c>
 800a7de:	6a3b      	ldr	r3, [r7, #32]
 800a7e0:	78db      	ldrb	r3, [r3, #3]
 800a7e2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800a7e6:	b2db      	uxtb	r3, r3
 800a7e8:	461a      	mov	r2, r3
 800a7ea:	797b      	ldrb	r3, [r7, #5]
 800a7ec:	4293      	cmp	r3, r2
 800a7ee:	d00a      	beq.n	800a806 <usbd_open_edpt_pair+0x52>
 800a7f0:	4b23      	ldr	r3, [pc, #140]	@ (800a880 <usbd_open_edpt_pair+0xcc>)
 800a7f2:	61bb      	str	r3, [r7, #24]
 800a7f4:	69bb      	ldr	r3, [r7, #24]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f003 0301 	and.w	r3, r3, #1
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d000      	beq.n	800a802 <usbd_open_edpt_pair+0x4e>
 800a800:	be00      	bkpt	0x0000
 800a802:	2300      	movs	r3, #0
 800a804:	e038      	b.n	800a878 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800a806:	79fb      	ldrb	r3, [r7, #7]
 800a808:	6a39      	ldr	r1, [r7, #32]
 800a80a:	4618      	mov	r0, r3
 800a80c:	f000 f83a 	bl	800a884 <usbd_edpt_open>
 800a810:	4603      	mov	r3, r0
 800a812:	f083 0301 	eor.w	r3, r3, #1
 800a816:	b2db      	uxtb	r3, r3
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d00a      	beq.n	800a832 <usbd_open_edpt_pair+0x7e>
 800a81c:	4b18      	ldr	r3, [pc, #96]	@ (800a880 <usbd_open_edpt_pair+0xcc>)
 800a81e:	61fb      	str	r3, [r7, #28]
 800a820:	69fb      	ldr	r3, [r7, #28]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f003 0301 	and.w	r3, r3, #1
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d000      	beq.n	800a82e <usbd_open_edpt_pair+0x7a>
 800a82c:	be00      	bkpt	0x0000
 800a82e:	2300      	movs	r3, #0
 800a830:	e022      	b.n	800a878 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800a832:	6a3b      	ldr	r3, [r7, #32]
 800a834:	789b      	ldrb	r3, [r3, #2]
 800a836:	75fb      	strb	r3, [r7, #23]
 800a838:	7dfb      	ldrb	r3, [r7, #23]
 800a83a:	09db      	lsrs	r3, r3, #7
 800a83c:	b2db      	uxtb	r3, r3
 800a83e:	2b01      	cmp	r3, #1
 800a840:	d104      	bne.n	800a84c <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800a842:	6a3b      	ldr	r3, [r7, #32]
 800a844:	789a      	ldrb	r2, [r3, #2]
 800a846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a848:	701a      	strb	r2, [r3, #0]
 800a84a:	e003      	b.n	800a854 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 800a84c:	6a3b      	ldr	r3, [r7, #32]
 800a84e:	789a      	ldrb	r2, [r3, #2]
 800a850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a852:	701a      	strb	r2, [r3, #0]
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	781b      	ldrb	r3, [r3, #0]
 800a860:	461a      	mov	r2, r3
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 800a866:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 800a868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a86a:	3301      	adds	r3, #1
 800a86c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a86e:	79bb      	ldrb	r3, [r7, #6]
 800a870:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a872:	429a      	cmp	r2, r3
 800a874:	dbad      	blt.n	800a7d2 <usbd_open_edpt_pair+0x1e>
  }

  return true;
 800a876:	2301      	movs	r3, #1
}
 800a878:	4618      	mov	r0, r3
 800a87a:	3728      	adds	r7, #40	@ 0x28
 800a87c:	46bd      	mov	sp, r7
 800a87e:	bd80      	pop	{r7, pc}
 800a880:	e000edf0 	.word	0xe000edf0

0800a884 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 800a884:	b580      	push	{r7, lr}
 800a886:	b086      	sub	sp, #24
 800a888:	af00      	add	r7, sp, #0
 800a88a:	4603      	mov	r3, r0
 800a88c:	6039      	str	r1, [r7, #0]
 800a88e:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 800a890:	4b1c      	ldr	r3, [pc, #112]	@ (800a904 <usbd_edpt_open+0x80>)
 800a892:	781b      	ldrb	r3, [r3, #0]
 800a894:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	789b      	ldrb	r3, [r3, #2]
 800a89a:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a89c:	7bfb      	ldrb	r3, [r7, #15]
 800a89e:	f003 030f 	and.w	r3, r3, #15
 800a8a2:	b2db      	uxtb	r3, r3
 800a8a4:	2b05      	cmp	r3, #5
 800a8a6:	d90a      	bls.n	800a8be <usbd_edpt_open+0x3a>
 800a8a8:	4b17      	ldr	r3, [pc, #92]	@ (800a908 <usbd_edpt_open+0x84>)
 800a8aa:	613b      	str	r3, [r7, #16]
 800a8ac:	693b      	ldr	r3, [r7, #16]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f003 0301 	and.w	r3, r3, #1
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d000      	beq.n	800a8ba <usbd_edpt_open+0x36>
 800a8b8:	be00      	bkpt	0x0000
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	e01d      	b.n	800a8fa <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 800a8be:	4b13      	ldr	r3, [pc, #76]	@ (800a90c <usbd_edpt_open+0x88>)
 800a8c0:	789b      	ldrb	r3, [r3, #2]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	6838      	ldr	r0, [r7, #0]
 800a8c8:	f002 fe3a 	bl	800d540 <tu_edpt_validate>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	f083 0301 	eor.w	r3, r3, #1
 800a8d2:	b2db      	uxtb	r3, r3
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d00a      	beq.n	800a8ee <usbd_edpt_open+0x6a>
 800a8d8:	4b0b      	ldr	r3, [pc, #44]	@ (800a908 <usbd_edpt_open+0x84>)
 800a8da:	617b      	str	r3, [r7, #20]
 800a8dc:	697b      	ldr	r3, [r7, #20]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f003 0301 	and.w	r3, r3, #1
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d000      	beq.n	800a8ea <usbd_edpt_open+0x66>
 800a8e8:	be00      	bkpt	0x0000
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	e005      	b.n	800a8fa <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 800a8ee:	79fb      	ldrb	r3, [r7, #7]
 800a8f0:	6839      	ldr	r1, [r7, #0]
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	f001 faa0 	bl	800be38 <dcd_edpt_open>
 800a8f8:	4603      	mov	r3, r0
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	3718      	adds	r7, #24
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}
 800a902:	bf00      	nop
 800a904:	20000015 	.word	0x20000015
 800a908:	e000edf0 	.word	0xe000edf0
 800a90c:	2001113c 	.word	0x2001113c

0800a910 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 800a910:	b580      	push	{r7, lr}
 800a912:	b086      	sub	sp, #24
 800a914:	af00      	add	r7, sp, #0
 800a916:	4603      	mov	r3, r0
 800a918:	460a      	mov	r2, r1
 800a91a:	71fb      	strb	r3, [r7, #7]
 800a91c:	4613      	mov	r3, r2
 800a91e:	71bb      	strb	r3, [r7, #6]
 800a920:	79bb      	ldrb	r3, [r7, #6]
 800a922:	73bb      	strb	r3, [r7, #14]
 800a924:	7bbb      	ldrb	r3, [r7, #14]
 800a926:	f003 030f 	and.w	r3, r3, #15
 800a92a:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800a92c:	75fb      	strb	r3, [r7, #23]
 800a92e:	79bb      	ldrb	r3, [r7, #6]
 800a930:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a932:	7bfb      	ldrb	r3, [r7, #15]
 800a934:	09db      	lsrs	r3, r3, #7
 800a936:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800a938:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800a93a:	7dfa      	ldrb	r2, [r7, #23]
 800a93c:	7dbb      	ldrb	r3, [r7, #22]
 800a93e:	0052      	lsls	r2, r2, #1
 800a940:	4413      	add	r3, r2
 800a942:	3320      	adds	r3, #32
 800a944:	4a05      	ldr	r2, [pc, #20]	@ (800a95c <usbd_edpt_claim+0x4c>)
 800a946:	4413      	add	r3, r2
 800a948:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800a94a:	2100      	movs	r1, #0
 800a94c:	6938      	ldr	r0, [r7, #16]
 800a94e:	f002 fd91 	bl	800d474 <tu_edpt_claim>
 800a952:	4603      	mov	r3, r0
}
 800a954:	4618      	mov	r0, r3
 800a956:	3718      	adds	r7, #24
 800a958:	46bd      	mov	sp, r7
 800a95a:	bd80      	pop	{r7, pc}
 800a95c:	2001113c 	.word	0x2001113c

0800a960 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 800a960:	b580      	push	{r7, lr}
 800a962:	b086      	sub	sp, #24
 800a964:	af00      	add	r7, sp, #0
 800a966:	4603      	mov	r3, r0
 800a968:	460a      	mov	r2, r1
 800a96a:	71fb      	strb	r3, [r7, #7]
 800a96c:	4613      	mov	r3, r2
 800a96e:	71bb      	strb	r3, [r7, #6]
 800a970:	79bb      	ldrb	r3, [r7, #6]
 800a972:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a974:	7bbb      	ldrb	r3, [r7, #14]
 800a976:	f003 030f 	and.w	r3, r3, #15
 800a97a:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800a97c:	75fb      	strb	r3, [r7, #23]
 800a97e:	79bb      	ldrb	r3, [r7, #6]
 800a980:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a982:	7bfb      	ldrb	r3, [r7, #15]
 800a984:	09db      	lsrs	r3, r3, #7
 800a986:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800a988:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800a98a:	7dfa      	ldrb	r2, [r7, #23]
 800a98c:	7dbb      	ldrb	r3, [r7, #22]
 800a98e:	0052      	lsls	r2, r2, #1
 800a990:	4413      	add	r3, r2
 800a992:	3320      	adds	r3, #32
 800a994:	4a05      	ldr	r2, [pc, #20]	@ (800a9ac <usbd_edpt_release+0x4c>)
 800a996:	4413      	add	r3, r2
 800a998:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 800a99a:	2100      	movs	r1, #0
 800a99c:	6938      	ldr	r0, [r7, #16]
 800a99e:	f002 fda5 	bl	800d4ec <tu_edpt_release>
 800a9a2:	4603      	mov	r3, r0
}
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	3718      	adds	r7, #24
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bd80      	pop	{r7, pc}
 800a9ac:	2001113c 	.word	0x2001113c

0800a9b0 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b088      	sub	sp, #32
 800a9b4:	af02      	add	r7, sp, #8
 800a9b6:	603a      	str	r2, [r7, #0]
 800a9b8:	461a      	mov	r2, r3
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	71fb      	strb	r3, [r7, #7]
 800a9be:	460b      	mov	r3, r1
 800a9c0:	71bb      	strb	r3, [r7, #6]
 800a9c2:	4613      	mov	r3, r2
 800a9c4:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 800a9c6:	4b34      	ldr	r3, [pc, #208]	@ (800aa98 <usbd_edpt_xfer+0xe8>)
 800a9c8:	781b      	ldrb	r3, [r3, #0]
 800a9ca:	71fb      	strb	r3, [r7, #7]
 800a9cc:	79bb      	ldrb	r3, [r7, #6]
 800a9ce:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a9d0:	7abb      	ldrb	r3, [r7, #10]
 800a9d2:	f003 030f 	and.w	r3, r3, #15
 800a9d6:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800a9d8:	75fb      	strb	r3, [r7, #23]
 800a9da:	79bb      	ldrb	r3, [r7, #6]
 800a9dc:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a9de:	7afb      	ldrb	r3, [r7, #11]
 800a9e0:	09db      	lsrs	r3, r3, #7
 800a9e2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800a9e4:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800a9e6:	7dfa      	ldrb	r2, [r7, #23]
 800a9e8:	7dbb      	ldrb	r3, [r7, #22]
 800a9ea:	492c      	ldr	r1, [pc, #176]	@ (800aa9c <usbd_edpt_xfer+0xec>)
 800a9ec:	0052      	lsls	r2, r2, #1
 800a9ee:	440a      	add	r2, r1
 800a9f0:	4413      	add	r3, r2
 800a9f2:	3320      	adds	r3, #32
 800a9f4:	781b      	ldrb	r3, [r3, #0]
 800a9f6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a9fa:	b2db      	uxtb	r3, r3
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d00a      	beq.n	800aa16 <usbd_edpt_xfer+0x66>
 800aa00:	4b27      	ldr	r3, [pc, #156]	@ (800aaa0 <usbd_edpt_xfer+0xf0>)
 800aa02:	60fb      	str	r3, [r7, #12]
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f003 0301 	and.w	r3, r3, #1
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d000      	beq.n	800aa12 <usbd_edpt_xfer+0x62>
 800aa10:	be00      	bkpt	0x0000
 800aa12:	2300      	movs	r3, #0
 800aa14:	e03c      	b.n	800aa90 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800aa16:	7dfa      	ldrb	r2, [r7, #23]
 800aa18:	7dbb      	ldrb	r3, [r7, #22]
 800aa1a:	4920      	ldr	r1, [pc, #128]	@ (800aa9c <usbd_edpt_xfer+0xec>)
 800aa1c:	0052      	lsls	r2, r2, #1
 800aa1e:	440a      	add	r2, r1
 800aa20:	4413      	add	r3, r2
 800aa22:	f103 0220 	add.w	r2, r3, #32
 800aa26:	7813      	ldrb	r3, [r2, #0]
 800aa28:	f043 0301 	orr.w	r3, r3, #1
 800aa2c:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800aa2e:	88ba      	ldrh	r2, [r7, #4]
 800aa30:	79b9      	ldrb	r1, [r7, #6]
 800aa32:	79f8      	ldrb	r0, [r7, #7]
 800aa34:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aa38:	9300      	str	r3, [sp, #0]
 800aa3a:	4613      	mov	r3, r2
 800aa3c:	683a      	ldr	r2, [r7, #0]
 800aa3e:	f001 fac5 	bl	800bfcc <dcd_edpt_xfer>
 800aa42:	4603      	mov	r3, r0
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d001      	beq.n	800aa4c <usbd_edpt_xfer+0x9c>
    return true;
 800aa48:	2301      	movs	r3, #1
 800aa4a:	e021      	b.n	800aa90 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800aa4c:	7dfa      	ldrb	r2, [r7, #23]
 800aa4e:	7dbb      	ldrb	r3, [r7, #22]
 800aa50:	4912      	ldr	r1, [pc, #72]	@ (800aa9c <usbd_edpt_xfer+0xec>)
 800aa52:	0052      	lsls	r2, r2, #1
 800aa54:	440a      	add	r2, r1
 800aa56:	4413      	add	r3, r2
 800aa58:	f103 0220 	add.w	r2, r3, #32
 800aa5c:	7813      	ldrb	r3, [r2, #0]
 800aa5e:	f023 0301 	bic.w	r3, r3, #1
 800aa62:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800aa64:	7dfa      	ldrb	r2, [r7, #23]
 800aa66:	7dbb      	ldrb	r3, [r7, #22]
 800aa68:	490c      	ldr	r1, [pc, #48]	@ (800aa9c <usbd_edpt_xfer+0xec>)
 800aa6a:	0052      	lsls	r2, r2, #1
 800aa6c:	440a      	add	r2, r1
 800aa6e:	4413      	add	r3, r2
 800aa70:	f103 0220 	add.w	r2, r3, #32
 800aa74:	7813      	ldrb	r3, [r2, #0]
 800aa76:	f023 0304 	bic.w	r3, r3, #4
 800aa7a:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 800aa7c:	4b08      	ldr	r3, [pc, #32]	@ (800aaa0 <usbd_edpt_xfer+0xf0>)
 800aa7e:	613b      	str	r3, [r7, #16]
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f003 0301 	and.w	r3, r3, #1
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d000      	beq.n	800aa8e <usbd_edpt_xfer+0xde>
 800aa8c:	be00      	bkpt	0x0000
    return false;
 800aa8e:	2300      	movs	r3, #0
  }
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	3718      	adds	r7, #24
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}
 800aa98:	20000015 	.word	0x20000015
 800aa9c:	2001113c 	.word	0x2001113c
 800aaa0:	e000edf0 	.word	0xe000edf0

0800aaa4 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b088      	sub	sp, #32
 800aaa8:	af02      	add	r7, sp, #8
 800aaaa:	603a      	str	r2, [r7, #0]
 800aaac:	461a      	mov	r2, r3
 800aaae:	4603      	mov	r3, r0
 800aab0:	71fb      	strb	r3, [r7, #7]
 800aab2:	460b      	mov	r3, r1
 800aab4:	71bb      	strb	r3, [r7, #6]
 800aab6:	4613      	mov	r3, r2
 800aab8:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 800aaba:	4b34      	ldr	r3, [pc, #208]	@ (800ab8c <usbd_edpt_xfer_fifo+0xe8>)
 800aabc:	781b      	ldrb	r3, [r3, #0]
 800aabe:	71fb      	strb	r3, [r7, #7]
 800aac0:	79bb      	ldrb	r3, [r7, #6]
 800aac2:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800aac4:	7abb      	ldrb	r3, [r7, #10]
 800aac6:	f003 030f 	and.w	r3, r3, #15
 800aaca:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800aacc:	75fb      	strb	r3, [r7, #23]
 800aace:	79bb      	ldrb	r3, [r7, #6]
 800aad0:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800aad2:	7afb      	ldrb	r3, [r7, #11]
 800aad4:	09db      	lsrs	r3, r3, #7
 800aad6:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800aad8:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800aada:	7dfa      	ldrb	r2, [r7, #23]
 800aadc:	7dbb      	ldrb	r3, [r7, #22]
 800aade:	492c      	ldr	r1, [pc, #176]	@ (800ab90 <usbd_edpt_xfer_fifo+0xec>)
 800aae0:	0052      	lsls	r2, r2, #1
 800aae2:	440a      	add	r2, r1
 800aae4:	4413      	add	r3, r2
 800aae6:	3320      	adds	r3, #32
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800aaee:	b2db      	uxtb	r3, r3
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d00a      	beq.n	800ab0a <usbd_edpt_xfer_fifo+0x66>
 800aaf4:	4b27      	ldr	r3, [pc, #156]	@ (800ab94 <usbd_edpt_xfer_fifo+0xf0>)
 800aaf6:	60fb      	str	r3, [r7, #12]
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f003 0301 	and.w	r3, r3, #1
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d000      	beq.n	800ab06 <usbd_edpt_xfer_fifo+0x62>
 800ab04:	be00      	bkpt	0x0000
 800ab06:	2300      	movs	r3, #0
 800ab08:	e03c      	b.n	800ab84 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800ab0a:	7dfa      	ldrb	r2, [r7, #23]
 800ab0c:	7dbb      	ldrb	r3, [r7, #22]
 800ab0e:	4920      	ldr	r1, [pc, #128]	@ (800ab90 <usbd_edpt_xfer_fifo+0xec>)
 800ab10:	0052      	lsls	r2, r2, #1
 800ab12:	440a      	add	r2, r1
 800ab14:	4413      	add	r3, r2
 800ab16:	f103 0220 	add.w	r2, r3, #32
 800ab1a:	7813      	ldrb	r3, [r2, #0]
 800ab1c:	f043 0301 	orr.w	r3, r3, #1
 800ab20:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800ab22:	88ba      	ldrh	r2, [r7, #4]
 800ab24:	79b9      	ldrb	r1, [r7, #6]
 800ab26:	79f8      	ldrb	r0, [r7, #7]
 800ab28:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ab2c:	9300      	str	r3, [sp, #0]
 800ab2e:	4613      	mov	r3, r2
 800ab30:	683a      	ldr	r2, [r7, #0]
 800ab32:	f001 faa3 	bl	800c07c <dcd_edpt_xfer_fifo>
 800ab36:	4603      	mov	r3, r0
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d001      	beq.n	800ab40 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	e021      	b.n	800ab84 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800ab40:	7dfa      	ldrb	r2, [r7, #23]
 800ab42:	7dbb      	ldrb	r3, [r7, #22]
 800ab44:	4912      	ldr	r1, [pc, #72]	@ (800ab90 <usbd_edpt_xfer_fifo+0xec>)
 800ab46:	0052      	lsls	r2, r2, #1
 800ab48:	440a      	add	r2, r1
 800ab4a:	4413      	add	r3, r2
 800ab4c:	f103 0220 	add.w	r2, r3, #32
 800ab50:	7813      	ldrb	r3, [r2, #0]
 800ab52:	f023 0301 	bic.w	r3, r3, #1
 800ab56:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800ab58:	7dfa      	ldrb	r2, [r7, #23]
 800ab5a:	7dbb      	ldrb	r3, [r7, #22]
 800ab5c:	490c      	ldr	r1, [pc, #48]	@ (800ab90 <usbd_edpt_xfer_fifo+0xec>)
 800ab5e:	0052      	lsls	r2, r2, #1
 800ab60:	440a      	add	r2, r1
 800ab62:	4413      	add	r3, r2
 800ab64:	f103 0220 	add.w	r2, r3, #32
 800ab68:	7813      	ldrb	r3, [r2, #0]
 800ab6a:	f023 0304 	bic.w	r3, r3, #4
 800ab6e:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 800ab70:	4b08      	ldr	r3, [pc, #32]	@ (800ab94 <usbd_edpt_xfer_fifo+0xf0>)
 800ab72:	613b      	str	r3, [r7, #16]
 800ab74:	693b      	ldr	r3, [r7, #16]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	f003 0301 	and.w	r3, r3, #1
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d000      	beq.n	800ab82 <usbd_edpt_xfer_fifo+0xde>
 800ab80:	be00      	bkpt	0x0000
    return false;
 800ab82:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	3718      	adds	r7, #24
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd80      	pop	{r7, pc}
 800ab8c:	20000015 	.word	0x20000015
 800ab90:	2001113c 	.word	0x2001113c
 800ab94:	e000edf0 	.word	0xe000edf0

0800ab98 <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 800ab98:	b480      	push	{r7}
 800ab9a:	b085      	sub	sp, #20
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	4603      	mov	r3, r0
 800aba0:	460a      	mov	r2, r1
 800aba2:	71fb      	strb	r3, [r7, #7]
 800aba4:	4613      	mov	r3, r2
 800aba6:	71bb      	strb	r3, [r7, #6]
 800aba8:	79bb      	ldrb	r3, [r7, #6]
 800abaa:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800abac:	7b3b      	ldrb	r3, [r7, #12]
 800abae:	f003 030f 	and.w	r3, r3, #15
 800abb2:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800abb4:	73fb      	strb	r3, [r7, #15]
 800abb6:	79bb      	ldrb	r3, [r7, #6]
 800abb8:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800abba:	7b7b      	ldrb	r3, [r7, #13]
 800abbc:	09db      	lsrs	r3, r3, #7
 800abbe:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800abc0:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 800abc2:	7bfa      	ldrb	r2, [r7, #15]
 800abc4:	7bbb      	ldrb	r3, [r7, #14]
 800abc6:	490a      	ldr	r1, [pc, #40]	@ (800abf0 <usbd_edpt_busy+0x58>)
 800abc8:	0052      	lsls	r2, r2, #1
 800abca:	440a      	add	r2, r1
 800abcc:	4413      	add	r3, r2
 800abce:	3320      	adds	r3, #32
 800abd0:	781b      	ldrb	r3, [r3, #0]
 800abd2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800abd6:	b2db      	uxtb	r3, r3
 800abd8:	2b00      	cmp	r3, #0
 800abda:	bf14      	ite	ne
 800abdc:	2301      	movne	r3, #1
 800abde:	2300      	moveq	r3, #0
 800abe0:	b2db      	uxtb	r3, r3
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	3714      	adds	r7, #20
 800abe6:	46bd      	mov	sp, r7
 800abe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abec:	4770      	bx	lr
 800abee:	bf00      	nop
 800abf0:	2001113c 	.word	0x2001113c

0800abf4 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b084      	sub	sp, #16
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	4603      	mov	r3, r0
 800abfc:	460a      	mov	r2, r1
 800abfe:	71fb      	strb	r3, [r7, #7]
 800ac00:	4613      	mov	r3, r2
 800ac02:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800ac04:	4b18      	ldr	r3, [pc, #96]	@ (800ac68 <usbd_edpt_stall+0x74>)
 800ac06:	781b      	ldrb	r3, [r3, #0]
 800ac08:	71fb      	strb	r3, [r7, #7]
 800ac0a:	79bb      	ldrb	r3, [r7, #6]
 800ac0c:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ac0e:	7b3b      	ldrb	r3, [r7, #12]
 800ac10:	f003 030f 	and.w	r3, r3, #15
 800ac14:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ac16:	73fb      	strb	r3, [r7, #15]
 800ac18:	79bb      	ldrb	r3, [r7, #6]
 800ac1a:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ac1c:	7b7b      	ldrb	r3, [r7, #13]
 800ac1e:	09db      	lsrs	r3, r3, #7
 800ac20:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ac22:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 800ac24:	79ba      	ldrb	r2, [r7, #6]
 800ac26:	79fb      	ldrb	r3, [r7, #7]
 800ac28:	4611      	mov	r1, r2
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	f001 fa88 	bl	800c140 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800ac30:	7bfa      	ldrb	r2, [r7, #15]
 800ac32:	7bbb      	ldrb	r3, [r7, #14]
 800ac34:	490d      	ldr	r1, [pc, #52]	@ (800ac6c <usbd_edpt_stall+0x78>)
 800ac36:	0052      	lsls	r2, r2, #1
 800ac38:	440a      	add	r2, r1
 800ac3a:	4413      	add	r3, r2
 800ac3c:	f103 0220 	add.w	r2, r3, #32
 800ac40:	7813      	ldrb	r3, [r2, #0]
 800ac42:	f043 0302 	orr.w	r3, r3, #2
 800ac46:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800ac48:	7bfa      	ldrb	r2, [r7, #15]
 800ac4a:	7bbb      	ldrb	r3, [r7, #14]
 800ac4c:	4907      	ldr	r1, [pc, #28]	@ (800ac6c <usbd_edpt_stall+0x78>)
 800ac4e:	0052      	lsls	r2, r2, #1
 800ac50:	440a      	add	r2, r1
 800ac52:	4413      	add	r3, r2
 800ac54:	f103 0220 	add.w	r2, r3, #32
 800ac58:	7813      	ldrb	r3, [r2, #0]
 800ac5a:	f043 0301 	orr.w	r3, r3, #1
 800ac5e:	7013      	strb	r3, [r2, #0]
}
 800ac60:	bf00      	nop
 800ac62:	3710      	adds	r7, #16
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}
 800ac68:	20000015 	.word	0x20000015
 800ac6c:	2001113c 	.word	0x2001113c

0800ac70 <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b084      	sub	sp, #16
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	4603      	mov	r3, r0
 800ac78:	460a      	mov	r2, r1
 800ac7a:	71fb      	strb	r3, [r7, #7]
 800ac7c:	4613      	mov	r3, r2
 800ac7e:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800ac80:	4b18      	ldr	r3, [pc, #96]	@ (800ace4 <usbd_edpt_clear_stall+0x74>)
 800ac82:	781b      	ldrb	r3, [r3, #0]
 800ac84:	71fb      	strb	r3, [r7, #7]
 800ac86:	79bb      	ldrb	r3, [r7, #6]
 800ac88:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ac8a:	7b3b      	ldrb	r3, [r7, #12]
 800ac8c:	f003 030f 	and.w	r3, r3, #15
 800ac90:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ac92:	73fb      	strb	r3, [r7, #15]
 800ac94:	79bb      	ldrb	r3, [r7, #6]
 800ac96:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ac98:	7b7b      	ldrb	r3, [r7, #13]
 800ac9a:	09db      	lsrs	r3, r3, #7
 800ac9c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ac9e:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 800aca0:	79ba      	ldrb	r2, [r7, #6]
 800aca2:	79fb      	ldrb	r3, [r7, #7]
 800aca4:	4611      	mov	r1, r2
 800aca6:	4618      	mov	r0, r3
 800aca8:	f001 fa80 	bl	800c1ac <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 800acac:	7bfa      	ldrb	r2, [r7, #15]
 800acae:	7bbb      	ldrb	r3, [r7, #14]
 800acb0:	490d      	ldr	r1, [pc, #52]	@ (800ace8 <usbd_edpt_clear_stall+0x78>)
 800acb2:	0052      	lsls	r2, r2, #1
 800acb4:	440a      	add	r2, r1
 800acb6:	4413      	add	r3, r2
 800acb8:	f103 0220 	add.w	r2, r3, #32
 800acbc:	7813      	ldrb	r3, [r2, #0]
 800acbe:	f023 0302 	bic.w	r3, r3, #2
 800acc2:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 800acc4:	7bfa      	ldrb	r2, [r7, #15]
 800acc6:	7bbb      	ldrb	r3, [r7, #14]
 800acc8:	4907      	ldr	r1, [pc, #28]	@ (800ace8 <usbd_edpt_clear_stall+0x78>)
 800acca:	0052      	lsls	r2, r2, #1
 800accc:	440a      	add	r2, r1
 800acce:	4413      	add	r3, r2
 800acd0:	f103 0220 	add.w	r2, r3, #32
 800acd4:	7813      	ldrb	r3, [r2, #0]
 800acd6:	f023 0301 	bic.w	r3, r3, #1
 800acda:	7013      	strb	r3, [r2, #0]
}
 800acdc:	bf00      	nop
 800acde:	3710      	adds	r7, #16
 800ace0:	46bd      	mov	sp, r7
 800ace2:	bd80      	pop	{r7, pc}
 800ace4:	20000015 	.word	0x20000015
 800ace8:	2001113c 	.word	0x2001113c

0800acec <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 800acec:	b480      	push	{r7}
 800acee:	b085      	sub	sp, #20
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	4603      	mov	r3, r0
 800acf4:	460a      	mov	r2, r1
 800acf6:	71fb      	strb	r3, [r7, #7]
 800acf8:	4613      	mov	r3, r2
 800acfa:	71bb      	strb	r3, [r7, #6]
 800acfc:	79bb      	ldrb	r3, [r7, #6]
 800acfe:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ad00:	7b3b      	ldrb	r3, [r7, #12]
 800ad02:	f003 030f 	and.w	r3, r3, #15
 800ad06:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ad08:	73fb      	strb	r3, [r7, #15]
 800ad0a:	79bb      	ldrb	r3, [r7, #6]
 800ad0c:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ad0e:	7b7b      	ldrb	r3, [r7, #13]
 800ad10:	09db      	lsrs	r3, r3, #7
 800ad12:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ad14:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800ad16:	7bfa      	ldrb	r2, [r7, #15]
 800ad18:	7bbb      	ldrb	r3, [r7, #14]
 800ad1a:	490a      	ldr	r1, [pc, #40]	@ (800ad44 <usbd_edpt_stalled+0x58>)
 800ad1c:	0052      	lsls	r2, r2, #1
 800ad1e:	440a      	add	r2, r1
 800ad20:	4413      	add	r3, r2
 800ad22:	3320      	adds	r3, #32
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800ad2a:	b2db      	uxtb	r3, r3
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	bf14      	ite	ne
 800ad30:	2301      	movne	r3, #1
 800ad32:	2300      	moveq	r3, #0
 800ad34:	b2db      	uxtb	r3, r3
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	3714      	adds	r7, #20
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad40:	4770      	bx	lr
 800ad42:	bf00      	nop
 800ad44:	2001113c 	.word	0x2001113c

0800ad48 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 800ad48:	b480      	push	{r7}
 800ad4a:	b083      	sub	sp, #12
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	4603      	mov	r3, r0
 800ad50:	6039      	str	r1, [r7, #0]
 800ad52:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 800ad54:	bf00      	nop
 800ad56:	370c      	adds	r7, #12
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5e:	4770      	bx	lr

0800ad60 <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b086      	sub	sp, #24
 800ad64:	af02      	add	r7, sp, #8
 800ad66:	4603      	mov	r3, r0
 800ad68:	6039      	str	r1, [r7, #0]
 800ad6a:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	781b      	ldrb	r3, [r3, #0]
 800ad70:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ad74:	b2db      	uxtb	r3, r3
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d001      	beq.n	800ad7e <status_stage_xact+0x1e>
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	e000      	b.n	800ad80 <status_stage_xact+0x20>
 800ad7e:	2380      	movs	r3, #128	@ 0x80
 800ad80:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 800ad82:	7bf9      	ldrb	r1, [r7, #15]
 800ad84:	79f8      	ldrb	r0, [r7, #7]
 800ad86:	2300      	movs	r3, #0
 800ad88:	9300      	str	r3, [sp, #0]
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	f7ff fe0f 	bl	800a9b0 <usbd_edpt_xfer>
 800ad92:	4603      	mov	r3, r0
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3710      	adds	r7, #16
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b082      	sub	sp, #8
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	4603      	mov	r3, r0
 800ada4:	6039      	str	r1, [r7, #0]
 800ada6:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 800ada8:	4b0b      	ldr	r3, [pc, #44]	@ (800add8 <tud_control_status+0x3c>)
 800adaa:	683a      	ldr	r2, [r7, #0]
 800adac:	6810      	ldr	r0, [r2, #0]
 800adae:	6851      	ldr	r1, [r2, #4]
 800adb0:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800adb2:	4b09      	ldr	r3, [pc, #36]	@ (800add8 <tud_control_status+0x3c>)
 800adb4:	2200      	movs	r2, #0
 800adb6:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800adb8:	4b07      	ldr	r3, [pc, #28]	@ (800add8 <tud_control_status+0x3c>)
 800adba:	2200      	movs	r2, #0
 800adbc:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800adbe:	4b06      	ldr	r3, [pc, #24]	@ (800add8 <tud_control_status+0x3c>)
 800adc0:	2200      	movs	r2, #0
 800adc2:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 800adc4:	79fb      	ldrb	r3, [r7, #7]
 800adc6:	6839      	ldr	r1, [r7, #0]
 800adc8:	4618      	mov	r0, r3
 800adca:	f7ff ffc9 	bl	800ad60 <status_stage_xact>
 800adce:	4603      	mov	r3, r0
}
 800add0:	4618      	mov	r0, r3
 800add2:	3708      	adds	r7, #8
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}
 800add8:	20011238 	.word	0x20011238

0800addc <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 800addc:	b590      	push	{r4, r7, lr}
 800adde:	b08b      	sub	sp, #44	@ 0x2c
 800ade0:	af02      	add	r7, sp, #8
 800ade2:	4603      	mov	r3, r0
 800ade4:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 800ade6:	4b2d      	ldr	r3, [pc, #180]	@ (800ae9c <data_stage_xact+0xc0>)
 800ade8:	899a      	ldrh	r2, [r3, #12]
 800adea:	4b2c      	ldr	r3, [pc, #176]	@ (800ae9c <data_stage_xact+0xc0>)
 800adec:	89db      	ldrh	r3, [r3, #14]
 800adee:	1ad3      	subs	r3, r2, r3
 800adf0:	b29b      	uxth	r3, r3
 800adf2:	837b      	strh	r3, [r7, #26]
 800adf4:	2340      	movs	r3, #64	@ 0x40
 800adf6:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800adf8:	8b7a      	ldrh	r2, [r7, #26]
 800adfa:	8b3b      	ldrh	r3, [r7, #24]
 800adfc:	4293      	cmp	r3, r2
 800adfe:	bf28      	it	cs
 800ae00:	4613      	movcs	r3, r2
 800ae02:	b29b      	uxth	r3, r3
 800ae04:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 800ae06:	2300      	movs	r3, #0
 800ae08:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 800ae0a:	4b24      	ldr	r3, [pc, #144]	@ (800ae9c <data_stage_xact+0xc0>)
 800ae0c:	781b      	ldrb	r3, [r3, #0]
 800ae0e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ae12:	b2db      	uxtb	r3, r3
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d02f      	beq.n	800ae78 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 800ae18:	2380      	movs	r3, #128	@ 0x80
 800ae1a:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 800ae1c:	8bbb      	ldrh	r3, [r7, #28]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d02a      	beq.n	800ae78 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800ae22:	4b1e      	ldr	r3, [pc, #120]	@ (800ae9c <data_stage_xact+0xc0>)
 800ae24:	689a      	ldr	r2, [r3, #8]
 800ae26:	8bbb      	ldrh	r3, [r7, #28]
 800ae28:	491d      	ldr	r1, [pc, #116]	@ (800aea0 <data_stage_xact+0xc4>)
 800ae2a:	6179      	str	r1, [r7, #20]
 800ae2c:	2140      	movs	r1, #64	@ 0x40
 800ae2e:	6139      	str	r1, [r7, #16]
 800ae30:	60fa      	str	r2, [r7, #12]
 800ae32:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 800ae34:	697b      	ldr	r3, [r7, #20]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d102      	bne.n	800ae40 <data_stage_xact+0x64>
    return -1;
 800ae3a:	f04f 33ff 	mov.w	r3, #4294967295
 800ae3e:	e017      	b.n	800ae70 <data_stage_xact+0x94>
  if (count == 0u) {
 800ae40:	68bb      	ldr	r3, [r7, #8]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d101      	bne.n	800ae4a <data_stage_xact+0x6e>
    return 0;
 800ae46:	2300      	movs	r3, #0
 800ae48:	e012      	b.n	800ae70 <data_stage_xact+0x94>
  if (src == NULL) {
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d102      	bne.n	800ae56 <data_stage_xact+0x7a>
    return -1;
 800ae50:	f04f 33ff 	mov.w	r3, #4294967295
 800ae54:	e00c      	b.n	800ae70 <data_stage_xact+0x94>
  if (count > destsz) {
 800ae56:	693a      	ldr	r2, [r7, #16]
 800ae58:	68bb      	ldr	r3, [r7, #8]
 800ae5a:	429a      	cmp	r2, r3
 800ae5c:	d202      	bcs.n	800ae64 <data_stage_xact+0x88>
    return -1;
 800ae5e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae62:	e005      	b.n	800ae70 <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 800ae64:	68ba      	ldr	r2, [r7, #8]
 800ae66:	68f9      	ldr	r1, [r7, #12]
 800ae68:	6978      	ldr	r0, [r7, #20]
 800ae6a:	f003 f993 	bl	800e194 <memcpy>
  return 0;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d001      	beq.n	800ae78 <data_stage_xact+0x9c>
 800ae74:	2300      	movs	r3, #0
 800ae76:	e00d      	b.n	800ae94 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 800ae78:	8bbb      	ldrh	r3, [r7, #28]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d001      	beq.n	800ae82 <data_stage_xact+0xa6>
 800ae7e:	4a08      	ldr	r2, [pc, #32]	@ (800aea0 <data_stage_xact+0xc4>)
 800ae80:	e000      	b.n	800ae84 <data_stage_xact+0xa8>
 800ae82:	2200      	movs	r2, #0
 800ae84:	8bbb      	ldrh	r3, [r7, #28]
 800ae86:	7ff9      	ldrb	r1, [r7, #31]
 800ae88:	79f8      	ldrb	r0, [r7, #7]
 800ae8a:	2400      	movs	r4, #0
 800ae8c:	9400      	str	r4, [sp, #0]
 800ae8e:	f7ff fd8f 	bl	800a9b0 <usbd_edpt_xfer>
 800ae92:	4603      	mov	r3, r0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3724      	adds	r7, #36	@ 0x24
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd90      	pop	{r4, r7, pc}
 800ae9c:	20011238 	.word	0x20011238
 800aea0:	2001124c 	.word	0x2001124c

0800aea4 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 800aea4:	b580      	push	{r7, lr}
 800aea6:	b088      	sub	sp, #32
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	60b9      	str	r1, [r7, #8]
 800aeac:	607a      	str	r2, [r7, #4]
 800aeae:	461a      	mov	r2, r3
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	73fb      	strb	r3, [r7, #15]
 800aeb4:	4613      	mov	r3, r2
 800aeb6:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 800aeb8:	4b30      	ldr	r3, [pc, #192]	@ (800af7c <tud_control_xfer+0xd8>)
 800aeba:	68ba      	ldr	r2, [r7, #8]
 800aebc:	6810      	ldr	r0, [r2, #0]
 800aebe:	6851      	ldr	r1, [r2, #4]
 800aec0:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 800aec2:	4a2e      	ldr	r2, [pc, #184]	@ (800af7c <tud_control_xfer+0xd8>)
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 800aec8:	4b2c      	ldr	r3, [pc, #176]	@ (800af7c <tud_control_xfer+0xd8>)
 800aeca:	2200      	movs	r2, #0
 800aecc:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	88db      	ldrh	r3, [r3, #6]
 800aed2:	b29a      	uxth	r2, r3
 800aed4:	89bb      	ldrh	r3, [r7, #12]
 800aed6:	827b      	strh	r3, [r7, #18]
 800aed8:	4613      	mov	r3, r2
 800aeda:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800aedc:	8a7a      	ldrh	r2, [r7, #18]
 800aede:	8a3b      	ldrh	r3, [r7, #16]
 800aee0:	4293      	cmp	r3, r2
 800aee2:	bf28      	it	cs
 800aee4:	4613      	movcs	r3, r2
 800aee6:	b29a      	uxth	r2, r3
 800aee8:	4b24      	ldr	r3, [pc, #144]	@ (800af7c <tud_control_xfer+0xd8>)
 800aeea:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 800aeec:	68bb      	ldr	r3, [r7, #8]
 800aeee:	88db      	ldrh	r3, [r3, #6]
 800aef0:	b29b      	uxth	r3, r3
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d026      	beq.n	800af44 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 800aef6:	4b21      	ldr	r3, [pc, #132]	@ (800af7c <tud_control_xfer+0xd8>)
 800aef8:	899b      	ldrh	r3, [r3, #12]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d00d      	beq.n	800af1a <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d10a      	bne.n	800af1a <tud_control_xfer+0x76>
 800af04:	4b1e      	ldr	r3, [pc, #120]	@ (800af80 <tud_control_xfer+0xdc>)
 800af06:	61bb      	str	r3, [r7, #24]
 800af08:	69bb      	ldr	r3, [r7, #24]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f003 0301 	and.w	r3, r3, #1
 800af10:	2b00      	cmp	r3, #0
 800af12:	d000      	beq.n	800af16 <tud_control_xfer+0x72>
 800af14:	be00      	bkpt	0x0000
 800af16:	2300      	movs	r3, #0
 800af18:	e02b      	b.n	800af72 <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 800af1a:	7bfb      	ldrb	r3, [r7, #15]
 800af1c:	4618      	mov	r0, r3
 800af1e:	f7ff ff5d 	bl	800addc <data_stage_xact>
 800af22:	4603      	mov	r3, r0
 800af24:	f083 0301 	eor.w	r3, r3, #1
 800af28:	b2db      	uxtb	r3, r3
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d020      	beq.n	800af70 <tud_control_xfer+0xcc>
 800af2e:	4b14      	ldr	r3, [pc, #80]	@ (800af80 <tud_control_xfer+0xdc>)
 800af30:	617b      	str	r3, [r7, #20]
 800af32:	697b      	ldr	r3, [r7, #20]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f003 0301 	and.w	r3, r3, #1
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d000      	beq.n	800af40 <tud_control_xfer+0x9c>
 800af3e:	be00      	bkpt	0x0000
 800af40:	2300      	movs	r3, #0
 800af42:	e016      	b.n	800af72 <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 800af44:	7bfb      	ldrb	r3, [r7, #15]
 800af46:	68b9      	ldr	r1, [r7, #8]
 800af48:	4618      	mov	r0, r3
 800af4a:	f7ff ff09 	bl	800ad60 <status_stage_xact>
 800af4e:	4603      	mov	r3, r0
 800af50:	f083 0301 	eor.w	r3, r3, #1
 800af54:	b2db      	uxtb	r3, r3
 800af56:	2b00      	cmp	r3, #0
 800af58:	d00a      	beq.n	800af70 <tud_control_xfer+0xcc>
 800af5a:	4b09      	ldr	r3, [pc, #36]	@ (800af80 <tud_control_xfer+0xdc>)
 800af5c:	61fb      	str	r3, [r7, #28]
 800af5e:	69fb      	ldr	r3, [r7, #28]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	f003 0301 	and.w	r3, r3, #1
 800af66:	2b00      	cmp	r3, #0
 800af68:	d000      	beq.n	800af6c <tud_control_xfer+0xc8>
 800af6a:	be00      	bkpt	0x0000
 800af6c:	2300      	movs	r3, #0
 800af6e:	e000      	b.n	800af72 <tud_control_xfer+0xce>
  }

  return true;
 800af70:	2301      	movs	r3, #1
}
 800af72:	4618      	mov	r0, r3
 800af74:	3720      	adds	r7, #32
 800af76:	46bd      	mov	sp, r7
 800af78:	bd80      	pop	{r7, pc}
 800af7a:	bf00      	nop
 800af7c:	20011238 	.word	0x20011238
 800af80:	e000edf0 	.word	0xe000edf0

0800af84 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 800af84:	b580      	push	{r7, lr}
 800af86:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 800af88:	2214      	movs	r2, #20
 800af8a:	2100      	movs	r1, #0
 800af8c:	4802      	ldr	r0, [pc, #8]	@ (800af98 <usbd_control_reset+0x14>)
 800af8e:	f003 f8b7 	bl	800e100 <memset>
}
 800af92:	bf00      	nop
 800af94:	bd80      	pop	{r7, pc}
 800af96:	bf00      	nop
 800af98:	20011238 	.word	0x20011238

0800af9c <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 800af9c:	b480      	push	{r7}
 800af9e:	b083      	sub	sp, #12
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 800afa4:	4a04      	ldr	r2, [pc, #16]	@ (800afb8 <usbd_control_set_complete_callback+0x1c>)
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6113      	str	r3, [r2, #16]
}
 800afaa:	bf00      	nop
 800afac:	370c      	adds	r7, #12
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr
 800afb6:	bf00      	nop
 800afb8:	20011238 	.word	0x20011238

0800afbc <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 800afbc:	b480      	push	{r7}
 800afbe:	b083      	sub	sp, #12
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 800afc4:	4b09      	ldr	r3, [pc, #36]	@ (800afec <usbd_control_set_request+0x30>)
 800afc6:	687a      	ldr	r2, [r7, #4]
 800afc8:	6810      	ldr	r0, [r2, #0]
 800afca:	6851      	ldr	r1, [r2, #4]
 800afcc:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800afce:	4b07      	ldr	r3, [pc, #28]	@ (800afec <usbd_control_set_request+0x30>)
 800afd0:	2200      	movs	r2, #0
 800afd2:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800afd4:	4b05      	ldr	r3, [pc, #20]	@ (800afec <usbd_control_set_request+0x30>)
 800afd6:	2200      	movs	r2, #0
 800afd8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800afda:	4b04      	ldr	r3, [pc, #16]	@ (800afec <usbd_control_set_request+0x30>)
 800afdc:	2200      	movs	r2, #0
 800afde:	819a      	strh	r2, [r3, #12]
}
 800afe0:	bf00      	nop
 800afe2:	370c      	adds	r7, #12
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr
 800afec:	20011238 	.word	0x20011238

0800aff0 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b088      	sub	sp, #32
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	603b      	str	r3, [r7, #0]
 800aff8:	4603      	mov	r3, r0
 800affa:	71fb      	strb	r3, [r7, #7]
 800affc:	460b      	mov	r3, r1
 800affe:	71bb      	strb	r3, [r7, #6]
 800b000:	4613      	mov	r3, r2
 800b002:	717b      	strb	r3, [r7, #5]
 800b004:	79bb      	ldrb	r3, [r7, #6]
 800b006:	73fb      	strb	r3, [r7, #15]
 800b008:	7bfb      	ldrb	r3, [r7, #15]
 800b00a:	09db      	lsrs	r3, r3, #7
 800b00c:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 800b00e:	4a4f      	ldr	r2, [pc, #316]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b010:	7812      	ldrb	r2, [r2, #0]
 800b012:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 800b016:	b2d2      	uxtb	r2, r2
 800b018:	4293      	cmp	r3, r2
 800b01a:	d01e      	beq.n	800b05a <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d00a      	beq.n	800b038 <usbd_control_xfer_cb+0x48>
 800b022:	4b4b      	ldr	r3, [pc, #300]	@ (800b150 <usbd_control_xfer_cb+0x160>)
 800b024:	613b      	str	r3, [r7, #16]
 800b026:	693b      	ldr	r3, [r7, #16]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f003 0301 	and.w	r3, r3, #1
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d000      	beq.n	800b034 <usbd_control_xfer_cb+0x44>
 800b032:	be00      	bkpt	0x0000
 800b034:	2300      	movs	r3, #0
 800b036:	e084      	b.n	800b142 <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 800b038:	79fb      	ldrb	r3, [r7, #7]
 800b03a:	4944      	ldr	r1, [pc, #272]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b03c:	4618      	mov	r0, r3
 800b03e:	f7ff fe83 	bl	800ad48 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 800b042:	4b42      	ldr	r3, [pc, #264]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b044:	691b      	ldr	r3, [r3, #16]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d005      	beq.n	800b056 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800b04a:	4b40      	ldr	r3, [pc, #256]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b04c:	691b      	ldr	r3, [r3, #16]
 800b04e:	79f8      	ldrb	r0, [r7, #7]
 800b050:	4a3e      	ldr	r2, [pc, #248]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b052:	2103      	movs	r1, #3
 800b054:	4798      	blx	r3
    }

    return true;
 800b056:	2301      	movs	r3, #1
 800b058:	e073      	b.n	800b142 <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800b05a:	4b3c      	ldr	r3, [pc, #240]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b05c:	781b      	ldrb	r3, [r3, #0]
 800b05e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b062:	b2db      	uxtb	r3, r3
 800b064:	2b00      	cmp	r3, #0
 800b066:	d10c      	bne.n	800b082 <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 800b068:	4b38      	ldr	r3, [pc, #224]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b06a:	689b      	ldr	r3, [r3, #8]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d101      	bne.n	800b074 <usbd_control_xfer_cb+0x84>
 800b070:	2300      	movs	r3, #0
 800b072:	e066      	b.n	800b142 <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 800b074:	4b35      	ldr	r3, [pc, #212]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b076:	689b      	ldr	r3, [r3, #8]
 800b078:	683a      	ldr	r2, [r7, #0]
 800b07a:	4936      	ldr	r1, [pc, #216]	@ (800b154 <usbd_control_xfer_cb+0x164>)
 800b07c:	4618      	mov	r0, r3
 800b07e:	f003 f889 	bl	800e194 <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800b082:	4b32      	ldr	r3, [pc, #200]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b084:	89da      	ldrh	r2, [r3, #14]
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	b29b      	uxth	r3, r3
 800b08a:	4413      	add	r3, r2
 800b08c:	b29a      	uxth	r2, r3
 800b08e:	4b2f      	ldr	r3, [pc, #188]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b090:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800b092:	4b2e      	ldr	r3, [pc, #184]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b094:	689a      	ldr	r2, [r3, #8]
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	4413      	add	r3, r2
 800b09a:	4a2c      	ldr	r2, [pc, #176]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b09c:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 800b09e:	4b2b      	ldr	r3, [pc, #172]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b0a0:	88da      	ldrh	r2, [r3, #6]
 800b0a2:	4b2a      	ldr	r3, [pc, #168]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b0a4:	89db      	ldrh	r3, [r3, #14]
 800b0a6:	429a      	cmp	r2, r3
 800b0a8:	d002      	beq.n	800b0b0 <usbd_control_xfer_cb+0xc0>
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	2b3f      	cmp	r3, #63	@ 0x3f
 800b0ae:	d831      	bhi.n	800b114 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 800b0b4:	4b25      	ldr	r3, [pc, #148]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b0b6:	691b      	ldr	r3, [r3, #16]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d007      	beq.n	800b0cc <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800b0bc:	4b23      	ldr	r3, [pc, #140]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b0be:	691b      	ldr	r3, [r3, #16]
 800b0c0:	79f8      	ldrb	r0, [r7, #7]
 800b0c2:	4a22      	ldr	r2, [pc, #136]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b0c4:	2102      	movs	r1, #2
 800b0c6:	4798      	blx	r3
 800b0c8:	4603      	mov	r3, r0
 800b0ca:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 800b0cc:	7ffb      	ldrb	r3, [r7, #31]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d015      	beq.n	800b0fe <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 800b0d2:	79fb      	ldrb	r3, [r7, #7]
 800b0d4:	491d      	ldr	r1, [pc, #116]	@ (800b14c <usbd_control_xfer_cb+0x15c>)
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	f7ff fe42 	bl	800ad60 <status_stage_xact>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	f083 0301 	eor.w	r3, r3, #1
 800b0e2:	b2db      	uxtb	r3, r3
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d02a      	beq.n	800b13e <usbd_control_xfer_cb+0x14e>
 800b0e8:	4b19      	ldr	r3, [pc, #100]	@ (800b150 <usbd_control_xfer_cb+0x160>)
 800b0ea:	617b      	str	r3, [r7, #20]
 800b0ec:	697b      	ldr	r3, [r7, #20]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f003 0301 	and.w	r3, r3, #1
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d000      	beq.n	800b0fa <usbd_control_xfer_cb+0x10a>
 800b0f8:	be00      	bkpt	0x0000
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	e021      	b.n	800b142 <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 800b0fe:	79fb      	ldrb	r3, [r7, #7]
 800b100:	2100      	movs	r1, #0
 800b102:	4618      	mov	r0, r3
 800b104:	f001 f81c 	bl	800c140 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800b108:	79fb      	ldrb	r3, [r7, #7]
 800b10a:	2180      	movs	r1, #128	@ 0x80
 800b10c:	4618      	mov	r0, r3
 800b10e:	f001 f817 	bl	800c140 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800b112:	e014      	b.n	800b13e <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 800b114:	79fb      	ldrb	r3, [r7, #7]
 800b116:	4618      	mov	r0, r3
 800b118:	f7ff fe60 	bl	800addc <data_stage_xact>
 800b11c:	4603      	mov	r3, r0
 800b11e:	f083 0301 	eor.w	r3, r3, #1
 800b122:	b2db      	uxtb	r3, r3
 800b124:	2b00      	cmp	r3, #0
 800b126:	d00b      	beq.n	800b140 <usbd_control_xfer_cb+0x150>
 800b128:	4b09      	ldr	r3, [pc, #36]	@ (800b150 <usbd_control_xfer_cb+0x160>)
 800b12a:	61bb      	str	r3, [r7, #24]
 800b12c:	69bb      	ldr	r3, [r7, #24]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f003 0301 	and.w	r3, r3, #1
 800b134:	2b00      	cmp	r3, #0
 800b136:	d000      	beq.n	800b13a <usbd_control_xfer_cb+0x14a>
 800b138:	be00      	bkpt	0x0000
 800b13a:	2300      	movs	r3, #0
 800b13c:	e001      	b.n	800b142 <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800b13e:	bf00      	nop
  }

  return true;
 800b140:	2301      	movs	r3, #1
}
 800b142:	4618      	mov	r0, r3
 800b144:	3720      	adds	r7, #32
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}
 800b14a:	bf00      	nop
 800b14c:	20011238 	.word	0x20011238
 800b150:	e000edf0 	.word	0xe000edf0
 800b154:	2001124c 	.word	0x2001124c

0800b158 <__NVIC_EnableIRQ>:
{
 800b158:	b480      	push	{r7}
 800b15a:	b083      	sub	sp, #12
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	4603      	mov	r3, r0
 800b160:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b166:	2b00      	cmp	r3, #0
 800b168:	db0b      	blt.n	800b182 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b16a:	79fb      	ldrb	r3, [r7, #7]
 800b16c:	f003 021f 	and.w	r2, r3, #31
 800b170:	4907      	ldr	r1, [pc, #28]	@ (800b190 <__NVIC_EnableIRQ+0x38>)
 800b172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b176:	095b      	lsrs	r3, r3, #5
 800b178:	2001      	movs	r0, #1
 800b17a:	fa00 f202 	lsl.w	r2, r0, r2
 800b17e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b182:	bf00      	nop
 800b184:	370c      	adds	r7, #12
 800b186:	46bd      	mov	sp, r7
 800b188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18c:	4770      	bx	lr
 800b18e:	bf00      	nop
 800b190:	e000e100 	.word	0xe000e100

0800b194 <__NVIC_DisableIRQ>:
{
 800b194:	b480      	push	{r7}
 800b196:	b083      	sub	sp, #12
 800b198:	af00      	add	r7, sp, #0
 800b19a:	4603      	mov	r3, r0
 800b19c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b19e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	db12      	blt.n	800b1cc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b1a6:	79fb      	ldrb	r3, [r7, #7]
 800b1a8:	f003 021f 	and.w	r2, r3, #31
 800b1ac:	490a      	ldr	r1, [pc, #40]	@ (800b1d8 <__NVIC_DisableIRQ+0x44>)
 800b1ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b1b2:	095b      	lsrs	r3, r3, #5
 800b1b4:	2001      	movs	r0, #1
 800b1b6:	fa00 f202 	lsl.w	r2, r0, r2
 800b1ba:	3320      	adds	r3, #32
 800b1bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800b1c0:	f3bf 8f4f 	dsb	sy
}
 800b1c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800b1c6:	f3bf 8f6f 	isb	sy
}
 800b1ca:	bf00      	nop
}
 800b1cc:	bf00      	nop
 800b1ce:	370c      	adds	r7, #12
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d6:	4770      	bx	lr
 800b1d8:	e000e100 	.word	0xe000e100

0800b1dc <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 800b1dc:	b480      	push	{r7}
 800b1de:	b087      	sub	sp, #28
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	4603      	mov	r3, r0
 800b1e4:	71fb      	strb	r3, [r7, #7]
 800b1e6:	79fb      	ldrb	r3, [r7, #7]
 800b1e8:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b1ea:	7cfb      	ldrb	r3, [r7, #19]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d001      	beq.n	800b1f4 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b1f4:	7cfb      	ldrb	r3, [r7, #19]
 800b1f6:	4a15      	ldr	r2, [pc, #84]	@ (800b24c <dma_setup_prepare+0x70>)
 800b1f8:	011b      	lsls	r3, r3, #4
 800b1fa:	4413      	add	r3, r2
 800b1fc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b1fe:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 800b200:	697b      	ldr	r3, [r7, #20]
 800b202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b204:	4a12      	ldr	r2, [pc, #72]	@ (800b250 <dma_setup_prepare+0x74>)
 800b206:	4293      	cmp	r3, r2
 800b208:	d909      	bls.n	800b21e <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800b20a:	697b      	ldr	r3, [r7, #20]
 800b20c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b210:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	0fdb      	lsrs	r3, r3, #31
 800b218:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d110      	bne.n	800b240 <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	4a0c      	ldr	r2, [pc, #48]	@ (800b254 <dma_setup_prepare+0x78>)
 800b222:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 800b226:	4a0c      	ldr	r2, [pc, #48]	@ (800b258 <dma_setup_prepare+0x7c>)
 800b228:	697b      	ldr	r3, [r7, #20]
 800b22a:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800b234:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 800b238:	697b      	ldr	r3, [r7, #20]
 800b23a:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 800b23e:	e000      	b.n	800b242 <dma_setup_prepare+0x66>
      return;
 800b240:	bf00      	nop
}
 800b242:	371c      	adds	r7, #28
 800b244:	46bd      	mov	sp, r7
 800b246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24a:	4770      	bx	lr
 800b24c:	0800ed60 	.word	0x0800ed60
 800b250:	4f543009 	.word	0x4f543009
 800b254:	20080008 	.word	0x20080008
 800b258:	20011314 	.word	0x20011314

0800b25c <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 800b25c:	b480      	push	{r7}
 800b25e:	b091      	sub	sp, #68	@ 0x44
 800b260:	af00      	add	r7, sp, #0
 800b262:	4603      	mov	r3, r0
 800b264:	71fb      	strb	r3, [r7, #7]
 800b266:	460b      	mov	r3, r1
 800b268:	71bb      	strb	r3, [r7, #6]
 800b26a:	4613      	mov	r3, r2
 800b26c:	80bb      	strh	r3, [r7, #4]
 800b26e:	79fb      	ldrb	r3, [r7, #7]
 800b270:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b272:	7e7b      	ldrb	r3, [r7, #25]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d001      	beq.n	800b27c <dfifo_alloc+0x20>
    rhport = 0;
 800b278:	2300      	movs	r3, #0
 800b27a:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b27c:	7e7b      	ldrb	r3, [r7, #25]
 800b27e:	4a64      	ldr	r2, [pc, #400]	@ (800b410 <dfifo_alloc+0x1b4>)
 800b280:	011b      	lsls	r3, r3, #4
 800b282:	4413      	add	r3, r2
 800b284:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b286:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800b288:	79fb      	ldrb	r3, [r7, #7]
 800b28a:	011b      	lsls	r3, r3, #4
 800b28c:	4a60      	ldr	r2, [pc, #384]	@ (800b410 <dfifo_alloc+0x1b4>)
 800b28e:	4413      	add	r3, r2
 800b290:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 800b292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b294:	7a1b      	ldrb	r3, [r3, #8]
 800b296:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b29a:	79bb      	ldrb	r3, [r7, #6]
 800b29c:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b29e:	7ebb      	ldrb	r3, [r7, #26]
 800b2a0:	f003 030f 	and.w	r3, r3, #15
 800b2a4:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800b2a6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800b2aa:	79bb      	ldrb	r3, [r7, #6]
 800b2ac:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b2ae:	7efb      	ldrb	r3, [r7, #27]
 800b2b0:	09db      	lsrs	r3, r3, #7
 800b2b2:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800b2b4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 800b2b8:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800b2bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b2c0:	429a      	cmp	r2, r3
 800b2c2:	d30a      	bcc.n	800b2da <dfifo_alloc+0x7e>
 800b2c4:	4b53      	ldr	r3, [pc, #332]	@ (800b414 <dfifo_alloc+0x1b8>)
 800b2c6:	61fb      	str	r3, [r7, #28]
 800b2c8:	69fb      	ldr	r3, [r7, #28]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	f003 0301 	and.w	r3, r3, #1
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d000      	beq.n	800b2d6 <dfifo_alloc+0x7a>
 800b2d4:	be00      	bkpt	0x0000
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	e094      	b.n	800b404 <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 800b2da:	88bb      	ldrh	r3, [r7, #4]
 800b2dc:	617b      	str	r3, [r7, #20]
 800b2de:	2304      	movs	r3, #4
 800b2e0:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800b2e2:	697a      	ldr	r2, [r7, #20]
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	4413      	add	r3, r2
 800b2e8:	1e5a      	subs	r2, r3, #1
 800b2ea:	693b      	ldr	r3, [r7, #16]
 800b2ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800b2f0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 800b2f2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d12a      	bne.n	800b350 <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800b2fa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b2fc:	009b      	lsls	r3, r3, #2
 800b2fe:	b29b      	uxth	r3, r3
 800b300:	81fb      	strh	r3, [r7, #14]
 800b302:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b306:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800b308:	89fb      	ldrh	r3, [r7, #14]
 800b30a:	089b      	lsrs	r3, r3, #2
 800b30c:	b29b      	uxth	r3, r3
 800b30e:	f103 0208 	add.w	r2, r3, #8
 800b312:	7b7b      	ldrb	r3, [r7, #13]
 800b314:	4413      	add	r3, r2
 800b316:	b29b      	uxth	r3, r3
 800b318:	005b      	lsls	r3, r3, #1
 800b31a:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800b31c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 800b31e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b320:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b322:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b324:	429a      	cmp	r2, r3
 800b326:	d26c      	bcs.n	800b402 <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 800b328:	4b3b      	ldr	r3, [pc, #236]	@ (800b418 <dfifo_alloc+0x1bc>)
 800b32a:	889b      	ldrh	r3, [r3, #4]
 800b32c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b32e:	429a      	cmp	r2, r3
 800b330:	d90a      	bls.n	800b348 <dfifo_alloc+0xec>
 800b332:	4b38      	ldr	r3, [pc, #224]	@ (800b414 <dfifo_alloc+0x1b8>)
 800b334:	623b      	str	r3, [r7, #32]
 800b336:	6a3b      	ldr	r3, [r7, #32]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f003 0301 	and.w	r3, r3, #1
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d000      	beq.n	800b344 <dfifo_alloc+0xe8>
 800b342:	be00      	bkpt	0x0000
 800b344:	2300      	movs	r3, #0
 800b346:	e05d      	b.n	800b404 <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 800b348:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b34a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b34c:	625a      	str	r2, [r3, #36]	@ 0x24
 800b34e:	e058      	b.n	800b402 <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 800b350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b352:	7a5b      	ldrb	r3, [r3, #9]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d016      	beq.n	800b386 <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 800b358:	4b2f      	ldr	r3, [pc, #188]	@ (800b418 <dfifo_alloc+0x1bc>)
 800b35a:	799a      	ldrb	r2, [r3, #6]
 800b35c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b35e:	7a5b      	ldrb	r3, [r3, #9]
 800b360:	429a      	cmp	r2, r3
 800b362:	d30a      	bcc.n	800b37a <dfifo_alloc+0x11e>
 800b364:	4b2b      	ldr	r3, [pc, #172]	@ (800b414 <dfifo_alloc+0x1b8>)
 800b366:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f003 0301 	and.w	r3, r3, #1
 800b370:	2b00      	cmp	r3, #0
 800b372:	d000      	beq.n	800b376 <dfifo_alloc+0x11a>
 800b374:	be00      	bkpt	0x0000
 800b376:	2300      	movs	r3, #0
 800b378:	e044      	b.n	800b404 <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 800b37a:	4b27      	ldr	r3, [pc, #156]	@ (800b418 <dfifo_alloc+0x1bc>)
 800b37c:	799b      	ldrb	r3, [r3, #6]
 800b37e:	3301      	adds	r3, #1
 800b380:	b2da      	uxtb	r2, r3
 800b382:	4b25      	ldr	r3, [pc, #148]	@ (800b418 <dfifo_alloc+0x1bc>)
 800b384:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 800b386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b388:	689b      	ldr	r3, [r3, #8]
 800b38a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d102      	bne.n	800b398 <dfifo_alloc+0x13c>
      fifo_size *= 2;
 800b392:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b394:	005b      	lsls	r3, r3, #1
 800b396:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 800b398:	4b1f      	ldr	r3, [pc, #124]	@ (800b418 <dfifo_alloc+0x1bc>)
 800b39a:	889b      	ldrh	r3, [r3, #4]
 800b39c:	4619      	mov	r1, r3
 800b39e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800b3a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3a4:	4413      	add	r3, r2
 800b3a6:	4299      	cmp	r1, r3
 800b3a8:	d20a      	bcs.n	800b3c0 <dfifo_alloc+0x164>
 800b3aa:	4b1a      	ldr	r3, [pc, #104]	@ (800b414 <dfifo_alloc+0x1b8>)
 800b3ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b3ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	f003 0301 	and.w	r3, r3, #1
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d000      	beq.n	800b3bc <dfifo_alloc+0x160>
 800b3ba:	be00      	bkpt	0x0000
 800b3bc:	2300      	movs	r3, #0
 800b3be:	e021      	b.n	800b404 <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 800b3c0:	4b15      	ldr	r3, [pc, #84]	@ (800b418 <dfifo_alloc+0x1bc>)
 800b3c2:	889a      	ldrh	r2, [r3, #4]
 800b3c4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b3c6:	1ad3      	subs	r3, r2, r3
 800b3c8:	b29a      	uxth	r2, r3
 800b3ca:	4b13      	ldr	r3, [pc, #76]	@ (800b418 <dfifo_alloc+0x1bc>)
 800b3cc:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 800b3ce:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d107      	bne.n	800b3e6 <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 800b3d6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b3d8:	041b      	lsls	r3, r3, #16
 800b3da:	4a0f      	ldr	r2, [pc, #60]	@ (800b418 <dfifo_alloc+0x1bc>)
 800b3dc:	8892      	ldrh	r2, [r2, #4]
 800b3de:	431a      	orrs	r2, r3
 800b3e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3e2:	629a      	str	r2, [r3, #40]	@ 0x28
 800b3e4:	e00d      	b.n	800b402 <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 800b3e6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b3e8:	041a      	lsls	r2, r3, #16
 800b3ea:	4b0b      	ldr	r3, [pc, #44]	@ (800b418 <dfifo_alloc+0x1bc>)
 800b3ec:	889b      	ldrh	r3, [r3, #4]
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b3f4:	3b01      	subs	r3, #1
 800b3f6:	430a      	orrs	r2, r1
 800b3f8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b3fa:	3340      	adds	r3, #64	@ 0x40
 800b3fc:	009b      	lsls	r3, r3, #2
 800b3fe:	440b      	add	r3, r1
 800b400:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 800b402:	2301      	movs	r3, #1
}
 800b404:	4618      	mov	r0, r3
 800b406:	3744      	adds	r7, #68	@ 0x44
 800b408:	46bd      	mov	sp, r7
 800b40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40e:	4770      	bx	lr
 800b410:	0800ed60 	.word	0x0800ed60
 800b414:	e000edf0 	.word	0xe000edf0
 800b418:	2001130c 	.word	0x2001130c

0800b41c <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b088      	sub	sp, #32
 800b420:	af00      	add	r7, sp, #0
 800b422:	4603      	mov	r3, r0
 800b424:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800b426:	79fb      	ldrb	r3, [r7, #7]
 800b428:	011b      	lsls	r3, r3, #4
 800b42a:	4a27      	ldr	r2, [pc, #156]	@ (800b4c8 <dfifo_device_init+0xac>)
 800b42c:	4413      	add	r3, r2
 800b42e:	61fb      	str	r3, [r7, #28]
 800b430:	79fb      	ldrb	r3, [r7, #7]
 800b432:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b434:	7b3b      	ldrb	r3, [r7, #12]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d001      	beq.n	800b43e <dfifo_device_init+0x22>
    rhport = 0;
 800b43a:	2300      	movs	r3, #0
 800b43c:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b43e:	7b3b      	ldrb	r3, [r7, #12]
 800b440:	4a21      	ldr	r2, [pc, #132]	@ (800b4c8 <dfifo_device_init+0xac>)
 800b442:	011b      	lsls	r3, r3, #4
 800b444:	4413      	add	r3, r2
 800b446:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b448:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800b44a:	69fb      	ldr	r3, [r7, #28]
 800b44c:	7a1b      	ldrb	r3, [r3, #8]
 800b44e:	2240      	movs	r2, #64	@ 0x40
 800b450:	81fa      	strh	r2, [r7, #14]
 800b452:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800b454:	89fb      	ldrh	r3, [r7, #14]
 800b456:	089b      	lsrs	r3, r3, #2
 800b458:	b29b      	uxth	r3, r3
 800b45a:	f103 0208 	add.w	r2, r3, #8
 800b45e:	7b7b      	ldrb	r3, [r7, #13]
 800b460:	4413      	add	r3, r2
 800b462:	b29b      	uxth	r3, r3
 800b464:	005b      	lsls	r3, r3, #1
 800b466:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800b468:	461a      	mov	r2, r3
 800b46a:	69bb      	ldr	r3, [r7, #24]
 800b46c:	625a      	str	r2, [r3, #36]	@ 0x24
 800b46e:	69bb      	ldr	r3, [r7, #24]
 800b470:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b472:	693b      	ldr	r3, [r7, #16]
 800b474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b476:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800b478:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 800b47a:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 800b47c:	69fb      	ldr	r3, [r7, #28]
 800b47e:	68db      	ldr	r3, [r3, #12]
 800b480:	089b      	lsrs	r3, r3, #2
 800b482:	b29a      	uxth	r2, r3
 800b484:	4b11      	ldr	r3, [pc, #68]	@ (800b4cc <dfifo_device_init+0xb0>)
 800b486:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 800b488:	7dfb      	ldrb	r3, [r7, #23]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d009      	beq.n	800b4a2 <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 800b48e:	4b0f      	ldr	r3, [pc, #60]	@ (800b4cc <dfifo_device_init+0xb0>)
 800b490:	889a      	ldrh	r2, [r3, #4]
 800b492:	69fb      	ldr	r3, [r7, #28]
 800b494:	7a1b      	ldrb	r3, [r3, #8]
 800b496:	005b      	lsls	r3, r3, #1
 800b498:	b29b      	uxth	r3, r3
 800b49a:	1ad3      	subs	r3, r2, r3
 800b49c:	b29a      	uxth	r2, r3
 800b49e:	4b0b      	ldr	r3, [pc, #44]	@ (800b4cc <dfifo_device_init+0xb0>)
 800b4a0:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 800b4a2:	4b0a      	ldr	r3, [pc, #40]	@ (800b4cc <dfifo_device_init+0xb0>)
 800b4a4:	889b      	ldrh	r3, [r3, #4]
 800b4a6:	461a      	mov	r2, r3
 800b4a8:	4613      	mov	r3, r2
 800b4aa:	041b      	lsls	r3, r3, #16
 800b4ac:	441a      	add	r2, r3
 800b4ae:	69bb      	ldr	r3, [r7, #24]
 800b4b0:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 800b4b2:	79fb      	ldrb	r3, [r7, #7]
 800b4b4:	2240      	movs	r2, #64	@ 0x40
 800b4b6:	2180      	movs	r1, #128	@ 0x80
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	f7ff fecf 	bl	800b25c <dfifo_alloc>
}
 800b4be:	bf00      	nop
 800b4c0:	3720      	adds	r7, #32
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	bd80      	pop	{r7, pc}
 800b4c6:	bf00      	nop
 800b4c8:	0800ed60 	.word	0x0800ed60
 800b4cc:	2001130c 	.word	0x2001130c

0800b4d0 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 800b4d0:	b480      	push	{r7}
 800b4d2:	b08b      	sub	sp, #44	@ 0x2c
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	6039      	str	r1, [r7, #0]
 800b4da:	71fb      	strb	r3, [r7, #7]
 800b4dc:	79fb      	ldrb	r3, [r7, #7]
 800b4de:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b4e0:	7c7b      	ldrb	r3, [r7, #17]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d001      	beq.n	800b4ea <edpt_activate+0x1a>
    rhport = 0;
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b4ea:	7c7b      	ldrb	r3, [r7, #17]
 800b4ec:	4a4f      	ldr	r2, [pc, #316]	@ (800b62c <edpt_activate+0x15c>)
 800b4ee:	011b      	lsls	r3, r3, #4
 800b4f0:	4413      	add	r3, r2
 800b4f2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b4f4:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	789b      	ldrb	r3, [r3, #2]
 800b4fa:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b4fc:	7cbb      	ldrb	r3, [r7, #18]
 800b4fe:	f003 030f 	and.w	r3, r3, #15
 800b502:	b2db      	uxtb	r3, r3
 800b504:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	789b      	ldrb	r3, [r3, #2]
 800b50c:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b50e:	7cfb      	ldrb	r3, [r7, #19]
 800b510:	09db      	lsrs	r3, r3, #7
 800b512:	b2db      	uxtb	r3, r3
 800b514:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800b518:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800b51c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800b520:	0052      	lsls	r2, r2, #1
 800b522:	4413      	add	r3, r2
 800b524:	011b      	lsls	r3, r3, #4
 800b526:	4a42      	ldr	r2, [pc, #264]	@ (800b630 <edpt_activate+0x160>)
 800b528:	4413      	add	r3, r2
 800b52a:	61fb      	str	r3, [r7, #28]
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800b530:	697b      	ldr	r3, [r7, #20]
 800b532:	889b      	ldrh	r3, [r3, #4]
 800b534:	b29b      	uxth	r3, r3
 800b536:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b53a:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 800b53c:	69fb      	ldr	r3, [r7, #28]
 800b53e:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800b540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b542:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800b546:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 800b548:	7b3b      	ldrb	r3, [r7, #12]
 800b54a:	f003 0306 	and.w	r3, r3, #6
 800b54e:	b2db      	uxtb	r3, r3
 800b550:	2b00      	cmp	r3, #0
 800b552:	d109      	bne.n	800b568 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 800b554:	683b      	ldr	r3, [r7, #0]
 800b556:	799b      	ldrb	r3, [r3, #6]
 800b558:	3b01      	subs	r3, #1
 800b55a:	2201      	movs	r2, #1
 800b55c:	fa02 f303 	lsl.w	r3, r2, r3
 800b560:	b2da      	uxtb	r2, r3
 800b562:	69fb      	ldr	r3, [r7, #28]
 800b564:	731a      	strb	r2, [r3, #12]
 800b566:	e003      	b.n	800b570 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	799a      	ldrb	r2, [r3, #6]
 800b56c:	69fb      	ldr	r3, [r7, #28]
 800b56e:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 800b570:	2300      	movs	r3, #0
 800b572:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 800b574:	69fb      	ldr	r3, [r7, #28]
 800b576:	895b      	ldrh	r3, [r3, #10]
 800b578:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b57c:	b29a      	uxth	r2, r3
 800b57e:	893b      	ldrh	r3, [r7, #8]
 800b580:	f362 030a 	bfi	r3, r2, #0, #11
 800b584:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 800b586:	7a7b      	ldrb	r3, [r7, #9]
 800b588:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b58c:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	78db      	ldrb	r3, [r3, #3]
 800b592:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b596:	b2da      	uxtb	r2, r3
 800b598:	7abb      	ldrb	r3, [r7, #10]
 800b59a:	f362 0383 	bfi	r3, r2, #2, #2
 800b59e:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	78db      	ldrb	r3, [r3, #3]
 800b5a4:	f003 0303 	and.w	r3, r3, #3
 800b5a8:	b2db      	uxtb	r3, r3
 800b5aa:	2b01      	cmp	r3, #1
 800b5ac:	d003      	beq.n	800b5b6 <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 800b5ae:	7afb      	ldrb	r3, [r7, #11]
 800b5b0:	f043 0310 	orr.w	r3, r3, #16
 800b5b4:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 800b5b6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800b5ba:	2b01      	cmp	r3, #1
 800b5bc:	d108      	bne.n	800b5d0 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 800b5be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b5c2:	f003 030f 	and.w	r3, r3, #15
 800b5c6:	b2da      	uxtb	r2, r3
 800b5c8:	897b      	ldrh	r3, [r7, #10]
 800b5ca:	f362 1389 	bfi	r3, r2, #6, #4
 800b5ce:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800b5d0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800b5d4:	2b01      	cmp	r3, #1
 800b5d6:	bf14      	ite	ne
 800b5d8:	2301      	movne	r3, #1
 800b5da:	2300      	moveq	r3, #0
 800b5dc:	b2db      	uxtb	r3, r3
 800b5de:	461a      	mov	r2, r3
 800b5e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b5e4:	0112      	lsls	r2, r2, #4
 800b5e6:	4413      	add	r3, r2
 800b5e8:	3348      	adds	r3, #72	@ 0x48
 800b5ea:	015b      	lsls	r3, r3, #5
 800b5ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b5ee:	4413      	add	r3, r2
 800b5f0:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800b5f2:	68ba      	ldr	r2, [r7, #8]
 800b5f4:	69bb      	ldr	r3, [r7, #24]
 800b5f6:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 800b5f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5fa:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800b5fe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b602:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 800b606:	2901      	cmp	r1, #1
 800b608:	d101      	bne.n	800b60e <edpt_activate+0x13e>
 800b60a:	2100      	movs	r1, #0
 800b60c:	e000      	b.n	800b610 <edpt_activate+0x140>
 800b60e:	2110      	movs	r1, #16
 800b610:	440b      	add	r3, r1
 800b612:	2101      	movs	r1, #1
 800b614:	fa01 f303 	lsl.w	r3, r1, r3
 800b618:	431a      	orrs	r2, r3
 800b61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b61c:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800b620:	bf00      	nop
 800b622:	372c      	adds	r7, #44	@ 0x2c
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr
 800b62c:	0800ed60 	.word	0x0800ed60
 800b630:	2001128c 	.word	0x2001128c

0800b634 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 800b634:	b480      	push	{r7}
 800b636:	b08d      	sub	sp, #52	@ 0x34
 800b638:	af00      	add	r7, sp, #0
 800b63a:	4603      	mov	r3, r0
 800b63c:	71fb      	strb	r3, [r7, #7]
 800b63e:	460b      	mov	r3, r1
 800b640:	71bb      	strb	r3, [r7, #6]
 800b642:	4613      	mov	r3, r2
 800b644:	717b      	strb	r3, [r7, #5]
 800b646:	79fb      	ldrb	r3, [r7, #7]
 800b648:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b64a:	7f7b      	ldrb	r3, [r7, #29]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d001      	beq.n	800b654 <edpt_disable+0x20>
    rhport = 0;
 800b650:	2300      	movs	r3, #0
 800b652:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b654:	7f7b      	ldrb	r3, [r7, #29]
 800b656:	4a5e      	ldr	r2, [pc, #376]	@ (800b7d0 <edpt_disable+0x19c>)
 800b658:	011b      	lsls	r3, r3, #4
 800b65a:	4413      	add	r3, r2
 800b65c:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b65e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b660:	79bb      	ldrb	r3, [r7, #6]
 800b662:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b664:	7fbb      	ldrb	r3, [r7, #30]
 800b666:	f003 030f 	and.w	r3, r3, #15
 800b66a:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800b66c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b670:	79bb      	ldrb	r3, [r7, #6]
 800b672:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b674:	7ffb      	ldrb	r3, [r7, #31]
 800b676:	09db      	lsrs	r3, r3, #7
 800b678:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800b67a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800b67e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b682:	2b01      	cmp	r3, #1
 800b684:	bf14      	ite	ne
 800b686:	2301      	movne	r3, #1
 800b688:	2300      	moveq	r3, #0
 800b68a:	b2db      	uxtb	r3, r3
 800b68c:	461a      	mov	r2, r3
 800b68e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b692:	0112      	lsls	r2, r2, #4
 800b694:	4413      	add	r3, r2
 800b696:	3348      	adds	r3, #72	@ 0x48
 800b698:	015b      	lsls	r3, r3, #5
 800b69a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b69c:	4413      	add	r3, r2
 800b69e:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 800b6a0:	797b      	ldrb	r3, [r7, #5]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d002      	beq.n	800b6ac <edpt_disable+0x78>
 800b6a6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800b6aa:	e000      	b.n	800b6ae <edpt_disable+0x7a>
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 800b6b0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b6b4:	2b01      	cmp	r3, #1
 800b6b6:	d145      	bne.n	800b744 <edpt_disable+0x110>
 800b6b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6ba:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800b6bc:	69bb      	ldr	r3, [r7, #24]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	0fdb      	lsrs	r3, r3, #31
 800b6c2:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 800b6c4:	f083 0301 	eor.w	r3, r3, #1
 800b6c8:	b2db      	uxtb	r3, r3
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d008      	beq.n	800b6e0 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800b6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6d0:	681a      	ldr	r2, [r3, #0]
 800b6d2:	6a3b      	ldr	r3, [r7, #32]
 800b6d4:	4313      	orrs	r3, r2
 800b6d6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6dc:	601a      	str	r2, [r3, #0]
 800b6de:	e01e      	b.n	800b71e <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800b6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6ea:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 800b6ec:	bf00      	nop
 800b6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6f0:	689b      	ldr	r3, [r3, #8]
 800b6f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d0f9      	beq.n	800b6ee <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 800b6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6fc:	681a      	ldr	r2, [r3, #0]
 800b6fe:	6a3b      	ldr	r3, [r7, #32]
 800b700:	4313      	orrs	r3, r2
 800b702:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b708:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 800b70a:	bf00      	nop
 800b70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b70e:	689b      	ldr	r3, [r3, #8]
 800b710:	f003 0302 	and.w	r3, r3, #2
 800b714:	2b00      	cmp	r3, #0
 800b716:	d0f9      	beq.n	800b70c <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 800b718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b71a:	2202      	movs	r2, #2
 800b71c:	609a      	str	r2, [r3, #8]
 800b71e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b720:	617b      	str	r3, [r7, #20]
 800b722:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b726:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800b728:	7cfb      	ldrb	r3, [r7, #19]
 800b72a:	019b      	lsls	r3, r3, #6
 800b72c:	f043 0220 	orr.w	r2, r3, #32
 800b730:	697b      	ldr	r3, [r7, #20]
 800b732:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800b734:	bf00      	nop
 800b736:	697b      	ldr	r3, [r7, #20]
 800b738:	691b      	ldr	r3, [r3, #16]
 800b73a:	f003 0320 	and.w	r3, r3, #32
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d1f9      	bne.n	800b736 <edpt_disable+0x102>
}
 800b742:	e03f      	b.n	800b7c4 <edpt_disable+0x190>
 800b744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b746:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	0fdb      	lsrs	r3, r3, #31
 800b74e:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800b750:	f083 0301 	eor.w	r3, r3, #1
 800b754:	b2db      	uxtb	r3, r3
 800b756:	2b00      	cmp	r3, #0
 800b758:	d103      	bne.n	800b762 <edpt_disable+0x12e>
 800b75a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d106      	bne.n	800b770 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800b762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b764:	681a      	ldr	r2, [r3, #0]
 800b766:	6a3b      	ldr	r3, [r7, #32]
 800b768:	431a      	orrs	r2, r3
 800b76a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b76c:	601a      	str	r2, [r3, #0]
 800b76e:	e029      	b.n	800b7c4 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800b770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b772:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800b776:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800b77a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b77c:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 800b780:	bf00      	nop
 800b782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b784:	695b      	ldr	r3, [r3, #20]
 800b786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d0f9      	beq.n	800b782 <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 800b78e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b790:	681a      	ldr	r2, [r3, #0]
 800b792:	6a3b      	ldr	r3, [r7, #32]
 800b794:	4313      	orrs	r3, r2
 800b796:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b79a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b79c:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 800b79e:	bf00      	nop
 800b7a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7a2:	689b      	ldr	r3, [r3, #8]
 800b7a4:	f003 0302 	and.w	r3, r3, #2
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d0f9      	beq.n	800b7a0 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 800b7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7ae:	2202      	movs	r2, #2
 800b7b0:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 800b7b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7b4:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800b7b8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800b7bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7be:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 800b7c2:	bf00      	nop
 800b7c4:	bf00      	nop
 800b7c6:	3734      	adds	r7, #52	@ 0x34
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ce:	4770      	bx	lr
 800b7d0:	0800ed60 	.word	0x0800ed60

0800b7d4 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b08c      	sub	sp, #48	@ 0x30
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	4603      	mov	r3, r0
 800b7dc:	460a      	mov	r2, r1
 800b7de:	71fb      	strb	r3, [r7, #7]
 800b7e0:	4613      	mov	r3, r2
 800b7e2:	71bb      	strb	r3, [r7, #6]
 800b7e4:	79fb      	ldrb	r3, [r7, #7]
 800b7e6:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b7e8:	7cfb      	ldrb	r3, [r7, #19]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d001      	beq.n	800b7f2 <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b7f2:	7cfb      	ldrb	r3, [r7, #19]
 800b7f4:	4a37      	ldr	r2, [pc, #220]	@ (800b8d4 <epin_write_tx_fifo+0x100>)
 800b7f6:	011b      	lsls	r3, r3, #4
 800b7f8:	4413      	add	r3, r2
 800b7fa:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b7fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800b7fe:	79bb      	ldrb	r3, [r7, #6]
 800b800:	3348      	adds	r3, #72	@ 0x48
 800b802:	015b      	lsls	r3, r3, #5
 800b804:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b806:	4413      	add	r3, r2
 800b808:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800b80a:	79bb      	ldrb	r3, [r7, #6]
 800b80c:	015b      	lsls	r3, r3, #5
 800b80e:	3310      	adds	r3, #16
 800b810:	4a31      	ldr	r2, [pc, #196]	@ (800b8d8 <epin_write_tx_fifo+0x104>)
 800b812:	4413      	add	r3, r2
 800b814:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800b816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b818:	691b      	ldr	r3, [r3, #16]
 800b81a:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 800b81c:	897b      	ldrh	r3, [r7, #10]
 800b81e:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800b822:	b29b      	uxth	r3, r3
 800b824:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 800b826:	2300      	movs	r3, #0
 800b828:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 800b82a:	2300      	movs	r3, #0
 800b82c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800b82e:	e045      	b.n	800b8bc <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800b830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b832:	691b      	ldr	r3, [r3, #16]
 800b834:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 800b836:	68bb      	ldr	r3, [r7, #8]
 800b838:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b83c:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800b83e:	6a3b      	ldr	r3, [r7, #32]
 800b840:	895a      	ldrh	r2, [r3, #10]
 800b842:	8bbb      	ldrh	r3, [r7, #28]
 800b844:	823b      	strh	r3, [r7, #16]
 800b846:	4613      	mov	r3, r2
 800b848:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800b84a:	8a3a      	ldrh	r2, [r7, #16]
 800b84c:	89fb      	ldrh	r3, [r7, #14]
 800b84e:	4293      	cmp	r3, r2
 800b850:	bf28      	it	cs
 800b852:	4613      	movcs	r3, r2
 800b854:	b29b      	uxth	r3, r3
 800b856:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 800b858:	8b7a      	ldrh	r2, [r7, #26]
 800b85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b85c:	699b      	ldr	r3, [r3, #24]
 800b85e:	0099      	lsls	r1, r3, #2
 800b860:	4b1e      	ldr	r3, [pc, #120]	@ (800b8dc <epin_write_tx_fifo+0x108>)
 800b862:	400b      	ands	r3, r1
 800b864:	429a      	cmp	r2, r3
 800b866:	d82e      	bhi.n	800b8c6 <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 800b868:	6a3b      	ldr	r3, [r7, #32]
 800b86a:	685b      	ldr	r3, [r3, #4]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d011      	beq.n	800b894 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800b870:	79bb      	ldrb	r3, [r7, #6]
 800b872:	3301      	adds	r3, #1
 800b874:	031b      	lsls	r3, r3, #12
 800b876:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b878:	4413      	add	r3, r2
 800b87a:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 800b87c:	6a3b      	ldr	r3, [r7, #32]
 800b87e:	6858      	ldr	r0, [r3, #4]
 800b880:	8b7a      	ldrh	r2, [r7, #26]
 800b882:	2301      	movs	r3, #1
 800b884:	6979      	ldr	r1, [r7, #20]
 800b886:	f7fd f861 	bl	800894c <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800b88a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b88c:	8b7b      	ldrh	r3, [r7, #26]
 800b88e:	4413      	add	r3, r2
 800b890:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b892:	e010      	b.n	800b8b6 <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 800b894:	6a3b      	ldr	r3, [r7, #32]
 800b896:	681a      	ldr	r2, [r3, #0]
 800b898:	8b7b      	ldrh	r3, [r7, #26]
 800b89a:	79b9      	ldrb	r1, [r7, #6]
 800b89c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b89e:	f001 fd3a 	bl	800d316 <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 800b8a2:	6a3b      	ldr	r3, [r7, #32]
 800b8a4:	681a      	ldr	r2, [r3, #0]
 800b8a6:	8b7b      	ldrh	r3, [r7, #26]
 800b8a8:	441a      	add	r2, r3
 800b8aa:	6a3b      	ldr	r3, [r7, #32]
 800b8ac:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 800b8ae:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b8b0:	8b7b      	ldrh	r3, [r7, #26]
 800b8b2:	4413      	add	r3, r2
 800b8b4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 800b8b6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800b8b8:	3301      	adds	r3, #1
 800b8ba:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800b8bc:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800b8be:	8bfb      	ldrh	r3, [r7, #30]
 800b8c0:	429a      	cmp	r2, r3
 800b8c2:	d3b5      	bcc.n	800b830 <epin_write_tx_fifo+0x5c>
 800b8c4:	e000      	b.n	800b8c8 <epin_write_tx_fifo+0xf4>
      break;
 800b8c6:	bf00      	nop
    }
  }
  return total_bytes_written;
 800b8c8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	3730      	adds	r7, #48	@ 0x30
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	bd80      	pop	{r7, pc}
 800b8d2:	bf00      	nop
 800b8d4:	0800ed60 	.word	0x0800ed60
 800b8d8:	2001128c 	.word	0x2001128c
 800b8dc:	0003fffc 	.word	0x0003fffc

0800b8e0 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b092      	sub	sp, #72	@ 0x48
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	71fb      	strb	r3, [r7, #7]
 800b8ea:	460b      	mov	r3, r1
 800b8ec:	71bb      	strb	r3, [r7, #6]
 800b8ee:	4613      	mov	r3, r2
 800b8f0:	717b      	strb	r3, [r7, #5]
 800b8f2:	79fb      	ldrb	r3, [r7, #7]
 800b8f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b8f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d002      	beq.n	800b906 <edpt_schedule_packets+0x26>
    rhport = 0;
 800b900:	2300      	movs	r3, #0
 800b902:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b906:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b90a:	4a77      	ldr	r2, [pc, #476]	@ (800bae8 <edpt_schedule_packets+0x208>)
 800b90c:	011b      	lsls	r3, r3, #4
 800b90e:	4413      	add	r3, r2
 800b910:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b912:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 800b914:	79ba      	ldrb	r2, [r7, #6]
 800b916:	797b      	ldrb	r3, [r7, #5]
 800b918:	0052      	lsls	r2, r2, #1
 800b91a:	4413      	add	r3, r2
 800b91c:	011b      	lsls	r3, r3, #4
 800b91e:	4a73      	ldr	r2, [pc, #460]	@ (800baec <edpt_schedule_packets+0x20c>)
 800b920:	4413      	add	r3, r2
 800b922:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800b924:	797b      	ldrb	r3, [r7, #5]
 800b926:	2b01      	cmp	r3, #1
 800b928:	bf14      	ite	ne
 800b92a:	2301      	movne	r3, #1
 800b92c:	2300      	moveq	r3, #0
 800b92e:	b2db      	uxtb	r3, r3
 800b930:	461a      	mov	r2, r3
 800b932:	79bb      	ldrb	r3, [r7, #6]
 800b934:	0112      	lsls	r2, r2, #4
 800b936:	4413      	add	r3, r2
 800b938:	3348      	adds	r3, #72	@ 0x48
 800b93a:	015b      	lsls	r3, r3, #5
 800b93c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b93e:	4413      	add	r3, r2
 800b940:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800b942:	79bb      	ldrb	r3, [r7, #6]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d11e      	bne.n	800b986 <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800b948:	797b      	ldrb	r3, [r7, #5]
 800b94a:	4a69      	ldr	r2, [pc, #420]	@ (800baf0 <edpt_schedule_packets+0x210>)
 800b94c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b950:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800b952:	2340      	movs	r3, #64	@ 0x40
 800b954:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800b956:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800b958:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b95a:	4293      	cmp	r3, r2
 800b95c:	bf28      	it	cs
 800b95e:	4613      	movcs	r3, r2
 800b960:	b29b      	uxth	r3, r3
 800b962:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800b966:	797b      	ldrb	r3, [r7, #5]
 800b968:	4a61      	ldr	r2, [pc, #388]	@ (800baf0 <edpt_schedule_packets+0x210>)
 800b96a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800b96e:	797b      	ldrb	r3, [r7, #5]
 800b970:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800b974:	1a8a      	subs	r2, r1, r2
 800b976:	b291      	uxth	r1, r2
 800b978:	4a5d      	ldr	r2, [pc, #372]	@ (800baf0 <edpt_schedule_packets+0x210>)
 800b97a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800b97e:	2301      	movs	r3, #1
 800b980:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800b984:	e019      	b.n	800b9ba <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800b986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b988:	891b      	ldrh	r3, [r3, #8]
 800b98a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800b98e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800b992:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b994:	8952      	ldrh	r2, [r2, #10]
 800b996:	627b      	str	r3, [r7, #36]	@ 0x24
 800b998:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800b99a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b99c:	6a3b      	ldr	r3, [r7, #32]
 800b99e:	4413      	add	r3, r2
 800b9a0:	1e5a      	subs	r2, r3, #1
 800b9a2:	6a3b      	ldr	r3, [r7, #32]
 800b9a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9a8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800b9ac:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d102      	bne.n	800b9ba <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800b9b4:	2301      	movs	r3, #1
 800b9b6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800b9be:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800b9c2:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800b9c6:	69bb      	ldr	r3, [r7, #24]
 800b9c8:	f362 0312 	bfi	r3, r2, #0, #19
 800b9cc:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800b9ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b9d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b9d6:	b29a      	uxth	r2, r3
 800b9d8:	8b7b      	ldrh	r3, [r7, #26]
 800b9da:	f362 03cc 	bfi	r3, r2, #3, #10
 800b9de:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800b9e0:	69ba      	ldr	r2, [r7, #24]
 800b9e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9e4:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800b9e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800b9ec:	7dfb      	ldrb	r3, [r7, #23]
 800b9ee:	f043 0304 	orr.w	r3, r3, #4
 800b9f2:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800b9f4:	7dfb      	ldrb	r3, [r7, #23]
 800b9f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9fa:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800b9fc:	7dbb      	ldrb	r3, [r7, #22]
 800b9fe:	f003 030c 	and.w	r3, r3, #12
 800ba02:	b2db      	uxtb	r3, r3
 800ba04:	2b04      	cmp	r3, #4
 800ba06:	d116      	bne.n	800ba36 <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800ba08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba0a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800ba0e:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800ba16:	b29b      	uxth	r3, r3
 800ba18:	f003 0301 	and.w	r3, r3, #1
 800ba1c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800ba1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d004      	beq.n	800ba2e <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800ba24:	7dfb      	ldrb	r3, [r7, #23]
 800ba26:	f043 0310 	orr.w	r3, r3, #16
 800ba2a:	75fb      	strb	r3, [r7, #23]
 800ba2c:	e003      	b.n	800ba36 <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800ba2e:	7dfb      	ldrb	r3, [r7, #23]
 800ba30:	f043 0320 	orr.w	r3, r3, #32
 800ba34:	75fb      	strb	r3, [r7, #23]
 800ba36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba38:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ba3a:	69fb      	ldr	r3, [r7, #28]
 800ba3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ba3e:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800ba40:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800ba42:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800ba46:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d021      	beq.n	800ba92 <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800ba4e:	797b      	ldrb	r3, [r7, #5]
 800ba50:	2b01      	cmp	r3, #1
 800ba52:	d10b      	bne.n	800ba6c <edpt_schedule_packets+0x18c>
 800ba54:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d007      	beq.n	800ba6c <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800ba5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800ba64:	4611      	mov	r1, r2
 800ba66:	4618      	mov	r0, r3
 800ba68:	f7fd faff 	bl	800906a <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800ba6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	461a      	mov	r2, r3
 800ba72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba74:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800ba76:	697a      	ldr	r2, [r7, #20]
 800ba78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba7a:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800ba7c:	79bb      	ldrb	r3, [r7, #6]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d12e      	bne.n	800bae0 <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800ba82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba84:	681a      	ldr	r2, [r3, #0]
 800ba86:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800ba8a:	441a      	add	r2, r3
 800ba8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba8e:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800ba90:	e026      	b.n	800bae0 <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800ba92:	697a      	ldr	r2, [r7, #20]
 800ba94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba96:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800ba98:	797b      	ldrb	r3, [r7, #5]
 800ba9a:	2b01      	cmp	r3, #1
 800ba9c:	d120      	bne.n	800bae0 <edpt_schedule_packets+0x200>
 800ba9e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d01c      	beq.n	800bae0 <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800baa6:	79ba      	ldrb	r2, [r7, #6]
 800baa8:	79fb      	ldrb	r3, [r7, #7]
 800baaa:	4611      	mov	r1, r2
 800baac:	4618      	mov	r0, r3
 800baae:	f7ff fe91 	bl	800b7d4 <epin_write_tx_fifo>
 800bab2:	4603      	mov	r3, r0
 800bab4:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800bab6:	79bb      	ldrb	r3, [r7, #6]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d011      	beq.n	800bae0 <edpt_schedule_packets+0x200>
 800babc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800babe:	891b      	ldrh	r3, [r3, #8]
 800bac0:	461a      	mov	r2, r3
 800bac2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800bac4:	1ad3      	subs	r3, r2, r3
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	dd0a      	ble.n	800bae0 <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800baca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bacc:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800bad0:	79bb      	ldrb	r3, [r7, #6]
 800bad2:	2101      	movs	r1, #1
 800bad4:	fa01 f303 	lsl.w	r3, r1, r3
 800bad8:	431a      	orrs	r2, r3
 800bada:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800badc:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800bae0:	bf00      	nop
 800bae2:	3748      	adds	r7, #72	@ 0x48
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}
 800bae8:	0800ed60 	.word	0x0800ed60
 800baec:	2001128c 	.word	0x2001128c
 800baf0:	2001130c 	.word	0x2001130c

0800baf4 <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b08c      	sub	sp, #48	@ 0x30
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	4603      	mov	r3, r0
 800bafc:	6039      	str	r1, [r7, #0]
 800bafe:	71fb      	strb	r3, [r7, #7]
 800bb00:	79fb      	ldrb	r3, [r7, #7]
 800bb02:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bb04:	7dfb      	ldrb	r3, [r7, #23]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d001      	beq.n	800bb0e <dcd_init+0x1a>
    rhport = 0;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800bb0e:	7dfb      	ldrb	r3, [r7, #23]
 800bb10:	4a43      	ldr	r2, [pc, #268]	@ (800bc20 <dcd_init+0x12c>)
 800bb12:	011b      	lsls	r3, r3, #4
 800bb14:	4413      	add	r3, r2
 800bb16:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bb18:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 800bb1a:	2208      	movs	r2, #8
 800bb1c:	2100      	movs	r1, #0
 800bb1e:	4841      	ldr	r0, [pc, #260]	@ (800bc24 <dcd_init+0x130>)
 800bb20:	f002 faee 	bl	800e100 <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800bb24:	2101      	movs	r1, #1
 800bb26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bb28:	f001 fafa 	bl	800d120 <dwc2_core_is_highspeed>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bb32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb34:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800bb36:	69bb      	ldr	r3, [r7, #24]
 800bb38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb3a:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800bb3c:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800bb3e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800bb42:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bb46:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800bb4a:	79fb      	ldrb	r3, [r7, #7]
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	f001 fb05 	bl	800d15c <dwc2_core_init>
 800bb52:	4603      	mov	r3, r0
 800bb54:	f083 0301 	eor.w	r3, r3, #1
 800bb58:	b2db      	uxtb	r3, r3
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d00a      	beq.n	800bb74 <dcd_init+0x80>
 800bb5e:	4b32      	ldr	r3, [pc, #200]	@ (800bc28 <dcd_init+0x134>)
 800bb60:	61fb      	str	r3, [r7, #28]
 800bb62:	69fb      	ldr	r3, [r7, #28]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	f003 0301 	and.w	r3, r3, #1
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d000      	beq.n	800bb70 <dcd_init+0x7c>
 800bb6e:	be00      	bkpt	0x0000
 800bb70:	2300      	movs	r3, #0
 800bb72:	e050      	b.n	800bc16 <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 800bb74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb76:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800bb7a:	f023 0303 	bic.w	r3, r3, #3
 800bb7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800bb80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d00d      	beq.n	800bba4 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800bb88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb8c:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800bb8e:	7b3b      	ldrb	r3, [r7, #12]
 800bb90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800bb94:	b2db      	uxtb	r3, r3
 800bb96:	2b80      	cmp	r3, #128	@ 0x80
 800bb98:	d108      	bne.n	800bbac <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800bb9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bba2:	e003      	b.n	800bbac <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800bba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bba6:	f043 0303 	orr.w	r3, r3, #3
 800bbaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 800bbac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbae:	f043 0304 	orr.w	r3, r3, #4
 800bbb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800bbb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bbb8:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 800bbbc:	79fb      	ldrb	r3, [r7, #7]
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	f000 f8e2 	bl	800bd88 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800bbc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbc6:	68db      	ldr	r3, [r3, #12]
 800bbc8:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800bbcc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800bbd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbd2:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800bbd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800bbdc:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800bbe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbe2:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 800bbe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbe6:	699a      	ldr	r2, [r3, #24]
 800bbe8:	4b10      	ldr	r3, [pc, #64]	@ (800bc2c <dcd_init+0x138>)
 800bbea:	4313      	orrs	r3, r2
 800bbec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bbee:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 800bbf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbf2:	689b      	ldr	r3, [r3, #8]
 800bbf4:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 800bbf6:	6a3b      	ldr	r3, [r7, #32]
 800bbf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbfc:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800bbfe:	6a3b      	ldr	r3, [r7, #32]
 800bc00:	f043 0301 	orr.w	r3, r3, #1
 800bc04:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 800bc06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc08:	6a3a      	ldr	r2, [r7, #32]
 800bc0a:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 800bc0c:	79fb      	ldrb	r3, [r7, #7]
 800bc0e:	4618      	mov	r0, r3
 800bc10:	f000 f898 	bl	800bd44 <dcd_connect>
  return true;
 800bc14:	2301      	movs	r3, #1
}
 800bc16:	4618      	mov	r0, r3
 800bc18:	3730      	adds	r7, #48	@ 0x30
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	bd80      	pop	{r7, pc}
 800bc1e:	bf00      	nop
 800bc20:	0800ed60 	.word	0x0800ed60
 800bc24:	2001130c 	.word	0x2001130c
 800bc28:	e000edf0 	.word	0xe000edf0
 800bc2c:	80003004 	.word	0x80003004

0800bc30 <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b084      	sub	sp, #16
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	4603      	mov	r3, r0
 800bc38:	71fb      	strb	r3, [r7, #7]
 800bc3a:	79fb      	ldrb	r3, [r7, #7]
 800bc3c:	73fb      	strb	r3, [r7, #15]
 800bc3e:	2301      	movs	r3, #1
 800bc40:	73bb      	strb	r3, [r7, #14]
 800bc42:	2301      	movs	r3, #1
 800bc44:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800bc46:	7bfb      	ldrb	r3, [r7, #15]
 800bc48:	4a0c      	ldr	r2, [pc, #48]	@ (800bc7c <dcd_int_enable+0x4c>)
 800bc4a:	011b      	lsls	r3, r3, #4
 800bc4c:	4413      	add	r3, r2
 800bc4e:	3304      	adds	r3, #4
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800bc54:	7b7b      	ldrb	r3, [r7, #13]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d005      	beq.n	800bc66 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 800bc5a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800bc5e:	4618      	mov	r0, r3
 800bc60:	f7ff fa7a 	bl	800b158 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 800bc64:	e004      	b.n	800bc70 <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 800bc66:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f7ff fa92 	bl	800b194 <__NVIC_DisableIRQ>
}
 800bc70:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800bc72:	bf00      	nop
 800bc74:	3710      	adds	r7, #16
 800bc76:	46bd      	mov	sp, r7
 800bc78:	bd80      	pop	{r7, pc}
 800bc7a:	bf00      	nop
 800bc7c:	0800ed60 	.word	0x0800ed60

0800bc80 <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b084      	sub	sp, #16
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	4603      	mov	r3, r0
 800bc88:	71fb      	strb	r3, [r7, #7]
 800bc8a:	79fb      	ldrb	r3, [r7, #7]
 800bc8c:	73fb      	strb	r3, [r7, #15]
 800bc8e:	2301      	movs	r3, #1
 800bc90:	73bb      	strb	r3, [r7, #14]
 800bc92:	2300      	movs	r3, #0
 800bc94:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800bc96:	7bfb      	ldrb	r3, [r7, #15]
 800bc98:	4a0c      	ldr	r2, [pc, #48]	@ (800bccc <dcd_int_disable+0x4c>)
 800bc9a:	011b      	lsls	r3, r3, #4
 800bc9c:	4413      	add	r3, r2
 800bc9e:	3304      	adds	r3, #4
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800bca4:	7b7b      	ldrb	r3, [r7, #13]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d005      	beq.n	800bcb6 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 800bcaa:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f7ff fa52 	bl	800b158 <__NVIC_EnableIRQ>
}
 800bcb4:	e004      	b.n	800bcc0 <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 800bcb6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800bcba:	4618      	mov	r0, r3
 800bcbc:	f7ff fa6a 	bl	800b194 <__NVIC_DisableIRQ>
}
 800bcc0:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800bcc2:	bf00      	nop
 800bcc4:	3710      	adds	r7, #16
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	bd80      	pop	{r7, pc}
 800bcca:	bf00      	nop
 800bccc:	0800ed60 	.word	0x0800ed60

0800bcd0 <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b086      	sub	sp, #24
 800bcd4:	af02      	add	r7, sp, #8
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	460a      	mov	r2, r1
 800bcda:	71fb      	strb	r3, [r7, #7]
 800bcdc:	4613      	mov	r3, r2
 800bcde:	71bb      	strb	r3, [r7, #6]
 800bce0:	79fb      	ldrb	r3, [r7, #7]
 800bce2:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bce4:	7a7b      	ldrb	r3, [r7, #9]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d001      	beq.n	800bcee <dcd_set_address+0x1e>
    rhport = 0;
 800bcea:	2300      	movs	r3, #0
 800bcec:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800bcee:	7a7b      	ldrb	r3, [r7, #9]
 800bcf0:	4a13      	ldr	r2, [pc, #76]	@ (800bd40 <dcd_set_address+0x70>)
 800bcf2:	011b      	lsls	r3, r3, #4
 800bcf4:	4413      	add	r3, r2
 800bcf6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bcf8:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800bd00:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 800bd04:	79bb      	ldrb	r3, [r7, #6]
 800bd06:	011b      	lsls	r3, r3, #4
 800bd08:	431a      	orrs	r2, r3
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800bd10:	2300      	movs	r3, #0
 800bd12:	72fb      	strb	r3, [r7, #11]
 800bd14:	2301      	movs	r3, #1
 800bd16:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 800bd18:	7abb      	ldrb	r3, [r7, #10]
 800bd1a:	2b01      	cmp	r3, #1
 800bd1c:	d101      	bne.n	800bd22 <dcd_set_address+0x52>
 800bd1e:	2280      	movs	r2, #128	@ 0x80
 800bd20:	e000      	b.n	800bd24 <dcd_set_address+0x54>
 800bd22:	2200      	movs	r2, #0
 800bd24:	7afb      	ldrb	r3, [r7, #11]
 800bd26:	4313      	orrs	r3, r2
 800bd28:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 800bd2a:	79f8      	ldrb	r0, [r7, #7]
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	9300      	str	r3, [sp, #0]
 800bd30:	2300      	movs	r3, #0
 800bd32:	2200      	movs	r2, #0
 800bd34:	f000 f94a 	bl	800bfcc <dcd_edpt_xfer>
}
 800bd38:	bf00      	nop
 800bd3a:	3710      	adds	r7, #16
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	bd80      	pop	{r7, pc}
 800bd40:	0800ed60 	.word	0x0800ed60

0800bd44 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 800bd44:	b480      	push	{r7}
 800bd46:	b085      	sub	sp, #20
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	4603      	mov	r3, r0
 800bd4c:	71fb      	strb	r3, [r7, #7]
 800bd4e:	79fb      	ldrb	r3, [r7, #7]
 800bd50:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bd52:	7afb      	ldrb	r3, [r7, #11]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d001      	beq.n	800bd5c <dcd_connect+0x18>
    rhport = 0;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800bd5c:	7afb      	ldrb	r3, [r7, #11]
 800bd5e:	4a09      	ldr	r2, [pc, #36]	@ (800bd84 <dcd_connect+0x40>)
 800bd60:	011b      	lsls	r3, r3, #4
 800bd62:	4413      	add	r3, r2
 800bd64:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bd66:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800bd6e:	f023 0202 	bic.w	r2, r3, #2
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800bd78:	bf00      	nop
 800bd7a:	3714      	adds	r7, #20
 800bd7c:	46bd      	mov	sp, r7
 800bd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd82:	4770      	bx	lr
 800bd84:	0800ed60 	.word	0x0800ed60

0800bd88 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 800bd88:	b480      	push	{r7}
 800bd8a:	b085      	sub	sp, #20
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	4603      	mov	r3, r0
 800bd90:	71fb      	strb	r3, [r7, #7]
 800bd92:	79fb      	ldrb	r3, [r7, #7]
 800bd94:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bd96:	7afb      	ldrb	r3, [r7, #11]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d001      	beq.n	800bda0 <dcd_disconnect+0x18>
    rhport = 0;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800bda0:	7afb      	ldrb	r3, [r7, #11]
 800bda2:	4a09      	ldr	r2, [pc, #36]	@ (800bdc8 <dcd_disconnect+0x40>)
 800bda4:	011b      	lsls	r3, r3, #4
 800bda6:	4413      	add	r3, r2
 800bda8:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bdaa:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800bdb2:	f043 0202 	orr.w	r2, r3, #2
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800bdbc:	bf00      	nop
 800bdbe:	3714      	adds	r7, #20
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc6:	4770      	bx	lr
 800bdc8:	0800ed60 	.word	0x0800ed60

0800bdcc <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 800bdcc:	b480      	push	{r7}
 800bdce:	b085      	sub	sp, #20
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	460a      	mov	r2, r1
 800bdd6:	71fb      	strb	r3, [r7, #7]
 800bdd8:	4613      	mov	r3, r2
 800bdda:	71bb      	strb	r3, [r7, #6]
 800bddc:	79fb      	ldrb	r3, [r7, #7]
 800bdde:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bde0:	7afb      	ldrb	r3, [r7, #11]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d001      	beq.n	800bdea <dcd_sof_enable+0x1e>
    rhport = 0;
 800bde6:	2300      	movs	r3, #0
 800bde8:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800bdea:	7afb      	ldrb	r3, [r7, #11]
 800bdec:	4a10      	ldr	r2, [pc, #64]	@ (800be30 <dcd_sof_enable+0x64>)
 800bdee:	011b      	lsls	r3, r3, #4
 800bdf0:	4413      	add	r3, r2
 800bdf2:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bdf4:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 800bdf6:	4a0f      	ldr	r2, [pc, #60]	@ (800be34 <dcd_sof_enable+0x68>)
 800bdf8:	79bb      	ldrb	r3, [r7, #6]
 800bdfa:	71d3      	strb	r3, [r2, #7]

  if (en) {
 800bdfc:	79bb      	ldrb	r3, [r7, #6]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d009      	beq.n	800be16 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	2208      	movs	r2, #8
 800be06:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	699b      	ldr	r3, [r3, #24]
 800be0c:	f043 0208 	orr.w	r2, r3, #8
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 800be14:	e005      	b.n	800be22 <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	699b      	ldr	r3, [r3, #24]
 800be1a:	f023 0208 	bic.w	r2, r3, #8
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	619a      	str	r2, [r3, #24]
}
 800be22:	bf00      	nop
 800be24:	3714      	adds	r7, #20
 800be26:	46bd      	mov	sp, r7
 800be28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2c:	4770      	bx	lr
 800be2e:	bf00      	nop
 800be30:	0800ed60 	.word	0x0800ed60
 800be34:	2001130c 	.word	0x2001130c

0800be38 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 800be38:	b580      	push	{r7, lr}
 800be3a:	b084      	sub	sp, #16
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	4603      	mov	r3, r0
 800be40:	6039      	str	r1, [r7, #0]
 800be42:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	7899      	ldrb	r1, [r3, #2]
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	889b      	ldrh	r3, [r3, #4]
 800be50:	b29b      	uxth	r3, r3
 800be52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800be56:	b29a      	uxth	r2, r3
 800be58:	79fb      	ldrb	r3, [r7, #7]
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7ff f9fe 	bl	800b25c <dfifo_alloc>
 800be60:	4603      	mov	r3, r0
 800be62:	f083 0301 	eor.w	r3, r3, #1
 800be66:	b2db      	uxtb	r3, r3
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d00a      	beq.n	800be82 <dcd_edpt_open+0x4a>
 800be6c:	4b0a      	ldr	r3, [pc, #40]	@ (800be98 <dcd_edpt_open+0x60>)
 800be6e:	60fb      	str	r3, [r7, #12]
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	f003 0301 	and.w	r3, r3, #1
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d000      	beq.n	800be7e <dcd_edpt_open+0x46>
 800be7c:	be00      	bkpt	0x0000
 800be7e:	2300      	movs	r3, #0
 800be80:	e005      	b.n	800be8e <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 800be82:	79fb      	ldrb	r3, [r7, #7]
 800be84:	6839      	ldr	r1, [r7, #0]
 800be86:	4618      	mov	r0, r3
 800be88:	f7ff fb22 	bl	800b4d0 <edpt_activate>
  return true;
 800be8c:	2301      	movs	r3, #1
}
 800be8e:	4618      	mov	r0, r3
 800be90:	3710      	adds	r7, #16
 800be92:	46bd      	mov	sp, r7
 800be94:	bd80      	pop	{r7, pc}
 800be96:	bf00      	nop
 800be98:	e000edf0 	.word	0xe000edf0

0800be9c <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b08c      	sub	sp, #48	@ 0x30
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	4603      	mov	r3, r0
 800bea4:	71fb      	strb	r3, [r7, #7]
 800bea6:	79fb      	ldrb	r3, [r7, #7]
 800bea8:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800beaa:	7ffb      	ldrb	r3, [r7, #31]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d001      	beq.n	800beb4 <dcd_edpt_close_all+0x18>
    rhport = 0;
 800beb0:	2300      	movs	r3, #0
 800beb2:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800beb4:	7ffb      	ldrb	r3, [r7, #31]
 800beb6:	4a42      	ldr	r2, [pc, #264]	@ (800bfc0 <dcd_edpt_close_all+0x124>)
 800beb8:	011b      	lsls	r3, r3, #4
 800beba:	4413      	add	r3, r2
 800bebc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bebe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800bec0:	79fb      	ldrb	r3, [r7, #7]
 800bec2:	4a3f      	ldr	r2, [pc, #252]	@ (800bfc0 <dcd_edpt_close_all+0x124>)
 800bec4:	011b      	lsls	r3, r3, #4
 800bec6:	4413      	add	r3, r2
 800bec8:	3308      	adds	r3, #8
 800beca:	781b      	ldrb	r3, [r3, #0]
 800becc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 800bed0:	2000      	movs	r0, #0
 800bed2:	f7fe fc23 	bl	800a71c <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 800bed6:	4b3b      	ldr	r3, [pc, #236]	@ (800bfc4 <dcd_edpt_close_all+0x128>)
 800bed8:	2200      	movs	r2, #0
 800beda:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 800bedc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bede:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800bee2:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 800bee6:	2301      	movs	r3, #1
 800bee8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800beec:	e038      	b.n	800bf60 <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 800beee:	2300      	movs	r3, #0
 800bef0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800bef4:	e02b      	b.n	800bf4e <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 800bef6:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800befa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800befe:	0112      	lsls	r2, r2, #4
 800bf00:	4413      	add	r3, r2
 800bf02:	3348      	adds	r3, #72	@ 0x48
 800bf04:	015b      	lsls	r3, r3, #5
 800bf06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bf08:	4413      	add	r3, r2
 800bf0a:	623b      	str	r3, [r7, #32]
 800bf0c:	6a3b      	ldr	r3, [r7, #32]
 800bf0e:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800bf10:	69bb      	ldr	r3, [r7, #24]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	0fdb      	lsrs	r3, r3, #31
 800bf16:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d005      	beq.n	800bf28 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 800bf1c:	6a3b      	ldr	r3, [r7, #32]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800bf24:	6a3b      	ldr	r3, [r7, #32]
 800bf26:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 800bf28:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800bf2c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bf30:	f1c3 0301 	rsb	r3, r3, #1
 800bf34:	4924      	ldr	r1, [pc, #144]	@ (800bfc8 <dcd_edpt_close_all+0x12c>)
 800bf36:	0052      	lsls	r2, r2, #1
 800bf38:	4413      	add	r3, r2
 800bf3a:	011b      	lsls	r3, r3, #4
 800bf3c:	440b      	add	r3, r1
 800bf3e:	330a      	adds	r3, #10
 800bf40:	2200      	movs	r2, #0
 800bf42:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 800bf44:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bf48:	3301      	adds	r3, #1
 800bf4a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800bf4e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bf52:	2b01      	cmp	r3, #1
 800bf54:	d9cf      	bls.n	800bef6 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 800bf56:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bf5a:	3301      	adds	r3, #1
 800bf5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800bf60:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800bf64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf68:	429a      	cmp	r2, r3
 800bf6a:	d3c0      	bcc.n	800beee <dcd_edpt_close_all+0x52>
 800bf6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf6e:	613b      	str	r3, [r7, #16]
 800bf70:	2310      	movs	r3, #16
 800bf72:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800bf74:	7bfb      	ldrb	r3, [r7, #15]
 800bf76:	019b      	lsls	r3, r3, #6
 800bf78:	f043 0220 	orr.w	r2, r3, #32
 800bf7c:	693b      	ldr	r3, [r7, #16]
 800bf7e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800bf80:	bf00      	nop
 800bf82:	693b      	ldr	r3, [r7, #16]
 800bf84:	691b      	ldr	r3, [r3, #16]
 800bf86:	f003 0320 	and.w	r3, r3, #32
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d1f9      	bne.n	800bf82 <dcd_edpt_close_all+0xe6>
}
 800bf8e:	bf00      	nop
 800bf90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf92:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800bf94:	697b      	ldr	r3, [r7, #20]
 800bf96:	2210      	movs	r2, #16
 800bf98:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800bf9a:	bf00      	nop
 800bf9c:	697b      	ldr	r3, [r7, #20]
 800bf9e:	691b      	ldr	r3, [r3, #16]
 800bfa0:	f003 0310 	and.w	r3, r3, #16
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d1f9      	bne.n	800bf9c <dcd_edpt_close_all+0x100>
}
 800bfa8:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 800bfaa:	79fb      	ldrb	r3, [r7, #7]
 800bfac:	4618      	mov	r0, r3
 800bfae:	f7ff fa35 	bl	800b41c <dfifo_device_init>

  usbd_spin_unlock(false);
 800bfb2:	2000      	movs	r0, #0
 800bfb4:	f7fe fbd6 	bl	800a764 <usbd_spin_unlock>
}
 800bfb8:	bf00      	nop
 800bfba:	3730      	adds	r7, #48	@ 0x30
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bd80      	pop	{r7, pc}
 800bfc0:	0800ed60 	.word	0x0800ed60
 800bfc4:	2001130c 	.word	0x2001130c
 800bfc8:	2001128c 	.word	0x2001128c

0800bfcc <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b086      	sub	sp, #24
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	603a      	str	r2, [r7, #0]
 800bfd4:	461a      	mov	r2, r3
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	71fb      	strb	r3, [r7, #7]
 800bfda:	460b      	mov	r3, r1
 800bfdc:	71bb      	strb	r3, [r7, #6]
 800bfde:	4613      	mov	r3, r2
 800bfe0:	80bb      	strh	r3, [r7, #4]
 800bfe2:	79bb      	ldrb	r3, [r7, #6]
 800bfe4:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800bfe6:	7bbb      	ldrb	r3, [r7, #14]
 800bfe8:	f003 030f 	and.w	r3, r3, #15
 800bfec:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800bfee:	75bb      	strb	r3, [r7, #22]
 800bff0:	79bb      	ldrb	r3, [r7, #6]
 800bff2:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800bff4:	7bfb      	ldrb	r3, [r7, #15]
 800bff6:	09db      	lsrs	r3, r3, #7
 800bff8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800bffa:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800bffc:	7dba      	ldrb	r2, [r7, #22]
 800bffe:	7d7b      	ldrb	r3, [r7, #21]
 800c000:	0052      	lsls	r2, r2, #1
 800c002:	4413      	add	r3, r2
 800c004:	011b      	lsls	r3, r3, #4
 800c006:	4a1b      	ldr	r2, [pc, #108]	@ (800c074 <dcd_edpt_xfer+0xa8>)
 800c008:	4413      	add	r3, r2
 800c00a:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800c00c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c010:	4618      	mov	r0, r3
 800c012:	f7fe fb83 	bl	800a71c <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800c016:	693b      	ldr	r3, [r7, #16]
 800c018:	895b      	ldrh	r3, [r3, #10]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d102      	bne.n	800c024 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 800c01e:	2300      	movs	r3, #0
 800c020:	75fb      	strb	r3, [r7, #23]
 800c022:	e01c      	b.n	800c05e <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 800c024:	693b      	ldr	r3, [r7, #16]
 800c026:	683a      	ldr	r2, [r7, #0]
 800c028:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 800c02a:	693b      	ldr	r3, [r7, #16]
 800c02c:	2200      	movs	r2, #0
 800c02e:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800c030:	693b      	ldr	r3, [r7, #16]
 800c032:	88ba      	ldrh	r2, [r7, #4]
 800c034:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800c036:	693b      	ldr	r3, [r7, #16]
 800c038:	7b1a      	ldrb	r2, [r3, #12]
 800c03a:	693b      	ldr	r3, [r7, #16]
 800c03c:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 800c03e:	7dbb      	ldrb	r3, [r7, #22]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d104      	bne.n	800c04e <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 800c044:	7d7b      	ldrb	r3, [r7, #21]
 800c046:	490c      	ldr	r1, [pc, #48]	@ (800c078 <dcd_edpt_xfer+0xac>)
 800c048:	88ba      	ldrh	r2, [r7, #4]
 800c04a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 800c04e:	7d7a      	ldrb	r2, [r7, #21]
 800c050:	7db9      	ldrb	r1, [r7, #22]
 800c052:	79fb      	ldrb	r3, [r7, #7]
 800c054:	4618      	mov	r0, r3
 800c056:	f7ff fc43 	bl	800b8e0 <edpt_schedule_packets>
    ret = true;
 800c05a:	2301      	movs	r3, #1
 800c05c:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800c05e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c062:	4618      	mov	r0, r3
 800c064:	f7fe fb7e 	bl	800a764 <usbd_spin_unlock>

  return ret;
 800c068:	7dfb      	ldrb	r3, [r7, #23]
}
 800c06a:	4618      	mov	r0, r3
 800c06c:	3718      	adds	r7, #24
 800c06e:	46bd      	mov	sp, r7
 800c070:	bd80      	pop	{r7, pc}
 800c072:	bf00      	nop
 800c074:	2001128c 	.word	0x2001128c
 800c078:	2001130c 	.word	0x2001130c

0800c07c <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b086      	sub	sp, #24
 800c080:	af00      	add	r7, sp, #0
 800c082:	603a      	str	r2, [r7, #0]
 800c084:	461a      	mov	r2, r3
 800c086:	4603      	mov	r3, r0
 800c088:	71fb      	strb	r3, [r7, #7]
 800c08a:	460b      	mov	r3, r1
 800c08c:	71bb      	strb	r3, [r7, #6]
 800c08e:	4613      	mov	r3, r2
 800c090:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	88db      	ldrh	r3, [r3, #6]
 800c096:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c09a:	b29b      	uxth	r3, r3
 800c09c:	2b01      	cmp	r3, #1
 800c09e:	d00a      	beq.n	800c0b6 <dcd_edpt_xfer_fifo+0x3a>
 800c0a0:	4b25      	ldr	r3, [pc, #148]	@ (800c138 <dcd_edpt_xfer_fifo+0xbc>)
 800c0a2:	60fb      	str	r3, [r7, #12]
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	f003 0301 	and.w	r3, r3, #1
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d000      	beq.n	800c0b2 <dcd_edpt_xfer_fifo+0x36>
 800c0b0:	be00      	bkpt	0x0000
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	e03b      	b.n	800c12e <dcd_edpt_xfer_fifo+0xb2>
 800c0b6:	79bb      	ldrb	r3, [r7, #6]
 800c0b8:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c0ba:	7abb      	ldrb	r3, [r7, #10]
 800c0bc:	f003 030f 	and.w	r3, r3, #15
 800c0c0:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800c0c2:	75bb      	strb	r3, [r7, #22]
 800c0c4:	79bb      	ldrb	r3, [r7, #6]
 800c0c6:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c0c8:	7afb      	ldrb	r3, [r7, #11]
 800c0ca:	09db      	lsrs	r3, r3, #7
 800c0cc:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800c0ce:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800c0d0:	7dba      	ldrb	r2, [r7, #22]
 800c0d2:	7d7b      	ldrb	r3, [r7, #21]
 800c0d4:	0052      	lsls	r2, r2, #1
 800c0d6:	4413      	add	r3, r2
 800c0d8:	011b      	lsls	r3, r3, #4
 800c0da:	4a18      	ldr	r2, [pc, #96]	@ (800c13c <dcd_edpt_xfer_fifo+0xc0>)
 800c0dc:	4413      	add	r3, r2
 800c0de:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800c0e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	f7fe fb19 	bl	800a71c <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800c0ea:	693b      	ldr	r3, [r7, #16]
 800c0ec:	895b      	ldrh	r3, [r3, #10]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d102      	bne.n	800c0f8 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	75fb      	strb	r3, [r7, #23]
 800c0f6:	e014      	b.n	800c122 <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 800c0f8:	693b      	ldr	r3, [r7, #16]
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 800c0fe:	693b      	ldr	r3, [r7, #16]
 800c100:	683a      	ldr	r2, [r7, #0]
 800c102:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800c104:	693b      	ldr	r3, [r7, #16]
 800c106:	88ba      	ldrh	r2, [r7, #4]
 800c108:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800c10a:	693b      	ldr	r3, [r7, #16]
 800c10c:	7b1a      	ldrb	r2, [r3, #12]
 800c10e:	693b      	ldr	r3, [r7, #16]
 800c110:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 800c112:	7d7a      	ldrb	r2, [r7, #21]
 800c114:	7db9      	ldrb	r1, [r7, #22]
 800c116:	79fb      	ldrb	r3, [r7, #7]
 800c118:	4618      	mov	r0, r3
 800c11a:	f7ff fbe1 	bl	800b8e0 <edpt_schedule_packets>
    ret = true;
 800c11e:	2301      	movs	r3, #1
 800c120:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800c122:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c126:	4618      	mov	r0, r3
 800c128:	f7fe fb1c 	bl	800a764 <usbd_spin_unlock>

  return ret;
 800c12c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c12e:	4618      	mov	r0, r3
 800c130:	3718      	adds	r7, #24
 800c132:	46bd      	mov	sp, r7
 800c134:	bd80      	pop	{r7, pc}
 800c136:	bf00      	nop
 800c138:	e000edf0 	.word	0xe000edf0
 800c13c:	2001128c 	.word	0x2001128c

0800c140 <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800c140:	b580      	push	{r7, lr}
 800c142:	b086      	sub	sp, #24
 800c144:	af00      	add	r7, sp, #0
 800c146:	4603      	mov	r3, r0
 800c148:	460a      	mov	r2, r1
 800c14a:	71fb      	strb	r3, [r7, #7]
 800c14c:	4613      	mov	r3, r2
 800c14e:	71bb      	strb	r3, [r7, #6]
 800c150:	79fb      	ldrb	r3, [r7, #7]
 800c152:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c154:	7cbb      	ldrb	r3, [r7, #18]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d001      	beq.n	800c15e <dcd_edpt_stall+0x1e>
    rhport = 0;
 800c15a:	2300      	movs	r3, #0
 800c15c:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c15e:	7cbb      	ldrb	r3, [r7, #18]
 800c160:	4a11      	ldr	r2, [pc, #68]	@ (800c1a8 <dcd_edpt_stall+0x68>)
 800c162:	011b      	lsls	r3, r3, #4
 800c164:	4413      	add	r3, r2
 800c166:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c168:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 800c16a:	79b9      	ldrb	r1, [r7, #6]
 800c16c:	79fb      	ldrb	r3, [r7, #7]
 800c16e:	2201      	movs	r2, #1
 800c170:	4618      	mov	r0, r3
 800c172:	f7ff fa5f 	bl	800b634 <edpt_disable>
 800c176:	79bb      	ldrb	r3, [r7, #6]
 800c178:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c17a:	7cfb      	ldrb	r3, [r7, #19]
 800c17c:	f003 030f 	and.w	r3, r3, #15
 800c180:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 800c182:	2b00      	cmp	r3, #0
 800c184:	d10b      	bne.n	800c19e <dcd_edpt_stall+0x5e>
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c18e:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800c190:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 800c192:	2b00      	cmp	r3, #0
 800c194:	d003      	beq.n	800c19e <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 800c196:	79fb      	ldrb	r3, [r7, #7]
 800c198:	4618      	mov	r0, r3
 800c19a:	f7ff f81f 	bl	800b1dc <dma_setup_prepare>
    }
  }
}
 800c19e:	bf00      	nop
 800c1a0:	3718      	adds	r7, #24
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	bd80      	pop	{r7, pc}
 800c1a6:	bf00      	nop
 800c1a8:	0800ed60 	.word	0x0800ed60

0800c1ac <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800c1ac:	b480      	push	{r7}
 800c1ae:	b087      	sub	sp, #28
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	460a      	mov	r2, r1
 800c1b6:	71fb      	strb	r3, [r7, #7]
 800c1b8:	4613      	mov	r3, r2
 800c1ba:	71bb      	strb	r3, [r7, #6]
 800c1bc:	79fb      	ldrb	r3, [r7, #7]
 800c1be:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c1c0:	7a7b      	ldrb	r3, [r7, #9]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d001      	beq.n	800c1ca <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c1ca:	7a7b      	ldrb	r3, [r7, #9]
 800c1cc:	4a19      	ldr	r2, [pc, #100]	@ (800c234 <dcd_edpt_clear_stall+0x88>)
 800c1ce:	011b      	lsls	r3, r3, #4
 800c1d0:	4413      	add	r3, r2
 800c1d2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c1d4:	617b      	str	r3, [r7, #20]
 800c1d6:	79bb      	ldrb	r3, [r7, #6]
 800c1d8:	72bb      	strb	r3, [r7, #10]
 800c1da:	7abb      	ldrb	r3, [r7, #10]
 800c1dc:	f003 030f 	and.w	r3, r3, #15
 800c1e0:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800c1e2:	74fb      	strb	r3, [r7, #19]
 800c1e4:	79bb      	ldrb	r3, [r7, #6]
 800c1e6:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c1e8:	7afb      	ldrb	r3, [r7, #11]
 800c1ea:	09db      	lsrs	r3, r3, #7
 800c1ec:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800c1ee:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800c1f0:	7cbb      	ldrb	r3, [r7, #18]
 800c1f2:	2b01      	cmp	r3, #1
 800c1f4:	bf14      	ite	ne
 800c1f6:	2301      	movne	r3, #1
 800c1f8:	2300      	moveq	r3, #0
 800c1fa:	b2db      	uxtb	r3, r3
 800c1fc:	461a      	mov	r2, r3
 800c1fe:	7cfb      	ldrb	r3, [r7, #19]
 800c200:	0112      	lsls	r2, r2, #4
 800c202:	4413      	add	r3, r2
 800c204:	3348      	adds	r3, #72	@ 0x48
 800c206:	015b      	lsls	r3, r3, #5
 800c208:	697a      	ldr	r2, [r7, #20]
 800c20a:	4413      	add	r3, r2
 800c20c:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	601a      	str	r2, [r3, #0]
}
 800c226:	bf00      	nop
 800c228:	371c      	adds	r7, #28
 800c22a:	46bd      	mov	sp, r7
 800c22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c230:	4770      	bx	lr
 800c232:	bf00      	nop
 800c234:	0800ed60 	.word	0x0800ed60

0800c238 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 800c238:	b580      	push	{r7, lr}
 800c23a:	b090      	sub	sp, #64	@ 0x40
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	4603      	mov	r3, r0
 800c240:	71fb      	strb	r3, [r7, #7]
 800c242:	79fb      	ldrb	r3, [r7, #7]
 800c244:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c248:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d002      	beq.n	800c256 <handle_bus_reset+0x1e>
    rhport = 0;
 800c250:	2300      	movs	r3, #0
 800c252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c256:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c25a:	4a75      	ldr	r2, [pc, #468]	@ (800c430 <handle_bus_reset+0x1f8>)
 800c25c:	011b      	lsls	r3, r3, #4
 800c25e:	4413      	add	r3, r2
 800c260:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800c262:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c266:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c26a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c26c:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 800c26e:	7a7b      	ldrb	r3, [r7, #9]
 800c270:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800c274:	b2db      	uxtb	r3, r3
 800c276:	3301      	adds	r3, #1
 800c278:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 800c27a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 800c27e:	2280      	movs	r2, #128	@ 0x80
 800c280:	2100      	movs	r1, #0
 800c282:	486c      	ldr	r0, [pc, #432]	@ (800c434 <handle_bus_reset+0x1fc>)
 800c284:	f001 ff3c 	bl	800e100 <memset>

  _dcd_data.sof_en = false;
 800c288:	4b6b      	ldr	r3, [pc, #428]	@ (800c438 <handle_bus_reset+0x200>)
 800c28a:	2200      	movs	r2, #0
 800c28c:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 800c28e:	4b6a      	ldr	r3, [pc, #424]	@ (800c438 <handle_bus_reset+0x200>)
 800c290:	2200      	movs	r2, #0
 800c292:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800c294:	2300      	movs	r3, #0
 800c296:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c29a:	e014      	b.n	800c2c6 <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 800c29c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c2a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c2a2:	3358      	adds	r3, #88	@ 0x58
 800c2a4:	015b      	lsls	r3, r3, #5
 800c2a6:	4413      	add	r3, r2
 800c2a8:	681a      	ldr	r2, [r3, #0]
 800c2aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c2ae:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800c2b2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c2b4:	3358      	adds	r3, #88	@ 0x58
 800c2b6:	015b      	lsls	r3, r3, #5
 800c2b8:	440b      	add	r3, r1
 800c2ba:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800c2bc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c2c0:	3301      	adds	r3, #1
 800c2c2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c2c6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800c2ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c2ce:	429a      	cmp	r2, r3
 800c2d0:	d3e4      	bcc.n	800c29c <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800c2d8:	e019      	b.n	800c30e <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 800c2da:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800c2de:	3348      	adds	r3, #72	@ 0x48
 800c2e0:	015b      	lsls	r3, r3, #5
 800c2e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c2e4:	4413      	add	r3, r2
 800c2e6:	633b      	str	r3, [r7, #48]	@ 0x30
 800c2e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2ea:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 800c2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	0fdb      	lsrs	r3, r3, #31
 800c2f2:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d005      	beq.n	800c304 <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 800c2f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800c300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c302:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800c304:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800c308:	3301      	adds	r3, #1
 800c30a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800c30e:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800c312:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c316:	429a      	cmp	r2, r3
 800c318:	d3df      	bcc.n	800c2da <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 800c31a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c31c:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800c320:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 800c324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c326:	2209      	movs	r2, #9
 800c328:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 800c32c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c32e:	2209      	movs	r2, #9
 800c330:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 800c334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c336:	61fb      	str	r3, [r7, #28]
 800c338:	2310      	movs	r3, #16
 800c33a:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800c33c:	7efb      	ldrb	r3, [r7, #27]
 800c33e:	019b      	lsls	r3, r3, #6
 800c340:	f043 0220 	orr.w	r2, r3, #32
 800c344:	69fb      	ldr	r3, [r7, #28]
 800c346:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800c348:	bf00      	nop
 800c34a:	69fb      	ldr	r3, [r7, #28]
 800c34c:	691b      	ldr	r3, [r3, #16]
 800c34e:	f003 0320 	and.w	r3, r3, #32
 800c352:	2b00      	cmp	r3, #0
 800c354:	d1f9      	bne.n	800c34a <handle_bus_reset+0x112>
}
 800c356:	bf00      	nop
 800c358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c35a:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800c35c:	6a3b      	ldr	r3, [r7, #32]
 800c35e:	2210      	movs	r2, #16
 800c360:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800c362:	bf00      	nop
 800c364:	6a3b      	ldr	r3, [r7, #32]
 800c366:	691b      	ldr	r3, [r3, #16]
 800c368:	f003 0310 	and.w	r3, r3, #16
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d1f9      	bne.n	800c364 <handle_bus_reset+0x12c>
}
 800c370:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 800c372:	79fb      	ldrb	r3, [r7, #7]
 800c374:	4618      	mov	r0, r3
 800c376:	f7ff f851 	bl	800b41c <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 800c37a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c37c:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800c380:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 800c382:	8a3b      	ldrh	r3, [r7, #16]
 800c384:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c388:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 800c38a:	693a      	ldr	r2, [r7, #16]
 800c38c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c38e:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 800c392:	2300      	movs	r3, #0
 800c394:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 800c398:	2300      	movs	r3, #0
 800c39a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800c39e:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 800c3a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3a2:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800c3a6:	f023 0203 	bic.w	r2, r3, #3
 800c3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3ac:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 800c3b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3b2:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800c3b6:	f023 0203 	bic.w	r2, r3, #3
 800c3ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3bc:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 800c3c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3c2:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800c3c6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800c3ca:	431a      	orrs	r2, r3
 800c3cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3ce:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 800c3d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3d4:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800c3d8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800c3dc:	431a      	orrs	r2, r3
 800c3de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3e0:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800c3e4:	4b13      	ldr	r3, [pc, #76]	@ (800c434 <handle_bus_reset+0x1fc>)
 800c3e6:	2240      	movs	r2, #64	@ 0x40
 800c3e8:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800c3ea:	4b12      	ldr	r3, [pc, #72]	@ (800c434 <handle_bus_reset+0x1fc>)
 800c3ec:	2240      	movs	r2, #64	@ 0x40
 800c3ee:	835a      	strh	r2, [r3, #26]
 800c3f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3f2:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c3f4:	697b      	ldr	r3, [r7, #20]
 800c3f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c3f8:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800c3fa:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d004      	beq.n	800c40a <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 800c400:	79fb      	ldrb	r3, [r7, #7]
 800c402:	4618      	mov	r0, r3
 800c404:	f7fe feea 	bl	800b1dc <dma_setup_prepare>
 800c408:	e007      	b.n	800c41a <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800c40a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c40c:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 800c410:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800c414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c416:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 800c41a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c41c:	699b      	ldr	r3, [r3, #24]
 800c41e:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 800c422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c424:	619a      	str	r2, [r3, #24]
}
 800c426:	bf00      	nop
 800c428:	3740      	adds	r7, #64	@ 0x40
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
 800c42e:	bf00      	nop
 800c430:	0800ed60 	.word	0x0800ed60
 800c434:	2001128c 	.word	0x2001128c
 800c438:	2001130c 	.word	0x2001130c

0800c43c <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 800c43c:	b580      	push	{r7, lr}
 800c43e:	b08a      	sub	sp, #40	@ 0x28
 800c440:	af00      	add	r7, sp, #0
 800c442:	4603      	mov	r3, r0
 800c444:	71fb      	strb	r3, [r7, #7]
 800c446:	79fb      	ldrb	r3, [r7, #7]
 800c448:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c44a:	7ffb      	ldrb	r3, [r7, #31]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d001      	beq.n	800c454 <handle_enum_done+0x18>
    rhport = 0;
 800c450:	2300      	movs	r3, #0
 800c452:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c454:	7ffb      	ldrb	r3, [r7, #31]
 800c456:	4a1b      	ldr	r2, [pc, #108]	@ (800c4c4 <handle_enum_done+0x88>)
 800c458:	011b      	lsls	r3, r3, #4
 800c45a:	4413      	add	r3, r2
 800c45c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800c45e:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800c460:	6a3b      	ldr	r3, [r7, #32]
 800c462:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800c466:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 800c468:	7e3b      	ldrb	r3, [r7, #24]
 800c46a:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800c46e:	b2db      	uxtb	r3, r3
 800c470:	2b00      	cmp	r3, #0
 800c472:	d002      	beq.n	800c47a <handle_enum_done+0x3e>
 800c474:	2b02      	cmp	r3, #2
 800c476:	d004      	beq.n	800c482 <handle_enum_done+0x46>
 800c478:	e007      	b.n	800c48a <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 800c47a:	2302      	movs	r3, #2
 800c47c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800c480:	e007      	b.n	800c492 <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 800c482:	2301      	movs	r3, #1
 800c484:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800c488:	e003      	b.n	800c492 <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 800c48a:	2300      	movs	r3, #0
 800c48c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800c490:	bf00      	nop
 800c492:	79fb      	ldrb	r3, [r7, #7]
 800c494:	77bb      	strb	r3, [r7, #30]
 800c496:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c49a:	777b      	strb	r3, [r7, #29]
 800c49c:	2301      	movs	r3, #1
 800c49e:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 800c4a0:	7fbb      	ldrb	r3, [r7, #30]
 800c4a2:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 800c4a8:	7f7b      	ldrb	r3, [r7, #29]
 800c4aa:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 800c4ac:	7f3a      	ldrb	r2, [r7, #28]
 800c4ae:	f107 030c 	add.w	r3, r7, #12
 800c4b2:	4611      	mov	r1, r2
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	f7fd fe61 	bl	800a17c <dcd_event_handler>
}
 800c4ba:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 800c4bc:	bf00      	nop
 800c4be:	3728      	adds	r7, #40	@ 0x28
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	bd80      	pop	{r7, pc}
 800c4c4:	0800ed60 	.word	0x0800ed60

0800c4c8 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b08c      	sub	sp, #48	@ 0x30
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	71fb      	strb	r3, [r7, #7]
 800c4d2:	79fb      	ldrb	r3, [r7, #7]
 800c4d4:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c4d6:	7cfb      	ldrb	r3, [r7, #19]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d001      	beq.n	800c4e0 <handle_rxflvl_irq+0x18>
    rhport = 0;
 800c4dc:	2300      	movs	r3, #0
 800c4de:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c4e0:	7cfb      	ldrb	r3, [r7, #19]
 800c4e2:	4a45      	ldr	r2, [pc, #276]	@ (800c5f8 <handle_rxflvl_irq+0x130>)
 800c4e4:	011b      	lsls	r3, r3, #4
 800c4e6:	4413      	add	r3, r2
 800c4e8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c4ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800c4ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c4f2:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 800c4f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4f6:	6a1b      	ldr	r3, [r3, #32]
 800c4f8:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 800c4fa:	7b3b      	ldrb	r3, [r7, #12]
 800c4fc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c500:	b2db      	uxtb	r3, r3
 800c502:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 800c506:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c50a:	3358      	adds	r3, #88	@ 0x58
 800c50c:	015b      	lsls	r3, r3, #5
 800c50e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c510:	4413      	add	r3, r2
 800c512:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 800c514:	7bbb      	ldrb	r3, [r7, #14]
 800c516:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800c51a:	b2db      	uxtb	r3, r3
 800c51c:	3b01      	subs	r3, #1
 800c51e:	2b05      	cmp	r3, #5
 800c520:	d862      	bhi.n	800c5e8 <handle_rxflvl_irq+0x120>
 800c522:	a201      	add	r2, pc, #4	@ (adr r2, 800c528 <handle_rxflvl_irq+0x60>)
 800c524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c528:	0800c5e9 	.word	0x0800c5e9
 800c52c:	0800c567 	.word	0x0800c567
 800c530:	0800c5e9 	.word	0x0800c5e9
 800c534:	0800c559 	.word	0x0800c559
 800c538:	0800c5e9 	.word	0x0800c5e9
 800c53c:	0800c541 	.word	0x0800c541
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 800c540:	4b2e      	ldr	r3, [pc, #184]	@ (800c5fc <handle_rxflvl_irq+0x134>)
 800c542:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 800c544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c546:	681a      	ldr	r2, [r3, #0]
 800c548:	69fb      	ldr	r3, [r7, #28]
 800c54a:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 800c54c:	69fb      	ldr	r3, [r7, #28]
 800c54e:	3304      	adds	r3, #4
 800c550:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c552:	6812      	ldr	r2, [r2, #0]
 800c554:	601a      	str	r2, [r3, #0]
      break;
 800c556:	e04a      	b.n	800c5ee <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800c558:	6a3b      	ldr	r3, [r7, #32]
 800c55a:	691b      	ldr	r3, [r3, #16]
 800c55c:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800c560:	6a3b      	ldr	r3, [r7, #32]
 800c562:	611a      	str	r2, [r3, #16]
      break;
 800c564:	e043      	b.n	800c5ee <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 800c566:	89bb      	ldrh	r3, [r7, #12]
 800c568:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800c56c:	b29b      	uxth	r3, r3
 800c56e:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800c570:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c574:	015b      	lsls	r3, r3, #5
 800c576:	4a22      	ldr	r2, [pc, #136]	@ (800c600 <handle_rxflvl_irq+0x138>)
 800c578:	4413      	add	r3, r2
 800c57a:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 800c57c:	8b7b      	ldrh	r3, [r7, #26]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d018      	beq.n	800c5b4 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 800c582:	697b      	ldr	r3, [r7, #20]
 800c584:	685b      	ldr	r3, [r3, #4]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d007      	beq.n	800c59a <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 800c58a:	697b      	ldr	r3, [r7, #20]
 800c58c:	6858      	ldr	r0, [r3, #4]
 800c58e:	8b7a      	ldrh	r2, [r7, #26]
 800c590:	2301      	movs	r3, #1
 800c592:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c594:	f7fc fa1e 	bl	80089d4 <tu_fifo_write_n_access_mode>
 800c598:	e00c      	b.n	800c5b4 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 800c59a:	697b      	ldr	r3, [r7, #20]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	8b7a      	ldrh	r2, [r7, #26]
 800c5a0:	4619      	mov	r1, r3
 800c5a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c5a4:	f000 fe66 	bl	800d274 <dfifo_read_packet>
          xfer->buffer += byte_count;
 800c5a8:	697b      	ldr	r3, [r7, #20]
 800c5aa:	681a      	ldr	r2, [r3, #0]
 800c5ac:	8b7b      	ldrh	r3, [r7, #26]
 800c5ae:	441a      	add	r2, r3
 800c5b0:	697b      	ldr	r3, [r7, #20]
 800c5b2:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 800c5b4:	697b      	ldr	r3, [r7, #20]
 800c5b6:	895b      	ldrh	r3, [r3, #10]
 800c5b8:	8b7a      	ldrh	r2, [r7, #26]
 800c5ba:	429a      	cmp	r2, r3
 800c5bc:	d216      	bcs.n	800c5ec <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 800c5be:	6a3b      	ldr	r3, [r7, #32]
 800c5c0:	691b      	ldr	r3, [r3, #16]
 800c5c2:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 800c5c4:	697b      	ldr	r3, [r7, #20]
 800c5c6:	891a      	ldrh	r2, [r3, #8]
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c5ce:	b29b      	uxth	r3, r3
 800c5d0:	1ad3      	subs	r3, r2, r3
 800c5d2:	b29a      	uxth	r2, r3
 800c5d4:	697b      	ldr	r3, [r7, #20]
 800c5d6:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 800c5d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d105      	bne.n	800c5ec <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 800c5e0:	4b08      	ldr	r3, [pc, #32]	@ (800c604 <handle_rxflvl_irq+0x13c>)
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 800c5e6:	e001      	b.n	800c5ec <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 800c5e8:	bf00      	nop
 800c5ea:	e000      	b.n	800c5ee <handle_rxflvl_irq+0x126>
      break;
 800c5ec:	bf00      	nop
  }
}
 800c5ee:	bf00      	nop
 800c5f0:	3730      	adds	r7, #48	@ 0x30
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
 800c5f6:	bf00      	nop
 800c5f8:	0800ed60 	.word	0x0800ed60
 800c5fc:	20011314 	.word	0x20011314
 800c600:	2001128c 	.word	0x2001128c
 800c604:	2001130c 	.word	0x2001130c

0800c608 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 800c608:	b580      	push	{r7, lr}
 800c60a:	b090      	sub	sp, #64	@ 0x40
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	4603      	mov	r3, r0
 800c610:	603a      	str	r2, [r7, #0]
 800c612:	71fb      	strb	r3, [r7, #7]
 800c614:	460b      	mov	r3, r1
 800c616:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 800c618:	783b      	ldrb	r3, [r7, #0]
 800c61a:	f003 0308 	and.w	r3, r3, #8
 800c61e:	b2db      	uxtb	r3, r3
 800c620:	2b00      	cmp	r3, #0
 800c622:	d03d      	beq.n	800c6a0 <handle_epout_slave+0x98>
 800c624:	79fb      	ldrb	r3, [r7, #7]
 800c626:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c62a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d002      	beq.n	800c638 <handle_epout_slave+0x30>
    rhport = 0;
 800c632:	2300      	movs	r3, #0
 800c634:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c638:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c63c:	4a3f      	ldr	r2, [pc, #252]	@ (800c73c <handle_epout_slave+0x134>)
 800c63e:	011b      	lsls	r3, r3, #4
 800c640:	4413      	add	r3, r2
 800c642:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 800c644:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c648:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c64c:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 800c64e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	0fdb      	lsrs	r3, r3, #31
 800c654:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 800c656:	2b00      	cmp	r3, #0
 800c658:	d005      	beq.n	800c666 <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 800c65a:	79fb      	ldrb	r3, [r7, #7]
 800c65c:	2200      	movs	r2, #0
 800c65e:	2180      	movs	r1, #128	@ 0x80
 800c660:	4618      	mov	r0, r3
 800c662:	f7fe ffe7 	bl	800b634 <edpt_disable>
 800c666:	79fb      	ldrb	r3, [r7, #7]
 800c668:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800c66c:	4b34      	ldr	r3, [pc, #208]	@ (800c740 <handle_epout_slave+0x138>)
 800c66e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c670:	2301      	movs	r3, #1
 800c672:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 800c676:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800c67a:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 800c67c:	2306      	movs	r3, #6
 800c67e:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 800c680:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c682:	f107 0318 	add.w	r3, r7, #24
 800c686:	6810      	ldr	r0, [r2, #0]
 800c688:	6851      	ldr	r1, [r2, #4]
 800c68a:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 800c68c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800c690:	f107 0314 	add.w	r3, r7, #20
 800c694:	4611      	mov	r1, r2
 800c696:	4618      	mov	r0, r3
 800c698:	f7fd fd70 	bl	800a17c <dcd_event_handler>
}
 800c69c:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 800c69e:	e04a      	b.n	800c736 <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 800c6a0:	783b      	ldrb	r3, [r7, #0]
 800c6a2:	f003 0301 	and.w	r3, r3, #1
 800c6a6:	b2db      	uxtb	r3, r3
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d044      	beq.n	800c736 <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 800c6ac:	783b      	ldrb	r3, [r7, #0]
 800c6ae:	f003 0320 	and.w	r3, r3, #32
 800c6b2:	b2db      	uxtb	r3, r3
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d13e      	bne.n	800c736 <handle_epout_slave+0x12e>
 800c6b8:	787b      	ldrb	r3, [r7, #1]
 800c6ba:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c6be:	b2db      	uxtb	r3, r3
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d138      	bne.n	800c736 <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800c6c4:	79bb      	ldrb	r3, [r7, #6]
 800c6c6:	015b      	lsls	r3, r3, #5
 800c6c8:	4a1e      	ldr	r2, [pc, #120]	@ (800c744 <handle_epout_slave+0x13c>)
 800c6ca:	4413      	add	r3, r2
 800c6cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 800c6ce:	79bb      	ldrb	r3, [r7, #6]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d10a      	bne.n	800c6ea <handle_epout_slave+0xe2>
 800c6d4:	4b1c      	ldr	r3, [pc, #112]	@ (800c748 <handle_epout_slave+0x140>)
 800c6d6:	881b      	ldrh	r3, [r3, #0]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d006      	beq.n	800c6ea <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 800c6dc:	79b9      	ldrb	r1, [r7, #6]
 800c6de:	79fb      	ldrb	r3, [r7, #7]
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	f7ff f8fc 	bl	800b8e0 <edpt_schedule_packets>
 800c6e8:	e025      	b.n	800c736 <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800c6ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6ec:	891b      	ldrh	r3, [r3, #8]
 800c6ee:	461a      	mov	r2, r3
 800c6f0:	79fb      	ldrb	r3, [r7, #7]
 800c6f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c6f6:	79bb      	ldrb	r3, [r7, #6]
 800c6f8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c6fc:	627a      	str	r2, [r7, #36]	@ 0x24
 800c6fe:	2300      	movs	r3, #0
 800c700:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c704:	2301      	movs	r3, #1
 800c706:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800c70a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c70e:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800c710:	2307      	movs	r3, #7
 800c712:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800c714:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c718:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800c71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c71c:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800c71e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c722:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800c724:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800c728:	f107 0308 	add.w	r3, r7, #8
 800c72c:	4611      	mov	r1, r2
 800c72e:	4618      	mov	r0, r3
 800c730:	f7fd fd24 	bl	800a17c <dcd_event_handler>
}
 800c734:	bf00      	nop
      }
    }
  }
}
 800c736:	3740      	adds	r7, #64	@ 0x40
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}
 800c73c:	0800ed60 	.word	0x0800ed60
 800c740:	20011314 	.word	0x20011314
 800c744:	2001128c 	.word	0x2001128c
 800c748:	2001130c 	.word	0x2001130c

0800c74c <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 800c74c:	b580      	push	{r7, lr}
 800c74e:	b08e      	sub	sp, #56	@ 0x38
 800c750:	af00      	add	r7, sp, #0
 800c752:	4603      	mov	r3, r0
 800c754:	603a      	str	r2, [r7, #0]
 800c756:	71fb      	strb	r3, [r7, #7]
 800c758:	460b      	mov	r3, r1
 800c75a:	71bb      	strb	r3, [r7, #6]
 800c75c:	79fb      	ldrb	r3, [r7, #7]
 800c75e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c762:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c766:	2b00      	cmp	r3, #0
 800c768:	d002      	beq.n	800c770 <handle_epin_slave+0x24>
    rhport = 0;
 800c76a:	2300      	movs	r3, #0
 800c76c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c770:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c774:	4a42      	ldr	r2, [pc, #264]	@ (800c880 <handle_epin_slave+0x134>)
 800c776:	011b      	lsls	r3, r3, #4
 800c778:	4413      	add	r3, r2
 800c77a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c77c:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 800c77e:	79bb      	ldrb	r3, [r7, #6]
 800c780:	3348      	adds	r3, #72	@ 0x48
 800c782:	015b      	lsls	r3, r3, #5
 800c784:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c786:	4413      	add	r3, r2
 800c788:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800c78a:	79bb      	ldrb	r3, [r7, #6]
 800c78c:	015b      	lsls	r3, r3, #5
 800c78e:	3310      	adds	r3, #16
 800c790:	4a3c      	ldr	r2, [pc, #240]	@ (800c884 <handle_epin_slave+0x138>)
 800c792:	4413      	add	r3, r2
 800c794:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 800c796:	783b      	ldrb	r3, [r7, #0]
 800c798:	f003 0301 	and.w	r3, r3, #1
 800c79c:	b2db      	uxtb	r3, r3
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d037      	beq.n	800c812 <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 800c7a2:	79bb      	ldrb	r3, [r7, #6]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d10a      	bne.n	800c7be <handle_epin_slave+0x72>
 800c7a8:	4b37      	ldr	r3, [pc, #220]	@ (800c888 <handle_epin_slave+0x13c>)
 800c7aa:	885b      	ldrh	r3, [r3, #2]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d006      	beq.n	800c7be <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 800c7b0:	79b9      	ldrb	r1, [r7, #6]
 800c7b2:	79fb      	ldrb	r3, [r7, #7]
 800c7b4:	2201      	movs	r2, #1
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7ff f892 	bl	800b8e0 <edpt_schedule_packets>
 800c7bc:	e029      	b.n	800c812 <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800c7be:	79bb      	ldrb	r3, [r7, #6]
 800c7c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c7c4:	b2d9      	uxtb	r1, r3
 800c7c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7c8:	891b      	ldrh	r3, [r3, #8]
 800c7ca:	461a      	mov	r2, r3
 800c7cc:	79fb      	ldrb	r3, [r7, #7]
 800c7ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c7d2:	460b      	mov	r3, r1
 800c7d4:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c7d8:	627a      	str	r2, [r7, #36]	@ 0x24
 800c7da:	2300      	movs	r3, #0
 800c7dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800c7e6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c7ea:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800c7ec:	2307      	movs	r3, #7
 800c7ee:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800c7f0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c7f4:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800c7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7f8:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800c7fa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c7fe:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800c800:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800c804:	f107 030c 	add.w	r3, r7, #12
 800c808:	4611      	mov	r1, r2
 800c80a:	4618      	mov	r0, r3
 800c80c:	f7fd fcb6 	bl	800a17c <dcd_event_handler>
}
 800c810:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 800c812:	783b      	ldrb	r3, [r7, #0]
 800c814:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c818:	b2db      	uxtb	r3, r3
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d02c      	beq.n	800c878 <handle_epin_slave+0x12c>
 800c81e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c820:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 800c824:	61fb      	str	r3, [r7, #28]
 800c826:	79bb      	ldrb	r3, [r7, #6]
 800c828:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800c82a:	7efb      	ldrb	r3, [r7, #27]
 800c82c:	69fa      	ldr	r2, [r7, #28]
 800c82e:	fa22 f303 	lsr.w	r3, r2, r3
 800c832:	f003 0301 	and.w	r3, r3, #1
 800c836:	2b00      	cmp	r3, #0
 800c838:	bf14      	ite	ne
 800c83a:	2301      	movne	r3, #1
 800c83c:	2300      	moveq	r3, #0
 800c83e:	b2db      	uxtb	r3, r3
 800c840:	2b00      	cmp	r3, #0
 800c842:	d019      	beq.n	800c878 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 800c844:	79ba      	ldrb	r2, [r7, #6]
 800c846:	79fb      	ldrb	r3, [r7, #7]
 800c848:	4611      	mov	r1, r2
 800c84a:	4618      	mov	r0, r3
 800c84c:	f7fe ffc2 	bl	800b7d4 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800c850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c852:	691b      	ldr	r3, [r3, #16]
 800c854:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d10b      	bne.n	800c878 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 800c860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c862:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800c866:	79bb      	ldrb	r3, [r7, #6]
 800c868:	2101      	movs	r1, #1
 800c86a:	fa01 f303 	lsl.w	r3, r1, r3
 800c86e:	43db      	mvns	r3, r3
 800c870:	401a      	ands	r2, r3
 800c872:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c874:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 800c878:	bf00      	nop
 800c87a:	3738      	adds	r7, #56	@ 0x38
 800c87c:	46bd      	mov	sp, r7
 800c87e:	bd80      	pop	{r7, pc}
 800c880:	0800ed60 	.word	0x0800ed60
 800c884:	2001128c 	.word	0x2001128c
 800c888:	2001130c 	.word	0x2001130c

0800c88c <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b090      	sub	sp, #64	@ 0x40
 800c890:	af00      	add	r7, sp, #0
 800c892:	4603      	mov	r3, r0
 800c894:	460a      	mov	r2, r1
 800c896:	71fb      	strb	r3, [r7, #7]
 800c898:	4613      	mov	r3, r2
 800c89a:	71bb      	strb	r3, [r7, #6]
 800c89c:	79fb      	ldrb	r3, [r7, #7]
 800c89e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c8a2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d002      	beq.n	800c8b0 <handle_ep_irq+0x24>
    rhport = 0;
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c8b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c8b4:	4a3e      	ldr	r2, [pc, #248]	@ (800c9b0 <handle_ep_irq+0x124>)
 800c8b6:	011b      	lsls	r3, r3, #4
 800c8b8:	4413      	add	r3, r2
 800c8ba:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c8bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c8be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8c0:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c8c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c8c6:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800c8c8:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800c8ca:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c8ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c8d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c8d6:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 800c8d8:	7c7b      	ldrb	r3, [r7, #17]
 800c8da:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800c8de:	b2db      	uxtb	r3, r3
 800c8e0:	3301      	adds	r3, #1
 800c8e2:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800c8e4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 800c8e8:	79bb      	ldrb	r3, [r7, #6]
 800c8ea:	2b01      	cmp	r3, #1
 800c8ec:	d101      	bne.n	800c8f2 <handle_ep_irq+0x66>
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	e000      	b.n	800c8f4 <handle_ep_irq+0x68>
 800c8f2:	2310      	movs	r3, #16
 800c8f4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 800c8f8:	79bb      	ldrb	r3, [r7, #6]
 800c8fa:	2b01      	cmp	r3, #1
 800c8fc:	bf14      	ite	ne
 800c8fe:	2301      	movne	r3, #1
 800c900:	2300      	moveq	r3, #0
 800c902:	b2db      	uxtb	r3, r3
 800c904:	025b      	lsls	r3, r3, #9
 800c906:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c90a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c90c:	4413      	add	r3, r2
 800c90e:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800c910:	2300      	movs	r3, #0
 800c912:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c916:	e03f      	b.n	800c998 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 800c918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c91a:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 800c91e:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800c922:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800c926:	440a      	add	r2, r1
 800c928:	b2d2      	uxtb	r2, r2
 800c92a:	61fb      	str	r3, [r7, #28]
 800c92c:	4613      	mov	r3, r2
 800c92e:	76fb      	strb	r3, [r7, #27]
 800c930:	7efb      	ldrb	r3, [r7, #27]
 800c932:	69fa      	ldr	r2, [r7, #28]
 800c934:	fa22 f303 	lsr.w	r3, r2, r3
 800c938:	f003 0301 	and.w	r3, r3, #1
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	bf14      	ite	ne
 800c940:	2301      	movne	r3, #1
 800c942:	2300      	moveq	r3, #0
 800c944:	b2db      	uxtb	r3, r3
 800c946:	2b00      	cmp	r3, #0
 800c948:	d021      	beq.n	800c98e <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 800c94a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c94e:	015b      	lsls	r3, r3, #5
 800c950:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c952:	4413      	add	r3, r2
 800c954:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 800c956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c958:	689b      	ldr	r3, [r3, #8]
 800c95a:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 800c95c:	68fa      	ldr	r2, [r7, #12]
 800c95e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c960:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 800c962:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c966:	2b00      	cmp	r3, #0
 800c968:	d111      	bne.n	800c98e <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 800c96a:	79bb      	ldrb	r3, [r7, #6]
 800c96c:	2b01      	cmp	r3, #1
 800c96e:	d107      	bne.n	800c980 <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 800c970:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800c974:	79fb      	ldrb	r3, [r7, #7]
 800c976:	68fa      	ldr	r2, [r7, #12]
 800c978:	4618      	mov	r0, r3
 800c97a:	f7ff fee7 	bl	800c74c <handle_epin_slave>
 800c97e:	e006      	b.n	800c98e <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 800c980:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800c984:	79fb      	ldrb	r3, [r7, #7]
 800c986:	68fa      	ldr	r2, [r7, #12]
 800c988:	4618      	mov	r0, r3
 800c98a:	f7ff fe3d 	bl	800c608 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800c98e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c992:	3301      	adds	r3, #1
 800c994:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c998:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800c99c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800c9a0:	429a      	cmp	r2, r3
 800c9a2:	d3b9      	bcc.n	800c918 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 800c9a4:	bf00      	nop
 800c9a6:	bf00      	nop
 800c9a8:	3740      	adds	r7, #64	@ 0x40
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}
 800c9ae:	bf00      	nop
 800c9b0:	0800ed60 	.word	0x0800ed60

0800c9b4 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b096      	sub	sp, #88	@ 0x58
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	71fb      	strb	r3, [r7, #7]
 800c9be:	79fb      	ldrb	r3, [r7, #7]
 800c9c0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c9c4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d002      	beq.n	800c9d2 <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c9d2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800c9d6:	4a64      	ldr	r2, [pc, #400]	@ (800cb68 <handle_incomplete_iso_in+0x1b4>)
 800c9d8:	011b      	lsls	r3, r3, #4
 800c9da:	4413      	add	r3, r2
 800c9dc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 800c9de:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 800c9e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9e2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800c9e6:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 800c9e8:	6a3b      	ldr	r3, [r7, #32]
 800c9ea:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800c9ee:	b29b      	uxth	r3, r3
 800c9f0:	f003 0301 	and.w	r3, r3, #1
 800c9f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c9f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c9fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c9fe:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 800ca00:	7f7b      	ldrb	r3, [r7, #29]
 800ca02:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800ca06:	b2db      	uxtb	r3, r3
 800ca08:	3301      	adds	r3, #1
 800ca0a:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800ca0c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800ca10:	2300      	movs	r3, #0
 800ca12:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800ca16:	e09a      	b.n	800cb4e <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 800ca18:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ca1c:	3348      	adds	r3, #72	@ 0x48
 800ca1e:	015b      	lsls	r3, r3, #5
 800ca20:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ca22:	4413      	add	r3, r2
 800ca24:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 800ca26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 800ca2c:	7efb      	ldrb	r3, [r7, #27]
 800ca2e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ca32:	b2db      	uxtb	r3, r3
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	f000 8085 	beq.w	800cb44 <handle_incomplete_iso_in+0x190>
 800ca3a:	7ebb      	ldrb	r3, [r7, #26]
 800ca3c:	f003 030c 	and.w	r3, r3, #12
 800ca40:	b2db      	uxtb	r3, r3
 800ca42:	2b04      	cmp	r3, #4
 800ca44:	d17e      	bne.n	800cb44 <handle_incomplete_iso_in+0x190>
 800ca46:	7ebb      	ldrb	r3, [r7, #26]
 800ca48:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ca4c:	b2db      	uxtb	r3, r3
 800ca4e:	461a      	mov	r2, r3
 800ca50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca52:	4293      	cmp	r3, r2
 800ca54:	d176      	bne.n	800cb44 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800ca56:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ca5a:	015b      	lsls	r3, r3, #5
 800ca5c:	3310      	adds	r3, #16
 800ca5e:	4a43      	ldr	r2, [pc, #268]	@ (800cb6c <handle_incomplete_iso_in+0x1b8>)
 800ca60:	4413      	add	r3, r2
 800ca62:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 800ca64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca66:	7b5b      	ldrb	r3, [r3, #13]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d038      	beq.n	800cade <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 800ca6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca6e:	7b5b      	ldrb	r3, [r3, #13]
 800ca70:	3b01      	subs	r3, #1
 800ca72:	b2da      	uxtb	r2, r3
 800ca74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca76:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 800ca78:	2300      	movs	r3, #0
 800ca7a:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 800ca7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca7e:	891b      	ldrh	r3, [r3, #8]
 800ca80:	461a      	mov	r2, r3
 800ca82:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800ca86:	68bb      	ldr	r3, [r7, #8]
 800ca88:	f362 0312 	bfi	r3, r2, #0, #19
 800ca8c:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 800ca8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca90:	891b      	ldrh	r3, [r3, #8]
 800ca92:	461a      	mov	r2, r3
 800ca94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca96:	895b      	ldrh	r3, [r3, #10]
 800ca98:	637a      	str	r2, [r7, #52]	@ 0x34
 800ca9a:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800ca9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ca9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caa0:	4413      	add	r3, r2
 800caa2:	1e5a      	subs	r2, r3, #1
 800caa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caa6:	fbb2 f3f3 	udiv	r3, r2, r3
 800caaa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800caae:	b29a      	uxth	r2, r3
 800cab0:	897b      	ldrh	r3, [r7, #10]
 800cab2:	f362 03cc 	bfi	r3, r2, #3, #10
 800cab6:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 800cab8:	68ba      	ldr	r2, [r7, #8]
 800caba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cabc:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 800cabe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d004      	beq.n	800cace <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 800cac4:	7efb      	ldrb	r3, [r7, #27]
 800cac6:	f043 0310 	orr.w	r3, r3, #16
 800caca:	76fb      	strb	r3, [r7, #27]
 800cacc:	e003      	b.n	800cad6 <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 800cace:	7efb      	ldrb	r3, [r7, #27]
 800cad0:	f043 0320 	orr.w	r3, r3, #32
 800cad4:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 800cad6:	69ba      	ldr	r2, [r7, #24]
 800cad8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cada:	601a      	str	r2, [r3, #0]
 800cadc:	e032      	b.n	800cb44 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 800cade:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cae2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cae6:	b2d9      	uxtb	r1, r3
 800cae8:	79fb      	ldrb	r3, [r7, #7]
 800caea:	2200      	movs	r2, #0
 800caec:	4618      	mov	r0, r3
 800caee:	f7fe fda1 	bl	800b634 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 800caf2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800caf6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cafa:	b2da      	uxtb	r2, r3
 800cafc:	79fb      	ldrb	r3, [r7, #7]
 800cafe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800cb02:	4613      	mov	r3, r2
 800cb04:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800cb08:	2300      	movs	r3, #0
 800cb0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb0c:	2301      	movs	r3, #1
 800cb0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cb12:	2301      	movs	r3, #1
 800cb14:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 800cb18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cb1c:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800cb1e:	2307      	movs	r3, #7
 800cb20:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800cb22:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800cb26:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800cb28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb2a:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800cb2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb30:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800cb32:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cb36:	f107 030c 	add.w	r3, r7, #12
 800cb3a:	4611      	mov	r1, r2
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	f7fd fb1d 	bl	800a17c <dcd_event_handler>
}
 800cb42:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800cb44:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cb48:	3301      	adds	r3, #1
 800cb4a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800cb4e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800cb52:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800cb56:	429a      	cmp	r2, r3
 800cb58:	f4ff af5e 	bcc.w	800ca18 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 800cb5c:	bf00      	nop
 800cb5e:	bf00      	nop
 800cb60:	3758      	adds	r7, #88	@ 0x58
 800cb62:	46bd      	mov	sp, r7
 800cb64:	bd80      	pop	{r7, pc}
 800cb66:	bf00      	nop
 800cb68:	0800ed60 	.word	0x0800ed60
 800cb6c:	2001128c 	.word	0x2001128c

0800cb70 <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b098      	sub	sp, #96	@ 0x60
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	4603      	mov	r3, r0
 800cb78:	71fb      	strb	r3, [r7, #7]
 800cb7a:	79fb      	ldrb	r3, [r7, #7]
 800cb7c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800cb80:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d002      	beq.n	800cb8e <dcd_int_handler+0x1e>
    rhport = 0;
 800cb88:	2300      	movs	r3, #0
 800cb8a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800cb8e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800cb92:	4a94      	ldr	r2, [pc, #592]	@ (800cde4 <dcd_int_handler+0x274>)
 800cb94:	011b      	lsls	r3, r3, #4
 800cb96:	4413      	add	r3, r2
 800cb98:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800cb9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 800cb9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb9e:	699b      	ldr	r3, [r3, #24]
 800cba0:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 800cba2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cba4:	695b      	ldr	r3, [r3, #20]
 800cba6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cba8:	4013      	ands	r3, r2
 800cbaa:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 800cbac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cbae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d00d      	beq.n	800cbd2 <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 800cbb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cbb8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800cbbc:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 800cbbe:	2001      	movs	r0, #1
 800cbc0:	f7fd fdac 	bl	800a71c <usbd_spin_lock>
    handle_bus_reset(rhport);
 800cbc4:	79fb      	ldrb	r3, [r7, #7]
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f7ff fb36 	bl	800c238 <handle_bus_reset>
    usbd_spin_unlock(true);
 800cbcc:	2001      	movs	r0, #1
 800cbce:	f7fd fdc9 	bl	800a764 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 800cbd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cbd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d011      	beq.n	800cc00 <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 800cbdc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cbde:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800cbe2:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 800cbe4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cbe6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cbea:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800cbec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cbee:	699b      	ldr	r3, [r3, #24]
 800cbf0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800cbf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cbf6:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 800cbf8:	79fb      	ldrb	r3, [r7, #7]
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	f7ff fc1e 	bl	800c43c <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 800cc00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d023      	beq.n	800cc52 <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 800cc0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cc10:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 800cc12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc14:	699b      	ldr	r3, [r3, #24]
 800cc16:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800cc1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc1c:	619a      	str	r2, [r3, #24]
 800cc1e:	79fb      	ldrb	r3, [r7, #7]
 800cc20:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800cc24:	2304      	movs	r3, #4
 800cc26:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800cc2a:	2301      	movs	r3, #1
 800cc2c:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 800cc30:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800cc34:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 800cc38:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800cc3c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 800cc40:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 800cc44:	f107 0320 	add.w	r3, r7, #32
 800cc48:	4611      	mov	r1, r2
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	f7fd fa96 	bl	800a17c <dcd_event_handler>
}
 800cc50:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 800cc52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	da23      	bge.n	800cca0 <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 800cc58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800cc5e:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800cc60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc62:	699b      	ldr	r3, [r3, #24]
 800cc64:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800cc68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc6a:	619a      	str	r2, [r3, #24]
 800cc6c:	79fb      	ldrb	r3, [r7, #7]
 800cc6e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800cc72:	2305      	movs	r3, #5
 800cc74:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800cc78:	2301      	movs	r3, #1
 800cc7a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 800cc7e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cc82:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 800cc86:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800cc8a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 800cc8e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800cc92:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800cc96:	4611      	mov	r1, r2
 800cc98:	4618      	mov	r0, r3
 800cc9a:	f7fd fa6f 	bl	800a17c <dcd_event_handler>
}
 800cc9e:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 800cca0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cca2:	f003 0304 	and.w	r3, r3, #4
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d022      	beq.n	800ccf0 <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 800ccaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccac:	685b      	ldr	r3, [r3, #4]
 800ccae:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 800ccb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccb2:	f003 0304 	and.w	r3, r3, #4
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d017      	beq.n	800ccea <dcd_int_handler+0x17a>
 800ccba:	79fb      	ldrb	r3, [r7, #7]
 800ccbc:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800ccc0:	2302      	movs	r3, #2
 800ccc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccc6:	2301      	movs	r3, #1
 800ccc8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 800cccc:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800ccd0:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 800ccd2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ccd6:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 800ccd8:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800ccdc:	f107 0314 	add.w	r3, r7, #20
 800cce0:	4611      	mov	r1, r2
 800cce2:	4618      	mov	r0, r3
 800cce4:	f7fd fa4a 	bl	800a17c <dcd_event_handler>
}
 800cce8:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 800ccea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccec:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ccee:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 800ccf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ccf2:	f003 0308 	and.w	r3, r3, #8
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d034      	beq.n	800cd64 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 800ccfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccfc:	2208      	movs	r2, #8
 800ccfe:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800cd00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd02:	699b      	ldr	r3, [r3, #24]
 800cd04:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800cd08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd0a:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 800cd0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd0e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800cd12:	0a1b      	lsrs	r3, r3, #8
 800cd14:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800cd18:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 800cd1a:	4b33      	ldr	r3, [pc, #204]	@ (800cde8 <dcd_int_handler+0x278>)
 800cd1c:	79db      	ldrb	r3, [r3, #7]
 800cd1e:	f083 0301 	eor.w	r3, r3, #1
 800cd22:	b2db      	uxtb	r3, r3
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d005      	beq.n	800cd34 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 800cd28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd2a:	699b      	ldr	r3, [r3, #24]
 800cd2c:	f023 0208 	bic.w	r2, r3, #8
 800cd30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd32:	619a      	str	r2, [r3, #24]
 800cd34:	79fb      	ldrb	r3, [r7, #7]
 800cd36:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800cd3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cd3e:	2301      	movs	r3, #1
 800cd40:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800cd44:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800cd48:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 800cd4a:	2303      	movs	r3, #3
 800cd4c:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 800cd4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd50:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 800cd52:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800cd56:	f107 0308 	add.w	r3, r7, #8
 800cd5a:	4611      	mov	r1, r2
 800cd5c:	4618      	mov	r0, r3
 800cd5e:	f7fd fa0d 	bl	800a17c <dcd_event_handler>
}
 800cd62:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 800cd64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cd66:	f003 0310 	and.w	r3, r3, #16
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d015      	beq.n	800cd9a <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 800cd6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd70:	699b      	ldr	r3, [r3, #24]
 800cd72:	f023 0210 	bic.w	r2, r3, #16
 800cd76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd78:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 800cd7a:	79fb      	ldrb	r3, [r7, #7]
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	f7ff fba3 	bl	800c4c8 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 800cd82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd84:	695b      	ldr	r3, [r3, #20]
 800cd86:	f003 0310 	and.w	r3, r3, #16
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d1f5      	bne.n	800cd7a <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 800cd8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd90:	699b      	ldr	r3, [r3, #24]
 800cd92:	f043 0210 	orr.w	r2, r3, #16
 800cd96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd98:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 800cd9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cd9c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d004      	beq.n	800cdae <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 800cda4:	79fb      	ldrb	r3, [r7, #7]
 800cda6:	2100      	movs	r1, #0
 800cda8:	4618      	mov	r0, r3
 800cdaa:	f7ff fd6f 	bl	800c88c <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 800cdae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cdb0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d004      	beq.n	800cdc2 <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 800cdb8:	79fb      	ldrb	r3, [r7, #7]
 800cdba:	2101      	movs	r1, #1
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	f7ff fd65 	bl	800c88c <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 800cdc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cdc4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d007      	beq.n	800cddc <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 800cdcc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cdce:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cdd2:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 800cdd4:	79fb      	ldrb	r3, [r7, #7]
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	f7ff fdec 	bl	800c9b4 <handle_incomplete_iso_in>
  }
}
 800cddc:	bf00      	nop
 800cdde:	3760      	adds	r7, #96	@ 0x60
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}
 800cde4:	0800ed60 	.word	0x0800ed60
 800cde8:	2001130c 	.word	0x2001130c

0800cdec <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800cdec:	b480      	push	{r7}
 800cdee:	b083      	sub	sp, #12
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
 800cdf4:	460b      	mov	r3, r1
 800cdf6:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800cdf8:	78fb      	ldrb	r3, [r7, #3]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d106      	bne.n	800ce0c <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce02:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 800ce0a:	e005      	b.n	800ce18 <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce10:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800ce18:	bf00      	nop
 800ce1a:	370c      	adds	r7, #12
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce22:	4770      	bx	lr

0800ce24 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800ce24:	b480      	push	{r7}
 800ce26:	b085      	sub	sp, #20
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
 800ce2c:	460b      	mov	r3, r1
 800ce2e:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800ce30:	78fb      	ldrb	r3, [r7, #3]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d152      	bne.n	800cedc <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 800ce36:	4b2c      	ldr	r3, [pc, #176]	@ (800cee8 <dwc2_phy_update+0xc4>)
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	4a2c      	ldr	r2, [pc, #176]	@ (800ceec <dwc2_phy_update+0xc8>)
 800ce3c:	4293      	cmp	r3, r2
 800ce3e:	d302      	bcc.n	800ce46 <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 800ce40:	2306      	movs	r3, #6
 800ce42:	60fb      	str	r3, [r7, #12]
 800ce44:	e041      	b.n	800ceca <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 800ce46:	4b28      	ldr	r3, [pc, #160]	@ (800cee8 <dwc2_phy_update+0xc4>)
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	4a29      	ldr	r2, [pc, #164]	@ (800cef0 <dwc2_phy_update+0xcc>)
 800ce4c:	4293      	cmp	r3, r2
 800ce4e:	d902      	bls.n	800ce56 <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 800ce50:	2307      	movs	r3, #7
 800ce52:	60fb      	str	r3, [r7, #12]
 800ce54:	e039      	b.n	800ceca <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 800ce56:	4b24      	ldr	r3, [pc, #144]	@ (800cee8 <dwc2_phy_update+0xc4>)
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	4a26      	ldr	r2, [pc, #152]	@ (800cef4 <dwc2_phy_update+0xd0>)
 800ce5c:	4293      	cmp	r3, r2
 800ce5e:	d302      	bcc.n	800ce66 <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 800ce60:	2308      	movs	r3, #8
 800ce62:	60fb      	str	r3, [r7, #12]
 800ce64:	e031      	b.n	800ceca <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 800ce66:	4b20      	ldr	r3, [pc, #128]	@ (800cee8 <dwc2_phy_update+0xc4>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	4a23      	ldr	r2, [pc, #140]	@ (800cef8 <dwc2_phy_update+0xd4>)
 800ce6c:	4293      	cmp	r3, r2
 800ce6e:	d902      	bls.n	800ce76 <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 800ce70:	2309      	movs	r3, #9
 800ce72:	60fb      	str	r3, [r7, #12]
 800ce74:	e029      	b.n	800ceca <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 800ce76:	4b1c      	ldr	r3, [pc, #112]	@ (800cee8 <dwc2_phy_update+0xc4>)
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	4a20      	ldr	r2, [pc, #128]	@ (800cefc <dwc2_phy_update+0xd8>)
 800ce7c:	4293      	cmp	r3, r2
 800ce7e:	d902      	bls.n	800ce86 <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 800ce80:	230a      	movs	r3, #10
 800ce82:	60fb      	str	r3, [r7, #12]
 800ce84:	e021      	b.n	800ceca <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 800ce86:	4b18      	ldr	r3, [pc, #96]	@ (800cee8 <dwc2_phy_update+0xc4>)
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	4a1d      	ldr	r2, [pc, #116]	@ (800cf00 <dwc2_phy_update+0xdc>)
 800ce8c:	4293      	cmp	r3, r2
 800ce8e:	d902      	bls.n	800ce96 <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 800ce90:	230b      	movs	r3, #11
 800ce92:	60fb      	str	r3, [r7, #12]
 800ce94:	e019      	b.n	800ceca <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 800ce96:	4b14      	ldr	r3, [pc, #80]	@ (800cee8 <dwc2_phy_update+0xc4>)
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	4a1a      	ldr	r2, [pc, #104]	@ (800cf04 <dwc2_phy_update+0xe0>)
 800ce9c:	4293      	cmp	r3, r2
 800ce9e:	d302      	bcc.n	800cea6 <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 800cea0:	230c      	movs	r3, #12
 800cea2:	60fb      	str	r3, [r7, #12]
 800cea4:	e011      	b.n	800ceca <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 800cea6:	4b10      	ldr	r3, [pc, #64]	@ (800cee8 <dwc2_phy_update+0xc4>)
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	4a17      	ldr	r2, [pc, #92]	@ (800cf08 <dwc2_phy_update+0xe4>)
 800ceac:	4293      	cmp	r3, r2
 800ceae:	d302      	bcc.n	800ceb6 <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 800ceb0:	230d      	movs	r3, #13
 800ceb2:	60fb      	str	r3, [r7, #12]
 800ceb4:	e009      	b.n	800ceca <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 800ceb6:	4b0c      	ldr	r3, [pc, #48]	@ (800cee8 <dwc2_phy_update+0xc4>)
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	4a14      	ldr	r2, [pc, #80]	@ (800cf0c <dwc2_phy_update+0xe8>)
 800cebc:	4293      	cmp	r3, r2
 800cebe:	d302      	bcc.n	800cec6 <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 800cec0:	230e      	movs	r3, #14
 800cec2:	60fb      	str	r3, [r7, #12]
 800cec4:	e001      	b.n	800ceca <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 800cec6:	230f      	movs	r3, #15
 800cec8:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	68db      	ldr	r3, [r3, #12]
 800cece:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	029b      	lsls	r3, r3, #10
 800ced6:	431a      	orrs	r2, r3
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	60da      	str	r2, [r3, #12]
  }
}
 800cedc:	bf00      	nop
 800cede:	3714      	adds	r7, #20
 800cee0:	46bd      	mov	sp, r7
 800cee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee6:	4770      	bx	lr
 800cee8:	20000008 	.word	0x20000008
 800ceec:	01e84800 	.word	0x01e84800
 800cef0:	01a39ddf 	.word	0x01a39ddf
 800cef4:	016e3600 	.word	0x016e3600
 800cef8:	014ca43f 	.word	0x014ca43f
 800cefc:	01312cff 	.word	0x01312cff
 800cf00:	011a499f 	.word	0x011a499f
 800cf04:	01067380 	.word	0x01067380
 800cf08:	00f42400 	.word	0x00f42400
 800cf0c:	00e4e1c0 	.word	0x00e4e1c0

0800cf10 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 800cf10:	b480      	push	{r7}
 800cf12:	b085      	sub	sp, #20
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 800cf18:	bf00      	nop
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	691b      	ldr	r3, [r3, #16]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	dafb      	bge.n	800cf1a <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf26:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	691b      	ldr	r3, [r3, #16]
 800cf2c:	f043 0201 	orr.w	r2, r3, #1
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	b29b      	uxth	r3, r3
 800cf38:	f244 2209 	movw	r2, #16905	@ 0x4209
 800cf3c:	4293      	cmp	r3, r2
 800cf3e:	d807      	bhi.n	800cf50 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 800cf40:	bf00      	nop
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	691b      	ldr	r3, [r3, #16]
 800cf46:	f003 0301 	and.w	r3, r3, #1
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d1f9      	bne.n	800cf42 <reset_core+0x32>
 800cf4e:	e010      	b.n	800cf72 <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 800cf50:	bf00      	nop
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	691b      	ldr	r3, [r3, #16]
 800cf56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d0f9      	beq.n	800cf52 <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	691b      	ldr	r3, [r3, #16]
 800cf62:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800cf66:	f023 0301 	bic.w	r3, r3, #1
 800cf6a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 800cf72:	bf00      	nop
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	691b      	ldr	r3, [r3, #16]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	dafb      	bge.n	800cf74 <reset_core+0x64>
}
 800cf7c:	bf00      	nop
 800cf7e:	bf00      	nop
 800cf80:	3714      	adds	r7, #20
 800cf82:	46bd      	mov	sp, r7
 800cf84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf88:	4770      	bx	lr

0800cf8a <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 800cf8a:	b580      	push	{r7, lr}
 800cf8c:	b084      	sub	sp, #16
 800cf8e:	af00      	add	r7, sp, #0
 800cf90:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	68db      	ldr	r3, [r3, #12]
 800cf96:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf9e:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	68fa      	ldr	r2, [r7, #12]
 800cfa4:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800cfa6:	2100      	movs	r1, #0
 800cfa8:	6878      	ldr	r0, [r7, #4]
 800cfaa:	f7ff ff1f 	bl	800cdec <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800cfae:	6878      	ldr	r0, [r7, #4]
 800cfb0:	f7ff ffae 	bl	800cf10 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800cfba:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800cfc2:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	68fa      	ldr	r2, [r7, #12]
 800cfc8:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800cfca:	2100      	movs	r1, #0
 800cfcc:	6878      	ldr	r0, [r7, #4]
 800cfce:	f7ff ff29 	bl	800ce24 <dwc2_phy_update>
}
 800cfd2:	bf00      	nop
 800cfd4:	3710      	adds	r7, #16
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	bd80      	pop	{r7, pc}

0800cfda <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 800cfda:	b580      	push	{r7, lr}
 800cfdc:	b086      	sub	sp, #24
 800cfde:	af00      	add	r7, sp, #0
 800cfe0:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	68db      	ldr	r3, [r3, #12]
 800cfe6:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cfec:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cff2:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 800cff4:	7a7b      	ldrb	r3, [r7, #9]
 800cff6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800cffa:	b2db      	uxtb	r3, r3
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d002      	beq.n	800d006 <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 800d000:	2310      	movs	r3, #16
 800d002:	74fb      	strb	r3, [r7, #19]
 800d004:	e001      	b.n	800d00a <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 800d006:	2308      	movs	r3, #8
 800d008:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 800d00a:	697b      	ldr	r3, [r7, #20]
 800d00c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d010:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800d012:	7b3b      	ldrb	r3, [r7, #12]
 800d014:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800d018:	b2db      	uxtb	r3, r3
 800d01a:	2b80      	cmp	r3, #128	@ 0x80
 800d01c:	d114      	bne.n	800d048 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 800d01e:	697b      	ldr	r3, [r7, #20]
 800d020:	f043 0310 	orr.w	r3, r3, #16
 800d024:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 800d026:	697b      	ldr	r3, [r7, #20]
 800d028:	f023 0308 	bic.w	r3, r3, #8
 800d02c:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 800d02e:	697b      	ldr	r3, [r7, #20]
 800d030:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d034:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 800d036:	697b      	ldr	r3, [r7, #20]
 800d038:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d03c:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 800d03e:	697b      	ldr	r3, [r7, #20]
 800d040:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 800d044:	617b      	str	r3, [r7, #20]
 800d046:	e00f      	b.n	800d068 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 800d048:	697b      	ldr	r3, [r7, #20]
 800d04a:	f023 0310 	bic.w	r3, r3, #16
 800d04e:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 800d050:	7cfb      	ldrb	r3, [r7, #19]
 800d052:	2b10      	cmp	r3, #16
 800d054:	d104      	bne.n	800d060 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 800d056:	697b      	ldr	r3, [r7, #20]
 800d058:	f043 0308 	orr.w	r3, r3, #8
 800d05c:	617b      	str	r3, [r7, #20]
 800d05e:	e003      	b.n	800d068 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 800d060:	697b      	ldr	r3, [r7, #20]
 800d062:	f023 0308 	bic.w	r3, r3, #8
 800d066:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	697a      	ldr	r2, [r7, #20]
 800d06c:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 800d06e:	7b3b      	ldrb	r3, [r7, #12]
 800d070:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d074:	b2db      	uxtb	r3, r3
 800d076:	4619      	mov	r1, r3
 800d078:	6878      	ldr	r0, [r7, #4]
 800d07a:	f7ff feb7 	bl	800cdec <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800d07e:	6878      	ldr	r0, [r7, #4]
 800d080:	f7ff ff46 	bl	800cf10 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800d084:	697b      	ldr	r3, [r7, #20]
 800d086:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800d08a:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 800d08c:	7cfb      	ldrb	r3, [r7, #19]
 800d08e:	2b10      	cmp	r3, #16
 800d090:	d102      	bne.n	800d098 <phy_hs_init+0xbe>
 800d092:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800d096:	e001      	b.n	800d09c <phy_hs_init+0xc2>
 800d098:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800d09c:	697a      	ldr	r2, [r7, #20]
 800d09e:	4313      	orrs	r3, r2
 800d0a0:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	697a      	ldr	r2, [r7, #20]
 800d0a6:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 800d0a8:	7b3b      	ldrb	r3, [r7, #12]
 800d0aa:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d0ae:	b2db      	uxtb	r3, r3
 800d0b0:	4619      	mov	r1, r3
 800d0b2:	6878      	ldr	r0, [r7, #4]
 800d0b4:	f7ff feb6 	bl	800ce24 <dwc2_phy_update>
}
 800d0b8:	bf00      	nop
 800d0ba:	3718      	adds	r7, #24
 800d0bc:	46bd      	mov	sp, r7
 800d0be:	bd80      	pop	{r7, pc}

0800d0c0 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 800d0c0:	b480      	push	{r7}
 800d0c2:	b085      	sub	sp, #20
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0cc:	0c1b      	lsrs	r3, r3, #16
 800d0ce:	041b      	lsls	r3, r3, #16
 800d0d0:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	4a0e      	ldr	r2, [pc, #56]	@ (800d110 <check_dwc2+0x50>)
 800d0d6:	4293      	cmp	r3, r2
 800d0d8:	d012      	beq.n	800d100 <check_dwc2+0x40>
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	4a0d      	ldr	r2, [pc, #52]	@ (800d114 <check_dwc2+0x54>)
 800d0de:	4293      	cmp	r3, r2
 800d0e0:	d00e      	beq.n	800d100 <check_dwc2+0x40>
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	4a0c      	ldr	r2, [pc, #48]	@ (800d118 <check_dwc2+0x58>)
 800d0e6:	4293      	cmp	r3, r2
 800d0e8:	d00a      	beq.n	800d100 <check_dwc2+0x40>
 800d0ea:	4b0c      	ldr	r3, [pc, #48]	@ (800d11c <check_dwc2+0x5c>)
 800d0ec:	60bb      	str	r3, [r7, #8]
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	f003 0301 	and.w	r3, r3, #1
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d000      	beq.n	800d0fc <check_dwc2+0x3c>
 800d0fa:	be00      	bkpt	0x0000
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	e000      	b.n	800d102 <check_dwc2+0x42>
#endif

  return true;
 800d100:	2301      	movs	r3, #1
}
 800d102:	4618      	mov	r0, r3
 800d104:	3714      	adds	r7, #20
 800d106:	46bd      	mov	sp, r7
 800d108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d10c:	4770      	bx	lr
 800d10e:	bf00      	nop
 800d110:	4f540000 	.word	0x4f540000
 800d114:	55310000 	.word	0x55310000
 800d118:	55320000 	.word	0x55320000
 800d11c:	e000edf0 	.word	0xe000edf0

0800d120 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 800d120:	b480      	push	{r7}
 800d122:	b085      	sub	sp, #20
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
 800d128:	460b      	mov	r3, r1
 800d12a:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 800d12c:	78fb      	ldrb	r3, [r7, #3]
 800d12e:	2b01      	cmp	r3, #1
 800d130:	d101      	bne.n	800d136 <dwc2_core_is_highspeed+0x16>
    return false;
 800d132:	2300      	movs	r3, #0
 800d134:	e00b      	b.n	800d14e <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d13a:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 800d13c:	7b3b      	ldrb	r3, [r7, #12]
 800d13e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800d142:	b2db      	uxtb	r3, r3
 800d144:	2b00      	cmp	r3, #0
 800d146:	bf14      	ite	ne
 800d148:	2301      	movne	r3, #1
 800d14a:	2300      	moveq	r3, #0
 800d14c:	b2db      	uxtb	r3, r3
}
 800d14e:	4618      	mov	r0, r3
 800d150:	3714      	adds	r7, #20
 800d152:	46bd      	mov	sp, r7
 800d154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d158:	4770      	bx	lr
	...

0800d15c <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b088      	sub	sp, #32
 800d160:	af00      	add	r7, sp, #0
 800d162:	4603      	mov	r3, r0
 800d164:	71fb      	strb	r3, [r7, #7]
 800d166:	460b      	mov	r3, r1
 800d168:	71bb      	strb	r3, [r7, #6]
 800d16a:	4613      	mov	r3, r2
 800d16c:	717b      	strb	r3, [r7, #5]
 800d16e:	79fb      	ldrb	r3, [r7, #7]
 800d170:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800d172:	7dfb      	ldrb	r3, [r7, #23]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d001      	beq.n	800d17c <dwc2_core_init+0x20>
    rhport = 0;
 800d178:	2300      	movs	r3, #0
 800d17a:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800d17c:	7dfb      	ldrb	r3, [r7, #23]
 800d17e:	4a3b      	ldr	r2, [pc, #236]	@ (800d26c <dwc2_core_init+0x110>)
 800d180:	011b      	lsls	r3, r3, #4
 800d182:	4413      	add	r3, r2
 800d184:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800d186:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 800d188:	69f8      	ldr	r0, [r7, #28]
 800d18a:	f7ff ff99 	bl	800d0c0 <check_dwc2>
 800d18e:	4603      	mov	r3, r0
 800d190:	f083 0301 	eor.w	r3, r3, #1
 800d194:	b2db      	uxtb	r3, r3
 800d196:	2b00      	cmp	r3, #0
 800d198:	d00a      	beq.n	800d1b0 <dwc2_core_init+0x54>
 800d19a:	4b35      	ldr	r3, [pc, #212]	@ (800d270 <dwc2_core_init+0x114>)
 800d19c:	61bb      	str	r3, [r7, #24]
 800d19e:	69bb      	ldr	r3, [r7, #24]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f003 0301 	and.w	r3, r3, #1
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d000      	beq.n	800d1ac <dwc2_core_init+0x50>
 800d1aa:	be00      	bkpt	0x0000
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	e058      	b.n	800d262 <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 800d1b0:	69fb      	ldr	r3, [r7, #28]
 800d1b2:	689b      	ldr	r3, [r3, #8]
 800d1b4:	f023 0201 	bic.w	r2, r3, #1
 800d1b8:	69fb      	ldr	r3, [r7, #28]
 800d1ba:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 800d1bc:	79bb      	ldrb	r3, [r7, #6]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d003      	beq.n	800d1ca <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 800d1c2:	69f8      	ldr	r0, [r7, #28]
 800d1c4:	f7ff ff09 	bl	800cfda <phy_hs_init>
 800d1c8:	e002      	b.n	800d1d0 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 800d1ca:	69f8      	ldr	r0, [r7, #28]
 800d1cc:	f7ff fedd 	bl	800cf8a <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 800d1d0:	69fb      	ldr	r3, [r7, #28]
 800d1d2:	68db      	ldr	r3, [r3, #12]
 800d1d4:	f043 0207 	orr.w	r2, r3, #7
 800d1d8:	69fb      	ldr	r3, [r7, #28]
 800d1da:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 800d1dc:	69fb      	ldr	r3, [r7, #28]
 800d1de:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800d1e2:	f023 020f 	bic.w	r2, r3, #15
 800d1e6:	69fb      	ldr	r3, [r7, #28]
 800d1e8:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 800d1ec:	69fb      	ldr	r3, [r7, #28]
 800d1ee:	60fb      	str	r3, [r7, #12]
 800d1f0:	2310      	movs	r3, #16
 800d1f2:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800d1f4:	7afb      	ldrb	r3, [r7, #11]
 800d1f6:	019b      	lsls	r3, r3, #6
 800d1f8:	f043 0220 	orr.w	r2, r3, #32
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800d200:	bf00      	nop
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	691b      	ldr	r3, [r3, #16]
 800d206:	f003 0320 	and.w	r3, r3, #32
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d1f9      	bne.n	800d202 <dwc2_core_init+0xa6>
}
 800d20e:	bf00      	nop
 800d210:	69fb      	ldr	r3, [r7, #28]
 800d212:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800d214:	693b      	ldr	r3, [r7, #16]
 800d216:	2210      	movs	r2, #16
 800d218:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800d21a:	bf00      	nop
 800d21c:	693b      	ldr	r3, [r7, #16]
 800d21e:	691b      	ldr	r3, [r3, #16]
 800d220:	f003 0310 	and.w	r3, r3, #16
 800d224:	2b00      	cmp	r3, #0
 800d226:	d1f9      	bne.n	800d21c <dwc2_core_init+0xc0>
}
 800d228:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 800d22a:	69fb      	ldr	r3, [r7, #28]
 800d22c:	f04f 32ff 	mov.w	r2, #4294967295
 800d230:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 800d232:	69fb      	ldr	r3, [r7, #28]
 800d234:	f04f 32ff 	mov.w	r2, #4294967295
 800d238:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 800d23a:	69fb      	ldr	r3, [r7, #28]
 800d23c:	2200      	movs	r2, #0
 800d23e:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 800d240:	797b      	ldrb	r3, [r7, #5]
 800d242:	2b00      	cmp	r3, #0
 800d244:	d006      	beq.n	800d254 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 800d246:	69fb      	ldr	r3, [r7, #28]
 800d248:	689b      	ldr	r3, [r3, #8]
 800d24a:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 800d24e:	69fb      	ldr	r3, [r7, #28]
 800d250:	609a      	str	r2, [r3, #8]
 800d252:	e005      	b.n	800d260 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 800d254:	69fb      	ldr	r3, [r7, #28]
 800d256:	699b      	ldr	r3, [r3, #24]
 800d258:	f043 0210 	orr.w	r2, r3, #16
 800d25c:	69fb      	ldr	r3, [r7, #28]
 800d25e:	619a      	str	r2, [r3, #24]
  }

  return true;
 800d260:	2301      	movs	r3, #1
}
 800d262:	4618      	mov	r0, r3
 800d264:	3720      	adds	r7, #32
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}
 800d26a:	bf00      	nop
 800d26c:	0800ed70 	.word	0x0800ed70
 800d270:	e000edf0 	.word	0xe000edf0

0800d274 <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 800d274:	b480      	push	{r7}
 800d276:	b08f      	sub	sp, #60	@ 0x3c
 800d278:	af00      	add	r7, sp, #0
 800d27a:	60f8      	str	r0, [r7, #12]
 800d27c:	60b9      	str	r1, [r7, #8]
 800d27e:	4613      	mov	r3, r2
 800d280:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d288:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 800d28a:	88fb      	ldrh	r3, [r7, #6]
 800d28c:	089b      	lsrs	r3, r3, #2
 800d28e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 800d290:	e00b      	b.n	800d2aa <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 800d292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	68ba      	ldr	r2, [r7, #8]
 800d298:	627a      	str	r2, [r7, #36]	@ 0x24
 800d29a:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 800d29c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d29e:	6a3a      	ldr	r2, [r7, #32]
 800d2a0:	601a      	str	r2, [r3, #0]
}
 800d2a2:	bf00      	nop
    dst += 4;
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	3304      	adds	r3, #4
 800d2a8:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 800d2aa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d2ac:	1e5a      	subs	r2, r3, #1
 800d2ae:	86fa      	strh	r2, [r7, #54]	@ 0x36
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d1ee      	bne.n	800d292 <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 800d2b4:	88fb      	ldrh	r3, [r7, #6]
 800d2b6:	b2db      	uxtb	r3, r3
 800d2b8:	f003 0303 	and.w	r3, r3, #3
 800d2bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 800d2c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d020      	beq.n	800d30a <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 800d2c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d2ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2d0:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 800d2d2:	69fb      	ldr	r3, [r7, #28]
 800d2d4:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 800d2d6:	68bb      	ldr	r3, [r7, #8]
 800d2d8:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 800d2da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d2de:	2b01      	cmp	r3, #1
 800d2e0:	d907      	bls.n	800d2f2 <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 800d2e2:	68bb      	ldr	r3, [r7, #8]
 800d2e4:	3301      	adds	r3, #1
 800d2e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d2e8:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 800d2ea:	69ba      	ldr	r2, [r7, #24]
 800d2ec:	0a12      	lsrs	r2, r2, #8
 800d2ee:	b2d2      	uxtb	r2, r2
 800d2f0:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 800d2f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d2f6:	2b02      	cmp	r3, #2
 800d2f8:	d907      	bls.n	800d30a <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 800d2fa:	68bb      	ldr	r3, [r7, #8]
 800d2fc:	3302      	adds	r3, #2
 800d2fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d300:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 800d302:	697a      	ldr	r2, [r7, #20]
 800d304:	0c12      	lsrs	r2, r2, #16
 800d306:	b2d2      	uxtb	r2, r2
 800d308:	701a      	strb	r2, [r3, #0]
    }
  }
}
 800d30a:	bf00      	nop
 800d30c:	373c      	adds	r7, #60	@ 0x3c
 800d30e:	46bd      	mov	sp, r7
 800d310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d314:	4770      	bx	lr

0800d316 <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 800d316:	b480      	push	{r7}
 800d318:	b08b      	sub	sp, #44	@ 0x2c
 800d31a:	af00      	add	r7, sp, #0
 800d31c:	60f8      	str	r0, [r7, #12]
 800d31e:	607a      	str	r2, [r7, #4]
 800d320:	461a      	mov	r2, r3
 800d322:	460b      	mov	r3, r1
 800d324:	72fb      	strb	r3, [r7, #11]
 800d326:	4613      	mov	r3, r2
 800d328:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 800d32a:	7afb      	ldrb	r3, [r7, #11]
 800d32c:	3301      	adds	r3, #1
 800d32e:	031b      	lsls	r3, r3, #12
 800d330:	68fa      	ldr	r2, [r7, #12]
 800d332:	4413      	add	r3, r2
 800d334:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 800d336:	893b      	ldrh	r3, [r7, #8]
 800d338:	089b      	lsrs	r3, r3, #2
 800d33a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 800d33c:	e008      	b.n	800d350 <dfifo_write_packet+0x3a>
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 800d342:	697b      	ldr	r3, [r7, #20]
 800d344:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 800d346:	69fb      	ldr	r3, [r7, #28]
 800d348:	601a      	str	r2, [r3, #0]
    src += 4;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	3304      	adds	r3, #4
 800d34e:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 800d350:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d352:	1e5a      	subs	r2, r3, #1
 800d354:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800d356:	2b00      	cmp	r3, #0
 800d358:	d1f1      	bne.n	800d33e <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 800d35a:	893b      	ldrh	r3, [r7, #8]
 800d35c:	b2db      	uxtb	r3, r3
 800d35e:	f003 0303 	and.w	r3, r3, #3
 800d362:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 800d364:	7efb      	ldrb	r3, [r7, #27]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d019      	beq.n	800d39e <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	781b      	ldrb	r3, [r3, #0]
 800d36e:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 800d370:	7efb      	ldrb	r3, [r7, #27]
 800d372:	2b01      	cmp	r3, #1
 800d374:	d906      	bls.n	800d384 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	3301      	adds	r3, #1
 800d37a:	781b      	ldrb	r3, [r3, #0]
 800d37c:	021b      	lsls	r3, r3, #8
 800d37e:	6a3a      	ldr	r2, [r7, #32]
 800d380:	4313      	orrs	r3, r2
 800d382:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 800d384:	7efb      	ldrb	r3, [r7, #27]
 800d386:	2b02      	cmp	r3, #2
 800d388:	d906      	bls.n	800d398 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	3302      	adds	r3, #2
 800d38e:	781b      	ldrb	r3, [r3, #0]
 800d390:	041b      	lsls	r3, r3, #16
 800d392:	6a3a      	ldr	r2, [r7, #32]
 800d394:	4313      	orrs	r3, r2
 800d396:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 800d398:	69fb      	ldr	r3, [r7, #28]
 800d39a:	6a3a      	ldr	r2, [r7, #32]
 800d39c:	601a      	str	r2, [r3, #0]
  }
}
 800d39e:	bf00      	nop
 800d3a0:	372c      	adds	r7, #44	@ 0x2c
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a8:	4770      	bx	lr
	...

0800d3ac <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b086      	sub	sp, #24
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	4603      	mov	r3, r0
 800d3b4:	6039      	str	r1, [r7, #0]
 800d3b6:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 800d3b8:	683b      	ldr	r3, [r7, #0]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d11f      	bne.n	800d3fe <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 800d3be:	2301      	movs	r3, #1
 800d3c0:	723b      	strb	r3, [r7, #8]
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 800d3c6:	f107 0308 	add.w	r3, r7, #8
 800d3ca:	4619      	mov	r1, r3
 800d3cc:	2000      	movs	r0, #0
 800d3ce:	f7fb feb5 	bl	800913c <tud_rhport_init>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	f083 0301 	eor.w	r3, r3, #1
 800d3d8:	b2db      	uxtb	r3, r3
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d00a      	beq.n	800d3f4 <tusb_rhport_init+0x48>
 800d3de:	4b23      	ldr	r3, [pc, #140]	@ (800d46c <tusb_rhport_init+0xc0>)
 800d3e0:	60fb      	str	r3, [r7, #12]
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	f003 0301 	and.w	r3, r3, #1
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d000      	beq.n	800d3f0 <tusb_rhport_init+0x44>
 800d3ee:	be00      	bkpt	0x0000
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	e036      	b.n	800d462 <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 800d3f4:	4b1e      	ldr	r3, [pc, #120]	@ (800d470 <tusb_rhport_init+0xc4>)
 800d3f6:	2201      	movs	r2, #1
 800d3f8:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 800d3fa:	2301      	movs	r3, #1
 800d3fc:	e031      	b.n	800d462 <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 800d3fe:	79fb      	ldrb	r3, [r7, #7]
 800d400:	2b01      	cmp	r3, #1
 800d402:	d803      	bhi.n	800d40c <tusb_rhport_init+0x60>
 800d404:	683b      	ldr	r3, [r7, #0]
 800d406:	781b      	ldrb	r3, [r3, #0]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d10a      	bne.n	800d422 <tusb_rhport_init+0x76>
 800d40c:	4b17      	ldr	r3, [pc, #92]	@ (800d46c <tusb_rhport_init+0xc0>)
 800d40e:	613b      	str	r3, [r7, #16]
 800d410:	693b      	ldr	r3, [r7, #16]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	f003 0301 	and.w	r3, r3, #1
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d000      	beq.n	800d41e <tusb_rhport_init+0x72>
 800d41c:	be00      	bkpt	0x0000
 800d41e:	2300      	movs	r3, #0
 800d420:	e01f      	b.n	800d462 <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 800d422:	79fb      	ldrb	r3, [r7, #7]
 800d424:	683a      	ldr	r2, [r7, #0]
 800d426:	7811      	ldrb	r1, [r2, #0]
 800d428:	4a11      	ldr	r2, [pc, #68]	@ (800d470 <tusb_rhport_init+0xc4>)
 800d42a:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 800d42c:	683b      	ldr	r3, [r7, #0]
 800d42e:	781b      	ldrb	r3, [r3, #0]
 800d430:	2b01      	cmp	r3, #1
 800d432:	d115      	bne.n	800d460 <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 800d434:	79fb      	ldrb	r3, [r7, #7]
 800d436:	6839      	ldr	r1, [r7, #0]
 800d438:	4618      	mov	r0, r3
 800d43a:	f7fb fe7f 	bl	800913c <tud_rhport_init>
 800d43e:	4603      	mov	r3, r0
 800d440:	f083 0301 	eor.w	r3, r3, #1
 800d444:	b2db      	uxtb	r3, r3
 800d446:	2b00      	cmp	r3, #0
 800d448:	d00a      	beq.n	800d460 <tusb_rhport_init+0xb4>
 800d44a:	4b08      	ldr	r3, [pc, #32]	@ (800d46c <tusb_rhport_init+0xc0>)
 800d44c:	617b      	str	r3, [r7, #20]
 800d44e:	697b      	ldr	r3, [r7, #20]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	f003 0301 	and.w	r3, r3, #1
 800d456:	2b00      	cmp	r3, #0
 800d458:	d000      	beq.n	800d45c <tusb_rhport_init+0xb0>
 800d45a:	be00      	bkpt	0x0000
 800d45c:	2300      	movs	r3, #0
 800d45e:	e000      	b.n	800d462 <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 800d460:	2301      	movs	r3, #1
}
 800d462:	4618      	mov	r0, r3
 800d464:	3718      	adds	r7, #24
 800d466:	46bd      	mov	sp, r7
 800d468:	bd80      	pop	{r7, pc}
 800d46a:	bf00      	nop
 800d46c:	e000edf0 	.word	0xe000edf0
 800d470:	2001131c 	.word	0x2001131c

0800d474 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800d474:	b480      	push	{r7}
 800d476:	b085      	sub	sp, #20
 800d478:	af00      	add	r7, sp, #0
 800d47a:	6078      	str	r0, [r7, #4]
 800d47c:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	781b      	ldrb	r3, [r3, #0]
 800d482:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d486:	b2db      	uxtb	r3, r3
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d001      	beq.n	800d490 <tu_edpt_claim+0x1c>
 800d48c:	2300      	movs	r3, #0
 800d48e:	e027      	b.n	800d4e0 <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	781b      	ldrb	r3, [r3, #0]
 800d494:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d498:	b2db      	uxtb	r3, r3
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d001      	beq.n	800d4a2 <tu_edpt_claim+0x2e>
 800d49e:	2300      	movs	r3, #0
 800d4a0:	e01e      	b.n	800d4e0 <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	781b      	ldrb	r3, [r3, #0]
 800d4a6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d4aa:	b2db      	uxtb	r3, r3
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d108      	bne.n	800d4c2 <tu_edpt_claim+0x4e>
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d4b8:	b2db      	uxtb	r3, r3
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d101      	bne.n	800d4c2 <tu_edpt_claim+0x4e>
 800d4be:	2301      	movs	r3, #1
 800d4c0:	e000      	b.n	800d4c4 <tu_edpt_claim+0x50>
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	73fb      	strb	r3, [r7, #15]
 800d4c6:	7bfb      	ldrb	r3, [r7, #15]
 800d4c8:	f003 0301 	and.w	r3, r3, #1
 800d4cc:	73fb      	strb	r3, [r7, #15]
  if (available) {
 800d4ce:	7bfb      	ldrb	r3, [r7, #15]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d004      	beq.n	800d4de <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 800d4d4:	687a      	ldr	r2, [r7, #4]
 800d4d6:	7813      	ldrb	r3, [r2, #0]
 800d4d8:	f043 0304 	orr.w	r3, r3, #4
 800d4dc:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 800d4de:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	3714      	adds	r7, #20
 800d4e4:	46bd      	mov	sp, r7
 800d4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ea:	4770      	bx	lr

0800d4ec <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800d4ec:	b480      	push	{r7}
 800d4ee:	b085      	sub	sp, #20
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	6078      	str	r0, [r7, #4]
 800d4f4:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	781b      	ldrb	r3, [r3, #0]
 800d4fa:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d4fe:	b2db      	uxtb	r3, r3
 800d500:	2b01      	cmp	r3, #1
 800d502:	d108      	bne.n	800d516 <tu_edpt_release+0x2a>
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	781b      	ldrb	r3, [r3, #0]
 800d508:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d50c:	b2db      	uxtb	r3, r3
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d101      	bne.n	800d516 <tu_edpt_release+0x2a>
 800d512:	2301      	movs	r3, #1
 800d514:	e000      	b.n	800d518 <tu_edpt_release+0x2c>
 800d516:	2300      	movs	r3, #0
 800d518:	73fb      	strb	r3, [r7, #15]
 800d51a:	7bfb      	ldrb	r3, [r7, #15]
 800d51c:	f003 0301 	and.w	r3, r3, #1
 800d520:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 800d522:	7bfb      	ldrb	r3, [r7, #15]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d004      	beq.n	800d532 <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 800d528:	687a      	ldr	r2, [r7, #4]
 800d52a:	7813      	ldrb	r3, [r2, #0]
 800d52c:	f023 0304 	bic.w	r3, r3, #4
 800d530:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 800d532:	7bfb      	ldrb	r3, [r7, #15]
}
 800d534:	4618      	mov	r0, r3
 800d536:	3714      	adds	r7, #20
 800d538:	46bd      	mov	sp, r7
 800d53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53e:	4770      	bx	lr

0800d540 <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 800d540:	b480      	push	{r7}
 800d542:	b08b      	sub	sp, #44	@ 0x2c
 800d544:	af00      	add	r7, sp, #0
 800d546:	6078      	str	r0, [r7, #4]
 800d548:	460b      	mov	r3, r1
 800d54a:	70fb      	strb	r3, [r7, #3]
 800d54c:	4613      	mov	r3, r2
 800d54e:	70bb      	strb	r3, [r7, #2]
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	889b      	ldrh	r3, [r3, #4]
 800d558:	b29b      	uxth	r3, r3
 800d55a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d55e:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 800d560:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	78db      	ldrb	r3, [r3, #3]
 800d566:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d56a:	b2db      	uxtb	r3, r3
 800d56c:	2b03      	cmp	r3, #3
 800d56e:	d059      	beq.n	800d624 <tu_edpt_validate+0xe4>
 800d570:	2b03      	cmp	r3, #3
 800d572:	dc6e      	bgt.n	800d652 <tu_edpt_validate+0x112>
 800d574:	2b01      	cmp	r3, #1
 800d576:	d002      	beq.n	800d57e <tu_edpt_validate+0x3e>
 800d578:	2b02      	cmp	r3, #2
 800d57a:	d018      	beq.n	800d5ae <tu_edpt_validate+0x6e>
 800d57c:	e069      	b.n	800d652 <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 800d57e:	78fb      	ldrb	r3, [r7, #3]
 800d580:	2b02      	cmp	r3, #2
 800d582:	d102      	bne.n	800d58a <tu_edpt_validate+0x4a>
 800d584:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d588:	e001      	b.n	800d58e <tu_edpt_validate+0x4e>
 800d58a:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 800d58e:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 800d590:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800d592:	8a7b      	ldrh	r3, [r7, #18]
 800d594:	429a      	cmp	r2, r3
 800d596:	d95e      	bls.n	800d656 <tu_edpt_validate+0x116>
 800d598:	4b35      	ldr	r3, [pc, #212]	@ (800d670 <tu_edpt_validate+0x130>)
 800d59a:	60fb      	str	r3, [r7, #12]
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	f003 0301 	and.w	r3, r3, #1
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d000      	beq.n	800d5aa <tu_edpt_validate+0x6a>
 800d5a8:	be00      	bkpt	0x0000
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	e059      	b.n	800d662 <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 800d5ae:	78fb      	ldrb	r3, [r7, #3]
 800d5b0:	2b02      	cmp	r3, #2
 800d5b2:	d10e      	bne.n	800d5d2 <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 800d5b4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d5b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d5ba:	d04e      	beq.n	800d65a <tu_edpt_validate+0x11a>
 800d5bc:	4b2c      	ldr	r3, [pc, #176]	@ (800d670 <tu_edpt_validate+0x130>)
 800d5be:	617b      	str	r3, [r7, #20]
 800d5c0:	697b      	ldr	r3, [r7, #20]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	f003 0301 	and.w	r3, r3, #1
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d000      	beq.n	800d5ce <tu_edpt_validate+0x8e>
 800d5cc:	be00      	bkpt	0x0000
 800d5ce:	2300      	movs	r3, #0
 800d5d0:	e047      	b.n	800d662 <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 800d5d2:	78bb      	ldrb	r3, [r7, #2]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d00e      	beq.n	800d5f6 <tu_edpt_validate+0xb6>
 800d5d8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d5da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d5de:	d10a      	bne.n	800d5f6 <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 800d5e4:	69fb      	ldr	r3, [r7, #28]
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d5ec:	711a      	strb	r2, [r3, #4]
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 800d5f2:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 800d5f4:	e031      	b.n	800d65a <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 800d5f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d5f8:	2b08      	cmp	r3, #8
 800d5fa:	d02e      	beq.n	800d65a <tu_edpt_validate+0x11a>
 800d5fc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d5fe:	2b10      	cmp	r3, #16
 800d600:	d02b      	beq.n	800d65a <tu_edpt_validate+0x11a>
 800d602:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d604:	2b20      	cmp	r3, #32
 800d606:	d028      	beq.n	800d65a <tu_edpt_validate+0x11a>
 800d608:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d60a:	2b40      	cmp	r3, #64	@ 0x40
 800d60c:	d025      	beq.n	800d65a <tu_edpt_validate+0x11a>
 800d60e:	4b18      	ldr	r3, [pc, #96]	@ (800d670 <tu_edpt_validate+0x130>)
 800d610:	61bb      	str	r3, [r7, #24]
 800d612:	69bb      	ldr	r3, [r7, #24]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	f003 0301 	and.w	r3, r3, #1
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d000      	beq.n	800d620 <tu_edpt_validate+0xe0>
 800d61e:	be00      	bkpt	0x0000
 800d620:	2300      	movs	r3, #0
 800d622:	e01e      	b.n	800d662 <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 800d624:	78fb      	ldrb	r3, [r7, #3]
 800d626:	2b02      	cmp	r3, #2
 800d628:	d102      	bne.n	800d630 <tu_edpt_validate+0xf0>
 800d62a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d62e:	e000      	b.n	800d632 <tu_edpt_validate+0xf2>
 800d630:	2340      	movs	r3, #64	@ 0x40
 800d632:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 800d634:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800d636:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d638:	429a      	cmp	r2, r3
 800d63a:	d910      	bls.n	800d65e <tu_edpt_validate+0x11e>
 800d63c:	4b0c      	ldr	r3, [pc, #48]	@ (800d670 <tu_edpt_validate+0x130>)
 800d63e:	623b      	str	r3, [r7, #32]
 800d640:	6a3b      	ldr	r3, [r7, #32]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	f003 0301 	and.w	r3, r3, #1
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d000      	beq.n	800d64e <tu_edpt_validate+0x10e>
 800d64c:	be00      	bkpt	0x0000
 800d64e:	2300      	movs	r3, #0
 800d650:	e007      	b.n	800d662 <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 800d652:	2300      	movs	r3, #0
 800d654:	e005      	b.n	800d662 <tu_edpt_validate+0x122>
      break;
 800d656:	bf00      	nop
 800d658:	e002      	b.n	800d660 <tu_edpt_validate+0x120>
      break;
 800d65a:	bf00      	nop
 800d65c:	e000      	b.n	800d660 <tu_edpt_validate+0x120>
      break;
 800d65e:	bf00      	nop
  }

  return true;
 800d660:	2301      	movs	r3, #1
}
 800d662:	4618      	mov	r0, r3
 800d664:	372c      	adds	r7, #44	@ 0x2c
 800d666:	46bd      	mov	sp, r7
 800d668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66c:	4770      	bx	lr
 800d66e:	bf00      	nop
 800d670:	e000edf0 	.word	0xe000edf0

0800d674 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 800d674:	b480      	push	{r7}
 800d676:	b08d      	sub	sp, #52	@ 0x34
 800d678:	af00      	add	r7, sp, #0
 800d67a:	60f8      	str	r0, [r7, #12]
 800d67c:	60b9      	str	r1, [r7, #8]
 800d67e:	4611      	mov	r1, r2
 800d680:	461a      	mov	r2, r3
 800d682:	460b      	mov	r3, r1
 800d684:	80fb      	strh	r3, [r7, #6]
 800d686:	4613      	mov	r3, r2
 800d688:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 800d68a:	68bb      	ldr	r3, [r7, #8]
 800d68c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 800d68e:	88fb      	ldrh	r3, [r7, #6]
 800d690:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d692:	4413      	add	r3, r2
 800d694:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 800d696:	e027      	b.n	800d6e8 <tu_edpt_bind_driver+0x74>
 800d698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d69a:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800d69c:	6a3b      	ldr	r3, [r7, #32]
 800d69e:	3301      	adds	r3, #1
 800d6a0:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 800d6a2:	2b05      	cmp	r3, #5
 800d6a4:	d116      	bne.n	800d6d4 <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 800d6a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6a8:	789b      	ldrb	r3, [r3, #2]
 800d6aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d6ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d6b2:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d6b4:	7fbb      	ldrb	r3, [r7, #30]
 800d6b6:	f003 030f 	and.w	r3, r3, #15
 800d6ba:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 800d6bc:	005b      	lsls	r3, r3, #1
 800d6be:	68fa      	ldr	r2, [r7, #12]
 800d6c0:	4413      	add	r3, r2
 800d6c2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800d6c6:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d6c8:	7ffa      	ldrb	r2, [r7, #31]
 800d6ca:	09d2      	lsrs	r2, r2, #7
 800d6cc:	b2d2      	uxtb	r2, r2
 800d6ce:	4611      	mov	r1, r2
 800d6d0:	797a      	ldrb	r2, [r7, #5]
 800d6d2:	545a      	strb	r2, [r3, r1]
 800d6d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6d6:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800d6d8:	69bb      	ldr	r3, [r7, #24]
 800d6da:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800d6dc:	697b      	ldr	r3, [r7, #20]
 800d6de:	781b      	ldrb	r3, [r3, #0]
 800d6e0:	461a      	mov	r2, r3
 800d6e2:	697b      	ldr	r3, [r7, #20]
 800d6e4:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 800d6e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 800d6e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d6ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6ec:	429a      	cmp	r2, r3
 800d6ee:	d3d3      	bcc.n	800d698 <tu_edpt_bind_driver+0x24>
  }
}
 800d6f0:	bf00      	nop
 800d6f2:	bf00      	nop
 800d6f4:	3734      	adds	r7, #52	@ 0x34
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fc:	4770      	bx	lr

0800d6fe <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 800d6fe:	b580      	push	{r7, lr}
 800d700:	b084      	sub	sp, #16
 800d702:	af02      	add	r7, sp, #8
 800d704:	6078      	str	r0, [r7, #4]
 800d706:	4608      	mov	r0, r1
 800d708:	4611      	mov	r1, r2
 800d70a:	461a      	mov	r2, r3
 800d70c:	4603      	mov	r3, r0
 800d70e:	70fb      	strb	r3, [r7, #3]
 800d710:	460b      	mov	r3, r1
 800d712:	70bb      	strb	r3, [r7, #2]
 800d714:	4613      	mov	r3, r2
 800d716:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 800d718:	687a      	ldr	r2, [r7, #4]
 800d71a:	7813      	ldrb	r3, [r2, #0]
 800d71c:	78f9      	ldrb	r1, [r7, #3]
 800d71e:	f361 0300 	bfi	r3, r1, #0, #1
 800d722:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	f103 0008 	add.w	r0, r3, #8
 800d72a:	8aba      	ldrh	r2, [r7, #20]
 800d72c:	787b      	ldrb	r3, [r7, #1]
 800d72e:	9300      	str	r3, [sp, #0]
 800d730:	2301      	movs	r3, #1
 800d732:	6939      	ldr	r1, [r7, #16]
 800d734:	f7fa fdce 	bl	80082d4 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	69ba      	ldr	r2, [r7, #24]
 800d73c:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	8bba      	ldrh	r2, [r7, #28]
 800d742:	805a      	strh	r2, [r3, #2]

  return true;
 800d744:	2301      	movs	r3, #1
}
 800d746:	4618      	mov	r0, r3
 800d748:	3708      	adds	r7, #8
 800d74a:	46bd      	mov	sp, r7
 800d74c:	bd80      	pop	{r7, pc}

0800d74e <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 800d74e:	b480      	push	{r7}
 800d750:	b083      	sub	sp, #12
 800d752:	af00      	add	r7, sp, #0
 800d754:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 800d756:	2301      	movs	r3, #1
}
 800d758:	4618      	mov	r0, r3
 800d75a:	370c      	adds	r7, #12
 800d75c:	46bd      	mov	sp, r7
 800d75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d762:	4770      	bx	lr

0800d764 <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 800d764:	b590      	push	{r4, r7, lr}
 800d766:	b091      	sub	sp, #68	@ 0x44
 800d768:	af02      	add	r7, sp, #8
 800d76a:	4603      	mov	r3, r0
 800d76c:	60b9      	str	r1, [r7, #8]
 800d76e:	607a      	str	r2, [r7, #4]
 800d770:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800d772:	68bb      	ldr	r3, [r7, #8]
 800d774:	781b      	ldrb	r3, [r3, #0]
 800d776:	f003 0302 	and.w	r3, r3, #2
 800d77a:	b2db      	uxtb	r3, r3
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d002      	beq.n	800d786 <tu_edpt_stream_write_zlp_if_needed+0x22>
 800d780:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d784:	e000      	b.n	800d788 <tu_edpt_stream_write_zlp_if_needed+0x24>
 800d786:	2340      	movs	r3, #64	@ 0x40
 800d788:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 800d78a:	68bb      	ldr	r3, [r7, #8]
 800d78c:	3308      	adds	r3, #8
 800d78e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 800d790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d792:	891b      	ldrh	r3, [r3, #8]
 800d794:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 800d796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d798:	895b      	ldrh	r3, [r3, #10]
 800d79a:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 800d79c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800d79e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d7a0:	429a      	cmp	r2, r3
 800d7a2:	bf0c      	ite	eq
 800d7a4:	2301      	moveq	r3, #1
 800d7a6:	2300      	movne	r3, #0
 800d7a8:	b2db      	uxtb	r3, r3
 800d7aa:	f083 0301 	eor.w	r3, r3, #1
 800d7ae:	b2db      	uxtb	r3, r3
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d109      	bne.n	800d7c8 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d006      	beq.n	800d7c8 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800d7ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d7bc:	3b01      	subs	r3, #1
 800d7be:	461a      	mov	r2, r3
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	4013      	ands	r3, r2
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d001      	beq.n	800d7cc <tu_edpt_stream_write_zlp_if_needed+0x68>
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	e05e      	b.n	800d88a <tu_edpt_stream_write_zlp_if_needed+0x126>
 800d7cc:	7bfb      	ldrb	r3, [r7, #15]
 800d7ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 800d7d6:	6a3b      	ldr	r3, [r7, #32]
 800d7d8:	781b      	ldrb	r3, [r3, #0]
 800d7da:	f003 0301 	and.w	r3, r3, #1
 800d7de:	b2db      	uxtb	r3, r3
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d109      	bne.n	800d7f8 <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800d7e4:	6a3b      	ldr	r3, [r7, #32]
 800d7e6:	785a      	ldrb	r2, [r3, #1]
 800d7e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7ec:	4611      	mov	r1, r2
 800d7ee:	4618      	mov	r0, r3
 800d7f0:	f7fd f88e 	bl	800a910 <usbd_edpt_claim>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	e000      	b.n	800d7fa <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 800d7f8:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 800d7fa:	f083 0301 	eor.w	r3, r3, #1
 800d7fe:	b2db      	uxtb	r3, r3
 800d800:	2b00      	cmp	r3, #0
 800d802:	d001      	beq.n	800d808 <tu_edpt_stream_write_zlp_if_needed+0xa4>
 800d804:	2300      	movs	r3, #0
 800d806:	e040      	b.n	800d88a <tu_edpt_stream_write_zlp_if_needed+0x126>
 800d808:	7bfb      	ldrb	r3, [r7, #15]
 800d80a:	77fb      	strb	r3, [r7, #31]
 800d80c:	68bb      	ldr	r3, [r7, #8]
 800d80e:	61bb      	str	r3, [r7, #24]
 800d810:	2300      	movs	r3, #0
 800d812:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800d814:	69bb      	ldr	r3, [r7, #24]
 800d816:	781b      	ldrb	r3, [r3, #0]
 800d818:	f003 0301 	and.w	r3, r3, #1
 800d81c:	b2db      	uxtb	r3, r3
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d121      	bne.n	800d866 <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 800d822:	69bb      	ldr	r3, [r7, #24]
 800d824:	685b      	ldr	r3, [r3, #4]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d10c      	bne.n	800d844 <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800d82a:	69bb      	ldr	r3, [r7, #24]
 800d82c:	7859      	ldrb	r1, [r3, #1]
 800d82e:	69bb      	ldr	r3, [r7, #24]
 800d830:	f103 0208 	add.w	r2, r3, #8
 800d834:	8afb      	ldrh	r3, [r7, #22]
 800d836:	7ff8      	ldrb	r0, [r7, #31]
 800d838:	2400      	movs	r4, #0
 800d83a:	9400      	str	r4, [sp, #0]
 800d83c:	f7fd f932 	bl	800aaa4 <usbd_edpt_xfer_fifo>
 800d840:	4603      	mov	r3, r0
 800d842:	e011      	b.n	800d868 <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800d844:	69bb      	ldr	r3, [r7, #24]
 800d846:	7859      	ldrb	r1, [r3, #1]
 800d848:	8afb      	ldrh	r3, [r7, #22]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d002      	beq.n	800d854 <tu_edpt_stream_write_zlp_if_needed+0xf0>
 800d84e:	69bb      	ldr	r3, [r7, #24]
 800d850:	685a      	ldr	r2, [r3, #4]
 800d852:	e000      	b.n	800d856 <tu_edpt_stream_write_zlp_if_needed+0xf2>
 800d854:	2200      	movs	r2, #0
 800d856:	8afb      	ldrh	r3, [r7, #22]
 800d858:	7ff8      	ldrb	r0, [r7, #31]
 800d85a:	2400      	movs	r4, #0
 800d85c:	9400      	str	r4, [sp, #0]
 800d85e:	f7fd f8a7 	bl	800a9b0 <usbd_edpt_xfer>
 800d862:	4603      	mov	r3, r0
 800d864:	e000      	b.n	800d868 <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 800d866:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 800d868:	f083 0301 	eor.w	r3, r3, #1
 800d86c:	b2db      	uxtb	r3, r3
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d00a      	beq.n	800d888 <tu_edpt_stream_write_zlp_if_needed+0x124>
 800d872:	4b08      	ldr	r3, [pc, #32]	@ (800d894 <tu_edpt_stream_write_zlp_if_needed+0x130>)
 800d874:	633b      	str	r3, [r7, #48]	@ 0x30
 800d876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	f003 0301 	and.w	r3, r3, #1
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d000      	beq.n	800d884 <tu_edpt_stream_write_zlp_if_needed+0x120>
 800d882:	be00      	bkpt	0x0000
 800d884:	2300      	movs	r3, #0
 800d886:	e000      	b.n	800d88a <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 800d888:	2301      	movs	r3, #1
}
 800d88a:	4618      	mov	r0, r3
 800d88c:	373c      	adds	r7, #60	@ 0x3c
 800d88e:	46bd      	mov	sp, r7
 800d890:	bd90      	pop	{r4, r7, pc}
 800d892:	bf00      	nop
 800d894:	e000edf0 	.word	0xe000edf0

0800d898 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800d898:	b590      	push	{r4, r7, lr}
 800d89a:	b093      	sub	sp, #76	@ 0x4c
 800d89c:	af02      	add	r7, sp, #8
 800d89e:	4603      	mov	r3, r0
 800d8a0:	6039      	str	r1, [r7, #0]
 800d8a2:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 800d8a4:	683b      	ldr	r3, [r7, #0]
 800d8a6:	3308      	adds	r3, #8
 800d8a8:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800d8aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8ac:	8899      	ldrh	r1, [r3, #4]
 800d8ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8b0:	891b      	ldrh	r3, [r3, #8]
 800d8b2:	b29a      	uxth	r2, r3
 800d8b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8b6:	895b      	ldrh	r3, [r3, #10]
 800d8b8:	b29b      	uxth	r3, r3
 800d8ba:	8679      	strh	r1, [r7, #50]	@ 0x32
 800d8bc:	863a      	strh	r2, [r7, #48]	@ 0x30
 800d8be:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 800d8c0:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d8c2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d8c4:	429a      	cmp	r2, r3
 800d8c6:	d304      	bcc.n	800d8d2 <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 800d8c8:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d8ca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d8cc:	1ad3      	subs	r3, r2, r3
 800d8ce:	b29b      	uxth	r3, r3
 800d8d0:	e008      	b.n	800d8e4 <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800d8d2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d8d4:	005b      	lsls	r3, r3, #1
 800d8d6:	b29a      	uxth	r2, r3
 800d8d8:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800d8da:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d8dc:	1acb      	subs	r3, r1, r3
 800d8de:	b29b      	uxth	r3, r3
 800d8e0:	4413      	add	r3, r2
 800d8e2:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800d8e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d8e6:	8892      	ldrh	r2, [r2, #4]
 800d8e8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800d8ea:	4613      	mov	r3, r2
 800d8ec:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800d8ee:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800d8f0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d8f2:	4293      	cmp	r3, r2
 800d8f4:	bf28      	it	cs
 800d8f6:	4613      	movcs	r3, r2
 800d8f8:	b29b      	uxth	r3, r3
 800d8fa:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 800d8fc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d101      	bne.n	800d906 <tu_edpt_stream_write_xfer+0x6e>
 800d902:	2300      	movs	r3, #0
 800d904:	e091      	b.n	800da2a <tu_edpt_stream_write_xfer+0x192>
 800d906:	79fb      	ldrb	r3, [r7, #7]
 800d908:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 800d910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d912:	781b      	ldrb	r3, [r3, #0]
 800d914:	f003 0301 	and.w	r3, r3, #1
 800d918:	b2db      	uxtb	r3, r3
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d109      	bne.n	800d932 <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800d91e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d920:	785a      	ldrb	r2, [r3, #1]
 800d922:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800d926:	4611      	mov	r1, r2
 800d928:	4618      	mov	r0, r3
 800d92a:	f7fc fff1 	bl	800a910 <usbd_edpt_claim>
 800d92e:	4603      	mov	r3, r0
 800d930:	e000      	b.n	800d934 <tu_edpt_stream_write_xfer+0x9c>
  return false;
 800d932:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 800d934:	f083 0301 	eor.w	r3, r3, #1
 800d938:	b2db      	uxtb	r3, r3
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d001      	beq.n	800d942 <tu_edpt_stream_write_xfer+0xaa>
 800d93e:	2300      	movs	r3, #0
 800d940:	e073      	b.n	800da2a <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	685b      	ldr	r3, [r3, #4]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d102      	bne.n	800d950 <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 800d94a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800d94c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800d94e:	e012      	b.n	800d976 <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 800d950:	683b      	ldr	r3, [r7, #0]
 800d952:	f103 0208 	add.w	r2, r3, #8
 800d956:	683b      	ldr	r3, [r7, #0]
 800d958:	685b      	ldr	r3, [r3, #4]
 800d95a:	6839      	ldr	r1, [r7, #0]
 800d95c:	8849      	ldrh	r1, [r1, #2]
 800d95e:	623a      	str	r2, [r7, #32]
 800d960:	61fb      	str	r3, [r7, #28]
 800d962:	460b      	mov	r3, r1
 800d964:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800d966:	8b7a      	ldrh	r2, [r7, #26]
 800d968:	2300      	movs	r3, #0
 800d96a:	69f9      	ldr	r1, [r7, #28]
 800d96c:	6a38      	ldr	r0, [r7, #32]
 800d96e:	f7fa ffed 	bl	800894c <tu_fifo_read_n_access_mode>
 800d972:	4603      	mov	r3, r0
 800d974:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 800d976:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d041      	beq.n	800da00 <tu_edpt_stream_write_xfer+0x168>
 800d97c:	79fb      	ldrb	r3, [r7, #7]
 800d97e:	767b      	strb	r3, [r7, #25]
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	617b      	str	r3, [r7, #20]
 800d984:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d986:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 800d988:	697b      	ldr	r3, [r7, #20]
 800d98a:	781b      	ldrb	r3, [r3, #0]
 800d98c:	f003 0301 	and.w	r3, r3, #1
 800d990:	b2db      	uxtb	r3, r3
 800d992:	2b00      	cmp	r3, #0
 800d994:	d121      	bne.n	800d9da <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 800d996:	697b      	ldr	r3, [r7, #20]
 800d998:	685b      	ldr	r3, [r3, #4]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d10c      	bne.n	800d9b8 <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800d99e:	697b      	ldr	r3, [r7, #20]
 800d9a0:	7859      	ldrb	r1, [r3, #1]
 800d9a2:	697b      	ldr	r3, [r7, #20]
 800d9a4:	f103 0208 	add.w	r2, r3, #8
 800d9a8:	8a7b      	ldrh	r3, [r7, #18]
 800d9aa:	7e78      	ldrb	r0, [r7, #25]
 800d9ac:	2400      	movs	r4, #0
 800d9ae:	9400      	str	r4, [sp, #0]
 800d9b0:	f7fd f878 	bl	800aaa4 <usbd_edpt_xfer_fifo>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	e011      	b.n	800d9dc <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800d9b8:	697b      	ldr	r3, [r7, #20]
 800d9ba:	7859      	ldrb	r1, [r3, #1]
 800d9bc:	8a7b      	ldrh	r3, [r7, #18]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d002      	beq.n	800d9c8 <tu_edpt_stream_write_xfer+0x130>
 800d9c2:	697b      	ldr	r3, [r7, #20]
 800d9c4:	685a      	ldr	r2, [r3, #4]
 800d9c6:	e000      	b.n	800d9ca <tu_edpt_stream_write_xfer+0x132>
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	8a7b      	ldrh	r3, [r7, #18]
 800d9cc:	7e78      	ldrb	r0, [r7, #25]
 800d9ce:	2400      	movs	r4, #0
 800d9d0:	9400      	str	r4, [sp, #0]
 800d9d2:	f7fc ffed 	bl	800a9b0 <usbd_edpt_xfer>
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	e000      	b.n	800d9dc <tu_edpt_stream_write_xfer+0x144>
  return false;
 800d9da:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800d9dc:	f083 0301 	eor.w	r3, r3, #1
 800d9e0:	b2db      	uxtb	r3, r3
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d00a      	beq.n	800d9fc <tu_edpt_stream_write_xfer+0x164>
 800d9e6:	4b13      	ldr	r3, [pc, #76]	@ (800da34 <tu_edpt_stream_write_xfer+0x19c>)
 800d9e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d9ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	f003 0301 	and.w	r3, r3, #1
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d000      	beq.n	800d9f8 <tu_edpt_stream_write_xfer+0x160>
 800d9f6:	be00      	bkpt	0x0000
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	e016      	b.n	800da2a <tu_edpt_stream_write_xfer+0x192>
    return count;
 800d9fc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d9fe:	e014      	b.n	800da2a <tu_edpt_stream_write_xfer+0x192>
 800da00:	79fb      	ldrb	r3, [r7, #7]
 800da02:	747b      	strb	r3, [r7, #17]
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	781b      	ldrb	r3, [r3, #0]
 800da0c:	f003 0301 	and.w	r3, r3, #1
 800da10:	b2db      	uxtb	r3, r3
 800da12:	2b00      	cmp	r3, #0
 800da14:	d107      	bne.n	800da26 <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	785a      	ldrb	r2, [r3, #1]
 800da1a:	7c7b      	ldrb	r3, [r7, #17]
 800da1c:	4611      	mov	r1, r2
 800da1e:	4618      	mov	r0, r3
 800da20:	f7fc ff9e 	bl	800a960 <usbd_edpt_release>
 800da24:	e000      	b.n	800da28 <tu_edpt_stream_write_xfer+0x190>
  return false;
 800da26:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 800da28:	2300      	movs	r3, #0
  }
}
 800da2a:	4618      	mov	r0, r3
 800da2c:	3744      	adds	r7, #68	@ 0x44
 800da2e:	46bd      	mov	sp, r7
 800da30:	bd90      	pop	{r4, r7, pc}
 800da32:	bf00      	nop
 800da34:	e000edf0 	.word	0xe000edf0

0800da38 <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 800da38:	b590      	push	{r4, r7, lr}
 800da3a:	b09b      	sub	sp, #108	@ 0x6c
 800da3c:	af02      	add	r7, sp, #8
 800da3e:	60b9      	str	r1, [r7, #8]
 800da40:	607a      	str	r2, [r7, #4]
 800da42:	603b      	str	r3, [r7, #0]
 800da44:	4603      	mov	r3, r0
 800da46:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d101      	bne.n	800da52 <tu_edpt_stream_write+0x1a>
 800da4e:	2300      	movs	r3, #0
 800da50:	e0e3      	b.n	800dc1a <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 800da52:	68bb      	ldr	r3, [r7, #8]
 800da54:	3308      	adds	r3, #8
 800da56:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 800da58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da5a:	889b      	ldrh	r3, [r3, #4]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d17e      	bne.n	800db5e <tu_edpt_stream_write+0x126>
 800da60:	7bfb      	ldrb	r3, [r7, #15]
 800da62:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800da66:	68bb      	ldr	r3, [r7, #8]
 800da68:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 800da6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da6c:	781b      	ldrb	r3, [r3, #0]
 800da6e:	f003 0301 	and.w	r3, r3, #1
 800da72:	b2db      	uxtb	r3, r3
 800da74:	2b00      	cmp	r3, #0
 800da76:	d109      	bne.n	800da8c <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800da78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da7a:	785a      	ldrb	r2, [r3, #1]
 800da7c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800da80:	4611      	mov	r1, r2
 800da82:	4618      	mov	r0, r3
 800da84:	f7fc ff44 	bl	800a910 <usbd_edpt_claim>
 800da88:	4603      	mov	r3, r0
 800da8a:	e000      	b.n	800da8e <tu_edpt_stream_write+0x56>
  return false;
 800da8c:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 800da8e:	f083 0301 	eor.w	r3, r3, #1
 800da92:	b2db      	uxtb	r3, r3
 800da94:	2b00      	cmp	r3, #0
 800da96:	d001      	beq.n	800da9c <tu_edpt_stream_write+0x64>
 800da98:	2300      	movs	r3, #0
 800da9a:	e0be      	b.n	800dc1a <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 800da9c:	68bb      	ldr	r3, [r7, #8]
 800da9e:	685b      	ldr	r3, [r3, #4]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d013      	beq.n	800dacc <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 800daa4:	68bb      	ldr	r3, [r7, #8]
 800daa6:	885b      	ldrh	r3, [r3, #2]
 800daa8:	461a      	mov	r2, r3
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	647b      	str	r3, [r7, #68]	@ 0x44
 800daae:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800dab0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dab2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dab4:	4293      	cmp	r3, r2
 800dab6:	bf28      	it	cs
 800dab8:	4613      	movcs	r3, r2
 800daba:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 800dabc:	68bb      	ldr	r3, [r7, #8]
 800dabe:	685b      	ldr	r3, [r3, #4]
 800dac0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800dac2:	6879      	ldr	r1, [r7, #4]
 800dac4:	4618      	mov	r0, r3
 800dac6:	f000 fb65 	bl	800e194 <memcpy>
 800daca:	e001      	b.n	800dad0 <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 800dacc:	683b      	ldr	r3, [r7, #0]
 800dace:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800dad0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dad2:	b29a      	uxth	r2, r3
 800dad4:	7bfb      	ldrb	r3, [r7, #15]
 800dad6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800dada:	68bb      	ldr	r3, [r7, #8]
 800dadc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dade:	4613      	mov	r3, r2
 800dae0:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 800dae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dae4:	781b      	ldrb	r3, [r3, #0]
 800dae6:	f003 0301 	and.w	r3, r3, #1
 800daea:	b2db      	uxtb	r3, r3
 800daec:	2b00      	cmp	r3, #0
 800daee:	d123      	bne.n	800db38 <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 800daf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daf2:	685b      	ldr	r3, [r3, #4]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d10d      	bne.n	800db14 <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800daf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dafa:	7859      	ldrb	r1, [r3, #1]
 800dafc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dafe:	f103 0208 	add.w	r2, r3, #8
 800db02:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800db04:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800db08:	2400      	movs	r4, #0
 800db0a:	9400      	str	r4, [sp, #0]
 800db0c:	f7fc ffca 	bl	800aaa4 <usbd_edpt_xfer_fifo>
 800db10:	4603      	mov	r3, r0
 800db12:	e012      	b.n	800db3a <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800db14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db16:	7859      	ldrb	r1, [r3, #1]
 800db18:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d002      	beq.n	800db24 <tu_edpt_stream_write+0xec>
 800db1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db20:	685a      	ldr	r2, [r3, #4]
 800db22:	e000      	b.n	800db26 <tu_edpt_stream_write+0xee>
 800db24:	2200      	movs	r2, #0
 800db26:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800db28:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800db2c:	2400      	movs	r4, #0
 800db2e:	9400      	str	r4, [sp, #0]
 800db30:	f7fc ff3e 	bl	800a9b0 <usbd_edpt_xfer>
 800db34:	4603      	mov	r3, r0
 800db36:	e000      	b.n	800db3a <tu_edpt_stream_write+0x102>
  return false;
 800db38:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800db3a:	f083 0301 	eor.w	r3, r3, #1
 800db3e:	b2db      	uxtb	r3, r3
 800db40:	2b00      	cmp	r3, #0
 800db42:	d00a      	beq.n	800db5a <tu_edpt_stream_write+0x122>
 800db44:	4b37      	ldr	r3, [pc, #220]	@ (800dc24 <tu_edpt_stream_write+0x1ec>)
 800db46:	657b      	str	r3, [r7, #84]	@ 0x54
 800db48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	f003 0301 	and.w	r3, r3, #1
 800db50:	2b00      	cmp	r3, #0
 800db52:	d000      	beq.n	800db56 <tu_edpt_stream_write+0x11e>
 800db54:	be00      	bkpt	0x0000
 800db56:	2300      	movs	r3, #0
 800db58:	e05f      	b.n	800dc1a <tu_edpt_stream_write+0x1e2>

    return xact_len;
 800db5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db5c:	e05d      	b.n	800dc1a <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 800db5e:	68bb      	ldr	r3, [r7, #8]
 800db60:	3308      	adds	r3, #8
 800db62:	683a      	ldr	r2, [r7, #0]
 800db64:	b292      	uxth	r2, r2
 800db66:	633b      	str	r3, [r7, #48]	@ 0x30
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800db6c:	4613      	mov	r3, r2
 800db6e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800db70:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800db72:	2300      	movs	r3, #0
 800db74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800db76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800db78:	f7fa ff2c 	bl	80089d4 <tu_fifo_write_n_access_mode>
 800db7c:	4603      	mov	r3, r0
 800db7e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800db82:	68bb      	ldr	r3, [r7, #8]
 800db84:	781b      	ldrb	r3, [r3, #0]
 800db86:	f003 0302 	and.w	r3, r3, #2
 800db8a:	b2db      	uxtb	r3, r3
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d002      	beq.n	800db96 <tu_edpt_stream_write+0x15e>
 800db90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800db94:	e000      	b.n	800db98 <tu_edpt_stream_write+0x160>
 800db96:	2340      	movs	r3, #64	@ 0x40
 800db98:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 800db9c:	68bb      	ldr	r3, [r7, #8]
 800db9e:	3308      	adds	r3, #8
 800dba0:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800dba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dba4:	8899      	ldrh	r1, [r3, #4]
 800dba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dba8:	891b      	ldrh	r3, [r3, #8]
 800dbaa:	b29a      	uxth	r2, r3
 800dbac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbae:	895b      	ldrh	r3, [r3, #10]
 800dbb0:	b29b      	uxth	r3, r3
 800dbb2:	8479      	strh	r1, [r7, #34]	@ 0x22
 800dbb4:	843a      	strh	r2, [r7, #32]
 800dbb6:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800dbb8:	8c3a      	ldrh	r2, [r7, #32]
 800dbba:	8bfb      	ldrh	r3, [r7, #30]
 800dbbc:	429a      	cmp	r2, r3
 800dbbe:	d304      	bcc.n	800dbca <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 800dbc0:	8c3a      	ldrh	r2, [r7, #32]
 800dbc2:	8bfb      	ldrh	r3, [r7, #30]
 800dbc4:	1ad3      	subs	r3, r2, r3
 800dbc6:	b29b      	uxth	r3, r3
 800dbc8:	e008      	b.n	800dbdc <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800dbca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dbcc:	005b      	lsls	r3, r3, #1
 800dbce:	b29a      	uxth	r2, r3
 800dbd0:	8c39      	ldrh	r1, [r7, #32]
 800dbd2:	8bfb      	ldrh	r3, [r7, #30]
 800dbd4:	1acb      	subs	r3, r1, r3
 800dbd6:	b29b      	uxth	r3, r3
 800dbd8:	4413      	add	r3, r2
 800dbda:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800dbdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dbde:	8892      	ldrh	r2, [r2, #4]
 800dbe0:	83bb      	strh	r3, [r7, #28]
 800dbe2:	4613      	mov	r3, r2
 800dbe4:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800dbe6:	8bba      	ldrh	r2, [r7, #28]
 800dbe8:	8b7b      	ldrh	r3, [r7, #26]
 800dbea:	4293      	cmp	r3, r2
 800dbec:	bf28      	it	cs
 800dbee:	4613      	movcs	r3, r2
 800dbf0:	b29b      	uxth	r3, r3
 800dbf2:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800dbf6:	429a      	cmp	r2, r3
 800dbf8:	d908      	bls.n	800dc0c <tu_edpt_stream_write+0x1d4>
 800dbfa:	68bb      	ldr	r3, [r7, #8]
 800dbfc:	3308      	adds	r3, #8
 800dbfe:	617b      	str	r3, [r7, #20]
  return f->depth;
 800dc00:	697b      	ldr	r3, [r7, #20]
 800dc02:	889b      	ldrh	r3, [r3, #4]
 800dc04:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800dc08:	429a      	cmp	r2, r3
 800dc0a:	d904      	bls.n	800dc16 <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 800dc0c:	7bfb      	ldrb	r3, [r7, #15]
 800dc0e:	68b9      	ldr	r1, [r7, #8]
 800dc10:	4618      	mov	r0, r3
 800dc12:	f7ff fe41 	bl	800d898 <tu_edpt_stream_write_xfer>
    }
    return ret;
 800dc16:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	3764      	adds	r7, #100	@ 0x64
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd90      	pop	{r4, r7, pc}
 800dc22:	bf00      	nop
 800dc24:	e000edf0 	.word	0xe000edf0

0800dc28 <tu_edpt_stream_write_available>:

uint32_t tu_edpt_stream_write_available(uint8_t hwid, tu_edpt_stream_t* s) {
 800dc28:	b580      	push	{r7, lr}
 800dc2a:	b08a      	sub	sp, #40	@ 0x28
 800dc2c:	af00      	add	r7, sp, #0
 800dc2e:	4603      	mov	r3, r0
 800dc30:	6039      	str	r1, [r7, #0]
 800dc32:	71fb      	strb	r3, [r7, #7]
  if (tu_fifo_depth(&s->ff) > 0) {
 800dc34:	683b      	ldr	r3, [r7, #0]
 800dc36:	3308      	adds	r3, #8
 800dc38:	623b      	str	r3, [r7, #32]
 800dc3a:	6a3b      	ldr	r3, [r7, #32]
 800dc3c:	889b      	ldrh	r3, [r3, #4]
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d031      	beq.n	800dca6 <tu_edpt_stream_write_available+0x7e>
    return (uint32_t) tu_fifo_remaining(&s->ff);
 800dc42:	683b      	ldr	r3, [r7, #0]
 800dc44:	3308      	adds	r3, #8
 800dc46:	61fb      	str	r3, [r7, #28]
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800dc48:	69fb      	ldr	r3, [r7, #28]
 800dc4a:	8899      	ldrh	r1, [r3, #4]
 800dc4c:	69fb      	ldr	r3, [r7, #28]
 800dc4e:	891b      	ldrh	r3, [r3, #8]
 800dc50:	b29a      	uxth	r2, r3
 800dc52:	69fb      	ldr	r3, [r7, #28]
 800dc54:	895b      	ldrh	r3, [r3, #10]
 800dc56:	b29b      	uxth	r3, r3
 800dc58:	8379      	strh	r1, [r7, #26]
 800dc5a:	833a      	strh	r2, [r7, #24]
 800dc5c:	82fb      	strh	r3, [r7, #22]
 800dc5e:	8b7b      	ldrh	r3, [r7, #26]
 800dc60:	82bb      	strh	r3, [r7, #20]
 800dc62:	8b3b      	ldrh	r3, [r7, #24]
 800dc64:	827b      	strh	r3, [r7, #18]
 800dc66:	8afb      	ldrh	r3, [r7, #22]
 800dc68:	823b      	strh	r3, [r7, #16]
  if (wr_idx >= rd_idx) {
 800dc6a:	8a7a      	ldrh	r2, [r7, #18]
 800dc6c:	8a3b      	ldrh	r3, [r7, #16]
 800dc6e:	429a      	cmp	r2, r3
 800dc70:	d304      	bcc.n	800dc7c <tu_edpt_stream_write_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 800dc72:	8a7a      	ldrh	r2, [r7, #18]
 800dc74:	8a3b      	ldrh	r3, [r7, #16]
 800dc76:	1ad3      	subs	r3, r2, r3
 800dc78:	b29b      	uxth	r3, r3
 800dc7a:	e008      	b.n	800dc8e <tu_edpt_stream_write_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800dc7c:	8abb      	ldrh	r3, [r7, #20]
 800dc7e:	005b      	lsls	r3, r3, #1
 800dc80:	b29a      	uxth	r2, r3
 800dc82:	8a79      	ldrh	r1, [r7, #18]
 800dc84:	8a3b      	ldrh	r3, [r7, #16]
 800dc86:	1acb      	subs	r3, r1, r3
 800dc88:	b29b      	uxth	r3, r3
 800dc8a:	4413      	add	r3, r2
 800dc8c:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800dc8e:	81fb      	strh	r3, [r7, #14]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800dc90:	8b7a      	ldrh	r2, [r7, #26]
 800dc92:	89fb      	ldrh	r3, [r7, #14]
 800dc94:	429a      	cmp	r2, r3
 800dc96:	d904      	bls.n	800dca2 <tu_edpt_stream_write_available+0x7a>
 800dc98:	8b7a      	ldrh	r2, [r7, #26]
 800dc9a:	89fb      	ldrh	r3, [r7, #14]
 800dc9c:	1ad3      	subs	r3, r2, r3
 800dc9e:	b29b      	uxth	r3, r3
 800dca0:	e01d      	b.n	800dcde <tu_edpt_stream_write_available+0xb6>
 800dca2:	2300      	movs	r3, #0
 800dca4:	e01b      	b.n	800dcde <tu_edpt_stream_write_available+0xb6>
  } else {
    // non-fifo mode
    bool is_busy = true;
 800dca6:	2301      	movs	r3, #1
 800dca8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (s->is_host) {
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	781b      	ldrb	r3, [r3, #0]
 800dcb0:	f003 0301 	and.w	r3, r3, #1
 800dcb4:	b2db      	uxtb	r3, r3
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d109      	bne.n	800dcce <tu_edpt_stream_write_available+0xa6>
      #if CFG_TUH_ENABLED
      is_busy = usbh_edpt_busy(hwid, s->ep_addr);
      #endif
    } else {
      #if CFG_TUD_ENABLED
      is_busy = usbd_edpt_busy(hwid, s->ep_addr);
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	785a      	ldrb	r2, [r3, #1]
 800dcbe:	79fb      	ldrb	r3, [r7, #7]
 800dcc0:	4611      	mov	r1, r2
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f7fc ff68 	bl	800ab98 <usbd_edpt_busy>
 800dcc8:	4603      	mov	r3, r0
 800dcca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      #endif
    }
    return is_busy ? 0 : s->ep_bufsize;
 800dcce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d001      	beq.n	800dcda <tu_edpt_stream_write_available+0xb2>
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	e001      	b.n	800dcde <tu_edpt_stream_write_available+0xb6>
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	885b      	ldrh	r3, [r3, #2]
  }
}
 800dcde:	4618      	mov	r0, r3
 800dce0:	3728      	adds	r7, #40	@ 0x28
 800dce2:	46bd      	mov	sp, r7
 800dce4:	bd80      	pop	{r7, pc}
	...

0800dce8 <tu_edpt_stream_read_xfer>:

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800dce8:	b590      	push	{r4, r7, lr}
 800dcea:	b09f      	sub	sp, #124	@ 0x7c
 800dcec:	af02      	add	r7, sp, #8
 800dcee:	4603      	mov	r3, r0
 800dcf0:	6039      	str	r1, [r7, #0]
 800dcf2:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	3308      	adds	r3, #8
 800dcf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return f->depth;
 800dcfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dcfc:	889b      	ldrh	r3, [r3, #4]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d16f      	bne.n	800dde2 <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	685b      	ldr	r3, [r3, #4]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d101      	bne.n	800dd0e <tu_edpt_stream_read_xfer+0x26>
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	e181      	b.n	800e012 <tu_edpt_stream_read_xfer+0x32a>
 800dd0e:	79fb      	ldrb	r3, [r7, #7]
 800dd10:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 800dd18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dd1a:	781b      	ldrb	r3, [r3, #0]
 800dd1c:	f003 0301 	and.w	r3, r3, #1
 800dd20:	b2db      	uxtb	r3, r3
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d109      	bne.n	800dd3a <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800dd26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dd28:	785a      	ldrb	r2, [r3, #1]
 800dd2a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800dd2e:	4611      	mov	r1, r2
 800dd30:	4618      	mov	r0, r3
 800dd32:	f7fc fded 	bl	800a910 <usbd_edpt_claim>
 800dd36:	4603      	mov	r3, r0
 800dd38:	e000      	b.n	800dd3c <tu_edpt_stream_read_xfer+0x54>
  return false;
 800dd3a:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800dd3c:	f083 0301 	eor.w	r3, r3, #1
 800dd40:	b2db      	uxtb	r3, r3
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d001      	beq.n	800dd4a <tu_edpt_stream_read_xfer+0x62>
 800dd46:	2300      	movs	r3, #0
 800dd48:	e163      	b.n	800e012 <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800dd4a:	683b      	ldr	r3, [r7, #0]
 800dd4c:	885a      	ldrh	r2, [r3, #2]
 800dd4e:	79fb      	ldrb	r3, [r7, #7]
 800dd50:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dd58:	4613      	mov	r3, r2
 800dd5a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 800dd5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd60:	781b      	ldrb	r3, [r3, #0]
 800dd62:	f003 0301 	and.w	r3, r3, #1
 800dd66:	b2db      	uxtb	r3, r3
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d126      	bne.n	800ddba <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 800dd6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd6e:	685b      	ldr	r3, [r3, #4]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d10e      	bne.n	800dd92 <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800dd74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd76:	7859      	ldrb	r1, [r3, #1]
 800dd78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd7a:	f103 0208 	add.w	r2, r3, #8
 800dd7e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800dd82:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800dd86:	2400      	movs	r4, #0
 800dd88:	9400      	str	r4, [sp, #0]
 800dd8a:	f7fc fe8b 	bl	800aaa4 <usbd_edpt_xfer_fifo>
 800dd8e:	4603      	mov	r3, r0
 800dd90:	e014      	b.n	800ddbc <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800dd92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd94:	7859      	ldrb	r1, [r3, #1]
 800dd96:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d002      	beq.n	800dda4 <tu_edpt_stream_read_xfer+0xbc>
 800dd9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dda0:	685a      	ldr	r2, [r3, #4]
 800dda2:	e000      	b.n	800dda6 <tu_edpt_stream_read_xfer+0xbe>
 800dda4:	2200      	movs	r2, #0
 800dda6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800ddaa:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800ddae:	2400      	movs	r4, #0
 800ddb0:	9400      	str	r4, [sp, #0]
 800ddb2:	f7fc fdfd 	bl	800a9b0 <usbd_edpt_xfer>
 800ddb6:	4603      	mov	r3, r0
 800ddb8:	e000      	b.n	800ddbc <tu_edpt_stream_read_xfer+0xd4>
  return false;
 800ddba:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800ddbc:	f083 0301 	eor.w	r3, r3, #1
 800ddc0:	b2db      	uxtb	r3, r3
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d00a      	beq.n	800dddc <tu_edpt_stream_read_xfer+0xf4>
 800ddc6:	4b95      	ldr	r3, [pc, #596]	@ (800e01c <tu_edpt_stream_read_xfer+0x334>)
 800ddc8:	663b      	str	r3, [r7, #96]	@ 0x60
 800ddca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	f003 0301 	and.w	r3, r3, #1
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d000      	beq.n	800ddd8 <tu_edpt_stream_read_xfer+0xf0>
 800ddd6:	be00      	bkpt	0x0000
 800ddd8:	2300      	movs	r3, #0
 800ddda:	e11a      	b.n	800e012 <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 800dddc:	683b      	ldr	r3, [r7, #0]
 800ddde:	885b      	ldrh	r3, [r3, #2]
 800dde0:	e117      	b.n	800e012 <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800dde2:	683b      	ldr	r3, [r7, #0]
 800dde4:	781b      	ldrb	r3, [r3, #0]
 800dde6:	f003 0302 	and.w	r3, r3, #2
 800ddea:	b2db      	uxtb	r3, r3
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d002      	beq.n	800ddf6 <tu_edpt_stream_read_xfer+0x10e>
 800ddf0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ddf4:	e000      	b.n	800ddf8 <tu_edpt_stream_read_xfer+0x110>
 800ddf6:	2340      	movs	r3, #64	@ 0x40
 800ddf8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 800ddfc:	683b      	ldr	r3, [r7, #0]
 800ddfe:	3308      	adds	r3, #8
 800de00:	647b      	str	r3, [r7, #68]	@ 0x44
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800de02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800de04:	8899      	ldrh	r1, [r3, #4]
 800de06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800de08:	891b      	ldrh	r3, [r3, #8]
 800de0a:	b29a      	uxth	r2, r3
 800de0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800de0e:	895b      	ldrh	r3, [r3, #10]
 800de10:	b29b      	uxth	r3, r3
 800de12:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 800de16:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 800de1a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800de1c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800de20:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800de22:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800de26:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800de28:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800de2a:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 800de2c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800de2e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800de30:	429a      	cmp	r2, r3
 800de32:	d304      	bcc.n	800de3e <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 800de34:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800de36:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800de38:	1ad3      	subs	r3, r2, r3
 800de3a:	b29b      	uxth	r3, r3
 800de3c:	e008      	b.n	800de50 <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800de3e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800de40:	005b      	lsls	r3, r3, #1
 800de42:	b29a      	uxth	r2, r3
 800de44:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 800de46:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800de48:	1acb      	subs	r3, r1, r3
 800de4a:	b29b      	uxth	r3, r3
 800de4c:	4413      	add	r3, r2
 800de4e:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800de50:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800de52:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800de56:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800de58:	429a      	cmp	r2, r3
 800de5a:	d905      	bls.n	800de68 <tu_edpt_stream_read_xfer+0x180>
 800de5c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800de60:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800de62:	1ad3      	subs	r3, r2, r3
 800de64:	b29b      	uxth	r3, r3
 800de66:	e000      	b.n	800de6a <tu_edpt_stream_read_xfer+0x182>
 800de68:	2300      	movs	r3, #0
 800de6a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 800de6e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800de72:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800de76:	429a      	cmp	r2, r3
 800de78:	d201      	bcs.n	800de7e <tu_edpt_stream_read_xfer+0x196>
 800de7a:	2300      	movs	r3, #0
 800de7c:	e0c9      	b.n	800e012 <tu_edpt_stream_read_xfer+0x32a>
 800de7e:	79fb      	ldrb	r3, [r7, #7]
 800de80:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 800de88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de8a:	781b      	ldrb	r3, [r3, #0]
 800de8c:	f003 0301 	and.w	r3, r3, #1
 800de90:	b2db      	uxtb	r3, r3
 800de92:	2b00      	cmp	r3, #0
 800de94:	d109      	bne.n	800deaa <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800de96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de98:	785a      	ldrb	r2, [r3, #1]
 800de9a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800de9e:	4611      	mov	r1, r2
 800dea0:	4618      	mov	r0, r3
 800dea2:	f7fc fd35 	bl	800a910 <usbd_edpt_claim>
 800dea6:	4603      	mov	r3, r0
 800dea8:	e000      	b.n	800deac <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 800deaa:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800deac:	f083 0301 	eor.w	r3, r3, #1
 800deb0:	b2db      	uxtb	r3, r3
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d001      	beq.n	800deba <tu_edpt_stream_read_xfer+0x1d2>
 800deb6:	2300      	movs	r3, #0
 800deb8:	e0ab      	b.n	800e012 <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 800deba:	683b      	ldr	r3, [r7, #0]
 800debc:	3308      	adds	r3, #8
 800debe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800dec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dec2:	8899      	ldrh	r1, [r3, #4]
 800dec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dec6:	891b      	ldrh	r3, [r3, #8]
 800dec8:	b29a      	uxth	r2, r3
 800deca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800decc:	895b      	ldrh	r3, [r3, #10]
 800dece:	b29b      	uxth	r3, r3
 800ded0:	8579      	strh	r1, [r7, #42]	@ 0x2a
 800ded2:	853a      	strh	r2, [r7, #40]	@ 0x28
 800ded4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ded6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ded8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800deda:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800dedc:	847b      	strh	r3, [r7, #34]	@ 0x22
 800dede:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800dee0:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 800dee2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800dee4:	8c3b      	ldrh	r3, [r7, #32]
 800dee6:	429a      	cmp	r2, r3
 800dee8:	d304      	bcc.n	800def4 <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 800deea:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800deec:	8c3b      	ldrh	r3, [r7, #32]
 800deee:	1ad3      	subs	r3, r2, r3
 800def0:	b29b      	uxth	r3, r3
 800def2:	e008      	b.n	800df06 <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800def4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800def6:	005b      	lsls	r3, r3, #1
 800def8:	b29a      	uxth	r2, r3
 800defa:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800defc:	8c3b      	ldrh	r3, [r7, #32]
 800defe:	1acb      	subs	r3, r1, r3
 800df00:	b29b      	uxth	r3, r3
 800df02:	4413      	add	r3, r2
 800df04:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800df06:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800df08:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800df0a:	8bfb      	ldrh	r3, [r7, #30]
 800df0c:	429a      	cmp	r2, r3
 800df0e:	d904      	bls.n	800df1a <tu_edpt_stream_read_xfer+0x232>
 800df10:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800df12:	8bfb      	ldrh	r3, [r7, #30]
 800df14:	1ad3      	subs	r3, r2, r3
 800df16:	b29b      	uxth	r3, r3
 800df18:	e000      	b.n	800df1c <tu_edpt_stream_read_xfer+0x234>
 800df1a:	2300      	movs	r3, #0
 800df1c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 800df20:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800df24:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800df28:	429a      	cmp	r2, r3
 800df2a:	d35d      	bcc.n	800dfe8 <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 800df2c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800df30:	425b      	negs	r3, r3
 800df32:	b29b      	uxth	r3, r3
 800df34:	b21a      	sxth	r2, r3
 800df36:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 800df3a:	4013      	ands	r3, r2
 800df3c:	b21b      	sxth	r3, r3
 800df3e:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	885a      	ldrh	r2, [r3, #2]
 800df46:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800df4a:	82bb      	strh	r3, [r7, #20]
 800df4c:	4613      	mov	r3, r2
 800df4e:	827b      	strh	r3, [r7, #18]
 800df50:	8aba      	ldrh	r2, [r7, #20]
 800df52:	8a7b      	ldrh	r3, [r7, #18]
 800df54:	4293      	cmp	r3, r2
 800df56:	bf28      	it	cs
 800df58:	4613      	movcs	r3, r2
 800df5a:	b29b      	uxth	r3, r3
 800df5c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800df60:	79fb      	ldrb	r3, [r7, #7]
 800df62:	777b      	strb	r3, [r7, #29]
 800df64:	683b      	ldr	r3, [r7, #0]
 800df66:	61bb      	str	r3, [r7, #24]
 800df68:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800df6c:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800df6e:	69bb      	ldr	r3, [r7, #24]
 800df70:	781b      	ldrb	r3, [r3, #0]
 800df72:	f003 0301 	and.w	r3, r3, #1
 800df76:	b2db      	uxtb	r3, r3
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d121      	bne.n	800dfc0 <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 800df7c:	69bb      	ldr	r3, [r7, #24]
 800df7e:	685b      	ldr	r3, [r3, #4]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d10c      	bne.n	800df9e <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800df84:	69bb      	ldr	r3, [r7, #24]
 800df86:	7859      	ldrb	r1, [r3, #1]
 800df88:	69bb      	ldr	r3, [r7, #24]
 800df8a:	f103 0208 	add.w	r2, r3, #8
 800df8e:	8afb      	ldrh	r3, [r7, #22]
 800df90:	7f78      	ldrb	r0, [r7, #29]
 800df92:	2400      	movs	r4, #0
 800df94:	9400      	str	r4, [sp, #0]
 800df96:	f7fc fd85 	bl	800aaa4 <usbd_edpt_xfer_fifo>
 800df9a:	4603      	mov	r3, r0
 800df9c:	e011      	b.n	800dfc2 <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800df9e:	69bb      	ldr	r3, [r7, #24]
 800dfa0:	7859      	ldrb	r1, [r3, #1]
 800dfa2:	8afb      	ldrh	r3, [r7, #22]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d002      	beq.n	800dfae <tu_edpt_stream_read_xfer+0x2c6>
 800dfa8:	69bb      	ldr	r3, [r7, #24]
 800dfaa:	685a      	ldr	r2, [r3, #4]
 800dfac:	e000      	b.n	800dfb0 <tu_edpt_stream_read_xfer+0x2c8>
 800dfae:	2200      	movs	r2, #0
 800dfb0:	8afb      	ldrh	r3, [r7, #22]
 800dfb2:	7f78      	ldrb	r0, [r7, #29]
 800dfb4:	2400      	movs	r4, #0
 800dfb6:	9400      	str	r4, [sp, #0]
 800dfb8:	f7fc fcfa 	bl	800a9b0 <usbd_edpt_xfer>
 800dfbc:	4603      	mov	r3, r0
 800dfbe:	e000      	b.n	800dfc2 <tu_edpt_stream_read_xfer+0x2da>
  return false;
 800dfc0:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800dfc2:	f083 0301 	eor.w	r3, r3, #1
 800dfc6:	b2db      	uxtb	r3, r3
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d00a      	beq.n	800dfe2 <tu_edpt_stream_read_xfer+0x2fa>
 800dfcc:	4b13      	ldr	r3, [pc, #76]	@ (800e01c <tu_edpt_stream_read_xfer+0x334>)
 800dfce:	667b      	str	r3, [r7, #100]	@ 0x64
 800dfd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	f003 0301 	and.w	r3, r3, #1
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d000      	beq.n	800dfde <tu_edpt_stream_read_xfer+0x2f6>
 800dfdc:	be00      	bkpt	0x0000
 800dfde:	2300      	movs	r3, #0
 800dfe0:	e017      	b.n	800e012 <tu_edpt_stream_read_xfer+0x32a>
      return count;
 800dfe2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800dfe6:	e014      	b.n	800e012 <tu_edpt_stream_read_xfer+0x32a>
 800dfe8:	79fb      	ldrb	r3, [r7, #7]
 800dfea:	747b      	strb	r3, [r7, #17]
 800dfec:	683b      	ldr	r3, [r7, #0]
 800dfee:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	781b      	ldrb	r3, [r3, #0]
 800dff4:	f003 0301 	and.w	r3, r3, #1
 800dff8:	b2db      	uxtb	r3, r3
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d107      	bne.n	800e00e <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	785a      	ldrb	r2, [r3, #1]
 800e002:	7c7b      	ldrb	r3, [r7, #17]
 800e004:	4611      	mov	r1, r2
 800e006:	4618      	mov	r0, r3
 800e008:	f7fc fcaa 	bl	800a960 <usbd_edpt_release>
 800e00c:	e000      	b.n	800e010 <tu_edpt_stream_read_xfer+0x328>
  return false;
 800e00e:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 800e010:	2300      	movs	r3, #0
    }
  }
}
 800e012:	4618      	mov	r0, r3
 800e014:	3774      	adds	r7, #116	@ 0x74
 800e016:	46bd      	mov	sp, r7
 800e018:	bd90      	pop	{r4, r7, pc}
 800e01a:	bf00      	nop
 800e01c:	e000edf0 	.word	0xe000edf0

0800e020 <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 800e020:	b580      	push	{r7, lr}
 800e022:	b088      	sub	sp, #32
 800e024:	af00      	add	r7, sp, #0
 800e026:	60b9      	str	r1, [r7, #8]
 800e028:	607a      	str	r2, [r7, #4]
 800e02a:	603b      	str	r3, [r7, #0]
 800e02c:	4603      	mov	r3, r0
 800e02e:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 800e030:	68bb      	ldr	r3, [r7, #8]
 800e032:	3308      	adds	r3, #8
 800e034:	683a      	ldr	r2, [r7, #0]
 800e036:	b292      	uxth	r2, r2
 800e038:	61bb      	str	r3, [r7, #24]
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	617b      	str	r3, [r7, #20]
 800e03e:	4613      	mov	r3, r2
 800e040:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800e042:	8a7a      	ldrh	r2, [r7, #18]
 800e044:	2300      	movs	r3, #0
 800e046:	6979      	ldr	r1, [r7, #20]
 800e048:	69b8      	ldr	r0, [r7, #24]
 800e04a:	f7fa fc7f 	bl	800894c <tu_fifo_read_n_access_mode>
 800e04e:	4603      	mov	r3, r0
 800e050:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 800e052:	7bfb      	ldrb	r3, [r7, #15]
 800e054:	68b9      	ldr	r1, [r7, #8]
 800e056:	4618      	mov	r0, r3
 800e058:	f7ff fe46 	bl	800dce8 <tu_edpt_stream_read_xfer>
  return num_read;
 800e05c:	69fb      	ldr	r3, [r7, #28]
}
 800e05e:	4618      	mov	r0, r3
 800e060:	3720      	adds	r7, #32
 800e062:	46bd      	mov	sp, r7
 800e064:	bd80      	pop	{r7, pc}
	...

0800e068 <siprintf>:
 800e068:	b40e      	push	{r1, r2, r3}
 800e06a:	b510      	push	{r4, lr}
 800e06c:	b09d      	sub	sp, #116	@ 0x74
 800e06e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e070:	9002      	str	r0, [sp, #8]
 800e072:	9006      	str	r0, [sp, #24]
 800e074:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e078:	480a      	ldr	r0, [pc, #40]	@ (800e0a4 <siprintf+0x3c>)
 800e07a:	9107      	str	r1, [sp, #28]
 800e07c:	9104      	str	r1, [sp, #16]
 800e07e:	490a      	ldr	r1, [pc, #40]	@ (800e0a8 <siprintf+0x40>)
 800e080:	f853 2b04 	ldr.w	r2, [r3], #4
 800e084:	9105      	str	r1, [sp, #20]
 800e086:	2400      	movs	r4, #0
 800e088:	a902      	add	r1, sp, #8
 800e08a:	6800      	ldr	r0, [r0, #0]
 800e08c:	9301      	str	r3, [sp, #4]
 800e08e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e090:	f000 f9e2 	bl	800e458 <_svfiprintf_r>
 800e094:	9b02      	ldr	r3, [sp, #8]
 800e096:	701c      	strb	r4, [r3, #0]
 800e098:	b01d      	add	sp, #116	@ 0x74
 800e09a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e09e:	b003      	add	sp, #12
 800e0a0:	4770      	bx	lr
 800e0a2:	bf00      	nop
 800e0a4:	20000030 	.word	0x20000030
 800e0a8:	ffff0208 	.word	0xffff0208

0800e0ac <memcmp>:
 800e0ac:	b510      	push	{r4, lr}
 800e0ae:	3901      	subs	r1, #1
 800e0b0:	4402      	add	r2, r0
 800e0b2:	4290      	cmp	r0, r2
 800e0b4:	d101      	bne.n	800e0ba <memcmp+0xe>
 800e0b6:	2000      	movs	r0, #0
 800e0b8:	e005      	b.n	800e0c6 <memcmp+0x1a>
 800e0ba:	7803      	ldrb	r3, [r0, #0]
 800e0bc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e0c0:	42a3      	cmp	r3, r4
 800e0c2:	d001      	beq.n	800e0c8 <memcmp+0x1c>
 800e0c4:	1b18      	subs	r0, r3, r4
 800e0c6:	bd10      	pop	{r4, pc}
 800e0c8:	3001      	adds	r0, #1
 800e0ca:	e7f2      	b.n	800e0b2 <memcmp+0x6>

0800e0cc <memmove>:
 800e0cc:	4288      	cmp	r0, r1
 800e0ce:	b510      	push	{r4, lr}
 800e0d0:	eb01 0402 	add.w	r4, r1, r2
 800e0d4:	d902      	bls.n	800e0dc <memmove+0x10>
 800e0d6:	4284      	cmp	r4, r0
 800e0d8:	4623      	mov	r3, r4
 800e0da:	d807      	bhi.n	800e0ec <memmove+0x20>
 800e0dc:	1e43      	subs	r3, r0, #1
 800e0de:	42a1      	cmp	r1, r4
 800e0e0:	d008      	beq.n	800e0f4 <memmove+0x28>
 800e0e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e0e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e0ea:	e7f8      	b.n	800e0de <memmove+0x12>
 800e0ec:	4402      	add	r2, r0
 800e0ee:	4601      	mov	r1, r0
 800e0f0:	428a      	cmp	r2, r1
 800e0f2:	d100      	bne.n	800e0f6 <memmove+0x2a>
 800e0f4:	bd10      	pop	{r4, pc}
 800e0f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e0fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e0fe:	e7f7      	b.n	800e0f0 <memmove+0x24>

0800e100 <memset>:
 800e100:	4402      	add	r2, r0
 800e102:	4603      	mov	r3, r0
 800e104:	4293      	cmp	r3, r2
 800e106:	d100      	bne.n	800e10a <memset+0xa>
 800e108:	4770      	bx	lr
 800e10a:	f803 1b01 	strb.w	r1, [r3], #1
 800e10e:	e7f9      	b.n	800e104 <memset+0x4>

0800e110 <strstr>:
 800e110:	780a      	ldrb	r2, [r1, #0]
 800e112:	b570      	push	{r4, r5, r6, lr}
 800e114:	b96a      	cbnz	r2, 800e132 <strstr+0x22>
 800e116:	bd70      	pop	{r4, r5, r6, pc}
 800e118:	429a      	cmp	r2, r3
 800e11a:	d109      	bne.n	800e130 <strstr+0x20>
 800e11c:	460c      	mov	r4, r1
 800e11e:	4605      	mov	r5, r0
 800e120:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e124:	2b00      	cmp	r3, #0
 800e126:	d0f6      	beq.n	800e116 <strstr+0x6>
 800e128:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e12c:	429e      	cmp	r6, r3
 800e12e:	d0f7      	beq.n	800e120 <strstr+0x10>
 800e130:	3001      	adds	r0, #1
 800e132:	7803      	ldrb	r3, [r0, #0]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d1ef      	bne.n	800e118 <strstr+0x8>
 800e138:	4618      	mov	r0, r3
 800e13a:	e7ec      	b.n	800e116 <strstr+0x6>

0800e13c <__errno>:
 800e13c:	4b01      	ldr	r3, [pc, #4]	@ (800e144 <__errno+0x8>)
 800e13e:	6818      	ldr	r0, [r3, #0]
 800e140:	4770      	bx	lr
 800e142:	bf00      	nop
 800e144:	20000030 	.word	0x20000030

0800e148 <__libc_init_array>:
 800e148:	b570      	push	{r4, r5, r6, lr}
 800e14a:	4d0d      	ldr	r5, [pc, #52]	@ (800e180 <__libc_init_array+0x38>)
 800e14c:	4c0d      	ldr	r4, [pc, #52]	@ (800e184 <__libc_init_array+0x3c>)
 800e14e:	1b64      	subs	r4, r4, r5
 800e150:	10a4      	asrs	r4, r4, #2
 800e152:	2600      	movs	r6, #0
 800e154:	42a6      	cmp	r6, r4
 800e156:	d109      	bne.n	800e16c <__libc_init_array+0x24>
 800e158:	4d0b      	ldr	r5, [pc, #44]	@ (800e188 <__libc_init_array+0x40>)
 800e15a:	4c0c      	ldr	r4, [pc, #48]	@ (800e18c <__libc_init_array+0x44>)
 800e15c:	f000 fc4a 	bl	800e9f4 <_init>
 800e160:	1b64      	subs	r4, r4, r5
 800e162:	10a4      	asrs	r4, r4, #2
 800e164:	2600      	movs	r6, #0
 800e166:	42a6      	cmp	r6, r4
 800e168:	d105      	bne.n	800e176 <__libc_init_array+0x2e>
 800e16a:	bd70      	pop	{r4, r5, r6, pc}
 800e16c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e170:	4798      	blx	r3
 800e172:	3601      	adds	r6, #1
 800e174:	e7ee      	b.n	800e154 <__libc_init_array+0xc>
 800e176:	f855 3b04 	ldr.w	r3, [r5], #4
 800e17a:	4798      	blx	r3
 800e17c:	3601      	adds	r6, #1
 800e17e:	e7f2      	b.n	800e166 <__libc_init_array+0x1e>
 800e180:	0800edbc 	.word	0x0800edbc
 800e184:	0800edbc 	.word	0x0800edbc
 800e188:	0800edbc 	.word	0x0800edbc
 800e18c:	0800edc0 	.word	0x0800edc0

0800e190 <__retarget_lock_acquire_recursive>:
 800e190:	4770      	bx	lr

0800e192 <__retarget_lock_release_recursive>:
 800e192:	4770      	bx	lr

0800e194 <memcpy>:
 800e194:	440a      	add	r2, r1
 800e196:	4291      	cmp	r1, r2
 800e198:	f100 33ff 	add.w	r3, r0, #4294967295
 800e19c:	d100      	bne.n	800e1a0 <memcpy+0xc>
 800e19e:	4770      	bx	lr
 800e1a0:	b510      	push	{r4, lr}
 800e1a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e1a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e1aa:	4291      	cmp	r1, r2
 800e1ac:	d1f9      	bne.n	800e1a2 <memcpy+0xe>
 800e1ae:	bd10      	pop	{r4, pc}

0800e1b0 <_free_r>:
 800e1b0:	b538      	push	{r3, r4, r5, lr}
 800e1b2:	4605      	mov	r5, r0
 800e1b4:	2900      	cmp	r1, #0
 800e1b6:	d041      	beq.n	800e23c <_free_r+0x8c>
 800e1b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e1bc:	1f0c      	subs	r4, r1, #4
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	bfb8      	it	lt
 800e1c2:	18e4      	addlt	r4, r4, r3
 800e1c4:	f000 f8e0 	bl	800e388 <__malloc_lock>
 800e1c8:	4a1d      	ldr	r2, [pc, #116]	@ (800e240 <_free_r+0x90>)
 800e1ca:	6813      	ldr	r3, [r2, #0]
 800e1cc:	b933      	cbnz	r3, 800e1dc <_free_r+0x2c>
 800e1ce:	6063      	str	r3, [r4, #4]
 800e1d0:	6014      	str	r4, [r2, #0]
 800e1d2:	4628      	mov	r0, r5
 800e1d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e1d8:	f000 b8dc 	b.w	800e394 <__malloc_unlock>
 800e1dc:	42a3      	cmp	r3, r4
 800e1de:	d908      	bls.n	800e1f2 <_free_r+0x42>
 800e1e0:	6820      	ldr	r0, [r4, #0]
 800e1e2:	1821      	adds	r1, r4, r0
 800e1e4:	428b      	cmp	r3, r1
 800e1e6:	bf01      	itttt	eq
 800e1e8:	6819      	ldreq	r1, [r3, #0]
 800e1ea:	685b      	ldreq	r3, [r3, #4]
 800e1ec:	1809      	addeq	r1, r1, r0
 800e1ee:	6021      	streq	r1, [r4, #0]
 800e1f0:	e7ed      	b.n	800e1ce <_free_r+0x1e>
 800e1f2:	461a      	mov	r2, r3
 800e1f4:	685b      	ldr	r3, [r3, #4]
 800e1f6:	b10b      	cbz	r3, 800e1fc <_free_r+0x4c>
 800e1f8:	42a3      	cmp	r3, r4
 800e1fa:	d9fa      	bls.n	800e1f2 <_free_r+0x42>
 800e1fc:	6811      	ldr	r1, [r2, #0]
 800e1fe:	1850      	adds	r0, r2, r1
 800e200:	42a0      	cmp	r0, r4
 800e202:	d10b      	bne.n	800e21c <_free_r+0x6c>
 800e204:	6820      	ldr	r0, [r4, #0]
 800e206:	4401      	add	r1, r0
 800e208:	1850      	adds	r0, r2, r1
 800e20a:	4283      	cmp	r3, r0
 800e20c:	6011      	str	r1, [r2, #0]
 800e20e:	d1e0      	bne.n	800e1d2 <_free_r+0x22>
 800e210:	6818      	ldr	r0, [r3, #0]
 800e212:	685b      	ldr	r3, [r3, #4]
 800e214:	6053      	str	r3, [r2, #4]
 800e216:	4408      	add	r0, r1
 800e218:	6010      	str	r0, [r2, #0]
 800e21a:	e7da      	b.n	800e1d2 <_free_r+0x22>
 800e21c:	d902      	bls.n	800e224 <_free_r+0x74>
 800e21e:	230c      	movs	r3, #12
 800e220:	602b      	str	r3, [r5, #0]
 800e222:	e7d6      	b.n	800e1d2 <_free_r+0x22>
 800e224:	6820      	ldr	r0, [r4, #0]
 800e226:	1821      	adds	r1, r4, r0
 800e228:	428b      	cmp	r3, r1
 800e22a:	bf04      	itt	eq
 800e22c:	6819      	ldreq	r1, [r3, #0]
 800e22e:	685b      	ldreq	r3, [r3, #4]
 800e230:	6063      	str	r3, [r4, #4]
 800e232:	bf04      	itt	eq
 800e234:	1809      	addeq	r1, r1, r0
 800e236:	6021      	streq	r1, [r4, #0]
 800e238:	6054      	str	r4, [r2, #4]
 800e23a:	e7ca      	b.n	800e1d2 <_free_r+0x22>
 800e23c:	bd38      	pop	{r3, r4, r5, pc}
 800e23e:	bf00      	nop
 800e240:	20011464 	.word	0x20011464

0800e244 <sbrk_aligned>:
 800e244:	b570      	push	{r4, r5, r6, lr}
 800e246:	4e0f      	ldr	r6, [pc, #60]	@ (800e284 <sbrk_aligned+0x40>)
 800e248:	460c      	mov	r4, r1
 800e24a:	6831      	ldr	r1, [r6, #0]
 800e24c:	4605      	mov	r5, r0
 800e24e:	b911      	cbnz	r1, 800e256 <sbrk_aligned+0x12>
 800e250:	f000 fb8a 	bl	800e968 <_sbrk_r>
 800e254:	6030      	str	r0, [r6, #0]
 800e256:	4621      	mov	r1, r4
 800e258:	4628      	mov	r0, r5
 800e25a:	f000 fb85 	bl	800e968 <_sbrk_r>
 800e25e:	1c43      	adds	r3, r0, #1
 800e260:	d103      	bne.n	800e26a <sbrk_aligned+0x26>
 800e262:	f04f 34ff 	mov.w	r4, #4294967295
 800e266:	4620      	mov	r0, r4
 800e268:	bd70      	pop	{r4, r5, r6, pc}
 800e26a:	1cc4      	adds	r4, r0, #3
 800e26c:	f024 0403 	bic.w	r4, r4, #3
 800e270:	42a0      	cmp	r0, r4
 800e272:	d0f8      	beq.n	800e266 <sbrk_aligned+0x22>
 800e274:	1a21      	subs	r1, r4, r0
 800e276:	4628      	mov	r0, r5
 800e278:	f000 fb76 	bl	800e968 <_sbrk_r>
 800e27c:	3001      	adds	r0, #1
 800e27e:	d1f2      	bne.n	800e266 <sbrk_aligned+0x22>
 800e280:	e7ef      	b.n	800e262 <sbrk_aligned+0x1e>
 800e282:	bf00      	nop
 800e284:	20011460 	.word	0x20011460

0800e288 <_malloc_r>:
 800e288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e28c:	1ccd      	adds	r5, r1, #3
 800e28e:	f025 0503 	bic.w	r5, r5, #3
 800e292:	3508      	adds	r5, #8
 800e294:	2d0c      	cmp	r5, #12
 800e296:	bf38      	it	cc
 800e298:	250c      	movcc	r5, #12
 800e29a:	2d00      	cmp	r5, #0
 800e29c:	4606      	mov	r6, r0
 800e29e:	db01      	blt.n	800e2a4 <_malloc_r+0x1c>
 800e2a0:	42a9      	cmp	r1, r5
 800e2a2:	d904      	bls.n	800e2ae <_malloc_r+0x26>
 800e2a4:	230c      	movs	r3, #12
 800e2a6:	6033      	str	r3, [r6, #0]
 800e2a8:	2000      	movs	r0, #0
 800e2aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e2ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e384 <_malloc_r+0xfc>
 800e2b2:	f000 f869 	bl	800e388 <__malloc_lock>
 800e2b6:	f8d8 3000 	ldr.w	r3, [r8]
 800e2ba:	461c      	mov	r4, r3
 800e2bc:	bb44      	cbnz	r4, 800e310 <_malloc_r+0x88>
 800e2be:	4629      	mov	r1, r5
 800e2c0:	4630      	mov	r0, r6
 800e2c2:	f7ff ffbf 	bl	800e244 <sbrk_aligned>
 800e2c6:	1c43      	adds	r3, r0, #1
 800e2c8:	4604      	mov	r4, r0
 800e2ca:	d158      	bne.n	800e37e <_malloc_r+0xf6>
 800e2cc:	f8d8 4000 	ldr.w	r4, [r8]
 800e2d0:	4627      	mov	r7, r4
 800e2d2:	2f00      	cmp	r7, #0
 800e2d4:	d143      	bne.n	800e35e <_malloc_r+0xd6>
 800e2d6:	2c00      	cmp	r4, #0
 800e2d8:	d04b      	beq.n	800e372 <_malloc_r+0xea>
 800e2da:	6823      	ldr	r3, [r4, #0]
 800e2dc:	4639      	mov	r1, r7
 800e2de:	4630      	mov	r0, r6
 800e2e0:	eb04 0903 	add.w	r9, r4, r3
 800e2e4:	f000 fb40 	bl	800e968 <_sbrk_r>
 800e2e8:	4581      	cmp	r9, r0
 800e2ea:	d142      	bne.n	800e372 <_malloc_r+0xea>
 800e2ec:	6821      	ldr	r1, [r4, #0]
 800e2ee:	1a6d      	subs	r5, r5, r1
 800e2f0:	4629      	mov	r1, r5
 800e2f2:	4630      	mov	r0, r6
 800e2f4:	f7ff ffa6 	bl	800e244 <sbrk_aligned>
 800e2f8:	3001      	adds	r0, #1
 800e2fa:	d03a      	beq.n	800e372 <_malloc_r+0xea>
 800e2fc:	6823      	ldr	r3, [r4, #0]
 800e2fe:	442b      	add	r3, r5
 800e300:	6023      	str	r3, [r4, #0]
 800e302:	f8d8 3000 	ldr.w	r3, [r8]
 800e306:	685a      	ldr	r2, [r3, #4]
 800e308:	bb62      	cbnz	r2, 800e364 <_malloc_r+0xdc>
 800e30a:	f8c8 7000 	str.w	r7, [r8]
 800e30e:	e00f      	b.n	800e330 <_malloc_r+0xa8>
 800e310:	6822      	ldr	r2, [r4, #0]
 800e312:	1b52      	subs	r2, r2, r5
 800e314:	d420      	bmi.n	800e358 <_malloc_r+0xd0>
 800e316:	2a0b      	cmp	r2, #11
 800e318:	d917      	bls.n	800e34a <_malloc_r+0xc2>
 800e31a:	1961      	adds	r1, r4, r5
 800e31c:	42a3      	cmp	r3, r4
 800e31e:	6025      	str	r5, [r4, #0]
 800e320:	bf18      	it	ne
 800e322:	6059      	strne	r1, [r3, #4]
 800e324:	6863      	ldr	r3, [r4, #4]
 800e326:	bf08      	it	eq
 800e328:	f8c8 1000 	streq.w	r1, [r8]
 800e32c:	5162      	str	r2, [r4, r5]
 800e32e:	604b      	str	r3, [r1, #4]
 800e330:	4630      	mov	r0, r6
 800e332:	f000 f82f 	bl	800e394 <__malloc_unlock>
 800e336:	f104 000b 	add.w	r0, r4, #11
 800e33a:	1d23      	adds	r3, r4, #4
 800e33c:	f020 0007 	bic.w	r0, r0, #7
 800e340:	1ac2      	subs	r2, r0, r3
 800e342:	bf1c      	itt	ne
 800e344:	1a1b      	subne	r3, r3, r0
 800e346:	50a3      	strne	r3, [r4, r2]
 800e348:	e7af      	b.n	800e2aa <_malloc_r+0x22>
 800e34a:	6862      	ldr	r2, [r4, #4]
 800e34c:	42a3      	cmp	r3, r4
 800e34e:	bf0c      	ite	eq
 800e350:	f8c8 2000 	streq.w	r2, [r8]
 800e354:	605a      	strne	r2, [r3, #4]
 800e356:	e7eb      	b.n	800e330 <_malloc_r+0xa8>
 800e358:	4623      	mov	r3, r4
 800e35a:	6864      	ldr	r4, [r4, #4]
 800e35c:	e7ae      	b.n	800e2bc <_malloc_r+0x34>
 800e35e:	463c      	mov	r4, r7
 800e360:	687f      	ldr	r7, [r7, #4]
 800e362:	e7b6      	b.n	800e2d2 <_malloc_r+0x4a>
 800e364:	461a      	mov	r2, r3
 800e366:	685b      	ldr	r3, [r3, #4]
 800e368:	42a3      	cmp	r3, r4
 800e36a:	d1fb      	bne.n	800e364 <_malloc_r+0xdc>
 800e36c:	2300      	movs	r3, #0
 800e36e:	6053      	str	r3, [r2, #4]
 800e370:	e7de      	b.n	800e330 <_malloc_r+0xa8>
 800e372:	230c      	movs	r3, #12
 800e374:	6033      	str	r3, [r6, #0]
 800e376:	4630      	mov	r0, r6
 800e378:	f000 f80c 	bl	800e394 <__malloc_unlock>
 800e37c:	e794      	b.n	800e2a8 <_malloc_r+0x20>
 800e37e:	6005      	str	r5, [r0, #0]
 800e380:	e7d6      	b.n	800e330 <_malloc_r+0xa8>
 800e382:	bf00      	nop
 800e384:	20011464 	.word	0x20011464

0800e388 <__malloc_lock>:
 800e388:	4801      	ldr	r0, [pc, #4]	@ (800e390 <__malloc_lock+0x8>)
 800e38a:	f7ff bf01 	b.w	800e190 <__retarget_lock_acquire_recursive>
 800e38e:	bf00      	nop
 800e390:	2001145c 	.word	0x2001145c

0800e394 <__malloc_unlock>:
 800e394:	4801      	ldr	r0, [pc, #4]	@ (800e39c <__malloc_unlock+0x8>)
 800e396:	f7ff befc 	b.w	800e192 <__retarget_lock_release_recursive>
 800e39a:	bf00      	nop
 800e39c:	2001145c 	.word	0x2001145c

0800e3a0 <__ssputs_r>:
 800e3a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3a4:	688e      	ldr	r6, [r1, #8]
 800e3a6:	461f      	mov	r7, r3
 800e3a8:	42be      	cmp	r6, r7
 800e3aa:	680b      	ldr	r3, [r1, #0]
 800e3ac:	4682      	mov	sl, r0
 800e3ae:	460c      	mov	r4, r1
 800e3b0:	4690      	mov	r8, r2
 800e3b2:	d82d      	bhi.n	800e410 <__ssputs_r+0x70>
 800e3b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e3b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e3bc:	d026      	beq.n	800e40c <__ssputs_r+0x6c>
 800e3be:	6965      	ldr	r5, [r4, #20]
 800e3c0:	6909      	ldr	r1, [r1, #16]
 800e3c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e3c6:	eba3 0901 	sub.w	r9, r3, r1
 800e3ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e3ce:	1c7b      	adds	r3, r7, #1
 800e3d0:	444b      	add	r3, r9
 800e3d2:	106d      	asrs	r5, r5, #1
 800e3d4:	429d      	cmp	r5, r3
 800e3d6:	bf38      	it	cc
 800e3d8:	461d      	movcc	r5, r3
 800e3da:	0553      	lsls	r3, r2, #21
 800e3dc:	d527      	bpl.n	800e42e <__ssputs_r+0x8e>
 800e3de:	4629      	mov	r1, r5
 800e3e0:	f7ff ff52 	bl	800e288 <_malloc_r>
 800e3e4:	4606      	mov	r6, r0
 800e3e6:	b360      	cbz	r0, 800e442 <__ssputs_r+0xa2>
 800e3e8:	6921      	ldr	r1, [r4, #16]
 800e3ea:	464a      	mov	r2, r9
 800e3ec:	f7ff fed2 	bl	800e194 <memcpy>
 800e3f0:	89a3      	ldrh	r3, [r4, #12]
 800e3f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e3f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3fa:	81a3      	strh	r3, [r4, #12]
 800e3fc:	6126      	str	r6, [r4, #16]
 800e3fe:	6165      	str	r5, [r4, #20]
 800e400:	444e      	add	r6, r9
 800e402:	eba5 0509 	sub.w	r5, r5, r9
 800e406:	6026      	str	r6, [r4, #0]
 800e408:	60a5      	str	r5, [r4, #8]
 800e40a:	463e      	mov	r6, r7
 800e40c:	42be      	cmp	r6, r7
 800e40e:	d900      	bls.n	800e412 <__ssputs_r+0x72>
 800e410:	463e      	mov	r6, r7
 800e412:	6820      	ldr	r0, [r4, #0]
 800e414:	4632      	mov	r2, r6
 800e416:	4641      	mov	r1, r8
 800e418:	f7ff fe58 	bl	800e0cc <memmove>
 800e41c:	68a3      	ldr	r3, [r4, #8]
 800e41e:	1b9b      	subs	r3, r3, r6
 800e420:	60a3      	str	r3, [r4, #8]
 800e422:	6823      	ldr	r3, [r4, #0]
 800e424:	4433      	add	r3, r6
 800e426:	6023      	str	r3, [r4, #0]
 800e428:	2000      	movs	r0, #0
 800e42a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e42e:	462a      	mov	r2, r5
 800e430:	f000 faaa 	bl	800e988 <_realloc_r>
 800e434:	4606      	mov	r6, r0
 800e436:	2800      	cmp	r0, #0
 800e438:	d1e0      	bne.n	800e3fc <__ssputs_r+0x5c>
 800e43a:	6921      	ldr	r1, [r4, #16]
 800e43c:	4650      	mov	r0, sl
 800e43e:	f7ff feb7 	bl	800e1b0 <_free_r>
 800e442:	230c      	movs	r3, #12
 800e444:	f8ca 3000 	str.w	r3, [sl]
 800e448:	89a3      	ldrh	r3, [r4, #12]
 800e44a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e44e:	81a3      	strh	r3, [r4, #12]
 800e450:	f04f 30ff 	mov.w	r0, #4294967295
 800e454:	e7e9      	b.n	800e42a <__ssputs_r+0x8a>
	...

0800e458 <_svfiprintf_r>:
 800e458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e45c:	4698      	mov	r8, r3
 800e45e:	898b      	ldrh	r3, [r1, #12]
 800e460:	061b      	lsls	r3, r3, #24
 800e462:	b09d      	sub	sp, #116	@ 0x74
 800e464:	4607      	mov	r7, r0
 800e466:	460d      	mov	r5, r1
 800e468:	4614      	mov	r4, r2
 800e46a:	d510      	bpl.n	800e48e <_svfiprintf_r+0x36>
 800e46c:	690b      	ldr	r3, [r1, #16]
 800e46e:	b973      	cbnz	r3, 800e48e <_svfiprintf_r+0x36>
 800e470:	2140      	movs	r1, #64	@ 0x40
 800e472:	f7ff ff09 	bl	800e288 <_malloc_r>
 800e476:	6028      	str	r0, [r5, #0]
 800e478:	6128      	str	r0, [r5, #16]
 800e47a:	b930      	cbnz	r0, 800e48a <_svfiprintf_r+0x32>
 800e47c:	230c      	movs	r3, #12
 800e47e:	603b      	str	r3, [r7, #0]
 800e480:	f04f 30ff 	mov.w	r0, #4294967295
 800e484:	b01d      	add	sp, #116	@ 0x74
 800e486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e48a:	2340      	movs	r3, #64	@ 0x40
 800e48c:	616b      	str	r3, [r5, #20]
 800e48e:	2300      	movs	r3, #0
 800e490:	9309      	str	r3, [sp, #36]	@ 0x24
 800e492:	2320      	movs	r3, #32
 800e494:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e498:	f8cd 800c 	str.w	r8, [sp, #12]
 800e49c:	2330      	movs	r3, #48	@ 0x30
 800e49e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e63c <_svfiprintf_r+0x1e4>
 800e4a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e4a6:	f04f 0901 	mov.w	r9, #1
 800e4aa:	4623      	mov	r3, r4
 800e4ac:	469a      	mov	sl, r3
 800e4ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e4b2:	b10a      	cbz	r2, 800e4b8 <_svfiprintf_r+0x60>
 800e4b4:	2a25      	cmp	r2, #37	@ 0x25
 800e4b6:	d1f9      	bne.n	800e4ac <_svfiprintf_r+0x54>
 800e4b8:	ebba 0b04 	subs.w	fp, sl, r4
 800e4bc:	d00b      	beq.n	800e4d6 <_svfiprintf_r+0x7e>
 800e4be:	465b      	mov	r3, fp
 800e4c0:	4622      	mov	r2, r4
 800e4c2:	4629      	mov	r1, r5
 800e4c4:	4638      	mov	r0, r7
 800e4c6:	f7ff ff6b 	bl	800e3a0 <__ssputs_r>
 800e4ca:	3001      	adds	r0, #1
 800e4cc:	f000 80a7 	beq.w	800e61e <_svfiprintf_r+0x1c6>
 800e4d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4d2:	445a      	add	r2, fp
 800e4d4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e4d6:	f89a 3000 	ldrb.w	r3, [sl]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	f000 809f 	beq.w	800e61e <_svfiprintf_r+0x1c6>
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	f04f 32ff 	mov.w	r2, #4294967295
 800e4e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4ea:	f10a 0a01 	add.w	sl, sl, #1
 800e4ee:	9304      	str	r3, [sp, #16]
 800e4f0:	9307      	str	r3, [sp, #28]
 800e4f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4f6:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4f8:	4654      	mov	r4, sl
 800e4fa:	2205      	movs	r2, #5
 800e4fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e500:	484e      	ldr	r0, [pc, #312]	@ (800e63c <_svfiprintf_r+0x1e4>)
 800e502:	f7f1 fe75 	bl	80001f0 <memchr>
 800e506:	9a04      	ldr	r2, [sp, #16]
 800e508:	b9d8      	cbnz	r0, 800e542 <_svfiprintf_r+0xea>
 800e50a:	06d0      	lsls	r0, r2, #27
 800e50c:	bf44      	itt	mi
 800e50e:	2320      	movmi	r3, #32
 800e510:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e514:	0711      	lsls	r1, r2, #28
 800e516:	bf44      	itt	mi
 800e518:	232b      	movmi	r3, #43	@ 0x2b
 800e51a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e51e:	f89a 3000 	ldrb.w	r3, [sl]
 800e522:	2b2a      	cmp	r3, #42	@ 0x2a
 800e524:	d015      	beq.n	800e552 <_svfiprintf_r+0xfa>
 800e526:	9a07      	ldr	r2, [sp, #28]
 800e528:	4654      	mov	r4, sl
 800e52a:	2000      	movs	r0, #0
 800e52c:	f04f 0c0a 	mov.w	ip, #10
 800e530:	4621      	mov	r1, r4
 800e532:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e536:	3b30      	subs	r3, #48	@ 0x30
 800e538:	2b09      	cmp	r3, #9
 800e53a:	d94b      	bls.n	800e5d4 <_svfiprintf_r+0x17c>
 800e53c:	b1b0      	cbz	r0, 800e56c <_svfiprintf_r+0x114>
 800e53e:	9207      	str	r2, [sp, #28]
 800e540:	e014      	b.n	800e56c <_svfiprintf_r+0x114>
 800e542:	eba0 0308 	sub.w	r3, r0, r8
 800e546:	fa09 f303 	lsl.w	r3, r9, r3
 800e54a:	4313      	orrs	r3, r2
 800e54c:	9304      	str	r3, [sp, #16]
 800e54e:	46a2      	mov	sl, r4
 800e550:	e7d2      	b.n	800e4f8 <_svfiprintf_r+0xa0>
 800e552:	9b03      	ldr	r3, [sp, #12]
 800e554:	1d19      	adds	r1, r3, #4
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	9103      	str	r1, [sp, #12]
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	bfbb      	ittet	lt
 800e55e:	425b      	neglt	r3, r3
 800e560:	f042 0202 	orrlt.w	r2, r2, #2
 800e564:	9307      	strge	r3, [sp, #28]
 800e566:	9307      	strlt	r3, [sp, #28]
 800e568:	bfb8      	it	lt
 800e56a:	9204      	strlt	r2, [sp, #16]
 800e56c:	7823      	ldrb	r3, [r4, #0]
 800e56e:	2b2e      	cmp	r3, #46	@ 0x2e
 800e570:	d10a      	bne.n	800e588 <_svfiprintf_r+0x130>
 800e572:	7863      	ldrb	r3, [r4, #1]
 800e574:	2b2a      	cmp	r3, #42	@ 0x2a
 800e576:	d132      	bne.n	800e5de <_svfiprintf_r+0x186>
 800e578:	9b03      	ldr	r3, [sp, #12]
 800e57a:	1d1a      	adds	r2, r3, #4
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	9203      	str	r2, [sp, #12]
 800e580:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e584:	3402      	adds	r4, #2
 800e586:	9305      	str	r3, [sp, #20]
 800e588:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e64c <_svfiprintf_r+0x1f4>
 800e58c:	7821      	ldrb	r1, [r4, #0]
 800e58e:	2203      	movs	r2, #3
 800e590:	4650      	mov	r0, sl
 800e592:	f7f1 fe2d 	bl	80001f0 <memchr>
 800e596:	b138      	cbz	r0, 800e5a8 <_svfiprintf_r+0x150>
 800e598:	9b04      	ldr	r3, [sp, #16]
 800e59a:	eba0 000a 	sub.w	r0, r0, sl
 800e59e:	2240      	movs	r2, #64	@ 0x40
 800e5a0:	4082      	lsls	r2, r0
 800e5a2:	4313      	orrs	r3, r2
 800e5a4:	3401      	adds	r4, #1
 800e5a6:	9304      	str	r3, [sp, #16]
 800e5a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5ac:	4824      	ldr	r0, [pc, #144]	@ (800e640 <_svfiprintf_r+0x1e8>)
 800e5ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e5b2:	2206      	movs	r2, #6
 800e5b4:	f7f1 fe1c 	bl	80001f0 <memchr>
 800e5b8:	2800      	cmp	r0, #0
 800e5ba:	d036      	beq.n	800e62a <_svfiprintf_r+0x1d2>
 800e5bc:	4b21      	ldr	r3, [pc, #132]	@ (800e644 <_svfiprintf_r+0x1ec>)
 800e5be:	bb1b      	cbnz	r3, 800e608 <_svfiprintf_r+0x1b0>
 800e5c0:	9b03      	ldr	r3, [sp, #12]
 800e5c2:	3307      	adds	r3, #7
 800e5c4:	f023 0307 	bic.w	r3, r3, #7
 800e5c8:	3308      	adds	r3, #8
 800e5ca:	9303      	str	r3, [sp, #12]
 800e5cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5ce:	4433      	add	r3, r6
 800e5d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5d2:	e76a      	b.n	800e4aa <_svfiprintf_r+0x52>
 800e5d4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e5d8:	460c      	mov	r4, r1
 800e5da:	2001      	movs	r0, #1
 800e5dc:	e7a8      	b.n	800e530 <_svfiprintf_r+0xd8>
 800e5de:	2300      	movs	r3, #0
 800e5e0:	3401      	adds	r4, #1
 800e5e2:	9305      	str	r3, [sp, #20]
 800e5e4:	4619      	mov	r1, r3
 800e5e6:	f04f 0c0a 	mov.w	ip, #10
 800e5ea:	4620      	mov	r0, r4
 800e5ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5f0:	3a30      	subs	r2, #48	@ 0x30
 800e5f2:	2a09      	cmp	r2, #9
 800e5f4:	d903      	bls.n	800e5fe <_svfiprintf_r+0x1a6>
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d0c6      	beq.n	800e588 <_svfiprintf_r+0x130>
 800e5fa:	9105      	str	r1, [sp, #20]
 800e5fc:	e7c4      	b.n	800e588 <_svfiprintf_r+0x130>
 800e5fe:	fb0c 2101 	mla	r1, ip, r1, r2
 800e602:	4604      	mov	r4, r0
 800e604:	2301      	movs	r3, #1
 800e606:	e7f0      	b.n	800e5ea <_svfiprintf_r+0x192>
 800e608:	ab03      	add	r3, sp, #12
 800e60a:	9300      	str	r3, [sp, #0]
 800e60c:	462a      	mov	r2, r5
 800e60e:	4b0e      	ldr	r3, [pc, #56]	@ (800e648 <_svfiprintf_r+0x1f0>)
 800e610:	a904      	add	r1, sp, #16
 800e612:	4638      	mov	r0, r7
 800e614:	f3af 8000 	nop.w
 800e618:	1c42      	adds	r2, r0, #1
 800e61a:	4606      	mov	r6, r0
 800e61c:	d1d6      	bne.n	800e5cc <_svfiprintf_r+0x174>
 800e61e:	89ab      	ldrh	r3, [r5, #12]
 800e620:	065b      	lsls	r3, r3, #25
 800e622:	f53f af2d 	bmi.w	800e480 <_svfiprintf_r+0x28>
 800e626:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e628:	e72c      	b.n	800e484 <_svfiprintf_r+0x2c>
 800e62a:	ab03      	add	r3, sp, #12
 800e62c:	9300      	str	r3, [sp, #0]
 800e62e:	462a      	mov	r2, r5
 800e630:	4b05      	ldr	r3, [pc, #20]	@ (800e648 <_svfiprintf_r+0x1f0>)
 800e632:	a904      	add	r1, sp, #16
 800e634:	4638      	mov	r0, r7
 800e636:	f000 f879 	bl	800e72c <_printf_i>
 800e63a:	e7ed      	b.n	800e618 <_svfiprintf_r+0x1c0>
 800e63c:	0800ed80 	.word	0x0800ed80
 800e640:	0800ed8a 	.word	0x0800ed8a
 800e644:	00000000 	.word	0x00000000
 800e648:	0800e3a1 	.word	0x0800e3a1
 800e64c:	0800ed86 	.word	0x0800ed86

0800e650 <_printf_common>:
 800e650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e654:	4616      	mov	r6, r2
 800e656:	4698      	mov	r8, r3
 800e658:	688a      	ldr	r2, [r1, #8]
 800e65a:	690b      	ldr	r3, [r1, #16]
 800e65c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e660:	4293      	cmp	r3, r2
 800e662:	bfb8      	it	lt
 800e664:	4613      	movlt	r3, r2
 800e666:	6033      	str	r3, [r6, #0]
 800e668:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e66c:	4607      	mov	r7, r0
 800e66e:	460c      	mov	r4, r1
 800e670:	b10a      	cbz	r2, 800e676 <_printf_common+0x26>
 800e672:	3301      	adds	r3, #1
 800e674:	6033      	str	r3, [r6, #0]
 800e676:	6823      	ldr	r3, [r4, #0]
 800e678:	0699      	lsls	r1, r3, #26
 800e67a:	bf42      	ittt	mi
 800e67c:	6833      	ldrmi	r3, [r6, #0]
 800e67e:	3302      	addmi	r3, #2
 800e680:	6033      	strmi	r3, [r6, #0]
 800e682:	6825      	ldr	r5, [r4, #0]
 800e684:	f015 0506 	ands.w	r5, r5, #6
 800e688:	d106      	bne.n	800e698 <_printf_common+0x48>
 800e68a:	f104 0a19 	add.w	sl, r4, #25
 800e68e:	68e3      	ldr	r3, [r4, #12]
 800e690:	6832      	ldr	r2, [r6, #0]
 800e692:	1a9b      	subs	r3, r3, r2
 800e694:	42ab      	cmp	r3, r5
 800e696:	dc26      	bgt.n	800e6e6 <_printf_common+0x96>
 800e698:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e69c:	6822      	ldr	r2, [r4, #0]
 800e69e:	3b00      	subs	r3, #0
 800e6a0:	bf18      	it	ne
 800e6a2:	2301      	movne	r3, #1
 800e6a4:	0692      	lsls	r2, r2, #26
 800e6a6:	d42b      	bmi.n	800e700 <_printf_common+0xb0>
 800e6a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e6ac:	4641      	mov	r1, r8
 800e6ae:	4638      	mov	r0, r7
 800e6b0:	47c8      	blx	r9
 800e6b2:	3001      	adds	r0, #1
 800e6b4:	d01e      	beq.n	800e6f4 <_printf_common+0xa4>
 800e6b6:	6823      	ldr	r3, [r4, #0]
 800e6b8:	6922      	ldr	r2, [r4, #16]
 800e6ba:	f003 0306 	and.w	r3, r3, #6
 800e6be:	2b04      	cmp	r3, #4
 800e6c0:	bf02      	ittt	eq
 800e6c2:	68e5      	ldreq	r5, [r4, #12]
 800e6c4:	6833      	ldreq	r3, [r6, #0]
 800e6c6:	1aed      	subeq	r5, r5, r3
 800e6c8:	68a3      	ldr	r3, [r4, #8]
 800e6ca:	bf0c      	ite	eq
 800e6cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e6d0:	2500      	movne	r5, #0
 800e6d2:	4293      	cmp	r3, r2
 800e6d4:	bfc4      	itt	gt
 800e6d6:	1a9b      	subgt	r3, r3, r2
 800e6d8:	18ed      	addgt	r5, r5, r3
 800e6da:	2600      	movs	r6, #0
 800e6dc:	341a      	adds	r4, #26
 800e6de:	42b5      	cmp	r5, r6
 800e6e0:	d11a      	bne.n	800e718 <_printf_common+0xc8>
 800e6e2:	2000      	movs	r0, #0
 800e6e4:	e008      	b.n	800e6f8 <_printf_common+0xa8>
 800e6e6:	2301      	movs	r3, #1
 800e6e8:	4652      	mov	r2, sl
 800e6ea:	4641      	mov	r1, r8
 800e6ec:	4638      	mov	r0, r7
 800e6ee:	47c8      	blx	r9
 800e6f0:	3001      	adds	r0, #1
 800e6f2:	d103      	bne.n	800e6fc <_printf_common+0xac>
 800e6f4:	f04f 30ff 	mov.w	r0, #4294967295
 800e6f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6fc:	3501      	adds	r5, #1
 800e6fe:	e7c6      	b.n	800e68e <_printf_common+0x3e>
 800e700:	18e1      	adds	r1, r4, r3
 800e702:	1c5a      	adds	r2, r3, #1
 800e704:	2030      	movs	r0, #48	@ 0x30
 800e706:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e70a:	4422      	add	r2, r4
 800e70c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e710:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e714:	3302      	adds	r3, #2
 800e716:	e7c7      	b.n	800e6a8 <_printf_common+0x58>
 800e718:	2301      	movs	r3, #1
 800e71a:	4622      	mov	r2, r4
 800e71c:	4641      	mov	r1, r8
 800e71e:	4638      	mov	r0, r7
 800e720:	47c8      	blx	r9
 800e722:	3001      	adds	r0, #1
 800e724:	d0e6      	beq.n	800e6f4 <_printf_common+0xa4>
 800e726:	3601      	adds	r6, #1
 800e728:	e7d9      	b.n	800e6de <_printf_common+0x8e>
	...

0800e72c <_printf_i>:
 800e72c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e730:	7e0f      	ldrb	r7, [r1, #24]
 800e732:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e734:	2f78      	cmp	r7, #120	@ 0x78
 800e736:	4691      	mov	r9, r2
 800e738:	4680      	mov	r8, r0
 800e73a:	460c      	mov	r4, r1
 800e73c:	469a      	mov	sl, r3
 800e73e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e742:	d807      	bhi.n	800e754 <_printf_i+0x28>
 800e744:	2f62      	cmp	r7, #98	@ 0x62
 800e746:	d80a      	bhi.n	800e75e <_printf_i+0x32>
 800e748:	2f00      	cmp	r7, #0
 800e74a:	f000 80d1 	beq.w	800e8f0 <_printf_i+0x1c4>
 800e74e:	2f58      	cmp	r7, #88	@ 0x58
 800e750:	f000 80b8 	beq.w	800e8c4 <_printf_i+0x198>
 800e754:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e758:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e75c:	e03a      	b.n	800e7d4 <_printf_i+0xa8>
 800e75e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e762:	2b15      	cmp	r3, #21
 800e764:	d8f6      	bhi.n	800e754 <_printf_i+0x28>
 800e766:	a101      	add	r1, pc, #4	@ (adr r1, 800e76c <_printf_i+0x40>)
 800e768:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e76c:	0800e7c5 	.word	0x0800e7c5
 800e770:	0800e7d9 	.word	0x0800e7d9
 800e774:	0800e755 	.word	0x0800e755
 800e778:	0800e755 	.word	0x0800e755
 800e77c:	0800e755 	.word	0x0800e755
 800e780:	0800e755 	.word	0x0800e755
 800e784:	0800e7d9 	.word	0x0800e7d9
 800e788:	0800e755 	.word	0x0800e755
 800e78c:	0800e755 	.word	0x0800e755
 800e790:	0800e755 	.word	0x0800e755
 800e794:	0800e755 	.word	0x0800e755
 800e798:	0800e8d7 	.word	0x0800e8d7
 800e79c:	0800e803 	.word	0x0800e803
 800e7a0:	0800e891 	.word	0x0800e891
 800e7a4:	0800e755 	.word	0x0800e755
 800e7a8:	0800e755 	.word	0x0800e755
 800e7ac:	0800e8f9 	.word	0x0800e8f9
 800e7b0:	0800e755 	.word	0x0800e755
 800e7b4:	0800e803 	.word	0x0800e803
 800e7b8:	0800e755 	.word	0x0800e755
 800e7bc:	0800e755 	.word	0x0800e755
 800e7c0:	0800e899 	.word	0x0800e899
 800e7c4:	6833      	ldr	r3, [r6, #0]
 800e7c6:	1d1a      	adds	r2, r3, #4
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	6032      	str	r2, [r6, #0]
 800e7cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e7d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e7d4:	2301      	movs	r3, #1
 800e7d6:	e09c      	b.n	800e912 <_printf_i+0x1e6>
 800e7d8:	6833      	ldr	r3, [r6, #0]
 800e7da:	6820      	ldr	r0, [r4, #0]
 800e7dc:	1d19      	adds	r1, r3, #4
 800e7de:	6031      	str	r1, [r6, #0]
 800e7e0:	0606      	lsls	r6, r0, #24
 800e7e2:	d501      	bpl.n	800e7e8 <_printf_i+0xbc>
 800e7e4:	681d      	ldr	r5, [r3, #0]
 800e7e6:	e003      	b.n	800e7f0 <_printf_i+0xc4>
 800e7e8:	0645      	lsls	r5, r0, #25
 800e7ea:	d5fb      	bpl.n	800e7e4 <_printf_i+0xb8>
 800e7ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e7f0:	2d00      	cmp	r5, #0
 800e7f2:	da03      	bge.n	800e7fc <_printf_i+0xd0>
 800e7f4:	232d      	movs	r3, #45	@ 0x2d
 800e7f6:	426d      	negs	r5, r5
 800e7f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e7fc:	4858      	ldr	r0, [pc, #352]	@ (800e960 <_printf_i+0x234>)
 800e7fe:	230a      	movs	r3, #10
 800e800:	e011      	b.n	800e826 <_printf_i+0xfa>
 800e802:	6821      	ldr	r1, [r4, #0]
 800e804:	6833      	ldr	r3, [r6, #0]
 800e806:	0608      	lsls	r0, r1, #24
 800e808:	f853 5b04 	ldr.w	r5, [r3], #4
 800e80c:	d402      	bmi.n	800e814 <_printf_i+0xe8>
 800e80e:	0649      	lsls	r1, r1, #25
 800e810:	bf48      	it	mi
 800e812:	b2ad      	uxthmi	r5, r5
 800e814:	2f6f      	cmp	r7, #111	@ 0x6f
 800e816:	4852      	ldr	r0, [pc, #328]	@ (800e960 <_printf_i+0x234>)
 800e818:	6033      	str	r3, [r6, #0]
 800e81a:	bf14      	ite	ne
 800e81c:	230a      	movne	r3, #10
 800e81e:	2308      	moveq	r3, #8
 800e820:	2100      	movs	r1, #0
 800e822:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e826:	6866      	ldr	r6, [r4, #4]
 800e828:	60a6      	str	r6, [r4, #8]
 800e82a:	2e00      	cmp	r6, #0
 800e82c:	db05      	blt.n	800e83a <_printf_i+0x10e>
 800e82e:	6821      	ldr	r1, [r4, #0]
 800e830:	432e      	orrs	r6, r5
 800e832:	f021 0104 	bic.w	r1, r1, #4
 800e836:	6021      	str	r1, [r4, #0]
 800e838:	d04b      	beq.n	800e8d2 <_printf_i+0x1a6>
 800e83a:	4616      	mov	r6, r2
 800e83c:	fbb5 f1f3 	udiv	r1, r5, r3
 800e840:	fb03 5711 	mls	r7, r3, r1, r5
 800e844:	5dc7      	ldrb	r7, [r0, r7]
 800e846:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e84a:	462f      	mov	r7, r5
 800e84c:	42bb      	cmp	r3, r7
 800e84e:	460d      	mov	r5, r1
 800e850:	d9f4      	bls.n	800e83c <_printf_i+0x110>
 800e852:	2b08      	cmp	r3, #8
 800e854:	d10b      	bne.n	800e86e <_printf_i+0x142>
 800e856:	6823      	ldr	r3, [r4, #0]
 800e858:	07df      	lsls	r7, r3, #31
 800e85a:	d508      	bpl.n	800e86e <_printf_i+0x142>
 800e85c:	6923      	ldr	r3, [r4, #16]
 800e85e:	6861      	ldr	r1, [r4, #4]
 800e860:	4299      	cmp	r1, r3
 800e862:	bfde      	ittt	le
 800e864:	2330      	movle	r3, #48	@ 0x30
 800e866:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e86a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e86e:	1b92      	subs	r2, r2, r6
 800e870:	6122      	str	r2, [r4, #16]
 800e872:	f8cd a000 	str.w	sl, [sp]
 800e876:	464b      	mov	r3, r9
 800e878:	aa03      	add	r2, sp, #12
 800e87a:	4621      	mov	r1, r4
 800e87c:	4640      	mov	r0, r8
 800e87e:	f7ff fee7 	bl	800e650 <_printf_common>
 800e882:	3001      	adds	r0, #1
 800e884:	d14a      	bne.n	800e91c <_printf_i+0x1f0>
 800e886:	f04f 30ff 	mov.w	r0, #4294967295
 800e88a:	b004      	add	sp, #16
 800e88c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e890:	6823      	ldr	r3, [r4, #0]
 800e892:	f043 0320 	orr.w	r3, r3, #32
 800e896:	6023      	str	r3, [r4, #0]
 800e898:	4832      	ldr	r0, [pc, #200]	@ (800e964 <_printf_i+0x238>)
 800e89a:	2778      	movs	r7, #120	@ 0x78
 800e89c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e8a0:	6823      	ldr	r3, [r4, #0]
 800e8a2:	6831      	ldr	r1, [r6, #0]
 800e8a4:	061f      	lsls	r7, r3, #24
 800e8a6:	f851 5b04 	ldr.w	r5, [r1], #4
 800e8aa:	d402      	bmi.n	800e8b2 <_printf_i+0x186>
 800e8ac:	065f      	lsls	r7, r3, #25
 800e8ae:	bf48      	it	mi
 800e8b0:	b2ad      	uxthmi	r5, r5
 800e8b2:	6031      	str	r1, [r6, #0]
 800e8b4:	07d9      	lsls	r1, r3, #31
 800e8b6:	bf44      	itt	mi
 800e8b8:	f043 0320 	orrmi.w	r3, r3, #32
 800e8bc:	6023      	strmi	r3, [r4, #0]
 800e8be:	b11d      	cbz	r5, 800e8c8 <_printf_i+0x19c>
 800e8c0:	2310      	movs	r3, #16
 800e8c2:	e7ad      	b.n	800e820 <_printf_i+0xf4>
 800e8c4:	4826      	ldr	r0, [pc, #152]	@ (800e960 <_printf_i+0x234>)
 800e8c6:	e7e9      	b.n	800e89c <_printf_i+0x170>
 800e8c8:	6823      	ldr	r3, [r4, #0]
 800e8ca:	f023 0320 	bic.w	r3, r3, #32
 800e8ce:	6023      	str	r3, [r4, #0]
 800e8d0:	e7f6      	b.n	800e8c0 <_printf_i+0x194>
 800e8d2:	4616      	mov	r6, r2
 800e8d4:	e7bd      	b.n	800e852 <_printf_i+0x126>
 800e8d6:	6833      	ldr	r3, [r6, #0]
 800e8d8:	6825      	ldr	r5, [r4, #0]
 800e8da:	6961      	ldr	r1, [r4, #20]
 800e8dc:	1d18      	adds	r0, r3, #4
 800e8de:	6030      	str	r0, [r6, #0]
 800e8e0:	062e      	lsls	r6, r5, #24
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	d501      	bpl.n	800e8ea <_printf_i+0x1be>
 800e8e6:	6019      	str	r1, [r3, #0]
 800e8e8:	e002      	b.n	800e8f0 <_printf_i+0x1c4>
 800e8ea:	0668      	lsls	r0, r5, #25
 800e8ec:	d5fb      	bpl.n	800e8e6 <_printf_i+0x1ba>
 800e8ee:	8019      	strh	r1, [r3, #0]
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	6123      	str	r3, [r4, #16]
 800e8f4:	4616      	mov	r6, r2
 800e8f6:	e7bc      	b.n	800e872 <_printf_i+0x146>
 800e8f8:	6833      	ldr	r3, [r6, #0]
 800e8fa:	1d1a      	adds	r2, r3, #4
 800e8fc:	6032      	str	r2, [r6, #0]
 800e8fe:	681e      	ldr	r6, [r3, #0]
 800e900:	6862      	ldr	r2, [r4, #4]
 800e902:	2100      	movs	r1, #0
 800e904:	4630      	mov	r0, r6
 800e906:	f7f1 fc73 	bl	80001f0 <memchr>
 800e90a:	b108      	cbz	r0, 800e910 <_printf_i+0x1e4>
 800e90c:	1b80      	subs	r0, r0, r6
 800e90e:	6060      	str	r0, [r4, #4]
 800e910:	6863      	ldr	r3, [r4, #4]
 800e912:	6123      	str	r3, [r4, #16]
 800e914:	2300      	movs	r3, #0
 800e916:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e91a:	e7aa      	b.n	800e872 <_printf_i+0x146>
 800e91c:	6923      	ldr	r3, [r4, #16]
 800e91e:	4632      	mov	r2, r6
 800e920:	4649      	mov	r1, r9
 800e922:	4640      	mov	r0, r8
 800e924:	47d0      	blx	sl
 800e926:	3001      	adds	r0, #1
 800e928:	d0ad      	beq.n	800e886 <_printf_i+0x15a>
 800e92a:	6823      	ldr	r3, [r4, #0]
 800e92c:	079b      	lsls	r3, r3, #30
 800e92e:	d413      	bmi.n	800e958 <_printf_i+0x22c>
 800e930:	68e0      	ldr	r0, [r4, #12]
 800e932:	9b03      	ldr	r3, [sp, #12]
 800e934:	4298      	cmp	r0, r3
 800e936:	bfb8      	it	lt
 800e938:	4618      	movlt	r0, r3
 800e93a:	e7a6      	b.n	800e88a <_printf_i+0x15e>
 800e93c:	2301      	movs	r3, #1
 800e93e:	4632      	mov	r2, r6
 800e940:	4649      	mov	r1, r9
 800e942:	4640      	mov	r0, r8
 800e944:	47d0      	blx	sl
 800e946:	3001      	adds	r0, #1
 800e948:	d09d      	beq.n	800e886 <_printf_i+0x15a>
 800e94a:	3501      	adds	r5, #1
 800e94c:	68e3      	ldr	r3, [r4, #12]
 800e94e:	9903      	ldr	r1, [sp, #12]
 800e950:	1a5b      	subs	r3, r3, r1
 800e952:	42ab      	cmp	r3, r5
 800e954:	dcf2      	bgt.n	800e93c <_printf_i+0x210>
 800e956:	e7eb      	b.n	800e930 <_printf_i+0x204>
 800e958:	2500      	movs	r5, #0
 800e95a:	f104 0619 	add.w	r6, r4, #25
 800e95e:	e7f5      	b.n	800e94c <_printf_i+0x220>
 800e960:	0800ed91 	.word	0x0800ed91
 800e964:	0800eda2 	.word	0x0800eda2

0800e968 <_sbrk_r>:
 800e968:	b538      	push	{r3, r4, r5, lr}
 800e96a:	4d06      	ldr	r5, [pc, #24]	@ (800e984 <_sbrk_r+0x1c>)
 800e96c:	2300      	movs	r3, #0
 800e96e:	4604      	mov	r4, r0
 800e970:	4608      	mov	r0, r1
 800e972:	602b      	str	r3, [r5, #0]
 800e974:	f7f2 fc94 	bl	80012a0 <_sbrk>
 800e978:	1c43      	adds	r3, r0, #1
 800e97a:	d102      	bne.n	800e982 <_sbrk_r+0x1a>
 800e97c:	682b      	ldr	r3, [r5, #0]
 800e97e:	b103      	cbz	r3, 800e982 <_sbrk_r+0x1a>
 800e980:	6023      	str	r3, [r4, #0]
 800e982:	bd38      	pop	{r3, r4, r5, pc}
 800e984:	20011458 	.word	0x20011458

0800e988 <_realloc_r>:
 800e988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e98c:	4607      	mov	r7, r0
 800e98e:	4614      	mov	r4, r2
 800e990:	460d      	mov	r5, r1
 800e992:	b921      	cbnz	r1, 800e99e <_realloc_r+0x16>
 800e994:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e998:	4611      	mov	r1, r2
 800e99a:	f7ff bc75 	b.w	800e288 <_malloc_r>
 800e99e:	b92a      	cbnz	r2, 800e9ac <_realloc_r+0x24>
 800e9a0:	f7ff fc06 	bl	800e1b0 <_free_r>
 800e9a4:	4625      	mov	r5, r4
 800e9a6:	4628      	mov	r0, r5
 800e9a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9ac:	f000 f81a 	bl	800e9e4 <_malloc_usable_size_r>
 800e9b0:	4284      	cmp	r4, r0
 800e9b2:	4606      	mov	r6, r0
 800e9b4:	d802      	bhi.n	800e9bc <_realloc_r+0x34>
 800e9b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e9ba:	d8f4      	bhi.n	800e9a6 <_realloc_r+0x1e>
 800e9bc:	4621      	mov	r1, r4
 800e9be:	4638      	mov	r0, r7
 800e9c0:	f7ff fc62 	bl	800e288 <_malloc_r>
 800e9c4:	4680      	mov	r8, r0
 800e9c6:	b908      	cbnz	r0, 800e9cc <_realloc_r+0x44>
 800e9c8:	4645      	mov	r5, r8
 800e9ca:	e7ec      	b.n	800e9a6 <_realloc_r+0x1e>
 800e9cc:	42b4      	cmp	r4, r6
 800e9ce:	4622      	mov	r2, r4
 800e9d0:	4629      	mov	r1, r5
 800e9d2:	bf28      	it	cs
 800e9d4:	4632      	movcs	r2, r6
 800e9d6:	f7ff fbdd 	bl	800e194 <memcpy>
 800e9da:	4629      	mov	r1, r5
 800e9dc:	4638      	mov	r0, r7
 800e9de:	f7ff fbe7 	bl	800e1b0 <_free_r>
 800e9e2:	e7f1      	b.n	800e9c8 <_realloc_r+0x40>

0800e9e4 <_malloc_usable_size_r>:
 800e9e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e9e8:	1f18      	subs	r0, r3, #4
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	bfbc      	itt	lt
 800e9ee:	580b      	ldrlt	r3, [r1, r0]
 800e9f0:	18c0      	addlt	r0, r0, r3
 800e9f2:	4770      	bx	lr

0800e9f4 <_init>:
 800e9f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9f6:	bf00      	nop
 800e9f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9fa:	bc08      	pop	{r3}
 800e9fc:	469e      	mov	lr, r3
 800e9fe:	4770      	bx	lr

0800ea00 <_fini>:
 800ea00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea02:	bf00      	nop
 800ea04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea06:	bc08      	pop	{r3}
 800ea08:	469e      	mov	lr, r3
 800ea0a:	4770      	bx	lr
