
---------- Begin Simulation Statistics ----------
simSeconds                                   0.148640                       # Number of seconds simulated (Second)
simTicks                                 148639853691                       # Number of ticks simulated (Tick)
finalTick                                148639853691                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    371.25                       # Real time elapsed on the host (Second)
hostTickRate                                400381672                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2297244                       # Number of bytes of host memory used (Byte)
simInsts                                    137732301                       # Number of instructions simulated (Count)
simOps                                      240462150                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   371001                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     647717                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.demandHits::processor.cores.core.data     53904917                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcache.demandHits::total     53904917                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcache.overallHits::processor.cores.core.data     53904917                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcache.overallHits::total     53904917                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcache.demandMisses::processor.cores.core.data     14271409                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcache.demandMisses::total     14271409                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcache.overallMisses::processor.cores.core.data     14271409                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcache.overallMisses::total     14271409                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcache.demandMissLatency::processor.cores.core.data  73257255414                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMissLatency::total  73257255414                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMissLatency::processor.cores.core.data  73257255414                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMissLatency::total  73257255414                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandAccesses::processor.cores.core.data     68176326                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.demandAccesses::total     68176326                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.overallAccesses::processor.cores.core.data     68176326                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.overallAccesses::total     68176326                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.demandMissRate::processor.cores.core.data     0.209331                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandMissRate::total     0.209331                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMissRate::processor.cores.core.data     0.209331                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMissRate::total     0.209331                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandAvgMissLatency::processor.cores.core.data  5133.148059                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcache.demandAvgMissLatency::total  5133.148059                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMissLatency::processor.cores.core.data  5133.148059                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMissLatency::total  5133.148059                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcache.writebacks::writebacks       233952                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcache.writebacks::total       233952                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcache.demandMshrHits::processor.cores.core.data         3812                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcache.demandMshrHits::total         3812                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcache.overallMshrHits::processor.cores.core.data         3812                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcache.overallMshrHits::total         3812                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcache.demandMshrMisses::processor.cores.core.data     14267597                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcache.demandMshrMisses::total     14267597                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::cache_hierarchy.l1_dcache.prefetcher      1414157                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::processor.cores.core.data     14267597                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::total     15681754                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.demandMshrMissLatency::processor.cores.core.data  68429517318                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMshrMissLatency::total  68429517318                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  10330591179                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::processor.cores.core.data  68429517318                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::total  78760108497                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMshrMissRate::processor.cores.core.data     0.209275                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandMshrMissRate::total     0.209275                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::cache_hierarchy.l1_dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::processor.cores.core.data     0.209275                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::total     0.230018                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandAvgMshrMissLatency::processor.cores.core.data  4796.148736                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.demandAvgMshrMissLatency::total  4796.148736                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  7305.123249                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::processor.cores.core.data  4796.148736                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::total  5022.404286                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.replacements     15681694                       # number of replacements (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMisses::cache_hierarchy.l1_dcache.prefetcher      1414157                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMisses::total      1414157                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  10330591179                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissLatency::total  10330591179                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissRate::cache_hierarchy.l1_dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  7305.123249                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.HardPFReq.avgMshrMissLatency::total  7305.123249                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.hits::processor.cores.core.data            8                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.hits::total            8                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.misses::processor.cores.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missLatency::processor.cores.core.data       164502                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missLatency::total       164502                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.accesses::processor.cores.core.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missRate::processor.cores.core.data     0.333333                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missRate::total     0.333333                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMissLatency::processor.cores.core.data 41125.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMissLatency::total 41125.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMisses::processor.cores.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissLatency::processor.cores.core.data       330336                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissLatency::total       330336                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissRate::processor.cores.core.data     0.333333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissRate::total     0.333333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMshrMissLatency::processor.cores.core.data        82584                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMshrMissLatency::total        82584                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.hits::processor.cores.core.data           12                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.accesses::processor.cores.core.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.hits::processor.cores.core.data     37068801                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.hits::total     37068801                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.misses::processor.cores.core.data     14174908                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.misses::total     14174908                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.missLatency::processor.cores.core.data  72204172218                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.missLatency::total  72204172218                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.accesses::processor.cores.core.data     51243709                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.accesses::total     51243709                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.missRate::processor.cores.core.data     0.276618                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.missRate::total     0.276618                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.avgMissLatency::processor.cores.core.data  5093.801823                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.avgMissLatency::total  5093.801823                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.mshrHits::processor.cores.core.data         1570                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrHits::total         1570                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMisses::processor.cores.core.data     14173338                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMisses::total     14173338                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissLatency::processor.cores.core.data  67444084404                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissLatency::total  67444084404                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissRate::processor.cores.core.data     0.276587                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissRate::total     0.276587                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.avgMshrMissLatency::processor.cores.core.data  4758.518029                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.avgMshrMissLatency::total  4758.518029                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.hits::processor.cores.core.data     16836116                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.hits::total     16836116                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.misses::processor.cores.core.data        96501                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.misses::total        96501                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.missLatency::processor.cores.core.data   1053083196                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.missLatency::total   1053083196                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.accesses::processor.cores.core.data     16932617                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.WriteReq.accesses::total     16932617                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.WriteReq.missRate::processor.cores.core.data     0.005699                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.missRate::total     0.005699                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.avgMissLatency::processor.cores.core.data 10912.666149                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.avgMissLatency::total 10912.666149                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.mshrHits::processor.cores.core.data         2242                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrHits::total         2242                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMisses::processor.cores.core.data        94259                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMisses::total        94259                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissLatency::processor.cores.core.data    985432914                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissLatency::total    985432914                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissRate::processor.cores.core.data     0.005567                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissRate::total     0.005567                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.avgMshrMissLatency::processor.cores.core.data 10454.523324                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.avgMshrMissLatency::total 10454.523324                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.prefetcher.demandMshrMisses     14267597                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfIssued      3539438                       # number of hwpf issued (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUnused       874726                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUseful       535619                       # number of useful prefetch (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1_dcache.prefetcher.accuracy     0.151329                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1_dcache.prefetcher.coverage     0.036183                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInCache      2105560                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInMSHR        18259                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInWB         1462                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfLate      2125281                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfIdentified      3539438                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfSpanPage       239038                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUsefulSpanPage       164659                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1_dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.tags.tagsInUse    63.997779                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_dcache.tags.totalRefs     69586695                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcache.tags.sampledRefs     15681758                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcache.tags.avgRefs     4.437429                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_dcache.tags.warmupTick       138195                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_dcache.tags.occupancies::cache_hierarchy.l1_dcache.prefetcher     4.245831                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcache.tags.occupancies::processor.cores.core.data    59.751948                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::cache_hierarchy.l1_dcache.prefetcher     0.066341                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::processor.cores.core.data     0.933624                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::total     0.999965                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1024::0           44                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_dcache.tags.tagAccesses    152034458                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_dcache.tags.dataAccesses    152034458                       # Number of data accesses (Count)
board.cache_hierarchy.l1_dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.demandHits::processor.cores.core.inst    172225163                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icache.demandHits::total    172225163                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icache.overallHits::processor.cores.core.inst    172225163                       # number of overall hits (Count)
board.cache_hierarchy.l1_icache.overallHits::total    172225163                       # number of overall hits (Count)
board.cache_hierarchy.l1_icache.demandMisses::processor.cores.core.inst         4038                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icache.demandMisses::total         4038                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icache.overallMisses::processor.cores.core.inst         4038                       # number of overall misses (Count)
board.cache_hierarchy.l1_icache.overallMisses::total         4038                       # number of overall misses (Count)
board.cache_hierarchy.l1_icache.demandMissLatency::processor.cores.core.inst     80274978                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMissLatency::total     80274978                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMissLatency::processor.cores.core.inst     80274978                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMissLatency::total     80274978                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandAccesses::processor.cores.core.inst    172229201                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.demandAccesses::total    172229201                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.overallAccesses::processor.cores.core.inst    172229201                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.overallAccesses::total    172229201                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.demandMissRate::processor.cores.core.inst     0.000023                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.demandMissRate::total     0.000023                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMissRate::processor.cores.core.inst     0.000023                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMissRate::total     0.000023                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.demandAvgMissLatency::processor.cores.core.inst 19879.885587                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icache.demandAvgMissLatency::total 19879.885587                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMissLatency::processor.cores.core.inst 19879.885587                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMissLatency::total 19879.885587                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icache.demandMshrMisses::processor.cores.core.inst         4038                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icache.demandMshrMisses::total         4038                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icache.overallMshrMisses::processor.cores.core.inst         4038                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icache.overallMshrMisses::total         4038                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icache.demandMshrMissLatency::processor.cores.core.inst     78930324                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMshrMissLatency::total     78930324                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMshrMissLatency::processor.cores.core.inst     78930324                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMshrMissLatency::total     78930324                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMshrMissRate::processor.cores.core.inst     0.000023                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.demandMshrMissRate::total     0.000023                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMshrMissRate::processor.cores.core.inst     0.000023                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMshrMissRate::total     0.000023                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.demandAvgMshrMissLatency::processor.cores.core.inst 19546.885587                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.demandAvgMshrMissLatency::total 19546.885587                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMshrMissLatency::processor.cores.core.inst 19546.885587                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMshrMissLatency::total 19546.885587                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.replacements         3974                       # number of replacements (Count)
board.cache_hierarchy.l1_icache.ReadReq.hits::processor.cores.core.inst    172225163                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icache.ReadReq.hits::total    172225163                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icache.ReadReq.misses::processor.cores.core.inst         4038                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.misses::total         4038                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.missLatency::processor.cores.core.inst     80274978                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.missLatency::total     80274978                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.accesses::processor.cores.core.inst    172229201                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icache.ReadReq.accesses::total    172229201                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icache.ReadReq.missRate::processor.cores.core.inst     0.000023                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.missRate::total     0.000023                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.avgMissLatency::processor.cores.core.inst 19879.885587                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.avgMissLatency::total 19879.885587                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.mshrMisses::processor.cores.core.inst         4038                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.mshrMisses::total         4038                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissLatency::processor.cores.core.inst     78930324                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissLatency::total     78930324                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissRate::processor.cores.core.inst     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.avgMshrMissLatency::processor.cores.core.inst 19546.885587                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.avgMshrMissLatency::total 19546.885587                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.prefetcher.demandMshrMisses         4038                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1_icache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1_icache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1_icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.tags.tagsInUse    63.997957                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_icache.tags.totalRefs    172229201                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_icache.tags.sampledRefs         4038                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_icache.tags.avgRefs 42652.105250                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_icache.tags.warmupTick        73260                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_icache.tags.occupancies::processor.cores.core.inst    63.997957                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_icache.tags.avgOccs::processor.cores.core.inst     0.999968                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icache.tags.avgOccs::total     0.999968                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::0           53                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_icache.tags.tagAccesses    344462440                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_icache.tags.dataAccesses    344462440                       # Number of data accesses (Count)
board.cache_hierarchy.l1_icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.demandHits::cache_hierarchy.l1_dcache.prefetcher      1375153                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.inst         2865                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.data     14186097                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::total     15564115                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.overallHits::cache_hierarchy.l1_dcache.prefetcher      1375153                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.inst         2865                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.data     14186097                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::total     15564115                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.demandMisses::cache_hierarchy.l1_dcache.prefetcher        39004                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.inst         1173                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.data        81504                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::total       121681                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::cache_hierarchy.l1_dcache.prefetcher        39004                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.inst         1173                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.data        81504                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::total       121681                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.demandMissLatency::cache_hierarchy.l1_dcache.prefetcher   3059863810                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.inst     65716884                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.data   6252034041                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::total   9377614735                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::cache_hierarchy.l1_dcache.prefetcher   3059863810                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.inst     65716884                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.data   6252034041                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::total   9377614735                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandAccesses::cache_hierarchy.l1_dcache.prefetcher      1414157                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.inst         4038                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.data     14267601                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::total     15685796                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::cache_hierarchy.l1_dcache.prefetcher      1414157                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.inst         4038                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.data     14267601                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::total     15685796                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandMissRate::cache_hierarchy.l1_dcache.prefetcher     0.027581                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.inst     0.290490                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.data     0.005713                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::total     0.007757                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::cache_hierarchy.l1_dcache.prefetcher     0.027581                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.inst     0.290490                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.data     0.005713                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::total     0.007757                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMissLatency::cache_hierarchy.l1_dcache.prefetcher 78450.000256                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.inst 56024.624041                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.data 76708.309298                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::total 77067.206343                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::cache_hierarchy.l1_dcache.prefetcher 78450.000256                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.inst 56024.624041                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.data 76708.309298                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::total 77067.206343                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.writebacks::writebacks        17794                       # number of writebacks (Count)
board.cache_hierarchy.l2_cache.writebacks::total        17794                       # number of writebacks (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::cache_hierarchy.l1_dcache.prefetcher         9107                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::processor.cores.core.data           17                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::total         9124                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::cache_hierarchy.l1_dcache.prefetcher         9107                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::processor.cores.core.data           17                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::total         9124                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::cache_hierarchy.l1_dcache.prefetcher        29897                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.inst         1173                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.data        81487                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::total       112557                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l1_dcache.prefetcher        29897                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l2_cache.prefetcher        31976                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.inst         1173                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.data        81487                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::total       144533                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher   2316875723                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.inst     61810794                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.data   5979744603                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::total   8358431120                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher   2316875723                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l2_cache.prefetcher   2543549316                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.inst     61810794                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.data   5979744603                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::total  10901980436                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.021141                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.inst     0.290490                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.data     0.005711                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::total     0.007176                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.021141                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.inst     0.290490                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.data     0.005711                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::total     0.009214                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 77495.257819                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.inst 52694.624041                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.data 73382.804656                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::total 74259.540677                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 77495.257819                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 79545.575306                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.inst 52694.624041                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.data 73382.804656                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::total 75429.005390                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.replacements       139211                       # number of replacements (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMisses::writebacks        66910                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMisses::total        66910                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.l2_cache.prefetcher        31976                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::total        31976                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2_cache.prefetcher   2543549316                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::total   2543549316                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 79545.575306                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::total 79545.575306                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.hits::processor.cores.core.data        92754                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.hits::total        92754                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::processor.cores.core.data         1509                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::total         1509                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::processor.cores.core.data    130268268                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::total    130268268                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::processor.cores.core.data        94263                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::total        94263                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::processor.cores.core.data     0.016008                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::total     0.016008                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::processor.cores.core.data 86327.546720                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::total 86327.546720                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::processor.cores.core.data         1509                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::total         1509                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::processor.cores.core.data    125243298                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::total    125243298                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::processor.cores.core.data     0.016008                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::total     0.016008                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 82997.546720                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::total 82997.546720                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::cache_hierarchy.l1_dcache.prefetcher      1375153                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.inst         2865                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.data     14093343                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::total     15471361                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::cache_hierarchy.l1_dcache.prefetcher        39004                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.inst         1173                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.data        79995                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::total       120172                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.l1_dcache.prefetcher   3059863810                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.inst     65716884                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.data   6121765773                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::total   9247346467                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::cache_hierarchy.l1_dcache.prefetcher      1414157                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.inst         4038                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.data     14173338                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::total     15591533                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::cache_hierarchy.l1_dcache.prefetcher     0.027581                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.inst     0.290490                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.data     0.005644                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::total     0.007708                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1_dcache.prefetcher 78450.000256                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 56024.624041                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.data 76526.855091                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::total 76950.924234                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.l1_dcache.prefetcher         9107                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::processor.cores.core.data           17                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::total         9124                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1_dcache.prefetcher        29897                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.inst         1173                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.data        79978                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::total       111048                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1_dcache.prefetcher   2316875723                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst     61810794                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.data   5854501305                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::total   8233187822                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.021141                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.290490                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.005643                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::total     0.007122                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 77495.257819                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 52694.624041                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 73201.396697                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::total 74140.802374                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.WritebackDirty.hits::writebacks       233952                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.hits::total       233952                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::writebacks       233952                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::total       233952                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.prefetcher.demandMshrMisses       112557                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIssued        97336                       # number of hwpf issued (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUnused         6328                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUseful        14796                       # number of useful prefetch (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2_cache.prefetcher.accuracy     0.152010                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.coverage     0.116181                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInCache        42963                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInMSHR        22262                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInWB          135                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfLate        65360                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIdentified       117685                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfBufferHit        12207                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedDemand         5090                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfSpanPage        70851                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulSpanPage         4209                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.tags.tagsInUse  4090.568200                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2_cache.tags.totalRefs     31325683                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.sampledRefs       143307                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.avgRefs   218.591437                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2_cache.tags.warmupTick        69597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2_cache.tags.occupancies::writebacks     0.290807                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l1_dcache.prefetcher   202.493904                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l2_cache.prefetcher  2421.842662                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.inst     1.571181                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.data  1464.369645                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::writebacks     0.000071                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l1_dcache.prefetcher     0.049437                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l2_cache.prefetcher     0.591270                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.inst     0.000384                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.data     0.357512                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::total     0.998674                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1022         2269                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1024         1827                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::1          107                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::2          124                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::3           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::4         1996                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::0          147                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::1          298                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::2          236                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::3          773                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::4          373                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1022     0.553955                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1024     0.446045                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.tagAccesses     31514771                       # Number of tag accesses (Count)
board.cache_hierarchy.l2_cache.tags.dataAccesses     31514771                       # Number of data accesses (Count)
board.cache_hierarchy.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_xbar.transDist::ReadResp     15591533                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::WritebackDirty       251746                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::CleanEvict     15573133                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::HardPFReq        44965                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadExReq        94263                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadExResp        94263                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadSharedReq     15591533                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.pktCount_board.cache_hierarchy.l1_dcache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port     47045210                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktCount_board.cache_hierarchy.l1_icache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port        12050                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktCount::total     47057260                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktSize_board.cache_hierarchy.l1_dcache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port   1018605440                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.pktSize_board.cache_hierarchy.l1_icache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port       258432                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.pktSize::total   1018863872                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.snoops           184176                       # Total snoops (Count)
board.cache_hierarchy.l2_xbar.snoopTraffic      1138816                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2_xbar.snoopFanout::samples     15869972                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::mean     0.004364                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::stdev     0.065913                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::0     15800722     99.56%     99.56% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::1        69250      0.44%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::total     15869972                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_xbar.reqLayer0.occupancy  10687220402                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.respLayer0.occupancy  15666076242                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.respLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.respLayer1.occupancy      4033962                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.snoop_filter.totRequests     31371464                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitSingleRequests     15685668                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.totSnoops        69250                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitSingleSnoops        69250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp       141304                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty        17794                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict       120913                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         1509                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         1509                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq       141304                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2_cache.mem_side_port::board.memory.mem_ctrl.port       424333                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2_cache.mem_side_port::total       424333                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total       424333                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2_cache.mem_side_port::board.memory.mem_ctrl.port     10278848                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2_cache.mem_side_port::total     10278848                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total     10278848                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples       142813                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0       142813    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total       142813                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy    104222272                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy    106965660                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests       281520                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests       138710                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples     17728.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1_dcache.prefetcher::samples     29934.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2_cache.prefetcher::samples     29975.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples      1173.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples     81264.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.042223541392                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds         1056                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds         1056                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState         310869                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState         16770                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                 142813                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                 17794                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts               142813                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts               17794                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ               467                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts               66                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.65                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 24.46                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6           142813                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6           17794                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             102774                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1              13804                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2               8349                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3               5643                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4               3470                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5               2087                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6               1779                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7               1398                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8               1049                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                521                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10               437                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11               371                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12               285                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13               199                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14               111                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                49                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                13                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15               217                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16               221                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17               418                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18               475                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19               570                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20               620                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21               692                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22               761                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23               854                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24               954                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25              1027                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26              1082                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27              1121                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28              1172                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29              1759                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30              1280                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31              1442                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32              2012                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33               313                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34               238                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35               207                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                88                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                82                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                61                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 3                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples         1056                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean   134.769886                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    23.280156                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev  1337.894174                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-1023         1041     98.58%     98.58% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-2047            6      0.57%     99.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2048-3071            3      0.28%     99.43% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::3072-4095            1      0.09%     99.53% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::8192-9215            1      0.09%     99.62% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::11264-12287            1      0.09%     99.72% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::17408-18431            1      0.09%     99.81% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::24576-25599            1      0.09%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::25600-26623            1      0.09%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total         1056                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples         1056                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.764205                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.687489                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     1.750365                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16          810     76.70%     76.70% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17           13      1.23%     77.94% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18          141     13.35%     91.29% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19           17      1.61%     92.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20           11      1.04%     93.94% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::21           24      2.27%     96.21% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::22           22      2.08%     98.30% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::23            3      0.28%     98.58% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::24            3      0.28%     98.86% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::25            4      0.38%     99.24% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::26            6      0.57%     99.81% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::28            2      0.19%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total         1056                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ              29888                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys            9140032                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys         1138816                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         61491126.18881312                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         7661579.12377543                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             148639841703                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                925487.94                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1_dcache.prefetcher      1915776                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2_cache.prefetcher      1918400                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst        75072                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data      5200896                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks      1132992                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1_dcache.prefetcher 12888710.210806662217                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2_cache.prefetcher 12906363.618925960734                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 505059.700583824888                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 34989916.034308567643                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 7622397.169169183820                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1_dcache.prefetcher        30009                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2_cache.prefetcher        30144                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst         1173                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data        81487                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks        17794                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1_dcache.prefetcher   1501163128                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2_cache.prefetcher   1828653540                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst     29932745                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data   3777239511                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 3444537867390                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1_dcache.prefetcher     50023.76                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2_cache.prefetcher     60663.93                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     25518.11                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     46353.89                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks 193578614.55                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1_dcache.prefetcher      1920576                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2_cache.prefetcher      1929216                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst        75072                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data      5215168                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total      9140032                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst        75072                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        75072                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks      1138816                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total      1138816                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1_dcache.prefetcher        30009                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2_cache.prefetcher        30144                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst         1173                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data        81487                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total       142813                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks        17794                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total        17794                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1_dcache.prefetcher     12921003                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2_cache.prefetcher     12979130                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst       505060                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data     35085933                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     61491126                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst       505060                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total       505060                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks      7661579                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total      7661579                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks      7661579                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1_dcache.prefetcher     12921003                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2_cache.prefetcher     12979130                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst       505060                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data     35085933                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     69152705                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts          142346                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts          17703                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0         3262                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1         2854                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2         3464                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3         3427                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4         3129                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5         3770                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6         3474                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7         3292                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8         3527                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9         2805                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10         3552                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11         3618                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        20419                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        74696                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14         3936                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15         3121                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0         1024                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1         1078                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2         1039                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3         1006                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4         1062                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5         1081                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6         1087                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7         1059                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8          978                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9         1100                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10         1048                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11         1124                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12         1301                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13         1268                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14         1241                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15         1207                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat         4468001424                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat        711730000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat    7136988924                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           31388.32                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      50138.32                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits          53192                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits         14929                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        37.37                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        84.33                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples        91927                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   111.426153                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean    83.577246                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   145.356281                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127        72377     78.73%     78.73% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255        11488     12.50%     91.23% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383         4104      4.46%     95.69% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511         1087      1.18%     96.88% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639          905      0.98%     97.86% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767          296      0.32%     98.18% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895          223      0.24%     98.43% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023          257      0.28%     98.71% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         1190      1.29%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total        91927                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead      9110144                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten      1132992                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          61.290050                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW           7.622397                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.54                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.48                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.06                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          42.56                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy    100923900                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy     53638530                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy    190438080                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy     44035920                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 11733477600.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy   7618669020                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  50661982560                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  70403165610                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   473.649320                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 131582191022                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   4963400000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  12094262669                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy    555442020                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy    295224435                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy    825912360                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy     48373740                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 11733477600.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  19377532470                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  40759781760                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  73595744385                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   495.127939                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 105128260762                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   4963400000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  38548192929                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles        446365927                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               3.240816                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               0.308564                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.commitStats0.numInsts    137732555                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps    240462444                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     3.240816                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     0.308564                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts       281462                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts    239951451                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts     51243768                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts     16932834                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass       267838      0.11%      0.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu    155130356     64.51%     64.62% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult     16777904      6.98%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv         1407      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd         2169      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd        98698      0.04%     71.64% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.64% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu         2380      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt          896      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc         3994      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift          200      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead     51241252     21.31%     92.96% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite     16862394      7.01%     99.97% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead         2516      0.00%     99.97% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite        70440      0.03%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total    240462444                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl     17446211                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl     17438882                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl         7291                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl     17428209                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl        17964                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall         5458                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn         5453                       # Class of control type instructions committed (Count)
board.processor.cores.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores.core.exec_context.thread_0.numCallsReturns        10911                       # Number of times a function call or return occured (Count)
board.processor.cores.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores.core.exec_context.thread_0.numIdleCycles     0.003003                       # Number of idle cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.numBusyCycles 446365926.996997                       # Number of busy cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
board.processor.cores.core.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
board.processor.cores.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts     68176602                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numFpAluAccesses       281462                       # Number of float alu accesses (Count)
board.processor.cores.core.executeStats0.numFpRegReads       579894                       # Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites       209783                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntAluAccesses    239951451                       # Number of integer alu accesses (Count)
board.processor.cores.core.executeStats0.numIntRegReads    375156965                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites    188213288                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs     68176602                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads    103014261                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetchStats0.numInsts    137732555                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps    240462444                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     0.308564                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches     17446211                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.039085                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores.core.mmu.dtb.rdAccesses     51243771                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrAccesses     16932835                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.dtb.rdMisses         3492                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrMisses          619                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.itb.wrAccesses    172229235                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.itb.wrMisses          167                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON 148639853691                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls           38                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
