/****************************************************************************
 * arch/arm/src/stm32h5/stm32_capture.c
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/config.h>
#include <nuttx/arch.h>
#include <nuttx/irq.h>

#include <sys/types.h>
#include <stdint.h>
#include <stdbool.h>
#include <assert.h>
#include <errno.h>
#include <nuttx/debug.h>

#include <arch/board/board.h>

#include "chip.h"
#include "arm_internal.h"
#include "stm32.h"
#include "stm32_gpio.h"
#include "stm32_capture.h"

/****************************************************************************
 * Pre-processor Definitions
 ****************************************************************************/

/* This module only compiles if there are enabled timers that are not
 * intended for some other purpose.
 */

#if defined(CONFIG_STM32_TIMX_CAP)

/* Check if we have any advanced timers */

#if defined(CONFIG_STM32_TIM1_CAP) || defined(CONFIG_STM32_TIM8_CAP)
#  define USE_ADVANCED_TIM 1
#endif

/* Bits of the SR register that can be reported by the capture driver, and
 * the bits of the DIER register that enable them.  The STM32_CAP_FLAG_*
 * values are the SR bit positions and the update and capture/compare
 * interrupt enable bits in DIER sit at the same positions as their flags.
 */

#define CAP_SR_IRQ_MASK     (GTIM_SR_UIF | GTIM_SR_CC1IF | GTIM_SR_CC2IF | \
                             GTIM_SR_CC3IF | GTIM_SR_CC4IF)
#define CAP_SR_OF_MASK      (GTIM_SR_CC1OF | GTIM_SR_CC2OF | \
                             GTIM_SR_CC3OF | GTIM_SR_CC4OF)

/* SMCR register bits TS[4:3], extending the trigger selection (not covered
 * by the GTIM_SMCR_* definitions).
 */

#define CAP_SMCR_TS43_MASK  (3 << 20)

/****************************************************************************
 * Private Types
 ****************************************************************************/

/* TIM Device Structure */

struct stm32_cap_priv_s
{
  const struct stm32_cap_ops_s *ops;
  const uint32_t base;      /* TIMn base address */
  const int irq;            /* irq vector */
#ifdef USE_ADVANCED_TIM
  const int irq_of;         /* irq timer overflow is different in advanced
                             * timers, zero if the timer has a single irq */
#endif
};

/****************************************************************************
 * Private Functions
 ****************************************************************************/

/* Get a 16-bit register value by offset */

static inline
uint16_t stm32_getreg16(const struct stm32_cap_priv_s *priv,
                        uint8_t offset)
{
  return getreg16(priv->base + offset);
}

/* Put a 16-bit register value by offset */

static inline void stm32_putreg16(const struct stm32_cap_priv_s *priv,
                                  uint8_t offset, uint16_t value)
{
  putreg16(value, priv->base + offset);
}

/* Modify a 16-bit register value by offset */

static inline void stm32_modifyreg16(const struct stm32_cap_priv_s *priv,
                                     uint8_t offset, uint16_t clearbits,
                                     uint16_t setbits)
{
  modifyreg16(priv->base + offset, clearbits, setbits);
}

/* Get a 32-bit register value by offset.  This applies to the 32-bit
 * registers (CNT, ARR, CCR1-4) in the 32-bit timers TIM2 and TIM5.
 */

static inline
uint32_t stm32_getreg32(const struct stm32_cap_priv_s *priv,
                        uint8_t offset)
{
  return getreg32(priv->base + offset);
}

/* Put a 32-bit register value by offset */

static inline void stm32_putreg32(const struct stm32_cap_priv_s *priv,
                                  uint8_t offset, uint32_t value)
{
  putreg32(value, priv->base + offset);
}

/* Modify a 32-bit register value by offset */

static inline void stm32_modifyreg32(const struct stm32_cap_priv_s *priv,
                                     uint8_t offset, uint32_t clearbits,
                                     uint32_t setbits)
{
  modifyreg32(priv->base + offset, clearbits, setbits);
}

/****************************************************************************
 * gpio Functions
 ****************************************************************************/

static inline
uint32_t stm32_cap_gpio(const struct stm32_cap_priv_s *priv, int channel)
{
  switch (priv->base)
    {
#ifdef CONFIG_STM32_TIM1_CAP
      case STM32_TIM1_BASE:
        switch (channel)
          {
#ifdef GPIO_TIM1_CH1IN
            case 1:
              return GPIO_TIM1_CH1IN;
#endif
#ifdef GPIO_TIM1_CH2IN
            case 2:
              return GPIO_TIM1_CH2IN;
#endif
#ifdef GPIO_TIM1_CH3IN
            case 3:
              return GPIO_TIM1_CH3IN;
#endif
#ifdef GPIO_TIM1_CH4IN
            case 4:
              return GPIO_TIM1_CH4IN;
#endif
          }
        break;
#endif

#ifdef CONFIG_STM32_TIM2_CAP
      case STM32_TIM2_BASE:
        switch (channel)
          {
#ifdef GPIO_TIM2_CH1IN
            case 1:
              return GPIO_TIM2_CH1IN;
#endif
#ifdef GPIO_TIM2_CH2IN
            case 2:
              return GPIO_TIM2_CH2IN;
#endif
#ifdef GPIO_TIM2_CH3IN
            case 3:
              return GPIO_TIM2_CH3IN;
#endif
#ifdef GPIO_TIM2_CH4IN
            case 4:
              return GPIO_TIM2_CH4IN;
#endif
          }
        break;
#endif

#ifdef CONFIG_STM32_TIM3_CAP
      case STM32_TIM3_BASE:
        switch (channel)
          {
#ifdef GPIO_TIM3_CH1IN
            case 1:
              return GPIO_TIM3_CH1IN;
#endif
#ifdef GPIO_TIM3_CH2IN
            case 2:
              return GPIO_TIM3_CH2IN;
#endif
#ifdef GPIO_TIM3_CH3IN
            case 3:
              return GPIO_TIM3_CH3IN;
#endif
#ifdef GPIO_TIM3_CH4IN
            case 4:
              return GPIO_TIM3_CH4IN;
#endif
          }
        break;
#endif

#ifdef CONFIG_STM32_TIM4_CAP
      case STM32_TIM4_BASE:
        switch (channel)
          {
#ifdef GPIO_TIM4_CH1IN
            case 1:
              return GPIO_TIM4_CH1IN;
#endif
#ifdef GPIO_TIM4_CH2IN
            case 2:
              return GPIO_TIM4_CH2IN;
#endif
#ifdef GPIO_TIM4_CH3IN
            case 3:
              return GPIO_TIM4_CH3IN;
#endif
#ifdef GPIO_TIM4_CH4IN
            case 4:
              return GPIO_TIM4_CH4IN;
#endif
          }
        break;
#endif

#ifdef CONFIG_STM32_TIM5_CAP
      case STM32_TIM5_BASE:
        switch (channel)
          {
#ifdef GPIO_TIM5_CH1IN
            case 1:
              return GPIO_TIM5_CH1IN;
#endif
#ifdef GPIO_TIM5_CH2IN
            case 2:
              return GPIO_TIM5_CH2IN;
#endif
#ifdef GPIO_TIM5_CH3IN
            case 3:
              return GPIO_TIM5_CH3IN;
#endif
#ifdef GPIO_TIM5_CH4IN
            case 4:
              return GPIO_TIM5_CH4IN;
#endif
          }
        break;
#endif

#ifdef CONFIG_STM32_TIM8_CAP
      case STM32_TIM8_BASE:
        switch (channel)
          {
#ifdef GPIO_TIM8_CH1IN
            case 1:
              return GPIO_TIM8_CH1IN;
#endif
#ifdef GPIO_TIM8_CH2IN
            case 2:
              return GPIO_TIM8_CH2IN;
#endif
#ifdef GPIO_TIM8_CH3IN
            case 3:
              return GPIO_TIM8_CH3IN;
#endif
#ifdef GPIO_TIM8_CH4IN
            case 4:
              return GPIO_TIM8_CH4IN;
#endif
          }
        break;
#endif

#ifdef CONFIG_STM32_TIM12_CAP
      case STM32_TIM12_BASE:
        switch (channel)
          {
#ifdef GPIO_TIM12_CH1IN
            case 1:
              return GPIO_TIM12_CH1IN;
#endif
#ifdef GPIO_TIM12_CH2IN
            case 2:
              return GPIO_TIM12_CH2IN;
#endif
          }
        break;
#endif

#ifdef CONFIG_STM32_TIM15_CAP
      case STM32_TIM15_BASE:
        switch (channel)
          {
#ifdef GPIO_TIM15_CH1IN
            case 1:
              return GPIO_TIM15_CH1IN;
#endif
#ifdef GPIO_TIM15_CH2IN
            case 2:
              return GPIO_TIM15_CH2IN;
#endif
          }
        break;
#endif

      default:
        break;
    }

  return 0;
}

static inline int stm32_cap_set_rcc(const struct stm32_cap_priv_s *priv,
                                    bool on)
{
  uint32_t offset = 0;
  uint32_t mask   = 0;

  switch (priv->base)
    {
#ifdef CONFIG_STM32_TIM1_CAP
      case STM32_TIM1_BASE:
        offset = STM32_RCC_APB2ENR;
        mask   = RCC_APB2ENR_TIM1EN;
        break;
#endif
#ifdef CONFIG_STM32_TIM2_CAP
      case STM32_TIM2_BASE:
        offset = STM32_RCC_APB1LENR;
        mask   = RCC_APB1LENR_TIM2EN;
        break;
#endif
#ifdef CONFIG_STM32_TIM3_CAP
      case STM32_TIM3_BASE:
        offset = STM32_RCC_APB1LENR;
        mask   = RCC_APB1LENR_TIM3EN;
        break;
#endif
#ifdef CONFIG_STM32_TIM4_CAP
      case STM32_TIM4_BASE:
        offset = STM32_RCC_APB1LENR;
        mask   = RCC_APB1LENR_TIM4EN;
        break;
#endif
#ifdef CONFIG_STM32_TIM5_CAP
      case STM32_TIM5_BASE:
        offset = STM32_RCC_APB1LENR;
        mask   = RCC_APB1LENR_TIM5EN;
        break;
#endif
#ifdef CONFIG_STM32_TIM8_CAP
      case STM32_TIM8_BASE:
        offset = STM32_RCC_APB2ENR;
        mask   = RCC_APB2ENR_TIM8EN;
        break;
#endif
#ifdef CONFIG_STM32_TIM12_CAP
      case STM32_TIM12_BASE:
        offset = STM32_RCC_APB1LENR;
        mask   = RCC_APB1LENR_TIM12EN;
        break;
#endif
#ifdef CONFIG_STM32_TIM15_CAP
      case STM32_TIM15_BASE:
        offset = STM32_RCC_APB2ENR;
        mask   = RCC_APB2ENR_TIM15EN;
        break;
#endif

      default:
        return -EINVAL;
    }

  if (on)
    {
      modifyreg32(offset, 0, mask);
    }
  else
    {
      modifyreg32(offset, mask, 0);
    }

  return OK;
}

/****************************************************************************
 * Basic Functions
 ****************************************************************************/

/****************************************************************************
 * Name: stm32_cap_setclock
 *
 * Description:
 *   Set the counter clock and the maximum counter value and start the
 *   counter, or stop the counter if freq is zero.
 *
 * Input Parameters:
 *   dev  - A pointer of the stm32 capture device structure.
 *   freq - The desired counter frequency in Hz, or zero to stop the timer.
 *   max  - The auto-reload (maximum) value of the counter.
 *
 * Returned Value:
 *   The prescaler value that was programmed on success; a negated errno
 *   value on failure.
 *
 ****************************************************************************/

static int stm32_cap_setclock(struct stm32_cap_dev_s *dev,
                              uint32_t freq, uint32_t max)
{
  const struct stm32_cap_priv_s *priv = (const struct stm32_cap_priv_s *)dev;
  uint32_t freqin;
  uint32_t prescaler;

  /* Disable Timer? */

  if (freq == 0)
    {
      /* Disable Timer */

      stm32_modifyreg16(priv, STM32_BTIM_CR1_OFFSET, ATIM_CR1_CEN, 0);
      return 0;
    }

  /* Get the input clock frequency for this timer.  These vary with
   * different timer clock sources, MCU-specific timer configuration, and
   * board-specific clock configuration.  The correct input clock frequency
   * must be defined in the board.h header file.
   */

  switch (priv->base)
    {
#ifdef CONFIG_STM32_TIM1_CAP
      case STM32_TIM1_BASE:
        freqin = STM32_TIM1_CLKIN;
        break;
#endif
#ifdef CONFIG_STM32_TIM2_CAP
      case STM32_TIM2_BASE:
        freqin = STM32_TIM2_CLKIN;
        break;
#endif
#ifdef CONFIG_STM32_TIM3_CAP
      case STM32_TIM3_BASE:
        freqin = STM32_TIM3_CLKIN;
        break;
#endif
#ifdef CONFIG_STM32_TIM4_CAP
      case STM32_TIM4_BASE:
        freqin = STM32_TIM4_CLKIN;
        break;
#endif
#ifdef CONFIG_STM32_TIM5_CAP
      case STM32_TIM5_BASE:
        freqin = STM32_TIM5_CLKIN;
        break;
#endif
#ifdef CONFIG_STM32_TIM8_CAP
      case STM32_TIM8_BASE:
        freqin = STM32_TIM8_CLKIN;
        break;
#endif
#ifdef CONFIG_STM32_TIM12_CAP
      case STM32_TIM12_BASE:
        freqin = STM32_TIM12_CLKIN;
        break;
#endif
#ifdef CONFIG_STM32_TIM15_CAP
      case STM32_TIM15_BASE:
        freqin = STM32_TIM15_CLKIN;
        break;
#endif

      default:
        return -EINVAL;
    }

  /* Select a pre-scaler value for this timer using the input clock
   * frequency.
   */

  prescaler = freqin / freq;

  /* We need to decrement value for '1', but only, if we are allowed to
   * not to cause underflow. Check for overflow.
   */

  if (prescaler > 0)
    {
      prescaler--;
    }

  if (prescaler > 0xffff)
    {
      prescaler = 0xffff;
    }

  /* Set Maximum */

  stm32_putreg32(priv, STM32_BTIM_ARR_OFFSET, max);

  /* Set prescaler */

  stm32_putreg16(priv, STM32_BTIM_PSC_OFFSET, prescaler);

  /* Reset counter timer */

  stm32_modifyreg16(priv, STM32_BTIM_EGR_OFFSET, 0, BTIM_EGR_UG);

  /* Enable timer */

  stm32_modifyreg16(priv, STM32_BTIM_CR1_OFFSET, 0, BTIM_CR1_CEN);

#ifdef USE_ADVANCED_TIM
  /* Advanced registers require Main Output Enable */

  if (priv->base == STM32_TIM1_BASE || priv->base == STM32_TIM8_BASE)
    {
      stm32_modifyreg16(priv, STM32_ATIM_BDTR_OFFSET, 0, ATIM_BDTR_MOE);
    }
#endif

  return prescaler;
}

/****************************************************************************
 * Name: stm32_cap_setsmc
 *
 * Description:
 *   set slave mode control register
 *
 * Input Parameters:
 *   dev - A pointer of the stm32 capture device structure.
 *   cfg - Slave mode control register configure of timer.
 *
 * Returned Value:
 *   Zero on success; a negated errno value on failure.
 *
 ****************************************************************************/

static int stm32_cap_setsmc(struct stm32_cap_dev_s *dev,
                            stm32_cap_smc_cfg_t cfg)
{
  const struct stm32_cap_priv_s *priv = (const struct stm32_cap_priv_s *)dev;
  uint32_t mask;

  DEBUGASSERT(dev != NULL);

  /* The stm32_cap_smc_cfg_t values are the SMCR register bit encodings.  The
   * SMS[3] and TS[4:3] extension bits of the SMCR register are cleared too,
   * they are not used by this driver.
   */

  mask = STM32_CAP_SMS_MASK | STM32_CAP_TS_MASK | STM32_CAP_MSM_MASK;
  stm32_modifyreg32(priv, STM32_GTIM_SMCR_OFFSET,
                    mask | GTIM_SMCR_SMS | CAP_SMCR_TS43_MASK,
                    cfg & mask);

  return OK;
}

static int stm32_cap_setisr(struct stm32_cap_dev_s *dev, xcpt_t handler,
                            void *arg)
{
  const struct stm32_cap_priv_s *priv = (const struct stm32_cap_priv_s *)dev;

  DEBUGASSERT(dev != NULL);

  /* Disable interrupt when callback is removed */

  if (!handler)
    {
      up_disable_irq(priv->irq);
      irq_detach(priv->irq);

#ifdef USE_ADVANCED_TIM
      if (priv->irq_of)
        {
          up_disable_irq(priv->irq_of);
          irq_detach(priv->irq_of);
        }
#endif

      return OK;
    }

  /* Otherwise set callback and enable interrupt */

  irq_attach(priv->irq, handler, arg);
  up_enable_irq(priv->irq);

#ifdef USE_ADVANCED_TIM
  if (priv->irq_of)
    {
      irq_attach(priv->irq_of, handler, arg);
      up_enable_irq(priv->irq_of);
    }
#endif

  return OK;
}

static void stm32_cap_enableint(struct stm32_cap_dev_s *dev,
                                stm32_cap_flags_t src, bool on)
{
  const struct stm32_cap_priv_s *priv = (const struct stm32_cap_priv_s *)dev;
  uint16_t mask;

  DEBUGASSERT(dev != NULL);

  /* Not IRQ on channel overflow */

  mask = src & CAP_SR_IRQ_MASK;

  if (on)
    {
      stm32_modifyreg16(priv, STM32_BTIM_DIER_OFFSET, 0, mask);
    }
  else
    {
      stm32_modifyreg16(priv, STM32_BTIM_DIER_OFFSET, mask, 0);
    }
}

static void stm32_cap_ackflags(struct stm32_cap_dev_s *dev, int flags)
{
  const struct stm32_cap_priv_s *priv = (const struct stm32_cap_priv_s *)dev;
  uint16_t mask;

  DEBUGASSERT(dev != NULL);

  mask = flags & (CAP_SR_IRQ_MASK | CAP_SR_OF_MASK);

  /* The flags are cleared by writing zero */

  stm32_putreg16(priv, STM32_BTIM_SR_OFFSET, ~mask);
}

static stm32_cap_flags_t stm32_cap_getflags(struct stm32_cap_dev_s *dev)
{
  const struct stm32_cap_priv_s *priv = (const struct stm32_cap_priv_s *)dev;
  uint16_t regval;

  DEBUGASSERT(dev != NULL);

  regval = stm32_getreg16(priv, STM32_BTIM_SR_OFFSET);

  return (stm32_cap_flags_t)(regval & (CAP_SR_IRQ_MASK | CAP_SR_OF_MASK));
}

/****************************************************************************
 * General Functions
 ****************************************************************************/

/****************************************************************************
 * Name: stm32_cap_setchannel
 *
 * Description:
 *   Configure one capture channel: its input mapping, filter, prescaler and
 *   active edge(s).  The input pin of the channel is configured when the
 *   channel is mapped to its own input (STM32_CAP_MAPPED_TI1) and released
 *   when the channel is disabled.
 *
 * Input Parameters:
 *   dev     - A pointer of the stm32 capture device structure.
 *   channel - The capture channel, 1 to 4.
 *   cfg     - The channel configuration.
 *
 * Returned Value:
 *   Zero on success; a negated errno value on failure.
 *
 ****************************************************************************/

static int stm32_cap_setchannel(struct stm32_cap_dev_s *dev,
                                uint8_t channel,
                                stm32_cap_ch_cfg_t cfg)
{
  const struct stm32_cap_priv_s *priv = (const struct stm32_cap_priv_s *)dev;
  uint32_t gpio = 0;
  uint16_t mask;
  uint16_t regval;
  uint16_t ccer_en_bit;

  DEBUGASSERT(dev != NULL);

  if (channel < 1 || channel > 4)
    {
      return -EINVAL;
    }

  if ((cfg & STM32_CAP_MAPPED_MASK) == 0)
    {
      return -EINVAL; /* MAPPED not selected */
    }

  /* Only a channel that is mapped to its own input needs a pin.  A channel
   * mapped to the input of its paired channel (as the second channel of the
   * PWM input mode) shares the pin of that channel.
   */

  if ((cfg & STM32_CAP_MAPPED_MASK) == STM32_CAP_MAPPED_TI1)
    {
      gpio = stm32_cap_gpio(priv, channel);

      if (gpio == 0 &&
          (cfg & STM32_CAP_EDGE_MASK) != STM32_CAP_EDGE_DISABLED)
        {
          return -EINVAL; /* No pin defined for this channel in board.h */
        }
    }

  /* Change to zero base index */

  channel--;

  /* Set ccer :
   *
   * GTIM_CCER_CCxE Is written latter to allow writing CCxS bits.
   *
   */

  switch (cfg & STM32_CAP_EDGE_MASK)
    {
      case STM32_CAP_EDGE_DISABLED:
        regval = 0;
        ccer_en_bit = 0;
        break;

      case STM32_CAP_EDGE_RISING:
        ccer_en_bit = GTIM_CCER_CC1E;
        regval      = 0;
        break;

      case STM32_CAP_EDGE_FALLING:
        ccer_en_bit = GTIM_CCER_CC1E;
        regval      = GTIM_CCER_CC1P;
        break;

      case STM32_CAP_EDGE_BOTH:
        ccer_en_bit = GTIM_CCER_CC1E;
        regval      = GTIM_CCER_CC1P | GTIM_CCER_CC1NP;
        break;

      default:
        return -EINVAL;
    }

  /* Shift all CCER bits to corresponding channel */

  mask = (GTIM_CCER_CC1E | GTIM_CCER_CC1P | GTIM_CCER_CC1NP);
  mask          <<= GTIM_CCER_CCXBASE(channel);
  regval        <<= GTIM_CCER_CCXBASE(channel);
  ccer_en_bit   <<= GTIM_CCER_CCXBASE(channel);

  stm32_modifyreg16(priv, STM32_GTIM_CCER_OFFSET, mask, regval);

  /* Set ccmr */

  regval = cfg;
  mask = (GTIM_CCMR1_IC1F_MASK |
          GTIM_CCMR1_IC1PSC_MASK |
          GTIM_CCMR1_CC1S_MASK);
  regval &= mask;

  if (channel & 1)
    {
      regval <<= 8;
      mask   <<= 8;
    }

  if (channel < 2)
    {
      stm32_modifyreg16(priv, STM32_GTIM_CCMR1_OFFSET, mask, regval);
    }
  else
    {
      stm32_modifyreg16(priv, STM32_GTIM_CCMR2_OFFSET, mask, regval);
    }

  /* Set GPIO */

  if (gpio != 0)
    {
      if ((cfg & STM32_CAP_EDGE_MASK) == STM32_CAP_EDGE_DISABLED)
        {
          stm32_unconfiggpio(gpio);
        }
      else
        {
          stm32_configgpio(gpio);
        }
    }

  /* Enable this channel timer */

  stm32_modifyreg16(priv, STM32_GTIM_CCER_OFFSET, 0, ccer_en_bit);
  return OK;
}

static uint32_t stm32_cap_getcapture(struct stm32_cap_dev_s *dev,
                                     uint8_t channel)
{
  const struct stm32_cap_priv_s *priv = (const struct stm32_cap_priv_s *)dev;
  uint32_t offset;

  DEBUGASSERT(dev != NULL);

  switch (channel)
    {
      case STM32_CAP_CHANNEL_COUNTER:
        offset = STM32_GTIM_CNT_OFFSET;
        break;

      case 1:
        offset = STM32_GTIM_CCR1_OFFSET;
        break;

      case 2:
        offset = STM32_GTIM_CCR2_OFFSET;
        break;

      case 3:
        offset = STM32_GTIM_CCR3_OFFSET;
        break;

      case 4:
        offset = STM32_GTIM_CCR4_OFFSET;
        break;

      default:
        return 0;
    }

  if (priv->base == STM32_TIM2_BASE || priv->base == STM32_TIM5_BASE)
    {
      return stm32_getreg32(priv, offset);
    }

  return stm32_getreg16(priv, offset);
}

/****************************************************************************
 * Advanced Functions
 ****************************************************************************/

/* TODO: Advanced functions for the STM32_ATIM */

/****************************************************************************
 * Device Structures, Instantiation
 ****************************************************************************/

static const struct stm32_cap_ops_s g_stm32_cap_ops =
{
  .setsmc       = stm32_cap_setsmc,
  .setclock     = stm32_cap_setclock,
  .setchannel   = stm32_cap_setchannel,
  .getcapture   = stm32_cap_getcapture,
  .setisr       = stm32_cap_setisr,
  .enableint    = stm32_cap_enableint,
  .ackflags     = stm32_cap_ackflags,
  .getflags     = stm32_cap_getflags
};

#ifdef CONFIG_STM32_TIM1_CAP
static const struct stm32_cap_priv_s g_stm32_tim1_priv =
{
  .ops          = &g_stm32_cap_ops,
  .base         = STM32_TIM1_BASE,
  .irq          = STM32_IRQ_TIM1_CC,
#ifdef USE_ADVANCED_TIM
  .irq_of       = STM32_IRQ_TIM1_UP,
#endif
};
#endif

#ifdef CONFIG_STM32_TIM2_CAP
static const struct stm32_cap_priv_s g_stm32_tim2_priv =
{
  .ops          = &g_stm32_cap_ops,
  .base         = STM32_TIM2_BASE,
  .irq          = STM32_IRQ_TIM2,
#ifdef USE_ADVANCED_TIM
  .irq_of       = 0,
#endif
};
#endif

#ifdef CONFIG_STM32_TIM3_CAP
static const struct stm32_cap_priv_s g_stm32_tim3_priv =
{
  .ops          = &g_stm32_cap_ops,
  .base         = STM32_TIM3_BASE,
  .irq          = STM32_IRQ_TIM3,
#ifdef USE_ADVANCED_TIM
  .irq_of       = 0,
#endif
};
#endif

#ifdef CONFIG_STM32_TIM4_CAP
static const struct stm32_cap_priv_s g_stm32_tim4_priv =
{
  .ops          = &g_stm32_cap_ops,
  .base         = STM32_TIM4_BASE,
  .irq          = STM32_IRQ_TIM4,
#ifdef USE_ADVANCED_TIM
  .irq_of       = 0,
#endif
};
#endif

#ifdef CONFIG_STM32_TIM5_CAP
static const struct stm32_cap_priv_s g_stm32_tim5_priv =
{
  .ops          = &g_stm32_cap_ops,
  .base         = STM32_TIM5_BASE,
  .irq          = STM32_IRQ_TIM5,
#ifdef USE_ADVANCED_TIM
  .irq_of       = 0,
#endif
};
#endif

#ifdef CONFIG_STM32_TIM8_CAP
static const struct stm32_cap_priv_s g_stm32_tim8_priv =
{
  .ops          = &g_stm32_cap_ops,
  .base         = STM32_TIM8_BASE,
  .irq          = STM32_IRQ_TIM8_CC,
#ifdef USE_ADVANCED_TIM
  .irq_of       = STM32_IRQ_TIM8_UP,
#endif
};
#endif

#ifdef CONFIG_STM32_TIM12_CAP
static const struct stm32_cap_priv_s g_stm32_tim12_priv =
{
  .ops          = &g_stm32_cap_ops,
  .base         = STM32_TIM12_BASE,
  .irq          = STM32_IRQ_TIM12,
#ifdef USE_ADVANCED_TIM
  .irq_of       = 0,
#endif
};
#endif

#ifdef CONFIG_STM32_TIM15_CAP
static const struct stm32_cap_priv_s g_stm32_tim15_priv =
{
  .ops          = &g_stm32_cap_ops,
  .base         = STM32_TIM15_BASE,
  .irq          = STM32_IRQ_TIM15,
#ifdef USE_ADVANCED_TIM
  .irq_of       = 0,
#endif
};
#endif

/* TIM6 and TIM7 cannot be used in capture.  TIM13, TIM14, TIM16 and TIM17
 * have a single input channel and cannot be used in PWM input mode.
 */

static inline const struct stm32_cap_priv_s *stm32_cap_get_priv(int timer)
{
  switch (timer)
    {
#ifdef CONFIG_STM32_TIM1_CAP
      case 1:
        return &g_stm32_tim1_priv;
#endif
#ifdef CONFIG_STM32_TIM2_CAP
      case 2:
        return &g_stm32_tim2_priv;
#endif
#ifdef CONFIG_STM32_TIM3_CAP
      case 3:
        return &g_stm32_tim3_priv;
#endif
#ifdef CONFIG_STM32_TIM4_CAP
      case 4:
        return &g_stm32_tim4_priv;
#endif
#ifdef CONFIG_STM32_TIM5_CAP
      case 5:
        return &g_stm32_tim5_priv;
#endif
#ifdef CONFIG_STM32_TIM8_CAP
      case 8:
        return &g_stm32_tim8_priv;
#endif
#ifdef CONFIG_STM32_TIM12_CAP
      case 12:
        return &g_stm32_tim12_priv;
#endif
#ifdef CONFIG_STM32_TIM15_CAP
      case 15:
        return &g_stm32_tim15_priv;
#endif

      default:
        break;
    }

  return NULL;
}

/****************************************************************************
 * Public Function - Initialization
 ****************************************************************************/

/****************************************************************************
 * Name: stm32_cap_init
 *
 * Description:
 *   Power-up the timer and get its structure.  The input pins are not
 *   configured until the capture channels are set up.
 *
 * Input Parameters:
 *   timer - The timer number.
 *
 * Returned Value:
 *   A pointer to the capture device structure or NULL on failure.
 *
 ****************************************************************************/

struct stm32_cap_dev_s *stm32_cap_init(int timer)
{
  const struct stm32_cap_priv_s *priv = stm32_cap_get_priv(timer);

  if (priv)
    {
      stm32_cap_set_rcc(priv, true);

      /* Disable timer while is not configured */

      stm32_modifyreg16(priv, STM32_BTIM_CR1_OFFSET, ATIM_CR1_CEN, 0);
    }

  return (struct stm32_cap_dev_s *)priv;
}

/****************************************************************************
 * Name: stm32_cap_deinit
 *
 * Description:
 *   Power-down the timer and mark it as unused.  The capture channels must
 *   have been disabled with stm32_cap_setchannel() before to release their
 *   input pins.
 *
 * Input Parameters:
 *   dev - A pointer of the stm32 capture device structure.
 *
 * Returned Value:
 *   Zero on success; a negated errno value on failure.
 *
 ****************************************************************************/

int stm32_cap_deinit(struct stm32_cap_dev_s *dev)
{
  const struct stm32_cap_priv_s *priv = (struct stm32_cap_priv_s *)dev;

  DEBUGASSERT(dev != NULL);

  /* Disable the timer */

  stm32_modifyreg16(priv, STM32_BTIM_CR1_OFFSET, ATIM_CR1_CEN, 0);

  return stm32_cap_set_rcc(priv, false);
}

#endif /* CONFIG_STM32_TIMX_CAP */
