module MEM(MemWrite_reg_mem, MemToReg_reg_mem, read_en_reg_mem, RegWrite_reg_mem, instr_reg_mem, alu_result_reg);

	input logic MemWrite_reg_mem, MemToReg_reg_mem, read_en_reg_mem, RegWrite_reg_mem;
	input logic[63:0] instr_reg_mem, alu_result_reg;
	
	
endmodule
