Item(by='jabl', descendants=None, kids=None, score=None, time=1608621761, title=None, item_type='comment', url=None, parent=25500220, text='Typically from an ISA perspective something like<p>- vector length register, to avoid loop epilogues.<p>- scatter-gather and strided memory ops<p>- support for predication &#x2F; masking<p>- looser alignment restrictions, ideally as small as the element size rather than the entire vector width.<p>Look into Arm SVE and RISC-V V extension for modern incantations of this. Though the x86 world is slowly getting closer too.')