// Seed: 328163866
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input supply0 id_6
);
  assign id_1 = id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd19,
    parameter id_2  = 32'd31,
    parameter id_7  = 32'd53
) (
    output tri0 id_0,
    output wire id_1,
    output wor _id_2,
    output supply0 id_3,
    output tri id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri1 _id_7
);
  parameter [id_7  ==  id_7 : -1] id_9 = 1;
  tri1 _id_10 = -1;
  logic [id_2  !==  1 : -1] id_11 = id_10;
  supply1 ["" : id_10] id_12 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
