 
****************************************
Report : qor
Design : FIFO
Version: M-2016.12-SP1
Date   : Wed Feb  1 12:31:48 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:         13.20
  Critical Path Slack:           1.74
  Critical Path Clk Period:     15.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        386
  Leaf Cell Count:                827
  Buf/Inv Cell Count:             102
  Buf Cell Count:                   3
  Inv Cell Count:                  99
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       598
  Sequential Cell Count:          229
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1488.013136
  Noncombinational Area:  1564.510504
  Buf/Inv Area:            131.900737
  Total Buffer Area:             6.10
  Total Inverter Area:         125.80
  Macro/Black Box Area:      0.000000
  Net Area:                643.190597
  -----------------------------------
  Cell Area:              3052.523640
  Design Area:            3695.714237


  Design Rules
  -----------------------------------
  Total Number of Nets:           958
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.54
  Logic Optimization:                  1.06
  Mapping Optimization:                1.50
  -----------------------------------------
  Overall Compile Time:                4.73
  Overall Compile Wall Clock Time:     4.82

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
