
                         Lattice Mapping Report File

Design:  Main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.0.38.1
Mapped on: Thu Jun  6 19:10:45 2024

Design Information
------------------

Command line:   map -i TP3_E4_TP3_E4_syn.udb -pdc D:/Facultad ITBA/Ano
     5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits
     bis/TP3_E4/source/TP3_E4/TP3_E4.pdc -o TP3_E4_TP3_E4_map.udb -mp
     TP3_E4_TP3_E4.mrp -hierrpt -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre
     1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/promote.xml

Design Summary
--------------

   Number of slice registers: 151 out of  5280 (3%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           3125 out of  5280 (59%)
      Number of logic LUT4s:             2824
      Number of inserted feedthru LUT4s:  45
      Number of ripple logic:            128 (256 LUT4s)
   Number of IO sites used:   8 out of 39 (21%)
      Number of IO sites used for general PIO: 8
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 8 out of 36 (22%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 8 out of 39 (21%)
   Number of DSPs:             1 out of 8 (13%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 130 loads, 130 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  1
      Net tw_gen.n268: 15 loads, 15 SLICEs
   Number of LSRs:  7
      Net sine_gen.n10146: 8 loads, 8 SLICEs
      Net sine_gen.n9727: 14 loads, 14 SLICEs
      Net sine_gen.n10145: 8 loads, 8 SLICEs
      Net sine_gen.n10144: 8 loads, 8 SLICEs
      Net sine_gen.n9716: 14 loads, 14 SLICEs
      Net sine_gen.lut.n9741: 14 loads, 14 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Pin reset: 16 loads, 16 SLICEs (Net: reset_c)
   Top 10 highest fanout non-clock nets:
      Net sine_gen.address3[3]: 391 loads
      Net sine_gen.address2[3]: 384 loads
      Net sine_gen.address1[3]: 382 loads
      Net sine_gen.address1[2]: 361 loads
      Net sine_gen.address2[2]: 360 loads
      Net sine_gen.address3[2]: 360 loads
      Net sine_gen.address2[1]: 356 loads
      Net sine_gen.address3[1]: 355 loads
      Net sine_gen.address1[1]: 354 loads
      Net sine_gen.address2[0]: 354 loads





   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| Van                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Va                  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Vcn                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Vc                  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Vbn                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Vb                  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

ASIC Components
---------------

Instance Name: tw_gen/mult_17

                                    Page 2





ASIC Components (cont)
----------------------
         Type: DSP

Constraint Summary
------------------

   Total number of constraints: 8
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 104 MB
Checksum -- map: 44781c6b4e83a9c921c48a38911fdde829da2418











































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
