{
  "module_name": "stb0899_cfg.h",
  "hash_id": "c1a98b7a71dded2c9bd843a20e06ae3fa88bfa01088f660d5b196df59bb5e530",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/stb0899_cfg.h",
  "human_readable_source": " \n \n\n#ifndef __STB0899_CFG_H\n#define __STB0899_CFG_H\n\nstatic const struct stb0899_s2_reg  stb0899_s2_init_2[] = {\n\n\t{ STB0899_OFF0_DMD_STATUS\t, STB0899_BASE_DMD_STATUS\t, 0x00000103 },\t \n\t{ STB0899_OFF0_CRL_FREQ\t\t, STB0899_BASE_CRL_FREQ\t\t, 0x3ed1da56 },\t \n\t{ STB0899_OFF0_BTR_FREQ\t\t, STB0899_BASE_BTR_FREQ\t\t, 0x00004000 },\t \n\t{ STB0899_OFF0_IF_AGC_GAIN\t, STB0899_BASE_IF_AGC_GAIN\t, 0x00002ade },\t \n\t{ STB0899_OFF0_BB_AGC_GAIN\t, STB0899_BASE_BB_AGC_GAIN\t, 0x000001bc },\t \n\t{ STB0899_OFF0_DC_OFFSET\t, STB0899_BASE_DC_OFFSET\t, 0x00000200 },\t \n\t{ STB0899_OFF0_DMD_CNTRL\t, STB0899_BASE_DMD_CNTRL\t, 0x0000000f },\t \n\n\t{ STB0899_OFF0_IF_AGC_CNTRL\t, STB0899_BASE_IF_AGC_CNTRL\t, 0x03fb4a20 },\t \n\t{ STB0899_OFF0_BB_AGC_CNTRL\t, STB0899_BASE_BB_AGC_CNTRL\t, 0x00200c97 },\t \n\n\t{ STB0899_OFF0_CRL_CNTRL\t, STB0899_BASE_CRL_CNTRL\t, 0x00000016 },\t \n\t{ STB0899_OFF0_CRL_PHS_INIT\t, STB0899_BASE_CRL_PHS_INIT\t, 0x00000000 },\t \n\t{ STB0899_OFF0_CRL_FREQ_INIT\t, STB0899_BASE_CRL_FREQ_INIT\t, 0x00000000 },\t \n\t{ STB0899_OFF0_CRL_LOOP_GAIN\t, STB0899_BASE_CRL_LOOP_GAIN\t, 0x00000000 },\t \n\t{ STB0899_OFF0_CRL_NOM_FREQ\t, STB0899_BASE_CRL_NOM_FREQ\t, 0x3ed097b6 },\t \n\t{ STB0899_OFF0_CRL_SWP_RATE\t, STB0899_BASE_CRL_SWP_RATE\t, 0x00000000 },\t \n\t{ STB0899_OFF0_CRL_MAX_SWP\t, STB0899_BASE_CRL_MAX_SWP\t, 0x00000000 },\t \n\t{ STB0899_OFF0_CRL_LK_CNTRL\t, STB0899_BASE_CRL_LK_CNTRL\t, 0x0f6cdc01 },\t \n\t{ STB0899_OFF0_DECIM_CNTRL\t, STB0899_BASE_DECIM_CNTRL\t, 0x00000000 },\t \n\t{ STB0899_OFF0_BTR_CNTRL\t, STB0899_BASE_BTR_CNTRL\t, 0x00003993 },\t \n\t{ STB0899_OFF0_BTR_LOOP_GAIN\t, STB0899_BASE_BTR_LOOP_GAIN\t, 0x000d3c6f },\t \n\t{ STB0899_OFF0_BTR_PHS_INIT\t, STB0899_BASE_BTR_PHS_INIT\t, 0x00000000 },\t \n\t{ STB0899_OFF0_BTR_FREQ_INIT\t, STB0899_BASE_BTR_FREQ_INIT\t, 0x00000000 },\t \n\t{ STB0899_OFF0_BTR_NOM_FREQ\t, STB0899_BASE_BTR_NOM_FREQ\t, 0x0238e38e },\t \n\t{ STB0899_OFF0_BTR_LK_CNTRL\t, STB0899_BASE_BTR_LK_CNTRL\t, 0x00000000 },\t \n\t{ STB0899_OFF0_DECN_CNTRL\t, STB0899_BASE_DECN_CNTRL\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_CNTRL\t\t, STB0899_BASE_TP_CNTRL\t\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUF_STATUS\t, STB0899_BASE_TP_BUF_STATUS\t, 0x00000000 },\t \n\t{ STB0899_OFF0_DC_ESTIM\t\t, STB0899_BASE_DC_ESTIM\t\t, 0x00000000 },\t \n\t{ STB0899_OFF0_FLL_CNTRL\t, STB0899_BASE_FLL_CNTRL\t, 0x00000000 },\t \n\t{ STB0899_OFF0_FLL_FREQ_WD\t, STB0899_BASE_FLL_FREQ_WD\t, 0x40070000 },\t \n\t{ STB0899_OFF0_ANTI_ALIAS_SEL\t, STB0899_BASE_ANTI_ALIAS_SEL\t, 0x00000001 },\t \n\t{ STB0899_OFF0_RRC_ALPHA\t, STB0899_BASE_RRC_ALPHA\t, 0x00000002 },\t \n\t{ STB0899_OFF0_DC_ADAPT_LSHFT\t, STB0899_BASE_DC_ADAPT_LSHFT\t, 0x00000000 },\t \n\t{ STB0899_OFF0_IMB_OFFSET\t, STB0899_BASE_IMB_OFFSET\t, 0x0000fe01 },\t \n\t{ STB0899_OFF0_IMB_ESTIMATE\t, STB0899_BASE_IMB_ESTIMATE\t, 0x00000000 },\t \n\t{ STB0899_OFF0_IMB_CNTRL\t, STB0899_BASE_IMB_CNTRL\t, 0x00000001 },\t \n\t{ STB0899_OFF0_IF_AGC_CNTRL2\t, STB0899_BASE_IF_AGC_CNTRL2\t, 0x00005007 },\t \n\t{ STB0899_OFF0_DMD_CNTRL2\t, STB0899_BASE_DMD_CNTRL2\t, 0x00000002 },\t \n\t{ STB0899_OFF0_TP_BUFFER\t, STB0899_BASE_TP_BUFFER\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER1\t, STB0899_BASE_TP_BUFFER1\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER2\t, STB0899_BASE_TP_BUFFER2\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER3\t, STB0899_BASE_TP_BUFFER3\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER4\t, STB0899_BASE_TP_BUFFER4\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER5\t, STB0899_BASE_TP_BUFFER5\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER6\t, STB0899_BASE_TP_BUFFER6\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER7\t, STB0899_BASE_TP_BUFFER7\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER8\t, STB0899_BASE_TP_BUFFER8\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER9\t, STB0899_BASE_TP_BUFFER9\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER10\t, STB0899_BASE_TP_BUFFER10\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER11\t, STB0899_BASE_TP_BUFFER11\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER12\t, STB0899_BASE_TP_BUFFER12\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER13\t, STB0899_BASE_TP_BUFFER13\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER14\t, STB0899_BASE_TP_BUFFER14\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER15\t, STB0899_BASE_TP_BUFFER15\t, 0x00000000 },\t \n\t{ STB0899_OFF0_TP_BUFFER16\t, STB0899_BASE_TP_BUFFER16\t, 0x0000ff00 },\t \n\t{ STB0899_OFF0_TP_BUFFER17\t, STB0899_BASE_TP_BUFFER17\t, 0x00000100 },\t \n\t{ STB0899_OFF0_TP_BUFFER18\t, STB0899_BASE_TP_BUFFER18\t, 0x0000fe01 },\t \n\t{ STB0899_OFF0_TP_BUFFER19\t, STB0899_BASE_TP_BUFFER19\t, 0x000004fe },\t \n\t{ STB0899_OFF0_TP_BUFFER20\t, STB0899_BASE_TP_BUFFER20\t, 0x0000cfe7 },\t \n\t{ STB0899_OFF0_TP_BUFFER21\t, STB0899_BASE_TP_BUFFER21\t, 0x0000bec6 },\t \n\t{ STB0899_OFF0_TP_BUFFER22\t, STB0899_BASE_TP_BUFFER22\t, 0x0000c2bf },\t \n\t{ STB0899_OFF0_TP_BUFFER23\t, STB0899_BASE_TP_BUFFER23\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER24\t, STB0899_BASE_TP_BUFFER24\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER25\t, STB0899_BASE_TP_BUFFER25\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER26\t, STB0899_BASE_TP_BUFFER26\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER27\t, STB0899_BASE_TP_BUFFER27\t, 0x0000c1c0 },\t \n\t{ STB0899_OFF0_TP_BUFFER28\t, STB0899_BASE_TP_BUFFER28\t, 0x0000c0c0 },\t \n\t{ STB0899_OFF0_TP_BUFFER29\t, STB0899_BASE_TP_BUFFER29\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER30\t, STB0899_BASE_TP_BUFFER30\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER31\t, STB0899_BASE_TP_BUFFER31\t, 0x0000c0c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER32\t, STB0899_BASE_TP_BUFFER32\t, 0x0000c0c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER33\t, STB0899_BASE_TP_BUFFER33\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER34\t, STB0899_BASE_TP_BUFFER34\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER35\t, STB0899_BASE_TP_BUFFER35\t, 0x0000c0c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER36\t, STB0899_BASE_TP_BUFFER36\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER37\t, STB0899_BASE_TP_BUFFER37\t, 0x0000c0c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER38\t, STB0899_BASE_TP_BUFFER38\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER39\t, STB0899_BASE_TP_BUFFER39\t, 0x0000c0c0 },\t \n\t{ STB0899_OFF0_TP_BUFFER40\t, STB0899_BASE_TP_BUFFER40\t, 0x0000c1c0 },\t \n\t{ STB0899_OFF0_TP_BUFFER41\t, STB0899_BASE_TP_BUFFER41\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER42\t, STB0899_BASE_TP_BUFFER42\t, 0x0000c0c0 },\t \n\t{ STB0899_OFF0_TP_BUFFER43\t, STB0899_BASE_TP_BUFFER43\t, 0x0000c1c0 },\t \n\t{ STB0899_OFF0_TP_BUFFER44\t, STB0899_BASE_TP_BUFFER44\t, 0x0000c0c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER45\t, STB0899_BASE_TP_BUFFER45\t, 0x0000c1be },\t \n\t{ STB0899_OFF0_TP_BUFFER46\t, STB0899_BASE_TP_BUFFER46\t, 0x0000c1c9 },\t \n\t{ STB0899_OFF0_TP_BUFFER47\t, STB0899_BASE_TP_BUFFER47\t, 0x0000c0da },\t \n\t{ STB0899_OFF0_TP_BUFFER48\t, STB0899_BASE_TP_BUFFER48\t, 0x0000c0ba },\t \n\t{ STB0899_OFF0_TP_BUFFER49\t, STB0899_BASE_TP_BUFFER49\t, 0x0000c1c4 },\t \n\t{ STB0899_OFF0_TP_BUFFER50\t, STB0899_BASE_TP_BUFFER50\t, 0x0000c1bf },\t \n\t{ STB0899_OFF0_TP_BUFFER51\t, STB0899_BASE_TP_BUFFER51\t, 0x0000c0c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER52\t, STB0899_BASE_TP_BUFFER52\t, 0x0000c1c0 },\t \n\t{ STB0899_OFF0_TP_BUFFER53\t, STB0899_BASE_TP_BUFFER53\t, 0x0000c0c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER54\t, STB0899_BASE_TP_BUFFER54\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER55\t, STB0899_BASE_TP_BUFFER55\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER56\t, STB0899_BASE_TP_BUFFER56\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER57\t, STB0899_BASE_TP_BUFFER57\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER58\t, STB0899_BASE_TP_BUFFER58\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER59\t, STB0899_BASE_TP_BUFFER59\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER60\t, STB0899_BASE_TP_BUFFER60\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER61\t, STB0899_BASE_TP_BUFFER61\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER62\t, STB0899_BASE_TP_BUFFER62\t, 0x0000c1c1 },\t \n\t{ STB0899_OFF0_TP_BUFFER63\t, STB0899_BASE_TP_BUFFER63\t, 0x0000c1c0 },\t \n\t{ STB0899_OFF0_RESET_CNTRL\t, STB0899_BASE_RESET_CNTRL\t, 0x00000001 },\t \n\t{ STB0899_OFF0_ACM_ENABLE\t, STB0899_BASE_ACM_ENABLE\t, 0x00005654 },\t \n\t{ STB0899_OFF0_DESCR_CNTRL\t, STB0899_BASE_DESCR_CNTRL\t, 0x00000000 },\t \n\t{ STB0899_OFF0_CSM_CNTRL1\t, STB0899_BASE_CSM_CNTRL1\t, 0x00020019 },\t \n\t{ STB0899_OFF0_CSM_CNTRL2\t, STB0899_BASE_CSM_CNTRL2\t, 0x004b3237 },\t \n\t{ STB0899_OFF0_CSM_CNTRL3\t, STB0899_BASE_CSM_CNTRL3\t, 0x0003dd17 },\t \n\t{ STB0899_OFF0_CSM_CNTRL4\t, STB0899_BASE_CSM_CNTRL4\t, 0x00008008 },\t \n\t{ STB0899_OFF0_UWP_CNTRL1\t, STB0899_BASE_UWP_CNTRL1\t, 0x002a3106 },\t \n\t{ STB0899_OFF0_UWP_CNTRL2\t, STB0899_BASE_UWP_CNTRL2\t, 0x0006140a },\t \n\t{ STB0899_OFF0_UWP_STAT1\t, STB0899_BASE_UWP_STAT1\t, 0x00008000 },\t \n\t{ STB0899_OFF0_UWP_STAT2\t, STB0899_BASE_UWP_STAT2\t, 0x00000000 },\t \n\t{ STB0899_OFF0_DMD_STAT2\t, STB0899_BASE_DMD_STAT2\t, 0x00000000 },\t \n\t{ STB0899_OFF0_FREQ_ADJ_SCALE\t, STB0899_BASE_FREQ_ADJ_SCALE\t, 0x00000471 },\t \n\t{ STB0899_OFF0_UWP_CNTRL3\t, STB0899_BASE_UWP_CNTRL3\t, 0x017b0465 },\t \n\t{ STB0899_OFF0_SYM_CLK_SEL\t, STB0899_BASE_SYM_CLK_SEL\t, 0x00000002 },\t \n\t{ STB0899_OFF0_SOF_SRCH_TO\t, STB0899_BASE_SOF_SRCH_TO\t, 0x00196464 },\t \n\t{ STB0899_OFF0_ACQ_CNTRL1\t, STB0899_BASE_ACQ_CNTRL1\t, 0x00000603 },\t \n\t{ STB0899_OFF0_ACQ_CNTRL2\t, STB0899_BASE_ACQ_CNTRL2\t, 0x02046666 },\t \n\t{ STB0899_OFF0_ACQ_CNTRL3\t, STB0899_BASE_ACQ_CNTRL3\t, 0x10046583 },\t \n\t{ STB0899_OFF0_FE_SETTLE\t, STB0899_BASE_FE_SETTLE\t, 0x00010404 },\t \n\t{ STB0899_OFF0_AC_DWELL\t\t, STB0899_BASE_AC_DWELL\t\t, 0x0002aa8a },\t \n\t{ STB0899_OFF0_ACQUIRE_TRIG\t, STB0899_BASE_ACQUIRE_TRIG\t, 0x00000000 },\t \n\t{ STB0899_OFF0_LOCK_LOST\t, STB0899_BASE_LOCK_LOST\t, 0x00000001 },\t \n\t{ STB0899_OFF0_ACQ_STAT1\t, STB0899_BASE_ACQ_STAT1\t, 0x00000500 },\t \n\t{ STB0899_OFF0_ACQ_TIMEOUT\t, STB0899_BASE_ACQ_TIMEOUT\t, 0x0028a0a0 },\t \n\t{ STB0899_OFF0_ACQ_TIME\t\t, STB0899_BASE_ACQ_TIME\t\t, 0x00000000 },\t \n\t{ STB0899_OFF0_FINAL_AGC_CNTRL\t, STB0899_BASE_FINAL_AGC_CNTRL\t, 0x00800c17 },\t \n\t{ STB0899_OFF0_FINAL_AGC_GAIN\t, STB0899_BASE_FINAL_AGC_GAIN\t, 0x00000000 },\t \n\t{ STB0899_OFF0_EQUALIZER_INIT\t, STB0899_BASE_EQUALIZER_INIT\t, 0x00000000 },\t \n\t{ STB0899_OFF0_EQ_CNTRL\t\t, STB0899_BASE_EQ_CNTRL\t\t, 0x00054802 },\t \n\t{ STB0899_OFF0_EQ_I_INIT_COEFF_0, STB0899_BASE_EQ_I_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF1_EQ_I_INIT_COEFF_1, STB0899_BASE_EQ_I_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF2_EQ_I_INIT_COEFF_2, STB0899_BASE_EQ_I_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF3_EQ_I_INIT_COEFF_3, STB0899_BASE_EQ_I_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF4_EQ_I_INIT_COEFF_4, STB0899_BASE_EQ_I_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF5_EQ_I_INIT_COEFF_5, STB0899_BASE_EQ_I_INIT_COEFF_N, 0x00000400 },\t \n\t{ STB0899_OFF6_EQ_I_INIT_COEFF_6, STB0899_BASE_EQ_I_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF7_EQ_I_INIT_COEFF_7, STB0899_BASE_EQ_I_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF8_EQ_I_INIT_COEFF_8, STB0899_BASE_EQ_I_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF9_EQ_I_INIT_COEFF_9, STB0899_BASE_EQ_I_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFFa_EQ_I_INIT_COEFF_10,STB0899_BASE_EQ_I_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF0_EQ_Q_INIT_COEFF_0, STB0899_BASE_EQ_Q_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF1_EQ_Q_INIT_COEFF_1, STB0899_BASE_EQ_Q_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF2_EQ_Q_INIT_COEFF_2, STB0899_BASE_EQ_Q_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF3_EQ_Q_INIT_COEFF_3, STB0899_BASE_EQ_Q_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF4_EQ_Q_INIT_COEFF_4, STB0899_BASE_EQ_Q_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF5_EQ_Q_INIT_COEFF_5, STB0899_BASE_EQ_Q_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF6_EQ_Q_INIT_COEFF_6, STB0899_BASE_EQ_Q_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF7_EQ_Q_INIT_COEFF_7, STB0899_BASE_EQ_Q_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF8_EQ_Q_INIT_COEFF_8, STB0899_BASE_EQ_Q_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF9_EQ_Q_INIT_COEFF_9, STB0899_BASE_EQ_Q_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFFa_EQ_Q_INIT_COEFF_10,STB0899_BASE_EQ_Q_INIT_COEFF_N, 0x00000000 },\t \n\t{ STB0899_OFF0_EQ_I_OUT_COEFF_0\t, STB0899_BASE_EQ_I_OUT_COEFF_N\t, 0x00000000 },  \n\t{ STB0899_OFF1_EQ_I_OUT_COEFF_1\t, STB0899_BASE_EQ_I_OUT_COEFF_N\t, 0x00000000 },  \n\t{ STB0899_OFF2_EQ_I_OUT_COEFF_2\t, STB0899_BASE_EQ_I_OUT_COEFF_N\t, 0x00000000 },  \n\t{ STB0899_OFF3_EQ_I_OUT_COEFF_3\t, STB0899_BASE_EQ_I_OUT_COEFF_N\t, 0x00000000 },  \n\t{ STB0899_OFF4_EQ_I_OUT_COEFF_4\t, STB0899_BASE_EQ_I_OUT_COEFF_N\t, 0x00000000 },  \n\t{ STB0899_OFF5_EQ_I_OUT_COEFF_5\t, STB0899_BASE_EQ_I_OUT_COEFF_N\t, 0x00000000 },  \n\t{ STB0899_OFF6_EQ_I_OUT_COEFF_6\t, STB0899_BASE_EQ_I_OUT_COEFF_N\t, 0x00000000 },  \n\t{ STB0899_OFF7_EQ_I_OUT_COEFF_7\t, STB0899_BASE_EQ_I_OUT_COEFF_N\t, 0x00000000 },  \n\t{ STB0899_OFF8_EQ_I_OUT_COEFF_8\t, STB0899_BASE_EQ_I_OUT_COEFF_N\t, 0x00000000 },  \n\t{ STB0899_OFF9_EQ_I_OUT_COEFF_9\t, STB0899_BASE_EQ_I_OUT_COEFF_N\t, 0x00000000 },  \n\t{ STB0899_OFFa_EQ_I_OUT_COEFF_10,STB0899_BASE_EQ_I_OUT_COEFF_N\t, 0x00000000 },  \n\t{ STB0899_OFF0_EQ_Q_OUT_COEFF_0\t, STB0899_BASE_EQ_Q_OUT_COEFF_N\t, 0x00000000 },\t \n\t{ STB0899_OFF1_EQ_Q_OUT_COEFF_1\t, STB0899_BASE_EQ_Q_OUT_COEFF_N\t, 0x00000000 },\t \n\t{ STB0899_OFF2_EQ_Q_OUT_COEFF_2\t, STB0899_BASE_EQ_Q_OUT_COEFF_N\t, 0x00000000 },\t \n\t{ STB0899_OFF3_EQ_Q_OUT_COEFF_3\t, STB0899_BASE_EQ_Q_OUT_COEFF_N\t, 0x00000000 },\t \n\t{ STB0899_OFF4_EQ_Q_OUT_COEFF_4\t, STB0899_BASE_EQ_Q_OUT_COEFF_N\t, 0x00000000 },\t \n\t{ STB0899_OFF5_EQ_Q_OUT_COEFF_5\t, STB0899_BASE_EQ_Q_OUT_COEFF_N\t, 0x00000000 },\t \n\t{ STB0899_OFF6_EQ_Q_OUT_COEFF_6 , STB0899_BASE_EQ_Q_OUT_COEFF_N\t, 0x00000000 },\t \n\t{ STB0899_OFF7_EQ_Q_OUT_COEFF_7\t, STB0899_BASE_EQ_Q_OUT_COEFF_N\t, 0x00000000 },\t \n\t{ STB0899_OFF8_EQ_Q_OUT_COEFF_8\t, STB0899_BASE_EQ_Q_OUT_COEFF_N\t, 0x00000000 },\t \n\t{ STB0899_OFF9_EQ_Q_OUT_COEFF_9\t, STB0899_BASE_EQ_Q_OUT_COEFF_N\t, 0x00000000 },\t \n\t{ STB0899_OFFa_EQ_Q_OUT_COEFF_10, STB0899_BASE_EQ_Q_OUT_COEFF_N\t, 0x00000000 },\t \n\t{ 0xffff\t\t\t, 0xffffffff\t\t\t, 0xffffffff },\n};\nstatic const struct stb0899_s2_reg stb0899_s2_init_4[] = {\n\t{ STB0899_OFF0_BLOCK_LNGTH\t, STB0899_BASE_BLOCK_LNGTH\t, 0x00000008 },\t \n\t{ STB0899_OFF0_ROW_STR\t\t, STB0899_BASE_ROW_STR\t\t, 0x000000b4 },\t \n\t{ STB0899_OFF0_BN_END_ADDR\t, STB0899_BASE_BN_END_ADDR\t, 0x000004b5 },\t \n\t{ STB0899_OFF0_CN_END_ADDR\t, STB0899_BASE_CN_END_ADDR\t, 0x00000b4b },\t \n\t{ STB0899_OFF0_INFO_LENGTH\t, STB0899_BASE_INFO_LENGTH\t, 0x00000078 },\t \n\t{ STB0899_OFF0_BOT_ADDR\t\t, STB0899_BASE_BOT_ADDR\t\t, 0x000001e0 },\t \n\t{ STB0899_OFF0_BCH_BLK_LN\t, STB0899_BASE_BCH_BLK_LN\t, 0x0000a8c0 },\t \n\t{ STB0899_OFF0_BCH_T\t\t, STB0899_BASE_BCH_T\t\t, 0x0000000c },\t \n\t{ STB0899_OFF0_CNFG_MODE\t, STB0899_BASE_CNFG_MODE\t, 0x00000001 },\t \n\t{ STB0899_OFF0_LDPC_STAT\t, STB0899_BASE_LDPC_STAT\t, 0x0000000d },\t \n\t{ STB0899_OFF0_ITER_SCALE\t, STB0899_BASE_ITER_SCALE\t, 0x00000040 },\t \n\t{ STB0899_OFF0_INPUT_MODE\t, STB0899_BASE_INPUT_MODE\t, 0x00000000 },\t \n\t{ STB0899_OFF0_LDPCDECRST\t, STB0899_BASE_LDPCDECRST\t, 0x00000000 },\t \n\t{ STB0899_OFF0_CLK_PER_BYTE_RW\t, STB0899_BASE_CLK_PER_BYTE_RW\t, 0x00000008 },\t \n\t{ STB0899_OFF0_BCH_ERRORS\t, STB0899_BASE_BCH_ERRORS\t, 0x00000000 },\t \n\t{ STB0899_OFF0_LDPC_ERRORS\t, STB0899_BASE_LDPC_ERRORS\t, 0x00000000 },\t \n\t{ STB0899_OFF0_BCH_MODE\t\t, STB0899_BASE_BCH_MODE\t\t, 0x00000000 },\t \n\t{ STB0899_OFF0_ERR_ACC_PER\t, STB0899_BASE_ERR_ACC_PER\t, 0x00000008 },\t \n\t{ STB0899_OFF0_BCH_ERR_ACC\t, STB0899_BASE_BCH_ERR_ACC\t, 0x00000000 },\t \n\t{ STB0899_OFF0_FEC_TP_SEL\t, STB0899_BASE_FEC_TP_SEL\t, 0x00000000 },\t \n\t{ 0xffff\t\t\t, 0xffffffff\t\t\t, 0xffffffff },\n};\n\nstatic const struct stb0899_s1_reg stb0899_s1_init_5[] = {\n\t{ STB0899_TSTCK\t\t, 0x00 },\n\t{ STB0899_TSTRES\t, 0x00 },\n\t{ STB0899_TSTOUT\t, 0x00 },\n\t{ STB0899_TSTIN\t\t, 0x00 },\n\t{ STB0899_TSTSYS\t, 0x00 },\n\t{ STB0899_TSTCHIP\t, 0x00 },\n\t{ STB0899_TSTFREE\t, 0x00 },\n\t{ STB0899_TSTI2C\t, 0x00 },\n\t{ STB0899_BITSPEEDM\t, 0x00 },\n\t{ STB0899_BITSPEEDL\t, 0x00 },\n\t{ STB0899_TBUSBIT\t, 0x00 },\n\t{ STB0899_TSTDIS\t, 0x00 },\n\t{ STB0899_TSTDISRX\t, 0x00 },\n\t{ STB0899_TSTJETON\t, 0x00 },\n\t{ STB0899_TSTDCADJ\t, 0x00 },\n\t{ STB0899_TSTAGC1\t, 0x00 },\n\t{ STB0899_TSTAGC1N\t, 0x00 },\n\t{ STB0899_TSTPOLYPH\t, 0x00 },\n\t{ STB0899_TSTR\t\t, 0x00 },\n\t{ STB0899_TSTAGC2\t, 0x00 },\n\t{ STB0899_TSTCTL1\t, 0x00 },\n\t{ STB0899_TSTCTL2\t, 0x00 },\n\t{ STB0899_TSTCTL3\t, 0x00 },\n\t{ STB0899_TSTDEMAP\t, 0x00 },\n\t{ STB0899_TSTDEMAP2\t, 0x00 },\n\t{ STB0899_TSTDEMMON\t, 0x00 },\n\t{ STB0899_TSTRATE\t, 0x00 },\n\t{ STB0899_TSTSELOUT\t, 0x00 },\n\t{ STB0899_TSYNC\t\t, 0x00 },\n\t{ STB0899_TSTERR\t, 0x00 },\n\t{ STB0899_TSTRAM1\t, 0x00 },\n\t{ STB0899_TSTVSELOUT\t, 0x00 },\n\t{ STB0899_TSTFORCEIN\t, 0x00 },\n\t{ STB0899_TSTRS1\t, 0x00 },\n\t{ STB0899_TSTRS2\t, 0x00 },\n\t{ STB0899_TSTRS3\t, 0x00 },\n\t{ STB0899_GHOSTREG\t, 0x81 },\n\t{ 0xffff\t\t, 0xff },\n};\n\n#define STB0899_DVBS2_ESNO_AVE\t\t\t3\n#define STB0899_DVBS2_ESNO_QUANT\t\t32\n#define STB0899_DVBS2_AVFRAMES_COARSE\t\t10\n#define STB0899_DVBS2_AVFRAMES_FINE\t\t20\n#define STB0899_DVBS2_MISS_THRESHOLD\t\t6\n#define STB0899_DVBS2_UWP_THRESHOLD_ACQ\t\t1125\n#define STB0899_DVBS2_UWP_THRESHOLD_TRACK\t758\n#define STB0899_DVBS2_UWP_THRESHOLD_SOF\t\t1350\n#define STB0899_DVBS2_SOF_SEARCH_TIMEOUT\t1664100\n\n#define STB0899_DVBS2_BTR_NCO_BITS\t\t28\n#define STB0899_DVBS2_BTR_GAIN_SHIFT_OFFSET\t15\n#define STB0899_DVBS2_CRL_NCO_BITS\t\t30\n#define STB0899_DVBS2_LDPC_MAX_ITER\t\t70\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}