Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.48 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.48 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: TOP_LEVEL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_LEVEL.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_LEVEL"
Output Format                      : NGC
Target Device                      : xc4vsx55-10-ff1148

---- Source Options
Top Module Name                    : TOP_LEVEL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : NO
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 32
Register Duplication               : NO
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : true
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Library Search Order               : TOP_LEVEL.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : YES
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/xc4vsx55/fifo_d8k_w64_r32.vhd" in Library work.
Architecture fifo_d8k_w64_r32_a of Entity fifo_d8k_w64_r32 is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/user_block.vhd" in Library work.
Architecture behavior of Entity user_block is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/data_router.vhd" in Library work.
Architecture behavior of Entity data_router is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/d_intrfc.vhd" in Library work.
Architecture behavior of Entity d_intrfc is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/adc_data_router.vhd" in Library work.
Architecture behavior of Entity adc_data_router is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/xc4vsx55/fifo_d2k_w32_r64.vhd" in Library work.
Architecture fifo_d2k_w32_r64_a of Entity fifo_d2k_w32_r64 is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/vhdl_source/ddc_user_block.vhd" in Library work.
Architecture structure of Entity ddc_user_block is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/xc4vsx55/fifo_d1k_w64_r64.vhd" in Library work.
Architecture fifo_d1k_w64_r64_a of Entity fifo_d1k_w64_r64 is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/xc4vsx55/fifo_d1k_w64_r32.vhd" in Library work.
Architecture fifo_d1k_w64_r32_a of Entity fifo_d1k_w64_r32 is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" in Library work.
Architecture behavioral of Entity sdram_sys_clk_dcm is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" in Library work.
Architecture structure of Entity memory_app is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_gen.vhd" in Library work.
Architecture behavior of Entity clk_gen is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/cntrl_reg.vhd" in Library work.
Architecture rtl of Entity cntrlreg is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/syncgate.vhd" in Library work.
Architecture behavior of Entity syncgate_gen is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/fifo_en_gen.vhd" in Library work.
Architecture behavior of Entity fifo_en_gen is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/vhdl_source/filter_latch.vhd" in Library work.
Architecture behavioral of Entity filter_latch is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/vhdl_source/adcdata_orig.vhd" in Library work.
Entity <adc_data_path_user> compiled.
Entity <adc_data_path_user> (Architecture <structure>) compiled.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/adcdata.vhd" in Library work.
Architecture structure of Entity adc_data_path is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/datapath.vhd" in Library work.
Architecture structure of Entity dac_data_path is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" in Library work.
Architecture behavioral of Entity clk_dcm is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/vhdl_source/ddc_adv_dcm.vhd" in Library work.
Architecture behavioral of Entity ddc_adv_dcm is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" in Library work.
Entity <top_level> compiled.
Entity <top_level> (Architecture <structure>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP_LEVEL> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <SDRAM_SYS_CLK_DCM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMORY_APP> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <CLK_GEN> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <CNTRLREG> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <SYNCGATE_GEN> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <FIFO_EN_GEN> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <FILTER_LATCH> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADC_DATA_PATH_USER> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <ADC_DATA_PATH> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <DAC_DATA_PATH> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <CLK_DCM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DDC_ADV_DCM> in library <work> (architecture <behavioral>) with generics.
	CLKDV_DIVIDE = 4.000000
	CLKFX_DIVIDE = 1
	CLKFX_MULTIPLY = 4
	CLKIN_PERIOD = 8.000000
	DFS_FREQUENCY_MODE = "LOW"
	DLL_FREQUENCY_MODE = "LOW"
	PHASE_SHIFT = 0

Analyzing hierarchy for entity <D_INTRFC> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ADC_DATA_ROUTER> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <DDC_USER_BLOCK> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <USER_BLOCK> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <DATA_ROUTER> in library <work> (architecture <behavior>).

INFO:Xst:2555 - '-hierarchy_separator' switch is being deprecated in a future release.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP_LEVEL> in library <work> (Architecture <structure>).
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 1994: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2001: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2010: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2017: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2030: Instantiating black box module <IBUFGDS_LVPECL_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2038: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2048: Instantiating black box module <IBUFGDS_LVPECL_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2083: Instantiating black box module <FDDRRSE>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2096: Instantiating black box module <FDDRRSE>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2109: Instantiating black box module <FDDRRSE>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2122: Instantiating black box module <FDDRRSE>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2135: Instantiating black box module <FDDRRSE>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2148: Instantiating black box module <FDDRRSE>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2667: Unconnected output port 'Almost_Empty' of component 'fifo_d1k_w64_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2667: Unconnected output port 'Almost_Full' of component 'fifo_d1k_w64_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2667: Instantiating black box module <fifo_d1k_w64_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2710: Unconnected output port 'Ddr0_Dm' of component 'MEMORY_APP'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2710: Unconnected output port 'Ddr1_Dm' of component 'MEMORY_APP'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2710: Unconnected output port 'Ddr2_Dm' of component 'MEMORY_APP'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2851: Instantiating black box module <SRL16>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2888: Instantiating black box module <IDELAYCTRL>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2909: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2926: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2937: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2926: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2937: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2926: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2937: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2926: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2937: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2951: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2967: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2978: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2967: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2978: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2967: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2978: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2967: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2978: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3019: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3019: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3019: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3019: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3049: Instantiating black box module <IBUFGDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3057: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3064: Instantiating black box module <IBUFGDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3072: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3079: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3087: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3095: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3103: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3119: Instantiating black box module <BUFIO>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3134: Instantiating black box module <BUFIO>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3141: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3149: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3157: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3174: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3184: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3194: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3269: Unconnected output port 'Test_Mode' of component 'CNTRLREG'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3575: Unconnected output port 'SyncGateGo_Rs' of component 'SYNCGATE_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3591: Unconnected output port 'SyncGateGo_Rs' of component 'SYNCGATE_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3608: Unconnected output port 'SyncGateGo_Rs' of component 'SYNCGATE_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3624: Unconnected output port 'SyncGateGo_Rs' of component 'SYNCGATE_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3775: Unconnected output port 'Pre_Count_H' of component 'FIFO_EN_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3775: Unconnected output port 'Pre_Count_L' of component 'FIFO_EN_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3775: Unconnected output port 'Trig_Reached' of component 'FIFO_EN_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3827: Unconnected output port 'Wr_En_B' of component 'ADC_DATA_PATH_USER'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3899: Unconnected output port 'Wr_En_B' of component 'ADC_DATA_PATH'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3980: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 3987: Instantiating black box module <IBUFG>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 4014: Unconnected output port 'Locked' of component 'DDC_ADV_DCM'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 4024: Instantiating black box module <BUFGCTRL>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 4038: Instantiating black box module <BUFGCTRL>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd" line 4052: Instantiating black box module <BUFGCTRL>.
INFO:Xst:2679 - Register <LDREQ_N<4>> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LDREQ_N<5>> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LDREQ_N<7>> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lads_n_out> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lbe0_n_out> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lbe4_n_out> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lblast_n_out> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lrw_out> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lspare_out> in unit <TOP_LEVEL> has a constant value of 11111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lwait_n_out> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<10>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<9>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<8>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<7>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<6>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<5>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<4>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<3>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<2>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<1>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<0>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <TOP_LEVEL> analyzed. Unit <TOP_LEVEL> generated.

Analyzing Entity <SDRAM_SYS_CLK_DCM> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Do' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Clk2x' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Clk2x180' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Clk90' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Clkfx' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Clkfx180' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Drdy' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Psdone' of component 'DCM_ADV'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Instantiating black box module <DCM_ADV>.
    Set user-defined property "Clk_Feedback =  1X" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Clkdv_Divide =  4.0000000000000000" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Clkfx_Divide =  1" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Clkfx_Multiply =  4" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Clkin_Divide_By_2 =  FALSE" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Clkin_Period =  5.0000000000000000" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Clkout_Phase_Shift =  NONE" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Dcm_Autocalibration =  TRUE" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Dcm_Performance_Mode =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Deskew_Adjust =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Dfs_Frequency_Mode =  HIGH" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Dll_Frequency_Mode =  HIGH" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Duty_Cycle_Correction =  TRUE" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Factory_Jf =  F0F0" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Phase_Shift =  0" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Startup_Wait =  FALSE" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 218: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 227: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 234: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd" line 241: Instantiating black box module <BUFG>.
Entity <SDRAM_SYS_CLK_DCM> analyzed. Unit <SDRAM_SYS_CLK_DCM> generated.

Analyzing Entity <MEMORY_APP> in library <work> (Architecture <structure>).
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 720: Unconnected output port 'Almost_Empty' of component 'fifo_d1k_w64_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 720: Unconnected output port 'Almost_Full' of component 'fifo_d1k_w64_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 720: Instantiating black box module <fifo_d1k_w64_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 783: Unconnected output port 'Almost_Empty' of component 'fifo_d1k_w64_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 783: Unconnected output port 'Almost_Full' of component 'fifo_d1k_w64_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 783: Instantiating black box module <fifo_d1k_w64_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 823: Unconnected output port 'Almost_Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 823: Unconnected output port 'Almost_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 823: Unconnected output port 'Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 823: Unconnected output port 'Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 823: Unconnected output port 'Prog_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 823: Instantiating black box module <fifo_d2k_w32_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 925: Unconnected output port 'L_D_Req' of component 'SDRAM_DDR2_LB'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 925: Unconnected output port 'L_Ref_Ack' of component 'SDRAM_DDR2_LB'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 925: Instantiating black box module <SDRAM_DDR2_LB>.
    Set user-defined property "Num_Rd_Vld =  2" for instance <SDRAM_DDR2_LB_0> in unit <MEMORY_APP>.
    Set user-defined property "Num_Clk_Outs =  2" for instance <SDRAM_DDR2_LB_0> in unit <MEMORY_APP>.
    Set user-defined property "Nibble_Devices =  0" for instance <SDRAM_DDR2_LB_0> in unit <MEMORY_APP>.
    Set user-defined property "Dsize =  64" for instance <SDRAM_DDR2_LB_0> in unit <MEMORY_APP>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1054: Unconnected output port 'Almost_Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1054: Unconnected output port 'Almost_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1054: Unconnected output port 'Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1054: Unconnected output port 'Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1054: Unconnected output port 'Prog_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1054: Instantiating black box module <fifo_d2k_w32_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1155: Unconnected output port 'L_D_Req' of component 'SDRAM_DDR2_LB'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1155: Unconnected output port 'L_Ref_Ack' of component 'SDRAM_DDR2_LB'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1155: Instantiating black box module <SDRAM_DDR2_LB>.
    Set user-defined property "Num_Rd_Vld =  2" for instance <SDRAM_DDR2_LB_1> in unit <MEMORY_APP>.
    Set user-defined property "Num_Clk_Outs =  2" for instance <SDRAM_DDR2_LB_1> in unit <MEMORY_APP>.
    Set user-defined property "Nibble_Devices =  0" for instance <SDRAM_DDR2_LB_1> in unit <MEMORY_APP>.
    Set user-defined property "Dsize =  64" for instance <SDRAM_DDR2_LB_1> in unit <MEMORY_APP>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1284: Unconnected output port 'Almost_Empty' of component 'fifo_d1k_w64_r32'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1284: Unconnected output port 'Almost_Full' of component 'fifo_d1k_w64_r32'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1284: Unconnected output port 'Empty' of component 'fifo_d1k_w64_r32'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1284: Unconnected output port 'Full' of component 'fifo_d1k_w64_r32'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1284: Unconnected output port 'Prog_Empty' of component 'fifo_d1k_w64_r32'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1284: Instantiating black box module <fifo_d1k_w64_r32>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1310: Unconnected output port 'L_D_Req' of component 'SDRAM_DDR2_LB'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1310: Unconnected output port 'L_Ref_Ack' of component 'SDRAM_DDR2_LB'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd" line 1310: Instantiating black box module <SDRAM_DDR2_LB>.
    Set user-defined property "Num_Rd_Vld =  2" for instance <SDRAM_DDR2_LB_2> in unit <MEMORY_APP>.
    Set user-defined property "Num_Clk_Outs =  2" for instance <SDRAM_DDR2_LB_2> in unit <MEMORY_APP>.
    Set user-defined property "Nibble_Devices =  0" for instance <SDRAM_DDR2_LB_2> in unit <MEMORY_APP>.
    Set user-defined property "Dsize =  64" for instance <SDRAM_DDR2_LB_2> in unit <MEMORY_APP>.
Entity <MEMORY_APP> analyzed. Unit <MEMORY_APP> generated.

Analyzing Entity <CLK_GEN> in library <work> (Architecture <behavior>).
Entity <CLK_GEN> analyzed. Unit <CLK_GEN> generated.

Analyzing Entity <CNTRLREG> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <reg<143><14>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<143><13>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <CNTRLREG> analyzed. Unit <CNTRLREG> generated.

Analyzing Entity <SYNCGATE_GEN> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/syncgate.vhd" line 145: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/syncgate.vhd" line 158: Mux is complete : default of case is discarded
Entity <SYNCGATE_GEN> analyzed. Unit <SYNCGATE_GEN> generated.

Analyzing Entity <FIFO_EN_GEN> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/fifo_en_gen.vhd" line 240: Mux is complete : default of case is discarded
Entity <FIFO_EN_GEN> analyzed. Unit <FIFO_EN_GEN> generated.

Analyzing Entity <FILTER_LATCH> in library <work> (Architecture <behavioral>).
Entity <FILTER_LATCH> analyzed. Unit <FILTER_LATCH> generated.

Analyzing Entity <ADC_DATA_PATH_USER> in library <work> (Architecture <structure>).
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/vhdl_source/adcdata_orig.vhd" line 399: Unconnected output port 'Almost_Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/vhdl_source/adcdata_orig.vhd" line 399: Unconnected output port 'Almost_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/vhdl_source/adcdata_orig.vhd" line 399: Instantiating black box module <fifo_d2k_w32_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/vhdl_source/adcdata_orig.vhd" line 422: Unconnected output port 'Almost_Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/vhdl_source/adcdata_orig.vhd" line 422: Unconnected output port 'Almost_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/vhdl_source/adcdata_orig.vhd" line 422: Instantiating black box module <fifo_d2k_w32_r64>.
Entity <ADC_DATA_PATH_USER> analyzed. Unit <ADC_DATA_PATH_USER> generated.

Analyzing Entity <D_INTRFC> in library <work> (Architecture <behavior>).
Entity <D_INTRFC> analyzed. Unit <D_INTRFC> generated.

Analyzing Entity <ADC_DATA_ROUTER> in library <work> (Architecture <behavior>).
Entity <ADC_DATA_ROUTER> analyzed. Unit <ADC_DATA_ROUTER> generated.

Analyzing Entity <DDC_USER_BLOCK> in library <work> (Architecture <structure>).
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/vhdl_source/ddc_user_block.vhd" line 132: Instantiating black box module <casc_filter>.
Entity <DDC_USER_BLOCK> analyzed. Unit <DDC_USER_BLOCK> generated.

Analyzing Entity <USER_BLOCK> in library <work> (Architecture <behavior>).
Entity <USER_BLOCK> analyzed. Unit <USER_BLOCK> generated.

Analyzing Entity <ADC_DATA_PATH> in library <work> (Architecture <structure>).
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/adcdata.vhd" line 316: Unconnected output port 'Almost_Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/adcdata.vhd" line 316: Unconnected output port 'Almost_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/adcdata.vhd" line 316: Instantiating black box module <fifo_d2k_w32_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/adcdata.vhd" line 339: Unconnected output port 'Almost_Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/adcdata.vhd" line 339: Unconnected output port 'Almost_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/adcdata.vhd" line 339: Instantiating black box module <fifo_d2k_w32_r64>.
Entity <ADC_DATA_PATH> analyzed. Unit <ADC_DATA_PATH> generated.

Analyzing Entity <DAC_DATA_PATH> in library <work> (Architecture <structure>).
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/datapath.vhd" line 207: Unconnected output port 'Almost_Empty' of component 'fifo_d8k_w64_r32'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/datapath.vhd" line 207: Unconnected output port 'Almost_Full' of component 'fifo_d8k_w64_r32'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/datapath.vhd" line 207: Instantiating black box module <fifo_d8k_w64_r32>.
Entity <DAC_DATA_PATH> analyzed. Unit <DAC_DATA_PATH> generated.

Analyzing Entity <DATA_ROUTER> in library <work> (Architecture <behavior>).
Entity <DATA_ROUTER> analyzed. Unit <DATA_ROUTER> generated.

Analyzing Entity <CLK_DCM> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Do' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clk180' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clk270' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clk2x' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clk2x180' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clk90' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clkdv' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clkfx' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clkfx180' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Drdy' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Psdone' of component 'DCM_ADV'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd" line 161: Instantiating black box module <DCM_ADV>.
    Set user-defined property "Clk_Feedback =  1X" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Clkdv_Divide =  4.0000000000000000" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Clkfx_Divide =  1" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Clkfx_Multiply =  4" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Clkin_Divide_By_2 =  FALSE" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Clkin_Period =  5.0000000000000000" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Clkout_Phase_Shift =  NONE" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Dcm_Autocalibration =  TRUE" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Dcm_Performance_Mode =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Deskew_Adjust =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Dfs_Frequency_Mode =  HIGH" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Dll_Frequency_Mode =  HIGH" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Duty_Cycle_Correction =  TRUE" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Factory_Jf =  F0F0" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Phase_Shift =  0" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Startup_Wait =  FALSE" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
Entity <CLK_DCM> analyzed. Unit <CLK_DCM> generated.

Analyzing generic Entity <DDC_ADV_DCM> in library <work> (Architecture <behavioral>).
	CLKDV_DIVIDE = 4.000000
	CLKFX_DIVIDE = 1
	CLKFX_MULTIPLY = 4
	CLKIN_PERIOD = 8.000000
	DFS_FREQUENCY_MODE = "LOW"
	DLL_FREQUENCY_MODE = "LOW"
	PHASE_SHIFT = 0
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "CLKDV_DIVIDE =  4.0000000000000000" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "CLKIN_PERIOD =  8.0000000000000000" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  FIXED" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "SIM_DEVICE =  VIRTEX4" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_HI_INST> in unit <DDC_ADV_DCM>.
Entity <DDC_ADV_DCM> analyzed. Unit <DDC_ADV_DCM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <reg<45><10>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<45><11>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<46><10>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<46><8>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<46><11>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<46><9>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<48><10>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<48><11>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<45><8>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<45><9>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<39><4>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<39><5>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<39><7>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<48><8>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<48><9>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <CLK_GEN>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_gen.vhd".
    Found 1-bit register for signal <sclk>.
    Found 8-bit up counter for signal <scount>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CLK_GEN> synthesized.


Synthesizing Unit <CNTRLREG>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/cntrl_reg.vhd".
WARNING:Xst:653 - Signal <int_vctr0<15:7>> is used but never assigned. Tied to value 000000000.
WARNING:Xst:1780 - Signal <fifo_flags<10><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<10><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<9><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<9><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<8><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<8><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<7><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<7><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<6><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<6><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<5><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<5><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<4><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<4><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<3><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<3><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<2><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<2><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<1><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<1><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<0><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<0><7:0>> is never used or assigned.
WARNING:Xst:1781 - Signal <reg<511:477>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<472:471>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<466:439>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<383:296>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<287:269>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<255:144>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<141:138>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<127:52>> is used but never assigned. Tied to default value.
WARNING:Xst:653 - Signal <reg<51><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<51><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<50><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<50><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<49><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<49><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<48><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<48><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<47><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<47><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<46><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<46><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<45><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<45><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<44><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<44><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<43><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<43><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<42><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<42><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<41><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<41><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<33><15:7>> is used but never assigned. Tied to value 000000000.
WARNING:Xst:1781 - Signal <reg<31:24>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<15:9>> is used but never assigned. Tied to default value.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_15>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_16>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_17>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_10>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_11>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_12>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_13>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_14>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_15>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_16>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_17>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <K_DATA_9>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <G_DATA_9>.
    Found 1-bit tristate buffer for signal <IIC_DAT>.
    Found 1-bit register for signal <DAC_SDEN_N>.
    Found 16-bit register for signal <DAT_OUT>.
    Found 1-bit tristate buffer for signal <DAC_SDIO>.
    Found 16-bit 512-to-1 multiplexer for signal <DAT_OUT_15_1$varindex0000> created at line 847.
    Found 9-bit comparator greatequal for signal <DAT_OUT_5$cmp_ge0000>.
    Found 9-bit comparator lessequal for signal <DAT_OUT_5$cmp_le0000>.
    Found 5-bit register for signal <i>.
    Found 5-bit subtractor for signal <i$addsub0000> created at line 628.
    Found 1-bit register for signal <Mtridata_DAC_SDIO> created at line 632.
    Found 1-bit register for signal <Mtrien_DAC_SDIO> created at line 632.
    Found 5-bit comparator less for signal <Mtrien_DAC_SDIO$cmp_lt0000> created at line 631.
    Found 64-bit register for signal <reg<476:473>>.
    Found 64-bit register for signal <reg<470:467>>.
    Found 880-bit register for signal <reg<438:384>>.
    Found 128-bit register for signal <reg<295:288>>.
    Found 208-bit register for signal <reg<268:256>>.
    Found 160-bit register for signal <reg<137:128>>.
    Found 16-bit register for signal <reg<40>>.
    Found 80-bit register for signal <reg<38:34>>.
    Found 16-bit register for signal <reg<32>>.
    Found 32-bit register for signal <reg<23:22>>.
    Found 16-bit register for signal <reg<19>>.
    Found 16-bit register for signal <reg<16>>.
    Found 144-bit register for signal <reg<8:0>>.
    Found 1-bit register for signal <shift_en>.
    Found 1-bit register for signal <sreg_wepls>.
    Found 1-bit register for signal <sreg_wepls_q1>.
    Found 1-bit register for signal <sreg_write>.
INFO:Xst:738 - HDL ADVISOR - 1970 flip-flops were inferred for signal <reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1993 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <CNTRLREG> synthesized.


Synthesizing Unit <SYNCGATE_GEN>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/syncgate.vhd".
    Found 1-bit register for signal <SYNCGATEGO_RS>.
    Found 1-bit register for signal <SYNCGATE_N_OUT>.
    Found 1-bit register for signal <LVDS_SYNCGATE_OUT_N>.
    Found 1-bit register for signal <ext_syncgate>.
    Found 1-bit register for signal <lvds_syncgate_n_rs>.
    Found 1-bit xor2 for signal <pol_syncgate>.
    Found 1-bit register for signal <syncgate_pol_q>.
    Found 1-bit register for signal <syncgate_src_q>.
    Found 1-bit register for signal <syncgatego_n>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <SYNCGATE_GEN> synthesized.


Synthesizing Unit <FIFO_EN_GEN>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/fifo_en_gen.vhd".
WARNING:Xst:647 - Input <POST_LENGTH_H<15:14>> is never used.
WARNING:Xst:647 - Input <TRIG_LENGTH_H<15:14>> is never used.
    Found 1-bit register for signal <FIFO_EN>.
    Found 1-bit register for signal <arm_d>.
    Found 1-bit register for signal <arm_d2>.
    Found 1-bit register for signal <cntr_ce>.
    Found 1-bit register for signal <gate_n>.
    Found 1-bit register for signal <gate_n_d>.
    Found 30-bit register for signal <len_cntr>.
    Found 30-bit subtractor for signal <len_cntr$addsub0000> created at line 216.
    Found 1-bit register for signal <postcntr_ce>.
    Found 1-bit register for signal <postcntr_ce_d>.
    Found 30-bit register for signal <postlen_cntr>.
    Found 30-bit adder for signal <postlen_cntr$addsub0000> created at line 182.
    Found 30-bit comparator equal for signal <postlen_cntr$cmp_eq0000> created at line 170.
    Found 1-bit register for signal <trig_clear_d>.
    Found 1-bit register for signal <trig_stat_out>.
    Found 1-bit register for signal <trig_tc_d>.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <FIFO_EN_GEN> synthesized.


Synthesizing Unit <FILTER_LATCH>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/vhdl_source/filter_latch.vhd".
    Found 1-bit register for signal <STOP_OUT>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FILTER_LATCH> synthesized.


Synthesizing Unit <D_INTRFC>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/d_intrfc.vhd".
    Found 16-bit register for signal <AD_OUT>.
    Found 16-bit register for signal <BD_OUT>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <D_INTRFC> synthesized.


Synthesizing Unit <ADC_DATA_ROUTER>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/adc_data_router.vhd".
WARNING:Xst:647 - Input <DECDIV<15:12>> is never used.
WARNING:Xst:647 - Input <DAT_MODE<1>> is never used.
    Found 12-bit register for signal <dec_counter>.
    Found 12-bit adder for signal <dec_counter$addsub0000> created at line 100.
    Found 12-bit comparator equal for signal <dec_counter$cmp_eq0000> created at line 101.
    Found 1-bit register for signal <fen>.
    Found 32-bit register for signal <fifo_data>.
    Found 1-bit register for signal <toggler>.
    Found 12-bit comparator not equal for signal <toggler$cmp_ne0000> created at line 126.
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <ADC_DATA_ROUTER> synthesized.


Synthesizing Unit <USER_BLOCK>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/user_block.vhd".
WARNING:Xst:647 - Input <CLK> is never used.
Unit <USER_BLOCK> synthesized.


Synthesizing Unit <DATA_ROUTER>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/data_router.vhd".
    Found 16-bit register for signal <AD>.
    Found 16-bit register for signal <BD>.
    Found 1-bit register for signal <fen_a>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <DATA_ROUTER> synthesized.


Synthesizing Unit <SDRAM_SYS_CLK_DCM>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/sdram_sys_clk_dcm.vhd".
Unit <SDRAM_SYS_CLK_DCM> synthesized.


Synthesizing Unit <MEMORY_APP>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/dram_dtl.vhd".
WARNING:Xst:647 - Input <MEM0_DEPTH_REG_H<15>> is never used.
WARNING:Xst:647 - Input <MEM0_DEPTH_REG_L<2:0>> is never used.
WARNING:Xst:647 - Input <MEM0_START_REG_H<15>> is never used.
WARNING:Xst:647 - Input <MEM0_START_REG_L<2:0>> is never used.
WARNING:Xst:647 - Input <MEM1_DEPTH_REG_H<15>> is never used.
WARNING:Xst:647 - Input <MEM1_DEPTH_REG_L<2:0>> is never used.
WARNING:Xst:647 - Input <MEM1_START_REG_H<15>> is never used.
WARNING:Xst:647 - Input <MEM1_START_REG_L<2:0>> is never used.
WARNING:Xst:647 - Input <MEM2_DEPTH_REG_H<15>> is never used.
WARNING:Xst:647 - Input <MEM2_DEPTH_REG_L<2:0>> is never used.
WARNING:Xst:647 - Input <MEM2_START_REG_H<15>> is never used.
WARNING:Xst:647 - Input <MEM2_START_REG_L<2:0>> is never used.
WARNING:Xst:646 - Signal <ddr0_vodt<7:1>> is assigned but never used.
WARNING:Xst:653 - Signal <two_in_2_bits> is used but never assigned. Tied to value 10.
WARNING:Xst:653 - Signal <five_in_3_bits> is used but never assigned. Tied to value 101.
WARNING:Xst:653 - Signal <eighteen_in_5_bits> is used but never assigned. Tied to value 10010.
WARNING:Xst:653 - Signal <thirty_three_h_in_8_bits> is used but never assigned. Tied to value 00110011.
WARNING:Xst:653 - Signal <zero_in_8_bits> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <two_fifty_five_in_8_bits> is used but never assigned. Tied to value 11111111.
WARNING:Xst:653 - Signal <thirty_seven_h_in_8_bits> is used but never assigned. Tied to value 00110111.
WARNING:Xst:653 - Signal <zero_in_18_bits> is used but never assigned. Tied to value 000000000000000000.
WARNING:Xst:653 - Signal <one_hundred_h_in_10_bits> is used but never assigned. Tied to value 0100000000.
WARNING:Xst:646 - Signal <ddr1_vodt<7:1>> is assigned but never used.
WARNING:Xst:653 - Signal <three_in_18_bits> is used but never assigned. Tied to value 000000000000000011.
WARNING:Xst:653 - Signal <two_in_3_bits> is used but never assigned. Tied to value 010.
WARNING:Xst:653 - Signal <hi> is used but never assigned. Tied to value 1.
WARNING:Xst:653 - Signal <one_in_2_bits> is used but never assigned. Tied to value 01.
WARNING:Xst:653 - Signal <thirteen_in_5_bits> is used but never assigned. Tied to value 01101.
WARNING:Xst:653 - Signal <seven_in_18_bits> is used but never assigned. Tied to value 000000000000000111.
WARNING:Xst:653 - Signal <lo> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <twelve_in_18_bits> is used but never assigned. Tied to value 000000000000001100.
WARNING:Xst:646 - Signal <ddr2_vodt<7:1>> is assigned but never used.
WARNING:Xst:653 - Signal <six_hundred_h_in_11_bits> is used but never assigned. Tied to value 11000000000.
WARNING:Xst:653 - Signal <three_in_3_bits> is used but never assigned. Tied to value 011.
WARNING:Xst:653 - Signal <c_thousand_h_in_17_bits> is used but never assigned. Tied to value 01100000000000000.
WARNING:Xst:653 - Signal <four_in_3_bits> is used but never assigned. Tied to value 100.
WARNING:Xst:653 - Signal <zero_in_16_bits> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:653 - Signal <four_hundred_h_in_16_bits> is used but never assigned. Tied to value 0000010000000000.
WARNING:Xst:653 - Signal <nine_in_5_bits> is used but never assigned. Tied to value 01001.
WARNING:Xst:653 - Signal <three_hundred_h_in_10_bits> is used but never assigned. Tied to value 1100000000.
WARNING:Xst:653 - Signal <eight_in_18_bits> is used but never assigned. Tied to value 000000000000001000.
WARNING:Xst:646 - Signal <mem_ctrl_reg_q<15:3>> is assigned but never used.
WARNING:Xst:653 - Signal <two_hundred_h_in_11_bits> is used but never assigned. Tied to value 01000000000.
WARNING:Xst:653 - Signal <four_in_4_bits> is used but never assigned. Tied to value 0100.
    Found 1-bit register for signal <FIFO_MEMR_REQ>.
    Found 1-bit register for signal <FIFO_MEMW_REQ>.
    Found 33-bit adder for signal <add0000$add0000> created at line 862.
    Found 33-bit adder for signal <add0001$add0000> created at line 894.
    Found 33-bit adder for signal <add0002$add0000> created at line 1093.
    Found 33-bit adder for signal <add0003$add0000> created at line 1125.
    Found 33-bit adder for signal <add0004$add0000> created at line 1445.
    Found 33-bit register for signal <mem_adca_addr>.
    Found 33-bit comparator equal for signal <mem_adca_addr$cmp_eq0000> created at line 862.
    Found 33-bit 4-to-1 multiplexer for signal <mem_adca_addr$mux0001>.
    Found 1-bit register for signal <mem_adca_run>.
    Found 33-bit register for signal <mem_adcb_addr>.
    Found 33-bit comparator equal for signal <mem_adcb_addr$cmp_eq0000> created at line 1093.
    Found 33-bit 4-to-1 multiplexer for signal <mem_adcb_addr$mux0001>.
    Found 1-bit register for signal <mem_adcb_run>.
    Found 16-bit register for signal <mem_ctrl_reg_q>.
    Found 33-bit register for signal <mem_dac_addr>.
    Found 33-bit comparator equal for signal <mem_dac_addr$cmp_eq0000> created at line 1445.
    Found 33-bit 4-to-1 multiplexer for signal <mem_dac_addr$mux0001>.
    Found 1-bit register for signal <mem_dac_run>.
    Found 64-bit 4-to-1 multiplexer for signal <mem_dout>.
    Found 33-bit register for signal <trig_adca_addr>.
    Found 33-bit adder for signal <trig_adca_addr$addsub0000> created at line 894.
    Found 33-bit comparator equal for signal <trig_adca_addr$cmp_eq0000> created at line 894.
    Found 1-bit register for signal <trig_adca_reached>.
    Found 33-bit register for signal <trig_adcb_addr>.
    Found 33-bit adder for signal <trig_adcb_addr$addsub0000> created at line 1125.
    Found 33-bit comparator equal for signal <trig_adcb_addr$cmp_eq0000> created at line 1125.
    Found 1-bit register for signal <trig_adcb_reached>.
    Summary:
	inferred 188 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred 163 Multiplexer(s).
Unit <MEMORY_APP> synthesized.


Synthesizing Unit <ADC_DATA_PATH>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/adcdata.vhd".
    Found 1-bit register for signal <REQA>.
    Found 1-bit register for signal <REQB>.
    Found 1-bit register for signal <faeq1_a>.
    Found 1-bit register for signal <faeq1_b>.
    Found 1-bit register for signal <faeq2_a>.
    Found 1-bit register for signal <faeq2_b>.
    Found 1-bit register for signal <fafq1_a>.
    Found 1-bit register for signal <fafq1_b>.
    Found 1-bit register for signal <fafq2_a>.
    Found 1-bit register for signal <fafq2_b>.
    Found 1-bit register for signal <sm_gatea_ntemp>.
    Found 1-bit register for signal <sm_gateb_ntemp>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <ADC_DATA_PATH> synthesized.


Synthesizing Unit <DAC_DATA_PATH>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/datapath.vhd".
WARNING:Xst:647 - Input <MEM_CTRL_REG<15:11>> is never used.
WARNING:Xst:647 - Input <MEM_CTRL_REG<9:0>> is never used.
    Found 1-bit register for signal <REQA>.
    Found 1-bit register for signal <faeq1_a>.
    Found 1-bit register for signal <faeq2_a>.
    Found 1-bit register for signal <fafq1_a>.
    Found 1-bit register for signal <fafq2_a>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <DAC_DATA_PATH> synthesized.


Synthesizing Unit <CLK_DCM>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/clk_dcm.vhd".
Unit <CLK_DCM> synthesized.


Synthesizing Unit <DDC_ADV_DCM>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/vhdl_source/ddc_adv_dcm.vhd".
Unit <DDC_ADV_DCM> synthesized.


Synthesizing Unit <DDC_USER_BLOCK>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/vhdl_source/ddc_user_block.vhd".
WARNING:Xst:647 - Input <FIFO_DAT_IN<31:16>> is never used.
WARNING:Xst:647 - Input <FIFO_DAT_IN<1:0>> is never used.
Unit <DDC_USER_BLOCK> synthesized.


Synthesizing Unit <ADC_DATA_PATH_USER>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/vhdl_source/adcdata_orig.vhd".
    Found 1-bit register for signal <REQA>.
    Found 1-bit register for signal <REQB>.
    Found 1-bit register for signal <faeq1_a>.
    Found 1-bit register for signal <faeq1_b>.
    Found 1-bit register for signal <faeq2_a>.
    Found 1-bit register for signal <faeq2_b>.
    Found 1-bit register for signal <fafq1_a>.
    Found 1-bit register for signal <fafq1_b>.
    Found 1-bit register for signal <fafq2_a>.
    Found 1-bit register for signal <fafq2_b>.
    Found 1-bit register for signal <sm_gatea_ntemp>.
    Found 1-bit register for signal <sm_gateb_ntemp>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <ADC_DATA_PATH_USER> synthesized.


Synthesizing Unit <TOP_LEVEL>.
    Related source file is "C:/GateFlow/7142_sig/4953_s142/VHDL_Source/top_level.vhd".
WARNING:Xst:646 - Signal <ddr0_vaddress<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <g_addr<15:6>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_daca_count_ae<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_daca_count_af<15:13>> is assigned but never used.
WARNING:Xst:646 - Signal <ddr0_vcke<7:1>> is assigned but never used.
WARNING:Xst:646 - Signal <lrst_in_n> is assigned but never used.
WARNING:Xst:646 - Signal <laddr<63:32>> is assigned but never used.
WARNING:Xst:646 - Signal <laddr<27:12>> is assigned but never used.
WARNING:Xst:646 - Signal <laddr<2:0>> is assigned but never used.
WARNING:Xst:646 - Signal <ddr1_vcke<7:1>> is assigned but never used.
WARNING:Xst:646 - Signal <ddr1_vcs_n<7:1>> is assigned but never used.
WARNING:Xst:646 - Signal <ddr2_vcke<7:1>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adcd_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adcd_count_af<15:11>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_memr_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_memr_count_af<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <lads_n_out> is assigned but never used.
WARNING:Xst:646 - Signal <adcb_packed_data<31:16>> is assigned but never used.
WARNING:Xst:646 - Signal <k_addr<15:13>> is assigned but never used.
WARNING:Xst:646 - Signal <k_addr<11:6>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_memw_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_memw_count_af<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adcc_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adcc_count_af<15:11>> is assigned but never used.
WARNING:Xst:646 - Signal <extd_addr> is assigned but never used.
WARNING:Xst:646 - Signal <adcd_packed_data<31:16>> is assigned but never used.
WARNING:Xst:646 - Signal <ddr2_vcs_n<7:1>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adcb_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adcb_count_af<15:11>> is assigned but never used.
WARNING:Xst:646 - Signal <lbe0_n_out> is assigned but never used.
WARNING:Xst:1780 - Signal <lready_in_n> is never used or assigned.
WARNING:Xst:646 - Signal <ddr2_vaddress<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <lspare_in> is assigned but never used.
WARNING:Xst:646 - Signal <lblast_in_n> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adca_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adca_count_af<15:11>> is assigned but never used.
WARNING:Xst:646 - Signal <lrw_out> is assigned but never used.
WARNING:Xst:646 - Signal <ddr0_vcs_n<7:1>> is assigned but never used.
WARNING:Xst:646 - Signal <lspare_out> is assigned but never used.
WARNING:Xst:646 - Signal <ddr1_vaddress<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <lwait_n_out> is assigned but never used.
WARNING:Xst:646 - Signal <lbe4_n_out> is assigned but never used.
WARNING:Xst:646 - Signal <lblast_n_out> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_test_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_test_count_af<15:10>> is assigned but never used.
    Found 1-bit register for signal <DAC_PHSTR>.
    Found 1-bit register for signal <FLASH_RP_N>.
    Found 1-bit tristate buffer for signal <LREADY_N>.
    Found 64-bit tristate buffer for signal <LAD>.
    Found 4-bit register for signal <LDREQ_N<11:8>>.
    Found 1-bit register for signal <LDREQ_N<6>>.
    Found 4-bit register for signal <LDREQ_N<3:0>>.
    Found 4-bit register for signal <LIRQ_N>.
    Found 1-bit register for signal <LHOLDA>.
    Found 1-bit register for signal <adca_sel>.
    Found 1-bit register for signal <adcb_sel>.
    Found 1-bit register for signal <adcc_sel>.
    Found 1-bit register for signal <adcd_sel>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count$addsub0000> created at line 2314.
    Found 32-bit 4-to-1 multiplexer for signal <count$mux0000>.
    Found 16-bit register for signal <ctlreg_dq>.
    Found 1-bit register for signal <daca_sel>.
    Found 1-bit register for signal <dat_en>.
    Found 64-bit register for signal <fifo_adca_dq>.
    Found 1-bit register for signal <fifo_adca_firstread>.
    Found 64-bit register for signal <fifo_adcb_dq>.
    Found 1-bit register for signal <fifo_adcb_firstread>.
    Found 64-bit register for signal <fifo_adcc_dq>.
    Found 1-bit register for signal <fifo_adcc_firstread>.
    Found 64-bit register for signal <fifo_adcd_dq>.
    Found 1-bit register for signal <fifo_adcd_firstread>.
    Found 64-bit register for signal <fifo_daca_dq>.
    Found 64-bit register for signal <fifo_memr_dq>.
    Found 1-bit register for signal <fifo_memr_firstread>.
    Found 64-bit register for signal <fifo_memw_dq>.
    Found 64-bit register for signal <fifo_testr_dq>.
    Found 1-bit register for signal <fifo_testr_firstread>.
    Found 1-bit register for signal <fifo_testr_req>.
    Found 64-bit register for signal <fifo_testw_dq>.
    Found 1-bit register for signal <fifo_testw_req>.
    Found 64-bit register for signal <lad_in>.
    Found 64-bit register for signal <lad_out>.
    Found 64-bit register for signal <laddr_held>.
    Found 1-bit register for signal <lads_in_n>.
    Found 1-bit register for signal <lbe0_in_n>.
    Found 1-bit register for signal <lbe4_in_n>.
    Found 1-bit register for signal <lhold_in>.
    Found 1-bit register for signal <lready_n_out>.
    Found 32-bit comparator greatequal for signal <lready_n_out$cmp_ge0000> created at line 2318.
    Found 32-bit comparator greatequal for signal <lready_n_out$cmp_ge0001> created at line 2327.
    Found 1-bit register for signal <lready_n_shadow>.
    Found 1-bit register for signal <lrw_in>.
    Found 1-bit register for signal <lvds1_ctl>.
    Found 16-bit register for signal <lvds1_out>.
    Found 1-bit register for signal <lvds1_rc_out>.
    Found 1-bit register for signal <lvds2_ctl>.
    Found 16-bit register for signal <lvds2_out>.
    Found 1-bit register for signal <lvds2_rc_out>.
    Found 1-bit register for signal <lvds3_ctl>.
    Found 16-bit register for signal <lvds3_out>.
    Found 1-bit register for signal <lwait_in_n>.
    Found 1-bit register for signal <memr_sel>.
    Found 1-bit register for signal <memw_sel>.
    Found 5-bit register for signal <px_io_data_in<15:11>>.
    Found 1-bit register for signal <rd_sel>.
    Found 1-bit register for signal <reg_sel>.
    Found 1-bit register for signal <testr_sel>.
    Found 1-bit register for signal <testw_sel>.
    Found 1-bit register for signal <toggle_mem>.
    Found 1-bit register for signal <wr_sel>.
    Found 1-bit register for signal <wr_sel_dlyd>.
    Found 1-bit register for signal <xfer>.
    Summary:
	inferred 922 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred  65 Tristate(s).
Unit <TOP_LEVEL> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 23
 12-bit adder                                          : 4
 30-bit adder                                          : 5
 30-bit subtractor                                     : 5
 32-bit adder                                          : 1
 33-bit adder                                          : 7
 5-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 916
 1-bit register                                        : 761
 12-bit register                                       : 4
 16-bit register                                       : 126
 30-bit register                                       : 10
 32-bit register                                       : 1
 33-bit register                                       : 5
 5-bit register                                        : 1
 64-bit register                                       : 8
# Latches                                              : 36
 1-bit latch                                           : 36
# Comparators                                          : 23
 12-bit comparator equal                               : 4
 12-bit comparator not equal                           : 4
 30-bit comparator equal                               : 5
 32-bit comparator greatequal                          : 2
 33-bit comparator equal                               : 5
 5-bit comparator less                                 : 1
 9-bit comparator greatequal                           : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 6
 16-bit 512-to-1 multiplexer                           : 1
 32-bit 4-to-1 multiplexer                             : 1
 33-bit 4-to-1 multiplexer                             : 3
 64-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 3
 64-bit tristate buffer                                : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '4vsx55.nph' in environment C:\Xilinx92i.
Reading core <fifo_d1k_w64_r64.ngc>.
Reading Secure Unit <U0/gen_as.fgas>.
Reading core <fifo_d2k_w32_r64.ngc>.
Reading Secure Unit <U0/gen_as.fgas>.
Launcher: The source netlist for "SDRAM_DDR2_LB.ngo" was not found; the current NGO file will be used and no new NGO description will be compiled.  This probably means that the source netlist was moved or deleted.
Reading core <fifo_d1k_w64_r32.ngc>.
Reading Secure Unit <U0/gen_as.fgas>.
Reading core <casc_filter.ngc>.
Reading core <fifo_d8k_w64_r32.ngc>.
Reading Secure Unit <U0/gen_as.fgas>.
Loading core <fifo_d1k_w64_r64> for timing and area information for instance <FIFO_TEST>.
Loading core <fifo_d1k_w64_r64> for timing and area information for instance <FIFO_MEMR>.
Loading core <fifo_d1k_w64_r64> for timing and area information for instance <FIFO_MEMW>.
Loading core <fifo_d2k_w32_r64> for timing and area information for instance <FIFO_ADCAM>.
Loading core <SDRAM_DDR2_LB> for timing and area information for instance <SDRAM_DDR2_LB_0>.
Loading core <fifo_d2k_w32_r64> for timing and area information for instance <FIFO_ADCBM>.
Loading core <SDRAM_DDR2_LB> for timing and area information for instance <SDRAM_DDR2_LB_1>.
Loading core <fifo_d1k_w64_r32> for timing and area information for instance <DACM_FIFO>.
Loading core <SDRAM_DDR2_LB> for timing and area information for instance <SDRAM_DDR2_LB_2>.
Loading core <casc_filter> for timing and area information for instance <DDC_A>.
Loading core <fifo_d2k_w32_r64> for timing and area information for instance <FIFO_ADCA>.
Loading core <fifo_d2k_w32_r64> for timing and area information for instance <FIFO_ADCB>.
Loading core <fifo_d8k_w64_r32> for timing and area information for instance <FIFO_A>.
Loading core <fifo_d2k_w32_r64> for timing and area information for instance <FIFO_ADCA>.
Loading core <fifo_d2k_w32_r64> for timing and area information for instance <FIFO_ADCB>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_3> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_4> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_5> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_6> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_7> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_8> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_9> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_10> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_11> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_12> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_13> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_14> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_15> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <laddr_held_0> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_2> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_12> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_13> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_14> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_15> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_16> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_17> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_18> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_19> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_20> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_21> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_22> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_23> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_24> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_25> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_26> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_32> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_33> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_34> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_35> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_36> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_37> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_38> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_39> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_40> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_41> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_42> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_43> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_44> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_45> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_46> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_47> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_48> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_49> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_50> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_51> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_52> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_53> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_54> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_55> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_56> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_57> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_58> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_59> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_60> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_61> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_62> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_63> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:1710 - FF/Latch  <arm_d> (without init value) has a constant value of 0 in block <GATE_DACA>.
WARNING:Xst:1710 - FF/Latch  <BD_OUT_1> (without init value) has a constant value of 0 in block <D_INTRFC2>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_17> (without init value) has a constant value of 0 in block <DAT_RTRB>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_1> (without init value) has a constant value of 0 in block <DAT_RTRB>.
WARNING:Xst:1710 - FF/Latch  <AD_OUT_1> (without init value) has a constant value of 0 in block <D_INTRFC2>.
WARNING:Xst:1710 - FF/Latch  <BD_OUT_1> (without init value) has a constant value of 0 in block <D_INTRFC2>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_17> (without init value) has a constant value of 0 in block <DAT_RTRA>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_1> (without init value) has a constant value of 0 in block <DAT_RTRA>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_17> (without init value) has a constant value of 0 in block <DAT_RTRB>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_1> (without init value) has a constant value of 0 in block <DAT_RTRB>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <arm_d2> (without init value) has a constant value of 0 in block <GATE_DACA>.
WARNING:Xst:2677 - Node <SYNCGATEGO_RS> of sequential type is unconnected in block <GATEA_GEN>.
WARNING:Xst:2677 - Node <SYNCGATEGO_RS> of sequential type is unconnected in block <GATEB_GEN>.
WARNING:Xst:2677 - Node <SYNCGATEGO_RS> of sequential type is unconnected in block <SYNCA_GEN>.
WARNING:Xst:2677 - Node <SYNCGATEGO_RS> of sequential type is unconnected in block <SYNCB_GEN>.
WARNING:Xst:2677 - Node <AD_OUT_0> of sequential type is unconnected in block <D_INTRFC2>.
WARNING:Xst:2677 - Node <AD_OUT_1> of sequential type is unconnected in block <D_INTRFC2>.
WARNING:Xst:2677 - Node <fifo_data_16> of sequential type is unconnected in block <DAT_RTRA>.
WARNING:Xst:2677 - Node <fifo_data_17> of sequential type is unconnected in block <DAT_RTRA>.
WARNING:Xst:2677 - Node <fifo_data_0> of sequential type is unconnected in block <DAT_RTRA>.
WARNING:Xst:2677 - Node <fifo_data_1> of sequential type is unconnected in block <DAT_RTRA>.
WARNING:Xst:2677 - Node <arm_d> of sequential type is unconnected in block <GATE_DACA>.
WARNING:Xst:2677 - Node <arm_d2> of sequential type is unconnected in block <GATE_DACA>.
WARNING:Xst:2677 - Node <BD_OUT_1> of sequential type is unconnected in block <D_INTRFC2>.
WARNING:Xst:2677 - Node <fifo_data_17> of sequential type is unconnected in block <DAT_RTRB>.
WARNING:Xst:2677 - Node <fifo_data_1> of sequential type is unconnected in block <DAT_RTRB>.
WARNING:Xst:2677 - Node <AD_OUT_1> of sequential type is unconnected in block <D_INTRFC2>.
WARNING:Xst:2677 - Node <BD_OUT_1> of sequential type is unconnected in block <D_INTRFC2>.
WARNING:Xst:2677 - Node <fifo_data_17> of sequential type is unconnected in block <DAT_RTRA>.
WARNING:Xst:2677 - Node <fifo_data_1> of sequential type is unconnected in block <DAT_RTRA>.
WARNING:Xst:2677 - Node <fifo_data_17> of sequential type is unconnected in block <DAT_RTRB>.
WARNING:Xst:2677 - Node <fifo_data_1> of sequential type is unconnected in block <DAT_RTRB>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 23
 12-bit adder                                          : 4
 30-bit adder                                          : 5
 30-bit subtractor                                     : 5
 32-bit adder                                          : 1
 33-bit adder                                          : 7
 5-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 3776
 Flip-Flops                                            : 3776
# Latches                                              : 36
 1-bit latch                                           : 36
# Comparators                                          : 23
 12-bit comparator equal                               : 4
 12-bit comparator not equal                           : 4
 30-bit comparator equal                               : 5
 32-bit comparator greatequal                          : 2
 33-bit comparator equal                               : 5
 5-bit comparator less                                 : 1
 9-bit comparator greatequal                           : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 6
 16-bit 512-to-1 multiplexer                           : 1
 32-bit 4-to-1 multiplexer                             : 1
 33-bit 4-to-1 multiplexer                             : 3
 64-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <SYNCB_GEN_SYNCGATEGO_RS> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <SYNCA_GEN_SYNCGATEGO_RS> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <GATEB_GEN_SYNCGATEGO_RS> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <GATEA_GEN_SYNCGATEGO_RS> of sequential type is unconnected in block <TOP_LEVEL>.

Optimizing unit <TOP_LEVEL> ...

Optimizing unit <FIFO_EN_GEN> ...

Optimizing unit <D_INTRFC> ...

Optimizing unit <ADC_DATA_ROUTER> ...

Optimizing unit <DATA_ROUTER> ...

Optimizing unit <MEMORY_APP> ...
WARNING:Xst:1710 - FF/Latch  <mem_adca_addr_0> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_adca_addr_1> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_adca_addr_2> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_adcb_addr_0> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_adcb_addr_1> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_adcb_addr_2> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_dac_addr_0> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_dac_addr_1> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_dac_addr_2> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_adca_addr_0> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_adca_addr_1> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_adca_addr_2> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_adcb_addr_0> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_adcb_addr_1> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_adcb_addr_2> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_dac_addr_0> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_dac_addr_1> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_dac_addr_2> of sequential type is unconnected in block <MEMORY_APP>.

Optimizing unit <ADC_DATA_PATH> ...

Optimizing unit <DAC_DATA_PATH> ...

Optimizing unit <ADC_DATA_PATH_USER> ...
WARNING:Xst:1710 - FF/Latch  <GATE_DACA_arm_d> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1710 - FF/Latch  <ADCDAT2_D_INTRFC2_AD_OUT_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1710 - FF/Latch  <ADCDAT2_D_INTRFC2_BD_OUT_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1710 - FF/Latch  <ADCDAT_D_INTRFC2_BD_OUT_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <GATE_DACA_arm_d2> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT2_DAT_RTRA_fifo_data_17> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT2_DAT_RTRA_fifo_data_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT2_DAT_RTRB_fifo_data_17> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT2_DAT_RTRB_fifo_data_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT_DAT_RTRB_fifo_data_17> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT_DAT_RTRB_fifo_data_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_DAT_RTRA_fifo_data_16> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_DAT_RTRA_fifo_data_17> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_DAT_RTRA_fifo_data_0> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_DAT_RTRA_fifo_data_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_D_INTRFC2_AD_OUT_0> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_D_INTRFC2_AD_OUT_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <GATE_DACA_arm_d2> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <GATE_DACA_arm_d> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT2_DAT_RTRA_fifo_data_17> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT2_DAT_RTRA_fifo_data_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT2_DAT_RTRB_fifo_data_17> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT2_DAT_RTRB_fifo_data_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT2_D_INTRFC2_AD_OUT_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT2_D_INTRFC2_BD_OUT_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_DAT_RTRB_fifo_data_17> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_DAT_RTRB_fifo_data_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_D_INTRFC2_BD_OUT_1> of sequential type is unconnected in block <TOP_LEVEL>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_LEVEL, actual ratio is 53.
INFO:Xst:2260 - The FF/Latch <lvds2_rc_out> in Unit <TOP_LEVEL> is equivalent to the following FF/Latch : <lvds2_ctl> 
INFO:Xst:2260 - The FF/Latch <lvds1_ctl> in Unit <TOP_LEVEL> is equivalent to the following FF/Latch : <lvds1_rc_out> 
INFO:Xst:2260 - The FF/Latch <sd_rd_vld_out[0]> in Unit <MEMAPP_SDRAM_DDR2_LB_2> is equivalent to the following FF/Latch : <sd_rd_vld_out[1]> 
INFO:Xst:2260 - The FF/Latch <doxsr[0]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <doxsr[6]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[6]> 
INFO:Xst:2260 - The FF/Latch <doxsr[4]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[4]> 
INFO:Xst:2260 - The FF/Latch <doxsr[2]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[2]> 
INFO:Xst:2260 - The FF/Latch <goact[2]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[2]> <goact_2_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[3]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[3]> <goact_3_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[0]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[0]> <goact_0_rep1> 
INFO:Xst:2260 - The FF/Latch <refresh> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <refresh_fast> <refresh_rep1> 
INFO:Xst:2260 - The FF/Latch <precharge> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <precharge_fast> <precharge_rep1> 
INFO:Xst:2260 - The FF/Latch <act> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <act_fast> <act_rep1> <act_rep2> 
INFO:Xst:2260 - The FF/Latch <dorw[3]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[3]> 
INFO:Xst:2260 - The FF/Latch <dorw[1]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[1]> 
INFO:Xst:2260 - The FF/Latch <dorw[2]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[2]> 
INFO:Xst:2260 - The FF/Latch <dorw[0]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[0]> 
INFO:Xst:2260 - The FF/Latch <mode> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <mode_fast> <mode_rep1> <mode_rep2> 
INFO:Xst:2260 - The FF/Latch <qm_active_sel[1]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <qm_active_sel_fast[1]> <qm_active_sel_1_rep1> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_0> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_1> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_2> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_3> is equivalent to the following 2 FFs/Latches : <actable_ctr_fast[0]> <actable_ctr_0_rep1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following 2 FFs/Latches : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> <normgen.flblk/thrmod/flogic/RAM_FULL_i_2> 
INFO:Xst:2260 - The FF/Latch <sd_rd_vld_out[0]> in Unit <MEMAPP_SDRAM_DDR2_LB_1> is equivalent to the following FF/Latch : <sd_rd_vld_out[1]> 
INFO:Xst:2260 - The FF/Latch <doxsr[0]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <doxsr[2]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[2]> 
INFO:Xst:2260 - The FF/Latch <doxsr[4]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[4]> 
INFO:Xst:2260 - The FF/Latch <doxsr[6]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[6]> 
INFO:Xst:2260 - The FF/Latch <goact[3]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[3]> <goact_3_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[0]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[0]> <goact_0_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[2]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[2]> <goact_2_rep1> 
INFO:Xst:2260 - The FF/Latch <qm_active_sel[1]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <qm_active_sel_fast[1]> <qm_active_sel_1_rep1> 
INFO:Xst:2260 - The FF/Latch <act> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <act_fast> <act_rep1> <act_rep2> 
INFO:Xst:2260 - The FF/Latch <dorw[2]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[2]> 
INFO:Xst:2260 - The FF/Latch <refresh> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <refresh_fast> <refresh_rep1> 
INFO:Xst:2260 - The FF/Latch <precharge> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <precharge_fast> <precharge_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[3]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[3]> 
INFO:Xst:2260 - The FF/Latch <mode> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <mode_fast> <mode_rep1> <mode_rep2> 
INFO:Xst:2260 - The FF/Latch <dorw[0]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[0]> 
INFO:Xst:2260 - The FF/Latch <dorw[1]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[1]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_0> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_1> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_2> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_3> is equivalent to the following 2 FFs/Latches : <actable_ctr_fast[0]> <actable_ctr_0_rep1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <sd_rd_vld_out[0]> in Unit <MEMAPP_SDRAM_DDR2_LB_0> is equivalent to the following FF/Latch : <sd_rd_vld_out[1]> 
INFO:Xst:2260 - The FF/Latch <doxsr[0]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <doxsr[2]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[2]> 
INFO:Xst:2260 - The FF/Latch <doxsr[4]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[4]> 
INFO:Xst:2260 - The FF/Latch <doxsr[6]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[6]> 
INFO:Xst:2260 - The FF/Latch <goact[2]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[2]> <goact_2_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[3]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[3]> <goact_3_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[0]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[0]> <goact_0_rep1> 
INFO:Xst:2260 - The FF/Latch <precharge> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <precharge_fast> <precharge_rep1> 
INFO:Xst:2260 - The FF/Latch <mode> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <mode_fast> <mode_rep1> <mode_rep2> 
INFO:Xst:2260 - The FF/Latch <act> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <act_fast> <act_rep1> <act_rep2> 
INFO:Xst:2260 - The FF/Latch <refresh> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <refresh_fast> <refresh_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[1]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[1]> 
INFO:Xst:2260 - The FF/Latch <dorw[2]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[2]> 
INFO:Xst:2260 - The FF/Latch <dorw[0]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[0]> 
INFO:Xst:2260 - The FF/Latch <dorw[3]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[3]> 
INFO:Xst:2260 - The FF/Latch <qm_active_sel[1]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <qm_active_sel_fast[1]> <qm_active_sel_1_rep1> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_0> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_1> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_2> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_3> is equivalent to the following 2 FFs/Latches : <actable_ctr_fast[0]> <actable_ctr_0_rep1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <sd_rd_vld_out[0]> in Unit <MEMAPP_SDRAM_DDR2_LB_2> is equivalent to the following FF/Latch : <sd_rd_vld_out[1]> 
INFO:Xst:2260 - The FF/Latch <doxsr[6]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[6]> 
INFO:Xst:2260 - The FF/Latch <doxsr[4]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[4]> 
INFO:Xst:2260 - The FF/Latch <doxsr[2]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[2]> 
INFO:Xst:2260 - The FF/Latch <doxsr[0]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <dorw[3]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[3]> 
INFO:Xst:2260 - The FF/Latch <refresh> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <refresh_fast> <refresh_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[1]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[1]> 
INFO:Xst:2260 - The FF/Latch <mode> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <mode_fast> <mode_rep1> <mode_rep2> 
INFO:Xst:2260 - The FF/Latch <precharge> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <precharge_fast> <precharge_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[2]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[2]> <goact_2_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[3]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[3]> <goact_3_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[2]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[2]> 
INFO:Xst:2260 - The FF/Latch <act> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <act_fast> <act_rep1> <act_rep2> 
INFO:Xst:2260 - The FF/Latch <goact[0]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[0]> <goact_0_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[0]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[0]> 
INFO:Xst:2260 - The FF/Latch <qm_active_sel[1]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <qm_active_sel_fast[1]> <qm_active_sel_1_rep1> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_0> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_1> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_2> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_3> is equivalent to the following 2 FFs/Latches : <actable_ctr_fast[0]> <actable_ctr_0_rep1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following 2 FFs/Latches : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> <normgen.flblk/thrmod/flogic/RAM_FULL_i_2> 
INFO:Xst:2260 - The FF/Latch <sd_rd_vld_out[0]> in Unit <MEMAPP_SDRAM_DDR2_LB_1> is equivalent to the following FF/Latch : <sd_rd_vld_out[1]> 
INFO:Xst:2260 - The FF/Latch <doxsr[4]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[4]> 
INFO:Xst:2260 - The FF/Latch <doxsr[6]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[6]> 
INFO:Xst:2260 - The FF/Latch <doxsr[0]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <doxsr[2]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[2]> 
INFO:Xst:2260 - The FF/Latch <dorw[2]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[2]> 
INFO:Xst:2260 - The FF/Latch <dorw[0]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[0]> 
INFO:Xst:2260 - The FF/Latch <mode> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <mode_fast> <mode_rep1> <mode_rep2> 
INFO:Xst:2260 - The FF/Latch <goact[0]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[0]> <goact_0_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[2]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[2]> <goact_2_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[3]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[3]> 
INFO:Xst:2260 - The FF/Latch <goact[3]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[3]> <goact_3_rep1> 
INFO:Xst:2260 - The FF/Latch <qm_active_sel[1]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <qm_active_sel_fast[1]> <qm_active_sel_1_rep1> 
INFO:Xst:2260 - The FF/Latch <act> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <act_fast> <act_rep1> <act_rep2> 
INFO:Xst:2260 - The FF/Latch <dorw[1]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[1]> 
INFO:Xst:2260 - The FF/Latch <refresh> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <refresh_fast> <refresh_rep1> 
INFO:Xst:2260 - The FF/Latch <precharge> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <precharge_fast> <precharge_rep1> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_0> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_1> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_2> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_3> is equivalent to the following 2 FFs/Latches : <actable_ctr_fast[0]> <actable_ctr_0_rep1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <sd_rd_vld_out[0]> in Unit <MEMAPP_SDRAM_DDR2_LB_0> is equivalent to the following FF/Latch : <sd_rd_vld_out[1]> 
INFO:Xst:2260 - The FF/Latch <doxsr[0]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <doxsr[2]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[2]> 
INFO:Xst:2260 - The FF/Latch <doxsr[4]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[4]> 
INFO:Xst:2260 - The FF/Latch <doxsr[6]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[6]> 
INFO:Xst:2260 - The FF/Latch <qm_active_sel[1]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <qm_active_sel_fast[1]> <qm_active_sel_1_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[0]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[0]> <goact_0_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[1]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[1]> 
INFO:Xst:2260 - The FF/Latch <dorw[2]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[2]> 
INFO:Xst:2260 - The FF/Latch <dorw[0]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[0]> 
INFO:Xst:2260 - The FF/Latch <dorw[3]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[3]> 
INFO:Xst:2260 - The FF/Latch <precharge> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <precharge_fast> <precharge_rep1> 
INFO:Xst:2260 - The FF/Latch <mode> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <mode_fast> <mode_rep1> <mode_rep2> 
INFO:Xst:2260 - The FF/Latch <act> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <act_fast> <act_rep1> <act_rep2> 
INFO:Xst:2260 - The FF/Latch <goact[2]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[2]> <goact_2_rep1> 
INFO:Xst:2260 - The FF/Latch <refresh> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <refresh_fast> <refresh_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[3]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[3]> <goact_3_rep1> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_0> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_1> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_2> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_3> is equivalent to the following 2 FFs/Latches : <actable_ctr_fast[0]> <actable_ctr_0_rep1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 
INFO:Xst:2260 - The FF/Latch <normgen.flblk/thrmod/flogic/RAM_FULL_i> in Unit <U0/gen_as.fgas> is equivalent to the following FF/Latch : <normgen.flblk/thrmod/flogic/RAM_FULL_i_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3754
 Flip-Flops                                            : 3754

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP_LEVEL.ngr
Top Level Output File Name         : TOP_LEVEL
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 591

Cell Usage :
# BELS                             : 27152
#      BUF                         : 9
#      GND                         : 205
#      INV                         : 419
#      LUT1                        : 1589
#      LUT1_L                      : 138
#      LUT2                        : 2254
#      LUT2_L                      : 1142
#      LUT3                        : 4617
#      LUT3_D                      : 33
#      LUT3_L                      : 1054
#      LUT4                        : 5908
#      LUT4_D                      : 69
#      LUT4_L                      : 1842
#      MULT_AND                    : 96
#      MUXCY                       : 2798
#      MUXCY_L                     : 1146
#      MUXF5                       : 1090
#      MUXF6                       : 223
#      MUXF7                       : 60
#      MUXF8                       : 16
#      VCC                         : 197
#      XORCY                       : 2247
# FlipFlops/Latches                : 13727
#      FD                          : 454
#      FDC                         : 4200
#      FDC_1                       : 107
#      FDCE                        : 4454
#      FDCPE                       : 32
#      FDDRRSE                     : 6
#      FDE                         : 2138
#      FDE_1                       : 18
#      FDP                         : 415
#      FDP_1                       : 38
#      FDPE                        : 176
#      FDR                         : 261
#      FDRE                        : 1050
#      FDRS                        : 12
#      FDRSE                       : 60
#      FDS                         : 12
#      IDDR                        : 114
#      LD                          : 60
#      ODDR                        : 120
# RAMS                             : 51
#      RAMB16                      : 51
# Shift Registers                  : 921
#      SRL16                       : 46
#      SRL16E                      : 547
#      SRLC16E                     : 328
# Clock Buffers                    : 16
#      BUFG                        : 13
#      BUFGCTRL                    : 3
# IO Buffers                       : 525
#      IBUF                        : 88
#      IBUFDS_LVDS_25              : 7
#      IBUFG                       : 4
#      IBUFGDS_LVDS_25             : 2
#      IBUFGDS_LVPECL_25           : 2
#      IOBUF                       : 173
#      OBUF                        : 180
#      OBUFDS_LVDS_25              : 55
#      OBUFT                       : 14
# DCM_ADVs                         : 4
#      DCM_ADV                     : 4
# DSPs                             : 14
#      DSP48                       : 14
# Others                           : 117
#      BUFIO                       : 2
#      IDELAY                      : 114
#      IDELAYCTRL                  : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx55ff1148-10 

 Number of Slices:                   13178  out of  24576    53%  
 Number of Slice Flip Flops:         13432  out of  49152    27%  
 Number of 4 input LUTs:             19986  out of  49152    40%  
    Number used as logic:            19065
    Number used as Shift registers:    921
 Number of IOs:                        591
 Number of bonded IOBs:                591  out of    640    92%  
    IOB Flip Flops:                    295
 Number of FIFO16/RAMB16s:              51  out of    320    15%  
    Number used as RAMB16s:             51
 Number of GCLKs:                       16  out of     32    50%  
 Number of BUFIOs:                       2  out of     44     4%  
 Number of DCM_ADVs:                     4  out of      8    50%  
 Number of DSP48s:                      14  out of    512     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
Clock Signal                                                                                                | Clock buffer(FF name)                                | Load  |
------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
LCLKI                                                                                                       | IBUFG+BUFG                                           | 4114  |
MEM_CLK_P                                                                                                   | SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST:CLK0             | 5160  |
LVDS4_RC_IN_P                                                                                               | IBUFDS_LVDS_25+BUFIO                                 | 5     |
DAC_PLLLOCK                                                                                                 | IBUFG+BUFGCTRL+BUFGCTRL                              | 459   |
LVDS1_GCFB_P                                                                                                | IBUFGDS_LVDS_25+BUFG                                 | 18    |
LVDS3_RC_IN_P                                                                                               | IBUFDS_LVDS_25+BUFIO                                 | 17    |
LVDS2_GCFB_P                                                                                                | IBUFGDS_LVDS_25+BUFG                                 | 18    |
ADC_CLKI                                                                                                    | IBUFG+BUFG                                           | 1274  |
ADC_CLKI                                                                                                    | DDC_DCM_DCM_ADV_HI_INST:CLKDV                        | 870   |
MEM_CLK_P                                                                                                   | SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST:CLK180           | 6     |
CLKGEN_sclk1                                                                                                | BUFG                                                 | 25    |
CONTROL_reg_476_0                                                                                           | NONE(CONTROL_G_DATA_17)                              | 18    |
CONTROL_reg_470_0                                                                                           | NONE(CONTROL_K_DATA_11)                              | 18    |
MEM_CLK_P                                                                                                   | SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST:CLK270           | 225   |
MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe27_i(MEMAPP_SDRAM_DDR2_LB_2/_l0.un1_rd_vld_mappings_fe27_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[0])| 2     |
MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe60_i(MEMAPP_SDRAM_DDR2_LB_2/_l1.un1_rd_vld_mappings_fe60_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_re[1])| 2     |
MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe93_i(MEMAPP_SDRAM_DDR2_LB_2/_l2.un1_rd_vld_mappings_fe93_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[2])| 2     |
MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe126_i(MEMAPP_SDRAM_DDR2_LB_2/_l3.un1_rd_vld_mappings_fe126_i:O)| NONE(*)(MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[3])| 2     |
MEM_CLK_P                                                                                                   | SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST:CLKDV            | 996   |
MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe27_i(MEMAPP_SDRAM_DDR2_LB_1/_l0.un1_rd_vld_mappings_fe27_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_re[0])| 2     |
MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe60_i(MEMAPP_SDRAM_DDR2_LB_1/_l1.un1_rd_vld_mappings_fe60_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_re[1])| 2     |
MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe93_i(MEMAPP_SDRAM_DDR2_LB_1/_l2.un1_rd_vld_mappings_fe93_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[2])| 2     |
MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe126_i(MEMAPP_SDRAM_DDR2_LB_1/_l3.un1_rd_vld_mappings_fe126_i:O)| NONE(*)(MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_re[3])| 2     |
MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe27_i(MEMAPP_SDRAM_DDR2_LB_0/_l0.un1_rd_vld_mappings_fe27_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[0])| 2     |
MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe60_i(MEMAPP_SDRAM_DDR2_LB_0/_l1.un1_rd_vld_mappings_fe60_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_re[1])| 2     |
MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe93_i(MEMAPP_SDRAM_DDR2_LB_0/_l2.un1_rd_vld_mappings_fe93_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[2])| 2     |
MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe126_i(MEMAPP_SDRAM_DDR2_LB_0/_l3.un1_rd_vld_mappings_fe126_i:O)| NONE(*)(MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[3])| 2     |
ADC_CLKI                                                                                                    | DDC_DCM_DCM_ADV_HI_INST:CLK2X                        | 1619  |
------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                          | Buffer(FF name)                                                                                                                                                                                                 | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
DACDAT_FIFO_A/BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(DACDAT_FIFO_A/BU2/U0/gen_as.fgas/XST_GND:G)                                                                                                                                                                                           | NONE(DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[26].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)                                                               | 116   |
rst(rst1_INV_0:O)                                                                                                                                                                                                                                                                       | NONE(CONTROL_reg_261_2)                                                                                                                                                                                         | 499   |
ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/XST_GND:G)                                                                                                                                                                                   | NONE(ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)                                                            | 16    |
MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                                                                                                                              | NONE(MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus3.bld_wr_cntr_plus3/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6)                                           | 94    |
rst1_INV_0_3(rst1_INV_0_3:O)                                                                                                                                                                                                                                                            | NONE(CONTROL_reg_37_1)                                                                                                                                                                                          | 499   |
MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/XST_GND:G)                                                                                                                                                                                     | NONE(MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)                                                             | 16    |
MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/XST_GND:G)                                                                                                                                                                                     | NONE(MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)                                                             | 16    |
rst1_INV_0_2(rst1_INV_0_2:O)                                                                                                                                                                                                                                                            | NONE(CONTROL_reg_416_15)                                                                                                                                                                                        | 498   |
rst1_INV_0_1(rst1_INV_0_1:O)                                                                                                                                                                                                                                                            | NONE(CONTROL_reg_5_5)                                                                                                                                                                                           | 498   |
ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                                                                                                                           | NONE(ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.memblk/DOUT_30)                                                                                                                                                | 151   |
ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/XST_GND:G)                                                                                                                                                                                     | NONE(ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)                                                             | 16    |
FIFO_TEST/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(FIFO_TEST/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                                                                                                                                         | NONE(FIFO_TEST/BU2/U0/gen_as.fgas/normgen.memblk/DOUT_10)                                                                                                                                                       | 150   |
ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                                                                                                                           | NONE(ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5)                                                                                                                                  | 151   |
ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/FULL(ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i:Q)                                                                                                                                                                  | NONE(CONTROL_reg<41>_11)                                                                                                                                                                                        | 1     |
ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/XST_GND:G)                                                                                                                                                                                   | NONE(ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)                                                            | 16    |
ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                                                                                                                         | NONE(ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5)                                                                                                                             | 151   |
ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                                                                                                                         | NONE(ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5)                                                                                                                             | 151   |
FIFO_TEST/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(FIFO_TEST/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                                                                                                                                            | NONE(FIFO_TEST/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_4)                                                                                                                                 | 94    |
ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/XST_GND:G)                                                                                                                                                                                     | NONE(ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)                                                             | 16    |
fifo_memr_rst(CONTROL_FIFO_MEMR_RST1:O)                                                                                                                                                                                                                                                 | NONE(MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg)                                                                                                                                              | 4     |
MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                                                                                                                           | NONE(MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.memblk/DOUT_4)                                                                                                                                                 | 150   |
CONTROL_int_vctr0<2>(CONTROL_int_vctr0_2_not00001_INV_0:O)                                                                                                                                                                                                                              | NONE(CONTROL_reg<33>_2)                                                                                                                                                                                         | 1     |
DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                                                                                                                                    | NONE(DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_2)                                                                                                                                     | 125   |
fifo_adcc_rst(CONTROL_FIFO_ADCC_RST1:O)                                                                                                                                                                                                                                                 | NONE(ADCDAT2_REQA)                                                                                                                                                                                              | 83    |
ADC_OVRD                                                                                                                                                                                                                                                                                | IBUF                                                                                                                                                                                                            | 1     |
FIFO_TEST/BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(FIFO_TEST/BU2/U0/gen_as.fgas/XST_GND:G)                                                                                                                                                                                                   | NONE(FIFO_TEST/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)                                                                    | 8     |
CONTROL_int_vctr1<10>(CONTROL_int_vctr1_10_or000017:O)                                                                                                                                                                                                                                  | NONE(CONTROL_reg<39>_10)                                                                                                                                                                                        | 1     |
FIFO_TEST/BU2/U0/gen_as.fgas/PROG_FULL(FIFO_TEST/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i:Q)                                                                                                                                                                         | NONE(CONTROL_reg<51>_10)                                                                                                                                                                                        | 1     |
MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/PROG_FULL(MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i:Q)                                                                                                                                                           | NONE(CONTROL_reg<50>_10)                                                                                                                                                                                        | 1     |
FIFO_TEST/BU2/U0/gen_as.fgas/PROG_EMPTY(FIFO_TEST/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/prog_empty_i:Q)                                                                                                                                                                       | NONE(CONTROL_reg<51>_9)                                                                                                                                                                                         | 1     |
fifo_daca_rst(CONTROL_FIFO_DACA_RST1:O)                                                                                                                                                                                                                                                 | NONE(DACDAT_REQA)                                                                                                                                                                                               | 75    |
ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/PROG_EMPTY(ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/prog_empty_i:Q)                                                                                                                                                         | NONE(CONTROL_reg<42>_9)                                                                                                                                                                                         | 1     |
ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/FULL(ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i:Q)                                                                                                                                                                  | NONE(CONTROL_reg<42>_11)                                                                                                                                                                                        | 1     |
fifo_adca_rst(CONTROL_FIFO_ADCA_RST1:O)                                                                                                                                                                                                                                                 | NONE(ADCDAT_REQA)                                                                                                                                                                                               | 87    |
ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/PROG_FULL(ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i:Q)                                                                                                                                                         | NONE(CONTROL_reg<43>_10)                                                                                                                                                                                        | 1     |
DACDAT_FIFO_A/BU2/U0/gen_as.fgas/EMPTY(DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/user_empty:Q)                                                                                                                                                                             | NONE(CONTROL_reg<47>_8)                                                                                                                                                                                         | 1     |
CONTROL_int_vctr1<0>(CONTROL_int_vctr1_0_or000010:O)                                                                                                                                                                                                                                    | NONE(CONTROL_reg<39>_0)                                                                                                                                                                                         | 1     |
ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/FULL(ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i:Q)                                                                                                                                                                | NONE(CONTROL_reg<43>_11)                                                                                                                                                                                        | 1     |
MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/FULL(MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i:Q)                                                                                                                                                                  | NONE(CONTROL_reg<49>_11)                                                                                                                                                                                        | 1     |
DACDAT_FIFO_A/BU2/U0/gen_as.fgas/FULL(DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i:Q)                                                                                                                                                                        | NONE(CONTROL_reg<47>_11)                                                                                                                                                                                        | 1     |
ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/PROG_EMPTY(ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/prog_empty_i:Q)                                                                                                                                                       | NONE(CONTROL_reg<43>_9)                                                                                                                                                                                         | 1     |
tmp_vlt_int1(tmp_vlt_int11_INV_0:O)                                                                                                                                                                                                                                                     | NONE(CONTROL_reg<33>_4)                                                                                                                                                                                         | 1     |
MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/PROG_EMPTY(MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/prog_empty_i:Q)                                                                                                                                                         | NONE(CONTROL_reg<50>_9)                                                                                                                                                                                         | 1     |
DACDAT_FIFO_A/BU2/U0/gen_as.fgas/PROG_FULL(DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i:Q)                                                                                                                                                                 | NONE(CONTROL_reg<47>_10)                                                                                                                                                                                        | 1     |
fifo_adcd_rst(CONTROL_FIFO_ADCD_RST1:O)                                                                                                                                                                                                                                                 | NONE(ADCDAT2_REQB)                                                                                                                                                                                              | 83    |
DACDAT_FIFO_A/BU2/U0/gen_as.fgas/PROG_EMPTY(DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/prog_empty_i:Q)                                                                                                                                                               | NONE(CONTROL_reg<47>_9)                                                                                                                                                                                         | 1     |
MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/PROG_FULL(MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i:Q)                                                                                                                                                           | NONE(CONTROL_reg<49>_10)                                                                                                                                                                                        | 1     |
ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/PROG_FULL(ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i:Q)                                                                                                                                                         | NONE(CONTROL_reg<44>_10)                                                                                                                                                                                        | 1     |
fifo_memw_rst(CONTROL_FIFO_MEMW_RST1:O)                                                                                                                                                                                                                                                 | NONE(MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg)                                                                                                                                              | 4     |
CONTROL_int_vctr1<3>(CONTROL_int_vctr1_3_or000010:O)                                                                                                                                                                                                                                    | NONE(CONTROL_reg<39>_3)                                                                                                                                                                                         | 1     |
fifo_adcb_rst(CONTROL_FIFO_ADCB_RST1:O)                                                                                                                                                                                                                                                 | NONE(ADCDAT_REQB)                                                                                                                                                                                               | 87    |
ADC_OVRC                                                                                                                                                                                                                                                                                | IBUF                                                                                                                                                                                                            | 1     |
ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/PROG_EMPTY(ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/prog_empty_i:Q)                                                                                                                                                       | NONE(CONTROL_reg<44>_9)                                                                                                                                                                                         | 1     |
ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/EMPTY(ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/user_empty:Q)                                                                                                                                                                       | NONE(CONTROL_reg<42>_8)                                                                                                                                                                                         | 1     |
CONTROL_int_vctr1<13>(CONTROL_int_vctr1_13_not00001_INV_0:O)                                                                                                                                                                                                                            | NONE(CONTROL_reg<39>_13)                                                                                                                                                                                        | 1     |
CONTROL_int_vctr1<15>(CONTROL_int_vctr1_15_or000027:O)                                                                                                                                                                                                                                  | NONE(CONTROL_reg<39>_15)                                                                                                                                                                                        | 1     |
ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/EMPTY(ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/user_empty:Q)                                                                                                                                                                     | NONE(CONTROL_reg<44>_8)                                                                                                                                                                                         | 1     |
CONTROL_int_vctr1<6>(CONTROL_int_vctr1_6_or000010:O)                                                                                                                                                                                                                                    | NONE(CONTROL_reg<39>_6)                                                                                                                                                                                         | 1     |
ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/PROG_FULL(ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i:Q)                                                                                                                                                           | NONE(CONTROL_reg<41>_10)                                                                                                                                                                                        | 1     |
ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/EMPTY(ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/user_empty:Q)                                                                                                                                                                       | NONE(CONTROL_reg<41>_8)                                                                                                                                                                                         | 1     |
CONTROL_int_vctr0<3>(CONTROL_int_vctr0_3_not00001_INV_0:O)                                                                                                                                                                                                                              | NONE(CONTROL_reg<33>_3)                                                                                                                                                                                         | 1     |
MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/EMPTY(MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/user_empty:Q)                                                                                                                                                                       | NONE(CONTROL_reg<50>_8)                                                                                                                                                                                         | 1     |
CONTROL_DAT_OUT_11_mux0001_map2(CONTROL_int_vctr1_11_not00001_INV_0:O)                                                                                                                                                                                                                  | NONE(CONTROL_reg<39>_11)                                                                                                                                                                                        | 1     |
ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/FULL(ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i:Q)                                                                                                                                                                | NONE(CONTROL_reg<44>_11)                                                                                                                                                                                        | 1     |
MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/PROG_EMPTY(MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/prog_empty_i:Q)                                                                                                                                                         | NONE(CONTROL_reg<49>_9)                                                                                                                                                                                         | 1     |
fifo_test_rst(CONTROL_FIFO_TEST_RST1:O)                                                                                                                                                                                                                                                 | NONE(FIFO_TEST/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0)                                                                                                                                                   | 4     |
CONTROL_int_vctr1<2>(CONTROL_int_vctr1_2_or000010:O)                                                                                                                                                                                                                                    | NONE(CONTROL_reg<39>_2)                                                                                                                                                                                         | 1     |
ADC_OVRA                                                                                                                                                                                                                                                                                | IBUF                                                                                                                                                                                                            | 1     |
MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/FULL(MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i:Q)                                                                                                                                                                  | NONE(CONTROL_reg<50>_11)                                                                                                                                                                                        | 1     |
ADC_OVRB                                                                                                                                                                                                                                                                                | IBUF                                                                                                                                                                                                            | 1     |
FIFO_TEST/BU2/U0/gen_as.fgas/EMPTY(FIFO_TEST/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/user_empty:Q)                                                                                                                                                                                     | NONE(CONTROL_reg<51>_8)                                                                                                                                                                                         | 1     |
CONTROL_int_vctr1<8>(CONTROL_int_vctr1_8_or000010:O)                                                                                                                                                                                                                                    | NONE(CONTROL_reg<39>_8)                                                                                                                                                                                         | 1     |
FIFO_TEST/BU2/U0/gen_as.fgas/FULL(FIFO_TEST/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i:Q)                                                                                                                                                                                | NONE(CONTROL_reg<51>_11)                                                                                                                                                                                        | 1     |
CONTROL_int_vctr1<1>(CONTROL_int_vctr1_1_or000010:O)                                                                                                                                                                                                                                    | NONE(CONTROL_reg<39>_1)                                                                                                                                                                                         | 1     |
CONTROL_int_vctr1<12>(CONTROL_int_vctr1_12_not00001_INV_0:O)                                                                                                                                                                                                                            | NONE(CONTROL_reg<39>_12)                                                                                                                                                                                        | 1     |
ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/PROG_FULL(ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i:Q)                                                                                                                                                           | NONE(CONTROL_reg<42>_10)                                                                                                                                                                                        | 1     |
CONTROL_DAT_OUT_14_mux0001_map2(CONTROL_int_vctr1_14_not00001_INV_0:O)                                                                                                                                                                                                                  | NONE(CONTROL_reg<39>_14)                                                                                                                                                                                        | 1     |
CONTROL_int_vctr1<9>(CONTROL_int_vctr1_9_or000010:O)                                                                                                                                                                                                                                    | NONE(CONTROL_reg<39>_9)                                                                                                                                                                                         | 1     |
MEMAPP_rst(int_reset1_INV_0:O)                                                                                                                                                                                                                                                          | NONE(MEMAPP_FIFO_MEMR_REQ)                                                                                                                                                                                      | 4     |
ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/PROG_EMPTY(ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/prog_empty_i:Q)                                                                                                                                                         | NONE(CONTROL_reg<41>_9)                                                                                                                                                                                         | 1     |
ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/EMPTY(ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/user_empty:Q)                                                                                                                                                                     | NONE(CONTROL_reg<43>_8)                                                                                                                                                                                         | 1     |
MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/EMPTY(MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/user_empty:Q)                                                                                                                                                                       | NONE(CONTROL_reg<49>_8)                                                                                                                                                                                         | 1     |
MEMAPP_SDRAM_DDR2_LB_2/I_937_1(MEMAPP_SDRAM_DDR2_LB_2/I_937_1:O)                                                                                                                                                                                                                        | NONE(MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_wr_data_r_h[3])                                                                                                                           | 224   |
MEMAPP_SDRAM_DDR2_LB_1/fastinit/reset_n_i_1(MEMAPP_SDRAM_DDR2_LB_1/fastinit/reset_n_i_1:O)                                                                                                                                                                                              | NONE(MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/goact_fast[3])                                                                                                                                                   | 451   |
MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/reset_n_i_1(MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/reset_n_i_1:O)                                                                                                                                                                          | NONE(MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/wr_turnaround_hold_sr[4])                                                                                                                          | 452   |
MEMAPP_SDRAM_DDR2_LB_2/fastinit/reset_n_i_1(MEMAPP_SDRAM_DDR2_LB_2/fastinit/reset_n_i_1:O)                                                                                                                                                                                              | NONE(MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/column_access_sh_2[7])                                                                                                                                           | 451   |
MEMAPP_SDRAM_DDR2_LB_1/reset_n_i(MEMAPP_SDRAM_DDR2_LB_1/I_937:O)                                                                                                                                                                                                                        | NONE(MEMAPP_SDRAM_DDR2_LB_1/sd_odt_i_r2[3])                                                                                                                                                                     | 304   |
MEMAPP_SDRAM_DDR2_LB_2/reset_n_i(MEMAPP_SDRAM_DDR2_LB_2/I_937:O)                                                                                                                                                                                                                        | NONE(MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_in_re_r[1])                                                                                                                              | 304   |
MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/reset_n_i_1(MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/reset_n_i_1:O)                                                                                                                                                                          | NONE(MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/coladdr_in_reg[1])                                                                                                                                 | 452   |
MEMAPP_SDRAM_DDR2_LB_0/fastinit/reset_n_i_1(MEMAPP_SDRAM_DDR2_LB_0/fastinit/reset_n_i_1:O)                                                                                                                                                                                              | NONE(MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/ba_d[2])                                                                                                                                                         | 451   |
MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/reset_n_i_1(MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/reset_n_i_1:O)                                                                                                                                                                          | NONE(MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/chipaddr_in_reg[0])                                                                                                                                | 452   |
MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                                                                                                                              | NONE(MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_4)                                                                                                                              | 99    |
MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                                                                                                                           | NONE(MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0)                                                                   | 150   |
MEMAPP_SDRAM_DDR2_LB_0/reset_n_i(MEMAPP_SDRAM_DDR2_LB_0/I_937:O)                                                                                                                                                                                                                        | NONE(MEMAPP_SDRAM_DDR2_LB_0/fastinit/rf_req)                                                                                                                                                                    | 304   |
MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                                                                                                                         | NONE(MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/diff_pntr_tmp_5)                                                                                                                         | 151   |
MEMAPP_SDRAM_DDR2_LB_1/I_937_1(MEMAPP_SDRAM_DDR2_LB_1/I_937_1:O)                                                                                                                                                                                                                        | NONE(MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_in_re_r[5])                                                                                                                              | 224   |
MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/XST_GND:G)                                                                                                                                                                                   | NONE(MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)                                                            | 16    |
MEMAPP_SDRAM_DDR2_LB_0/I_937_1(MEMAPP_SDRAM_DDR2_LB_0/I_937_1:O)                                                                                                                                                                                                                        | NONE(MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h[1])                                                                                                                             | 224   |
MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                                                                                                                         | NONE(MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/prog_empty_i)                                                                                                                            | 151   |
MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                                                                                                                              | NONE(MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus3.bld_wr_cntr_plus3/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2)                                           | 94    |
MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/XST_GND:G)                                                                                                                                                                                   | NONE(MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)                                                            | 16    |
MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/XST_GND:G)                                                                                                                                                                                     | NONE(MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)                                                             | 16    |
MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                                                                                                                           | NONE(MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus2.bld_rd_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8)                                           | 123   |
DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                                                                                                                                 | NONE(DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus2.bld_rd_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1)                                              | 147   |
ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                                                                                                                            | NONE(ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus3.bld_wr_cntr_plus3/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5)                                          | 101   |
MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                                                                                                                            | NONE(MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5)                                                                  | 101   |
MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                                                                                                                            | NONE(MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus3.bld_wr_cntr_plus3/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7)                                          | 101   |
ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                                                                                                                            | NONE(ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_6)                                                                                                                         | 101   |
ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                                                                                                                              | NONE(ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3)                                                             | 101   |
ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                                                                                                                              | NONE(ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3)                                                                   | 101   |
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram3/comp6.core_instance6/BU2/dbiterr(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram3/comp6.core_instance6/BU2/XST_GND:G)| NONE(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram3/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP)| 2     |
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram1/comp4.core_instance4/BU2/dbiterr(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram1/comp4.core_instance4/BU2/XST_GND:G)| NONE(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram1/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP)| 2     |
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_750a2b6724/single_port_ram2/comp2.core_instance2/BU2/dbiterr(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_750a2b6724/single_port_ram2/comp2.core_instance2/BU2/XST_GND:G)| NONE(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_750a2b6724/single_port_ram2/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP)| 2     |
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram2/comp5.core_instance5/BU2/dbiterr(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram2/comp5.core_instance5/BU2/XST_GND:G)| NONE(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram2/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP)| 2     |
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_750a2b6724/single_port_ram/comp0.core_instance0/BU2/dbiterr(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_750a2b6724/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_750a2b6724/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP) | 2     |
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_750a2b6724/single_port_ram1/comp1.core_instance1/BU2/dbiterr(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_750a2b6724/single_port_ram1/comp1.core_instance1/BU2/XST_GND:G)| NONE(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_750a2b6724/single_port_ram1/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP)| 2     |
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram/comp3.core_instance3/BU2/dbiterr(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram/comp3.core_instance3/BU2/XST_GND:G)  | NONE(ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP) | 2     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 10.139ns (Maximum Frequency: 98.634MHz)
   Minimum input arrival time before clock: 6.010ns
   Maximum output required time after clock: 6.150ns
   Maximum combinational path delay: 7.366ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCLKI'
  Clock period: 4.932ns (frequency: 202.753MHz)
  Total number of paths / destination ports: 1496 / 185
-------------------------------------------------------------------------
Offset:              4.932ns (Levels of Logic = 17)
  Source:            CONTROL_reg_136_0 (FF)
  Destination:       GATE_DACA_postlen_cntr_29 (FF)
  Source Clock:      LCLKI rising
  Destination Clock: DAC_PLLLOCK rising

  Data Path: CONTROL_reg_136_0 to GATE_DACA_postlen_cntr_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.360   0.703  CONTROL_reg_136_0 (CONTROL_reg_136_0)
     LUT4:I1->O            1   0.195   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_lut<0> (GATE_DACA_N5)
     MUXCY:S->O            1   0.366   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<0> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<1> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<2> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<3> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<4> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<5> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<6> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<7> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<8> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<9> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<10> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<11> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<12> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<13> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<13>)
     MUXCY:CI->O           2   0.369   0.705  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<14> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<14>)
     LUT4:I1->O           30   0.195   0.920  GATE_DACA_postlen_cntr_not00021 (GATE_DACA_postlen_cntr_not0002)
     FDCE:CE                   0.540          GATE_DACA_postlen_cntr_0
    ----------------------------------------
    Total                      4.932ns (2.604ns logic, 2.328ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ADC_CLKI'
  Clock period: 1.218ns (frequency: 820.816MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.218ns (Levels of Logic = 1)
  Source:            GATEA_GEN_SYNCGATE_N_OUT (FF)
  Destination:       GATE_DACA_gate_n (FF)
  Source Clock:      ADC_CLKI rising
  Destination Clock: DAC_PLLLOCK rising

  Data Path: GATEA_GEN_SYNCGATE_N_OUT to GATE_DACA_gate_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              7   0.360   0.641  GATEA_GEN_SYNCGATE_N_OUT (GATEA_GEN_SYNCGATE_N_OUT)
     LUT3:I1->O            1   0.195   0.000  GATE_DACA_gate_n_and00001 (GATE_DACA_gate_n_and0000)
     FD:D                      0.022          GATE_DACA_gate_n
    ----------------------------------------
    Total                      1.218ns (0.577ns logic, 0.641ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCLKI'
  Clock period: 2.964ns (frequency: 337.410MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              2.964ns (Levels of Logic = 0)
  Source:            CONTROL_reg_5_2 (FF)
  Destination:       lvds1_ctl (FF)
  Source Clock:      LCLKI rising
  Destination Clock: LVDS1_GCFB_P rising

  Data Path: CONTROL_reg_5_2 to lvds1_ctl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           455   0.360   2.582  CONTROL_reg_5_2 (CONTROL_reg_5_2)
     FD:D                      0.022          lvds1_ctl
    ----------------------------------------
    Total                      2.964ns (0.382ns logic, 2.582ns route)
                                       (12.9% logic, 87.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCLKI'
  Clock period: 2.964ns (frequency: 337.410MHz)
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              2.964ns (Levels of Logic = 0)
  Source:            CONTROL_reg_5_2 (FF)
  Destination:       lvds3_ctl (FF)
  Source Clock:      LCLKI rising
  Destination Clock: LVDS3_RC_IN_P rising

  Data Path: CONTROL_reg_5_2 to lvds3_ctl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           455   0.360   2.582  CONTROL_reg_5_2 (CONTROL_reg_5_2)
     FD:D                      0.022          lvds3_ctl
    ----------------------------------------
    Total                      2.964ns (0.382ns logic, 2.582ns route)
                                       (12.9% logic, 87.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCLKI'
  Clock period: 2.964ns (frequency: 337.410MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              2.964ns (Levels of Logic = 0)
  Source:            CONTROL_reg_5_2 (FF)
  Destination:       lvds2_rc_out (FF)
  Source Clock:      LCLKI rising
  Destination Clock: LVDS2_GCFB_P rising

  Data Path: CONTROL_reg_5_2 to lvds2_rc_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           455   0.360   2.582  CONTROL_reg_5_2 (CONTROL_reg_5_2)
     FD:D                      0.022          lvds2_rc_out
    ----------------------------------------
    Total                      2.964ns (0.382ns logic, 2.582ns route)
                                       (12.9% logic, 87.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCLKI'
  Clock period: 5.650ns (frequency: 176.990MHz)
  Total number of paths / destination ports: 9269 / 1105
-------------------------------------------------------------------------
Offset:              5.650ns (Levels of Logic = 18)
  Source:            CONTROL_reg_294_0 (FF)
  Destination:       GATE_ADCD_postlen_cntr_29 (FF)
  Source Clock:      LCLKI rising
  Destination Clock: ADC_CLKI rising

  Data Path: CONTROL_reg_294_0 to GATE_ADCD_postlen_cntr_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.360   0.703  CONTROL_reg_294_0 (CONTROL_reg_294_0)
     LUT4:I1->O            1   0.195   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_lut<0> (GATE_ADCD_N5)
     MUXCY:S->O            1   0.366   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<0> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<1> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<2> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<3> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<4> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<5> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<6> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<7> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<8> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<9> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<10> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<11> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<12> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<13> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.369   0.523  GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<14> (GATE_ADCD_Mcompar_postlen_cntr_cmp_eq0000_cy<14>)
     LUT4:I3->O            2   0.195   0.705  GATE_ADCD_postlen_cntr_not000211 (GATE_ADCD_N3)
     LUT4:I1->O           30   0.195   0.920  GATE_ADCD_postlen_cntr_not00022 (GATE_ADCD_postlen_cntr_not0002)
     FDCE:CE                   0.540          GATE_ADCD_postlen_cntr_0
    ----------------------------------------
    Total                      5.650ns (2.799ns logic, 2.851ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCLKI'
  Clock period: 0.759ns (frequency: 1317.176MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              0.759ns (Levels of Logic = 0)
  Source:            CONTROL_reg_474_10 (FF)
  Destination:       CONTROL_G_DATA_10 (LATCH)
  Source Clock:      LCLKI rising
  Destination Clock: CONTROL_reg_476_0 falling

  Data Path: CONTROL_reg_474_10 to CONTROL_G_DATA_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.360   0.377  CONTROL_reg_474_10 (CONTROL_reg_474_10)
     LD:D                      0.022          CONTROL_G_DATA_10
    ----------------------------------------
    Total                      0.759ns (0.382ns logic, 0.377ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCLKI'
  Clock period: 0.759ns (frequency: 1317.176MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              0.759ns (Levels of Logic = 0)
  Source:            CONTROL_reg_468_10 (FF)
  Destination:       CONTROL_K_DATA_10 (LATCH)
  Source Clock:      LCLKI rising
  Destination Clock: CONTROL_reg_470_0 falling

  Data Path: CONTROL_reg_468_10 to CONTROL_K_DATA_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.360   0.377  CONTROL_reg_468_10 (CONTROL_reg_468_10)
     LD:D                      0.022          CONTROL_K_DATA_10
    ----------------------------------------
    Total                      0.759ns (0.382ns logic, 0.377ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKGEN_sclk1'
  Clock period: 5.165ns (frequency: 193.620MHz)
  Total number of paths / destination ports: 18 / 17
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 7)
  Source:            CONTROL_reg<142>_4 (FF)
  Destination:       CONTROL_DAT_OUT_4 (FF)
  Source Clock:      CLKGEN_sclk1 falling
  Destination Clock: LCLKI rising

  Data Path: CONTROL_reg<142>_4 to CONTROL_DAT_OUT_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.307   0.741  CONTROL_reg<142>_4 (CONTROL_reg<142>_4)
     LUT4:I0->O            1   0.195   0.000  CONTROL_ADDR<8>_1619 (CONTROL_N717)
     MUXF5:I1->O           1   0.374   0.585  CONTROL_ADDR<8>_15_f5_18 (CONTROL_ADDR<8>_15_f519)
     LUT4:I2->O            1   0.195   0.523  CONTROL_ADDR<4>381 (CONTROL_ADDR<4>39)
     LUT3:I2->O            1   0.195   0.000  CONTROL_ADDR<8>_69 (CONTROL_N719)
     MUXF5:I1->O           1   0.374   0.523  CONTROL_ADDR<8>_5_f5_8 (CONTROL_ADDR<8>_5_f59)
     LUT4:I3->O            1   0.195   0.741  CONTROL_DAT_OUT_4_mux0001289 (CONTROL_DAT_OUT_4_mux0001_map82)
     LUT4:I0->O            1   0.195   0.000  CONTROL_DAT_OUT_4_mux0001323 (CONTROL_DAT_OUT_4_mux0001)
     FD:D                      0.022          CONTROL_DAT_OUT_4
    ----------------------------------------
    Total                      5.165ns (2.052ns logic, 3.113ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DAC_PLLLOCK'
  Clock period: 5.087ns (frequency: 196.581MHz)
  Total number of paths / destination ports: 24 / 23
-------------------------------------------------------------------------
Offset:              5.087ns (Levels of Logic = 8)
  Source:            DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/user_empty (FF)
  Destination:       CONTROL_DAT_OUT_6 (FF)
  Source Clock:      DAC_PLLLOCK rising
  Destination Clock: LCLKI rising

  Data Path: DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/user_empty to CONTROL_DAT_OUT_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.360   0.756  normgen.flblk/rpremod/user_empty (EMPTY)
     end scope: 'U0/gen_as.fgas'
     end scope: 'BU2'
     end scope: 'DACDAT_FIFO_A'
     LUT4:I0->O            1   0.195   0.523  CONTROL_int_vctr1_6_or00009 (CONTROL_int_vctr1_6_or0000_map5)
     LUT2:I1->O            2   0.195   0.705  CONTROL_int_vctr1_6_or000010 (CONTROL_int_vctr1<6>)
     LUT4_L:I1->LO         1   0.195   0.225  CONTROL_DAT_OUT_6_mux000199 (CONTROL_DAT_OUT_6_mux0001_map29)
     LUT4:I2->O            1   0.195   0.585  CONTROL_DAT_OUT_6_mux0001126 (CONTROL_DAT_OUT_6_mux0001_map38)
     LUT4:I2->O            1   0.195   0.741  CONTROL_DAT_OUT_6_mux0001193 (CONTROL_DAT_OUT_6_mux0001_map55)
     LUT4:I0->O            1   0.195   0.000  CONTROL_DAT_OUT_6_mux0001291 (CONTROL_DAT_OUT_6_mux0001)
     FD:D                      0.022          CONTROL_DAT_OUT_6
    ----------------------------------------
    Total                      5.087ns (1.552ns logic, 3.535ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ADC_CLKI'
  Clock period: 5.629ns (frequency: 177.641MHz)
  Total number of paths / destination ports: 234 / 64
-------------------------------------------------------------------------
Offset:              5.629ns (Levels of Logic = 8)
  Source:            ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i (FF)
  Destination:       CONTROL_DAT_OUT_3 (FF)
  Source Clock:      ADC_CLKI rising
  Destination Clock: LCLKI rising

  Data Path: ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i to CONTROL_DAT_OUT_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             27   0.360   1.133  normgen.flblk/thrmod/flogic/RAM_FULL_i (FULL)
     end scope: 'U0/gen_as.fgas'
     end scope: 'BU2'
     end scope: 'ADCDAT2_FIFO_ADCB'
     LUT4:I2->O            1   0.195   0.585  CONTROL_int_vctr1_3_or00004 (CONTROL_int_vctr1_3_or0000_map2)
     LUT2:I0->O            2   0.195   0.705  CONTROL_int_vctr1_3_or000010 (CONTROL_int_vctr1<3>)
     LUT4:I1->O            1   0.195   0.688  CONTROL_DAT_OUT_3_mux0001111 (CONTROL_DAT_OUT_3_mux0001_map33)
     LUT4:I1->O            1   0.195   0.741  CONTROL_DAT_OUT_3_mux0001130 (CONTROL_DAT_OUT_3_mux0001_map39)
     LUT4_L:I0->LO         1   0.195   0.225  CONTROL_DAT_OUT_3_mux0001253 (CONTROL_DAT_OUT_3_mux0001_map72)
     LUT4:I2->O            1   0.195   0.000  CONTROL_DAT_OUT_3_mux0001351 (CONTROL_DAT_OUT_3_mux0001)
     FD:D                      0.022          CONTROL_DAT_OUT_3
    ----------------------------------------
    Total                      5.629ns (1.552ns logic, 4.077ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 5.600ns (frequency: 178.562MHz)
  Total number of paths / destination ports: 176 / 38
-------------------------------------------------------------------------
Offset:              5.600ns (Levels of Logic = 8)
  Source:            MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i (FF)
  Destination:       CONTROL_DAT_OUT_8 (FF)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: LCLKI rising

  Data Path: MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i to CONTROL_DAT_OUT_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             7   0.360   0.797  normgen.flblk/thrmod/pflogic/prog_full_i (PROG_FULL)
     end scope: 'U0/gen_as.fgas'
     end scope: 'BU2'
     end scope: 'MEMAPP_FIFO_MEMR'
     LUT4:I0->O            1   0.195   0.585  CONTROL_int_vctr1_8_or00004 (CONTROL_int_vctr1_8_or0000_map2)
     LUT2:I0->O            2   0.195   0.705  CONTROL_int_vctr1_8_or000010 (CONTROL_int_vctr1<8>)
     LUT4:I1->O            1   0.195   0.688  CONTROL_DAT_OUT_8_mux000180 (CONTROL_DAT_OUT_8_mux0001_map26)
     LUT4:I1->O            1   0.195   0.688  CONTROL_DAT_OUT_8_mux0001107 (CONTROL_DAT_OUT_8_mux0001_map35)
     LUT4:I1->O            1   0.195   0.585  CONTROL_DAT_OUT_8_mux0001230 (CONTROL_DAT_OUT_8_mux0001_map68)
     LUT4:I2->O            1   0.195   0.000  CONTROL_DAT_OUT_8_mux0001328 (CONTROL_DAT_OUT_8_mux0001)
     FD:D                      0.022          CONTROL_DAT_OUT_8
    ----------------------------------------
    Total                      5.600ns (1.552ns logic, 4.048ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCLKI'
  Clock period: 3.501ns (frequency: 285.649MHz)
  Total number of paths / destination ports: 16 / 3
-------------------------------------------------------------------------
Offset:              3.501ns (Levels of Logic = 5)
  Source:            CONTROL_reg<143>_3 (FF)
  Destination:       CONTROL_Mtridata_DAC_SDIO (FF)
  Source Clock:      LCLKI rising
  Destination Clock: CLKGEN_sclk1 falling

  Data Path: CONTROL_reg<143>_3 to CONTROL_Mtridata_DAC_SDIO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.360   0.600  CONTROL_reg<143>_3 (CONTROL_reg<143>_3)
     LUT3:I1->O            1   0.195   0.000  CONTROL_Mtridata_DAC_SDIO_mux0000145_F (N10852)
     MUXF5:I0->O           1   0.382   0.585  CONTROL_Mtridata_DAC_SDIO_mux0000145 (CONTROL_Mtridata_DAC_SDIO_mux0000_map43)
     LUT4:I2->O            1   0.195   0.585  CONTROL_Mtridata_DAC_SDIO_mux0000169 (CONTROL_Mtridata_DAC_SDIO_mux0000_map45)
     LUT3:I1->O            1   0.195   0.000  CONTROL_Mtridata_DAC_SDIO_mux0000219_F (N10854)
     MUXF5:I0->O           1   0.382   0.000  CONTROL_Mtridata_DAC_SDIO_mux0000219 (CONTROL_Mtridata_DAC_SDIO_mux0000)
     FDE_1:D                   0.022          CONTROL_Mtridata_DAC_SDIO
    ----------------------------------------
    Total                      3.501ns (1.731ns logic, 1.770ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LVDS4_RC_IN_P'
  Clock period: 3.699ns (frequency: 270.358MHz)
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.699ns (Levels of Logic = 4)
  Source:            px_io_data_in_15 (FF)
  Destination:       CONTROL_DAT_OUT_15 (FF)
  Source Clock:      LVDS4_RC_IN_P rising
  Destination Clock: LCLKI rising

  Data Path: px_io_data_in_15 to CONTROL_DAT_OUT_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.360   0.741  px_io_data_in_15 (px_io_data_in_15)
     LUT4:I0->O            1   0.195   0.688  CONTROL_DAT_OUT_15_mux000130 (CONTROL_DAT_OUT_15_mux0001_map13)
     LUT4:I1->O            1   0.195   0.585  CONTROL_DAT_OUT_15_mux000140 (CONTROL_DAT_OUT_15_mux0001_map15)
     LUT3:I1->O            1   0.195   0.523  CONTROL_DAT_OUT_15_mux0001142 (CONTROL_DAT_OUT_15_mux0001_map41)
     LUT4:I3->O            1   0.195   0.000  CONTROL_DAT_OUT_15_mux0001246 (CONTROL_DAT_OUT_15_mux0001)
     FD:D                      0.022          CONTROL_DAT_OUT_15
    ----------------------------------------
    Total                      3.699ns (1.162ns logic, 2.537ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DAC_PLLLOCK'
  Clock period: 1.156ns (frequency: 864.828MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.156ns (Levels of Logic = 1)
  Source:            GATEB_GEN_SYNCGATE_N_OUT (FF)
  Destination:       GATE_ADCD_gate_n (FF)
  Source Clock:      DAC_PLLLOCK rising
  Destination Clock: ADC_CLKI rising

  Data Path: GATEB_GEN_SYNCGATE_N_OUT to GATE_ADCD_gate_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              7   0.360   0.579  GATEB_GEN_SYNCGATE_N_OUT (GATEB_GEN_SYNCGATE_N_OUT)
     LUT3:I2->O            1   0.195   0.000  GATE_ADCD_gate_n_and00001 (GATE_ADCD_gate_n_and0000)
     FD:D                      0.022          GATE_ADCD_gate_n
    ----------------------------------------
    Total                      1.156ns (0.577ns logic, 0.579ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCLKI'
  Clock period: 8.603ns (frequency: 116.244MHz)
  Total number of paths / destination ports: 5961 / 1144
-------------------------------------------------------------------------
Offset:              8.603ns (Levels of Logic = 4)
  Source:            RESET_DELAY_SR (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/second_edge_r3 (FF)
  Source Clock:      LCLKI rising
  Destination Clock: MEM_CLK_P rising 0.3X

  Data Path: RESET_DELAY_SR to MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/second_edge_r3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q         23   2.203   0.741  RESET_DELAY_SR (int_reset_n)
     begin scope: 'MEMAPP_SDRAM_DDR2_LB_0'
     INV:I->O            319   0.358   2.050  I_937 (reset_n_i)
     BUF:I->O            263   0.358   1.831  I_937_1 (I_937_1)
     begin scope: 'ddr_datapath[3].ddr_datapath_dc_virtex4'
     begin scope: 'idelay_set'
     FDR:R                     1.062          data_tap_inc_counter[0]
    ----------------------------------------
    Total                      8.603ns (3.981ns logic, 4.622ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 1.176ns (frequency: 850.521MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            MEMAPP_SDRAM_DDR2_LB_2/rd_vld_re_delay[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_re[0] (LATCH)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe27_i falling

  Data Path: MEMAPP_SDRAM_DDR2_LB_2/rd_vld_re_delay[0] to MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_re[0]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  rd_vld_re_delay[0] (rd_vld_re_delay[0])
     LUT4:I2->O            1   0.195   0.000  rd_vld_mappings_re_1_iv_i[0] (rd_vld_mappings_re_1_iv_i[0])
     LD:D                      0.022          rd_vld_mappings_re[0]
    ----------------------------------------
    Total                      1.176ns (0.577ns logic, 0.599ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 1.176ns (frequency: 850.521MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            MEMAPP_SDRAM_DDR2_LB_2/rd_vld_fe_delay[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[1] (LATCH)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe60_i falling

  Data Path: MEMAPP_SDRAM_DDR2_LB_2/rd_vld_fe_delay[0] to MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[1]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  rd_vld_fe_delay[0] (rd_vld_fe_delay[0])
     LUT4:I2->O            1   0.195   0.000  rd_vld_mappings_fe_2_iv_i[0] (rd_vld_mappings_fe_2_iv_i[0])
     LD:D                      0.022          rd_vld_mappings_fe[1]
    ----------------------------------------
    Total                      1.176ns (0.577ns logic, 0.599ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 1.176ns (frequency: 850.521MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            MEMAPP_SDRAM_DDR2_LB_2/rd_vld_fe_delay[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[2] (LATCH)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe93_i falling

  Data Path: MEMAPP_SDRAM_DDR2_LB_2/rd_vld_fe_delay[0] to MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[2]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  rd_vld_fe_delay[0] (rd_vld_fe_delay[0])
     LUT4:I2->O            1   0.195   0.000  rd_vld_mappings_fe_3_iv_i[0] (rd_vld_mappings_fe_3_iv_i[0])
     LD:D                      0.022          rd_vld_mappings_fe[2]
    ----------------------------------------
    Total                      1.176ns (0.577ns logic, 0.599ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 1.176ns (frequency: 850.521MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            MEMAPP_SDRAM_DDR2_LB_2/rd_vld_fe_delay[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[3] (LATCH)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe126_i falling

  Data Path: MEMAPP_SDRAM_DDR2_LB_2/rd_vld_fe_delay[0] to MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[3]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  rd_vld_fe_delay[0] (rd_vld_fe_delay[0])
     LUT4:I2->O            1   0.195   0.000  rd_vld_mappings_fe_4_iv_i[0] (rd_vld_mappings_fe_4_iv_i[0])
     LD:D                      0.022          rd_vld_mappings_fe[3]
    ----------------------------------------
    Total                      1.176ns (0.577ns logic, 0.599ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe27_i'
  Clock period: 1.275ns (frequency: 784.345MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[0] (LATCH)
  Destination:       MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/add_pipe (FF)
  Source Clock:      MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe27_i falling
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[0] to MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/add_pipe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.473   0.585  rd_vld_mappings_fe[0] (rd_vld_mappings_fe[0])
     begin scope: 'ddr_datapath[0].ddr_datapath_dc_virtex4'
     LUT3_L:I1->LO         1   0.195   0.000  N_382_i (N_382_i)
     FDC:D                     0.022          add_pipe
    ----------------------------------------
    Total                      1.275ns (0.690ns logic, 0.585ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe93_i'
  Clock period: 1.275ns (frequency: 784.345MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[2] (LATCH)
  Destination:       MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/add_pipe (FF)
  Source Clock:      MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe93_i falling
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[2] to MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/add_pipe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.473   0.585  rd_vld_mappings_fe[2] (rd_vld_mappings_fe[2])
     begin scope: 'ddr_datapath[2].ddr_datapath_dc_virtex4'
     LUT3_L:I1->LO         1   0.195   0.000  N_383_i (N_383_i)
     FDC:D                     0.022          add_pipe
    ----------------------------------------
    Total                      1.275ns (0.690ns logic, 0.585ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe60_i'
  Clock period: 1.275ns (frequency: 784.345MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[1] (LATCH)
  Destination:       MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/add_pipe (FF)
  Source Clock:      MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe60_i falling
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[1] to MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/add_pipe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.473   0.585  rd_vld_mappings_fe[1] (rd_vld_mappings_fe[1])
     begin scope: 'ddr_datapath[1].ddr_datapath_dc_virtex4'
     LUT3_L:I1->LO         1   0.195   0.000  N_384_i (N_384_i)
     FDC:D                     0.022          add_pipe
    ----------------------------------------
    Total                      1.275ns (0.690ns logic, 0.585ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe126_i'
  Clock period: 1.275ns (frequency: 784.345MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[3] (LATCH)
  Destination:       MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/add_pipe (FF)
  Source Clock:      MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe126_i falling
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[3] to MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/add_pipe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.473   0.585  rd_vld_mappings_fe[3] (rd_vld_mappings_fe[3])
     begin scope: 'ddr_datapath[3].ddr_datapath_dc_virtex4'
     LUT3_L:I1->LO         1   0.195   0.000  N_385_i (N_385_i)
     FDC:D                     0.022          add_pipe
    ----------------------------------------
    Total                      1.275ns (0.690ns logic, 0.585ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 0.742ns (frequency: 1347.800MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 0)
  Source:            MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_9 (FF)
  Destination:       MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9 (FF)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: DAC_PLLLOCK rising

  Data Path: MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_9 to MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.360   0.360  normgen.flblk/clkmod/cx.wrx/pntr_gc_9 (normgen.flblk/clkmod/cx.wrx/pntr_gc<9>)
     FDC:D                     0.022          normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9
    ----------------------------------------
    Total                      0.742ns (0.382ns logic, 0.360ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DAC_PLLLOCK'
  Clock period: 0.742ns (frequency: 1347.800MHz)
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 0)
  Source:            MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_10 (FF)
  Destination:       MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_10 (FF)
  Source Clock:      DAC_PLLLOCK rising
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_10 to MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.360   0.360  normgen.flblk/clkmod/cx.rdx/pntr_gc_10 (normgen.flblk/clkmod/cx.rdx/pntr_gc<10>)
     FDC:D                     0.022          normgen.flblk/clkmod/cx.rdx/pntr_gc_x_10
    ----------------------------------------
    Total                      0.742ns (0.382ns logic, 0.360ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 1.176ns (frequency: 850.521MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            MEMAPP_SDRAM_DDR2_LB_1/rd_vld_re_delay[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_re[0] (LATCH)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe27_i falling

  Data Path: MEMAPP_SDRAM_DDR2_LB_1/rd_vld_re_delay[0] to MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_re[0]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  rd_vld_re_delay[0] (rd_vld_re_delay[0])
     LUT4:I2->O            1   0.195   0.000  rd_vld_mappings_re_1_iv_i[0] (rd_vld_mappings_re_1_iv_i[0])
     LD:D                      0.022          rd_vld_mappings_re[0]
    ----------------------------------------
    Total                      1.176ns (0.577ns logic, 0.599ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 1.176ns (frequency: 850.521MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            MEMAPP_SDRAM_DDR2_LB_1/rd_vld_fe_delay[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[1] (LATCH)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe60_i falling

  Data Path: MEMAPP_SDRAM_DDR2_LB_1/rd_vld_fe_delay[0] to MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[1]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  rd_vld_fe_delay[0] (rd_vld_fe_delay[0])
     LUT4:I2->O            1   0.195   0.000  rd_vld_mappings_fe_2_iv_i[0] (rd_vld_mappings_fe_2_iv_i[0])
     LD:D                      0.022          rd_vld_mappings_fe[1]
    ----------------------------------------
    Total                      1.176ns (0.577ns logic, 0.599ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 1.176ns (frequency: 850.521MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            MEMAPP_SDRAM_DDR2_LB_1/rd_vld_fe_delay[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[2] (LATCH)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe93_i falling

  Data Path: MEMAPP_SDRAM_DDR2_LB_1/rd_vld_fe_delay[0] to MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[2]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  rd_vld_fe_delay[0] (rd_vld_fe_delay[0])
     LUT4:I2->O            1   0.195   0.000  rd_vld_mappings_fe_3_iv_i[0] (rd_vld_mappings_fe_3_iv_i[0])
     LD:D                      0.022          rd_vld_mappings_fe[2]
    ----------------------------------------
    Total                      1.176ns (0.577ns logic, 0.599ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 1.176ns (frequency: 850.521MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            MEMAPP_SDRAM_DDR2_LB_1/rd_vld_fe_delay[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[3] (LATCH)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe126_i falling

  Data Path: MEMAPP_SDRAM_DDR2_LB_1/rd_vld_fe_delay[0] to MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[3]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  rd_vld_fe_delay[0] (rd_vld_fe_delay[0])
     LUT4:I2->O            1   0.195   0.000  rd_vld_mappings_fe_4_iv_i[0] (rd_vld_mappings_fe_4_iv_i[0])
     LD:D                      0.022          rd_vld_mappings_fe[3]
    ----------------------------------------
    Total                      1.176ns (0.577ns logic, 0.599ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe27_i'
  Clock period: 1.275ns (frequency: 784.345MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[0] (LATCH)
  Destination:       MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/add_pipe (FF)
  Source Clock:      MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe27_i falling
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[0] to MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/add_pipe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.473   0.585  rd_vld_mappings_fe[0] (rd_vld_mappings_fe[0])
     begin scope: 'ddr_datapath[0].ddr_datapath_dc_virtex4'
     LUT3_L:I1->LO         1   0.195   0.000  N_382_i (N_382_i)
     FDC:D                     0.022          add_pipe
    ----------------------------------------
    Total                      1.275ns (0.690ns logic, 0.585ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe93_i'
  Clock period: 1.275ns (frequency: 784.345MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[2] (LATCH)
  Destination:       MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/add_pipe (FF)
  Source Clock:      MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe93_i falling
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[2] to MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/add_pipe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.473   0.585  rd_vld_mappings_fe[2] (rd_vld_mappings_fe[2])
     begin scope: 'ddr_datapath[2].ddr_datapath_dc_virtex4'
     LUT3_L:I1->LO         1   0.195   0.000  N_383_i (N_383_i)
     FDC:D                     0.022          add_pipe
    ----------------------------------------
    Total                      1.275ns (0.690ns logic, 0.585ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe60_i'
  Clock period: 1.275ns (frequency: 784.345MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[1] (LATCH)
  Destination:       MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/add_pipe (FF)
  Source Clock:      MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe60_i falling
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[1] to MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/add_pipe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.473   0.585  rd_vld_mappings_fe[1] (rd_vld_mappings_fe[1])
     begin scope: 'ddr_datapath[1].ddr_datapath_dc_virtex4'
     LUT3_L:I1->LO         1   0.195   0.000  N_384_i (N_384_i)
     FDC:D                     0.022          add_pipe
    ----------------------------------------
    Total                      1.275ns (0.690ns logic, 0.585ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe126_i'
  Clock period: 1.275ns (frequency: 784.345MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[3] (LATCH)
  Destination:       MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/add_pipe (FF)
  Source Clock:      MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe126_i falling
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[3] to MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/add_pipe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.473   0.585  rd_vld_mappings_fe[3] (rd_vld_mappings_fe[3])
     begin scope: 'ddr_datapath[3].ddr_datapath_dc_virtex4'
     LUT3_L:I1->LO         1   0.195   0.000  N_385_i (N_385_i)
     FDC:D                     0.022          add_pipe
    ----------------------------------------
    Total                      1.275ns (0.690ns logic, 0.585ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ADC_CLKI'
  Clock period: 0.742ns (frequency: 1347.800MHz)
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 0)
  Source:            MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_10 (FF)
  Destination:       MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10 (FF)
  Source Clock:      ADC_CLKI rising
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_10 to MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.360   0.360  normgen.flblk/clkmod/cx.wrx/pntr_gc_10 (normgen.flblk/clkmod/cx.wrx/pntr_gc<10>)
     FDC:D                     0.022          normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10
    ----------------------------------------
    Total                      0.742ns (0.382ns logic, 0.360ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 0.742ns (frequency: 1347.800MHz)
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 0)
  Source:            MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9 (FF)
  Destination:       MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_9 (FF)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: ADC_CLKI rising

  Data Path: MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9 to MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.360   0.360  normgen.flblk/clkmod/cx.rdx/pntr_gc_9 (normgen.flblk/clkmod/cx.rdx/pntr_gc<9>)
     FDC:D                     0.022          normgen.flblk/clkmod/cx.rdx/pntr_gc_x_9
    ----------------------------------------
    Total                      0.742ns (0.382ns logic, 0.360ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 1.176ns (frequency: 850.521MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            MEMAPP_SDRAM_DDR2_LB_0/rd_vld_re_delay[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_re[0] (LATCH)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe27_i falling

  Data Path: MEMAPP_SDRAM_DDR2_LB_0/rd_vld_re_delay[0] to MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_re[0]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  rd_vld_re_delay[0] (rd_vld_re_delay[0])
     LUT4:I2->O            1   0.195   0.000  rd_vld_mappings_re_1_iv_i[0] (rd_vld_mappings_re_1_iv_i[0])
     LD:D                      0.022          rd_vld_mappings_re[0]
    ----------------------------------------
    Total                      1.176ns (0.577ns logic, 0.599ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 1.176ns (frequency: 850.521MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            MEMAPP_SDRAM_DDR2_LB_0/rd_vld_fe_delay[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[1] (LATCH)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe60_i falling

  Data Path: MEMAPP_SDRAM_DDR2_LB_0/rd_vld_fe_delay[0] to MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[1]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  rd_vld_fe_delay[0] (rd_vld_fe_delay[0])
     LUT4:I2->O            1   0.195   0.000  rd_vld_mappings_fe_2_iv_i[0] (rd_vld_mappings_fe_2_iv_i[0])
     LD:D                      0.022          rd_vld_mappings_fe[1]
    ----------------------------------------
    Total                      1.176ns (0.577ns logic, 0.599ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 1.176ns (frequency: 850.521MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            MEMAPP_SDRAM_DDR2_LB_0/rd_vld_fe_delay[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[2] (LATCH)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe93_i falling

  Data Path: MEMAPP_SDRAM_DDR2_LB_0/rd_vld_fe_delay[0] to MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[2]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  rd_vld_fe_delay[0] (rd_vld_fe_delay[0])
     LUT4:I2->O            1   0.195   0.000  rd_vld_mappings_fe_3_iv_i[0] (rd_vld_mappings_fe_3_iv_i[0])
     LD:D                      0.022          rd_vld_mappings_fe[2]
    ----------------------------------------
    Total                      1.176ns (0.577ns logic, 0.599ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 1.176ns (frequency: 850.521MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.176ns (Levels of Logic = 1)
  Source:            MEMAPP_SDRAM_DDR2_LB_0/rd_vld_fe_delay[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[3] (LATCH)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe126_i falling

  Data Path: MEMAPP_SDRAM_DDR2_LB_0/rd_vld_fe_delay[0] to MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[3]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  rd_vld_fe_delay[0] (rd_vld_fe_delay[0])
     LUT4:I2->O            1   0.195   0.000  rd_vld_mappings_fe_4_iv_i[0] (rd_vld_mappings_fe_4_iv_i[0])
     LD:D                      0.022          rd_vld_mappings_fe[3]
    ----------------------------------------
    Total                      1.176ns (0.577ns logic, 0.599ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe27_i'
  Clock period: 1.275ns (frequency: 784.345MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[0] (LATCH)
  Destination:       MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/add_pipe (FF)
  Source Clock:      MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe27_i falling
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[0] to MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/add_pipe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.473   0.585  rd_vld_mappings_fe[0] (rd_vld_mappings_fe[0])
     begin scope: 'ddr_datapath[0].ddr_datapath_dc_virtex4'
     LUT3_L:I1->LO         1   0.195   0.000  N_382_i (N_382_i)
     FDC:D                     0.022          add_pipe
    ----------------------------------------
    Total                      1.275ns (0.690ns logic, 0.585ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe93_i'
  Clock period: 1.275ns (frequency: 784.345MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[2] (LATCH)
  Destination:       MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/add_pipe (FF)
  Source Clock:      MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe93_i falling
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[2] to MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/add_pipe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.473   0.585  rd_vld_mappings_fe[2] (rd_vld_mappings_fe[2])
     begin scope: 'ddr_datapath[2].ddr_datapath_dc_virtex4'
     LUT3_L:I1->LO         1   0.195   0.000  N_383_i (N_383_i)
     FDC:D                     0.022          add_pipe
    ----------------------------------------
    Total                      1.275ns (0.690ns logic, 0.585ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe60_i'
  Clock period: 1.275ns (frequency: 784.345MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[1] (LATCH)
  Destination:       MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/add_pipe (FF)
  Source Clock:      MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe60_i falling
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[1] to MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/add_pipe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.473   0.585  rd_vld_mappings_fe[1] (rd_vld_mappings_fe[1])
     begin scope: 'ddr_datapath[1].ddr_datapath_dc_virtex4'
     LUT3_L:I1->LO         1   0.195   0.000  N_384_i (N_384_i)
     FDC:D                     0.022          add_pipe
    ----------------------------------------
    Total                      1.275ns (0.690ns logic, 0.585ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe126_i'
  Clock period: 1.275ns (frequency: 784.345MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[3] (LATCH)
  Destination:       MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/add_pipe (FF)
  Source Clock:      MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe126_i falling
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[3] to MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/add_pipe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.473   0.585  rd_vld_mappings_fe[3] (rd_vld_mappings_fe[3])
     begin scope: 'ddr_datapath[3].ddr_datapath_dc_virtex4'
     LUT3_L:I1->LO         1   0.195   0.000  N_385_i (N_385_i)
     FDC:D                     0.022          add_pipe
    ----------------------------------------
    Total                      1.275ns (0.690ns logic, 0.585ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CONTROL_reg_476_0'
  Clock period: 1.078ns (frequency: 927.730MHz)
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              1.078ns (Levels of Logic = 2)
  Source:            CONTROL_G_DATA_8 (LATCH)
  Destination:       ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_750a2b6724/single_port_ram2/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP (RAM)
  Source Clock:      CONTROL_reg_476_0 falling
  Destination Clock: ADC_CLKI rising 2.0X

  Data Path: CONTROL_G_DATA_8 to ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_750a2b6724/single_port_ram2/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.473   0.375  CONTROL_G_DATA_8 (CONTROL_G_DATA_8)
     begin scope: 'ADCDAT_USER_BLOCKA_DDC_A'
     begin scope: 'ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_750a2b6724/single_port_ram2/comp2.core_instance2'
     begin scope: 'BU2'
     RAMB16:DIA25              0.230          U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP
    ----------------------------------------
    Total                      1.078ns (0.703ns logic, 0.375ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CONTROL_reg_470_0'
  Clock period: 1.077ns (frequency: 928.721MHz)
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              1.077ns (Levels of Logic = 2)
  Source:            CONTROL_K_DATA_8 (LATCH)
  Destination:       ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram3/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP (RAM)
  Source Clock:      CONTROL_reg_470_0 falling
  Destination Clock: ADC_CLKI rising 2.0X

  Data Path: CONTROL_K_DATA_8 to ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram3/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.473   0.374  CONTROL_K_DATA_8 (CONTROL_K_DATA_8)
     begin scope: 'ADCDAT_USER_BLOCKA_DDC_A'
     begin scope: 'ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_24c62326ba/single_port_ram3/comp6.core_instance6'
     begin scope: 'BU2'
     RAMB16:DIA25              0.230          U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP
    ----------------------------------------
    Total                      1.077ns (0.703ns logic, 0.374ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCLKI'
  Clock period: 9.455ns (frequency: 105.767MHz)
  Total number of paths / destination ports: 124666 / 8723
-------------------------------------------------------------------------
Delay:               9.455ns (Levels of Logic = 9)
  Source:            lads_in_n (FF)
  Destination:       CONTROL_DAT_OUT_11 (FF)
  Source Clock:      LCLKI rising
  Destination Clock: LCLKI rising

  Data Path: lads_in_n to CONTROL_DAT_OUT_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             265   0.360   2.002  lads_in_n (lads_in_n)
     LUT3:I2->O          396   0.195   2.514  laddr<5>1 (laddr<5>)
     LUT4:I3->O            1   0.195   0.000  CONTROL_ADDR<2>81_G (N11043)
     MUXF5:I1->O           1   0.374   0.523  CONTROL_ADDR<2>81 (CONTROL_ADDR<2>9)
     LUT4:I3->O            1   0.195   0.000  CONTROL_ADDR<8>_134 (CONTROL_N166)
     MUXF5:I1->O           1   0.374   0.523  CONTROL_ADDR<8>_12_f5_0 (CONTROL_ADDR<8>_12_f51)
     LUT4:I3->O            1   0.195   0.000  CONTROL_ADDR<8>_71 (CONTROL_N174)
     MUXF5:I0->O           1   0.382   0.523  CONTROL_ADDR<8>_5_f5_0 (CONTROL_ADDR<8>_5_f51)
     LUT4:I3->O            1   0.195   0.688  CONTROL_DAT_OUT_11_mux0001305 (CONTROL_DAT_OUT_11_mux0001_map87)
     LUT4:I1->O            1   0.195   0.000  CONTROL_DAT_OUT_11_mux0001339 (CONTROL_DAT_OUT_11_mux0001)
     FD:D                      0.022          CONTROL_DAT_OUT_11
    ----------------------------------------
    Total                      9.455ns (2.682ns logic, 6.773ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_P'
  Clock period: 9.087ns (frequency: 110.043MHz)
  Total number of paths / destination ports: 846443 / 8956
-------------------------------------------------------------------------
Delay:               9.087ns (Levels of Logic = 8)
  Source:            MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_active_sel[0] (FF)
  Destination:       MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/baaddr[0] (FF)
  Source Clock:      MEM_CLK_P rising
  Destination Clock: MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_active_sel[0] to MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/baaddr[0]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             28   0.360   1.137  qm_active_sel[0] (qm_active_sel[0])
     LUT2:I0->O            3   0.195   0.703  un1_wr_req_active[1] (un1_wr_req_active[1])
     LUT4_L:I1->LO         1   0.195   0.328  un3_dowrite_4_0 (un3_dowrite_4_0)
     LUT4:I1->O           38   0.195   1.332  un3_dowrite_4 (N_1787)
     LUT4:I0->O            1   0.195   0.688  un1_read_cmd_1 (N_1773)
     LUT4:I1->O           22   0.195   1.040  bcount37 (bcount37)
     LUT4:I1->O            1   0.195   0.585  un1_bcount37_2_1 (un1_bcount37_2_1)
     LUT4:I2->O           38   0.195   1.332  un1_coladdr53_1_1 (baaddr_1_sqmuxa)
     LUT4_L:I0->LO         1   0.195   0.000  coladdr_22_0_0[8] (coladdr_22_0_0[8])
     FDC:D                     0.022          coladdr[8]
    ----------------------------------------
    Total                      9.087ns (1.942ns logic, 7.145ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DAC_PLLLOCK'
  Clock period: 4.985ns (frequency: 200.598MHz)
  Total number of paths / destination ports: 6748 / 1048
-------------------------------------------------------------------------
Delay:               4.985ns (Levels of Logic = 17)
  Source:            GATE_DACA_postlen_cntr_0 (FF)
  Destination:       GATE_DACA_postlen_cntr_29 (FF)
  Source Clock:      DAC_PLLLOCK rising
  Destination Clock: DAC_PLLLOCK rising

  Data Path: GATE_DACA_postlen_cntr_0 to GATE_DACA_postlen_cntr_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.360   0.756  GATE_DACA_postlen_cntr_0 (GATE_DACA_postlen_cntr_0)
     LUT4:I0->O            1   0.195   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_lut<0> (GATE_DACA_N5)
     MUXCY:S->O            1   0.366   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<0> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<1> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<2> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<3> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<4> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<5> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<6> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<7> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<8> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<9> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<10> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<11> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<12> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<13> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<13>)
     MUXCY:CI->O           2   0.369   0.705  GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<14> (GATE_DACA_Mcompar_postlen_cntr_cmp_eq0000_cy<14>)
     LUT4:I1->O           30   0.195   0.920  GATE_DACA_postlen_cntr_not00021 (GATE_DACA_postlen_cntr_not0002)
     FDCE:CE                   0.540          GATE_DACA_postlen_cntr_0
    ----------------------------------------
    Total                      4.985ns (2.604ns logic, 2.381ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ADC_CLKI'
  Clock period: 10.139ns (frequency: 98.634MHz)
  Total number of paths / destination ports: 55113 / 7312
-------------------------------------------------------------------------
Delay:               5.069ns (Levels of Logic = 6)
  Source:            ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/counter/comp0.core_instance0/BU8 (FF)
  Destination:       ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_filter_d332e477e0/mac3_f2a2dd690f/relational/op_mem_32_22_0 (FF)
  Source Clock:      ADC_CLKI rising 2.0X
  Destination Clock: ADC_CLKI rising 2.0X

  Data Path: ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/counter/comp0.core_instance0/BU8 to ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_filter_d332e477e0/mac3_f2a2dd690f/relational/op_mem_32_22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           170   0.360   1.795  BU8 (Q(0))
     end scope: 'ddc_793a5b82b8/count_generator_a2519689de/counter/comp0.core_instance0'
     begin scope: 'ddc_793a5b82b8/count_generator_a2519689de/addsub/comp0.core_instance0'
     LUT4:I1->O            1   0.195   0.000  BU3 (N2)
     MUXCY:S->O            1   0.366   0.000  BU4 (N5)
     XORCY:CI->O         165   0.360   1.776  BU9 (S(1))
     end scope: 'ddc_793a5b82b8/count_generator_a2519689de/addsub/comp0.core_instance0'
     LUT4:I1->O            1   0.195   0.000  ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_filter_d332e477e0/mac3_f2a2dd690f/relational/result_12_3_rel1 (ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_filter_d332e477e0/mac3_f2a2dd690f/relational/result_12_3_rel)
     FDE:D                     0.022          ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_filter_d332e477e0/mac3_f2a2dd690f/relational/op_mem_32_22_0
    ----------------------------------------
    Total                      5.069ns (1.498ns logic, 3.571ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKGEN_sclk1'
  Clock period: 4.399ns (frequency: 227.311MHz)
  Total number of paths / destination ports: 180 / 25
-------------------------------------------------------------------------
Delay:               4.399ns (Levels of Logic = 5)
  Source:            CONTROL_i_2 (FF)
  Destination:       CONTROL_Mtridata_DAC_SDIO (FF)
  Source Clock:      CLKGEN_sclk1 falling
  Destination Clock: CLKGEN_sclk1 falling

  Data Path: CONTROL_i_2 to CONTROL_Mtridata_DAC_SDIO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q           16   0.307   0.818  CONTROL_i_2 (CONTROL_i_2)
     LUT2:I0->O            5   0.195   0.764  CONTROL_Mtridata_DAC_SDIO_mux0000141 (CONTROL_Mtridata_DAC_SDIO_mux0000_map14)
     LUT4:I0->O            1   0.195   0.741  CONTROL_Mtridata_DAC_SDIO_mux0000102 (CONTROL_Mtridata_DAC_SDIO_mux0000_map28)
     LUT4:I0->O            1   0.195   0.585  CONTROL_Mtridata_DAC_SDIO_mux0000169 (CONTROL_Mtridata_DAC_SDIO_mux0000_map45)
     LUT3:I1->O            1   0.195   0.000  CONTROL_Mtridata_DAC_SDIO_mux0000219_F (N10854)
     MUXF5:I0->O           1   0.382   0.000  CONTROL_Mtridata_DAC_SDIO_mux0000219 (CONTROL_Mtridata_DAC_SDIO_mux0000)
     FDE_1:D                   0.022          CONTROL_Mtridata_DAC_SDIO
    ----------------------------------------
    Total                      4.399ns (1.491ns logic, 2.908ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LCLKI'
  Total number of paths / destination ports: 1073 / 933
-------------------------------------------------------------------------
Offset:              6.010ns (Levels of Logic = 4)
  Source:            LBLAST_N (PAD)
  Destination:       lad_out_61 (FF)
  Destination Clock: LCLKI rising

  Data Path: LBLAST_N to lad_out_61
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   0.965   1.481  LBLAST_N_IBUF (LBLAST_N_IBUF)
     LUT2:I0->O            6   0.195   0.778  count_and00021 (count_and0002)
     LUT4:I0->O            8   0.195   0.608  adcc_sel_not00011 (adcc_sel_not0001)
     LUT2:I1->O           64   0.195   1.053  lad_out_61_and00001 (lad_out_61_and0000)
     FDE:CE                    0.540          lad_out_61
    ----------------------------------------
    Total                      6.010ns (2.090ns logic, 3.920ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LVDS4_RC_IN_P'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              1.659ns (Levels of Logic = 1)
  Source:            LVDS4_DAT_P<0> (PAD)
  Destination:       px_io_data_in_11 (FF)
  Destination Clock: LVDS4_RC_IN_P rising

  Data Path: LVDS4_DAT_P<0> to px_io_data_in_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS_LVDS_25:I->O    1   1.277   0.360  GEN_LVDS4_DAT[0].LVDS4_DAT_IBUF (lvds4_in<0>)
     FD:D                      0.022          px_io_data_in_11
    ----------------------------------------
    Total                      1.659ns (1.299ns logic, 0.360ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DAC_PLLLOCK'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              3.840ns (Levels of Logic = 2)
  Source:            LRST_N (PAD)
  Destination:       DACDAT_DAT_RTR_BD_1 (FF)
  Destination Clock: DAC_PLLLOCK rising

  Data Path: LRST_N to DACDAT_DAT_RTR_BD_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   0.965   1.196  LRST_N_IBUF (CONTROL_RST_inv)
     LUT2:I1->O           36   0.195   0.943  DACDAT_RST_A_inv1 (DACDAT_DAT_RTR_RST_inv)
     FDE:CE                    0.540          DACDAT_DAT_RTR_BD_1
    ----------------------------------------
    Total                      3.840ns (1.700ns logic, 2.140ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ADC_CLKI'
  Total number of paths / destination ports: 241 / 182
-------------------------------------------------------------------------
Offset:              4.992ns (Levels of Logic = 3)
  Source:            LRST_N (PAD)
  Destination:       ADCDAT_DAT_RTRA_toggler (FF)
  Destination Clock: ADC_CLKI rising

  Data Path: LRST_N to ADCDAT_DAT_RTRA_toggler
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   0.965   1.258  LRST_N_IBUF (CONTROL_RST_inv)
     LUT2:I0->O           88   0.195   1.147  CONTROL_FIFO_ADCB_RST1 (fifo_adcb_rst)
     MUXF5:S->O            1   0.527   0.360  ADCDAT_DAT_RTRB_toggler_and00001_f5 (ADCDAT_DAT_RTRB_toggler_and0000)
     FDE:CE                    0.540          ADCDAT_DAT_RTRB_toggler
    ----------------------------------------
    Total                      4.992ns (2.227ns logic, 2.765ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKGEN_sclk1'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              4.361ns (Levels of Logic = 3)
  Source:            LRST_N (PAD)
  Destination:       CONTROL_reg<142>_12 (FF)
  Destination Clock: CLKGEN_sclk1 falling

  Data Path: LRST_N to CONTROL_reg<142>_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   0.965   1.361  LRST_N_IBUF (CONTROL_RST_inv)
     LUT3:I0->O           12   0.195   0.745  CONTROL__and000111 (N86)
     LUT4:I2->O            1   0.195   0.360  CONTROL__and00121 (CONTROL__and0012)
     FDE_1:CE                  0.540          CONTROL_reg<142>_12
    ----------------------------------------
    Total                      4.361ns (1.895ns logic, 2.466ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LCLKI'
  Total number of paths / destination ports: 162 / 97
-------------------------------------------------------------------------
Offset:              6.150ns (Levels of Logic = 2)
  Source:            dat_en (FF)
  Destination:       LAD<63> (PAD)
  Source Clock:      LCLKI rising

  Data Path: dat_en to LAD<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.360   0.585  dat_en (dat_en)
     LUT3:I1->O           64   0.195   1.053  LAD_and0000_inv1 (LAD_and0000_inv)
     IOBUF:T->IO               3.957          LAD_63_IOBUF (LAD<63>)
    ----------------------------------------
    Total                      6.150ns (4.512ns logic, 1.638ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LVDS3_RC_IN_P'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              2.569ns (Levels of Logic = 1)
  Source:            lvds3_ctl (FF)
  Destination:       LVDS3_CTL_N (PAD)
  Source Clock:      LVDS3_RC_IN_P rising

  Data Path: lvds3_ctl to LVDS3_CTL_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.360   0.360  lvds3_ctl (lvds3_ctl)
     OBUFDS_LVDS_25:I->O        1.849          LVDS3_CTL_OBUF (LVDS3_CTL_P)
    ----------------------------------------
    Total                      2.569ns (2.209ns logic, 0.360ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ADC_CLKI'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.677ns (Levels of Logic = 1)
  Source:            SYNCA_GEN_LVDS_SYNCGATE_OUT_N (FF)
  Destination:       SYNCA_OUT_N (PAD)
  Source Clock:      ADC_CLKI rising

  Data Path: SYNCA_GEN_LVDS_SYNCGATE_OUT_N to SYNCA_OUT_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.360   0.360  SYNCA_GEN_LVDS_SYNCGATE_OUT_N (SYNCA_GEN_LVDS_SYNCGATE_OUT_N)
     OBUF:I->O                 3.957          SYNCA_OUT_N_OBUF (SYNCA_OUT_N)
    ----------------------------------------
    Total                      4.677ns (4.317ns logic, 0.360ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LVDS2_GCFB_P'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              2.569ns (Levels of Logic = 1)
  Source:            lvds2_ctl (FF)
  Destination:       LVDS2_CTL_N (PAD)
  Source Clock:      LVDS2_GCFB_P rising

  Data Path: lvds2_ctl to LVDS2_CTL_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.360   0.360  lvds2_ctl (lvds2_ctl)
     OBUFDS_LVDS_25:I->O        1.849          LVDS2_CTL_OBUF (LVDS2_CTL_P)
    ----------------------------------------
    Total                      2.569ns (2.209ns logic, 0.360ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MEM_CLK_P'
  Total number of paths / destination ports: 310 / 202
-------------------------------------------------------------------------
Offset:              4.901ns (Levels of Logic = 3)
  Source:            MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/iob_oddr (FF)
  Destination:       DDR0_DQS<3> (PAD)
  Source Clock:      MEM_CLK_P rising

  Data Path: MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/iob_oddr to DDR0_DQS<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.584   0.360  iob_oddr (sd_dqs_out[3])
     end scope: 'ddr_dqs_0_iob'
     end scope: 'ddr_datapath[3].ddr_datapath_dc_virtex4'
     end scope: 'MEMAPP_SDRAM_DDR2_LB_0'
     IOBUF:I->IO               3.957          DDR0_DQS_TS_FORMATION[3].DDR0_DQS_OBUFT_INST (DDR0_DQS<3>)
    ----------------------------------------
    Total                      4.901ns (4.541ns logic, 0.360ns route)
                                       (92.7% logic, 7.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LVDS1_GCFB_P'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              2.569ns (Levels of Logic = 1)
  Source:            lvds1_ctl (FF)
  Destination:       LVDS1_CTL_N (PAD)
  Source Clock:      LVDS1_GCFB_P rising

  Data Path: lvds1_ctl to LVDS1_CTL_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.360   0.360  lvds1_ctl (lvds1_ctl)
     OBUFDS_LVDS_25:I->O        1.849          LVDS1_CTL_OBUF (LVDS1_CTL_P)
    ----------------------------------------
    Total                      2.569ns (2.209ns logic, 0.360ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKGEN_sclk1'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              4.624ns (Levels of Logic = 1)
  Source:            CONTROL_DAC_SDEN_N (FF)
  Destination:       DAC_SDEN_N (PAD)
  Source Clock:      CLKGEN_sclk1 falling

  Data Path: CONTROL_DAC_SDEN_N to DAC_SDEN_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q            1   0.307   0.360  CONTROL_DAC_SDEN_N (CONTROL_DAC_SDEN_N)
     OBUF:I->O                 3.957          DAC_SDEN_N_OBUF (DAC_SDEN_N)
    ----------------------------------------
    Total                      4.624ns (4.264ns logic, 0.360ns route)
                                       (92.2% logic, 7.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DAC_PLLLOCK'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              4.677ns (Levels of Logic = 1)
  Source:            DAC_PHSTR (FF)
  Destination:       DAC_PHSTR (PAD)
  Source Clock:      DAC_PLLLOCK rising

  Data Path: DAC_PHSTR to DAC_PHSTR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.360   0.360  DAC_PHSTR (DAC_PHSTR_OBUF)
     OBUF:I->O                 3.957          DAC_PHSTR_OBUF (DAC_PHSTR)
    ----------------------------------------
    Total                      4.677ns (4.317ns logic, 0.360ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 134 / 67
-------------------------------------------------------------------------
Delay:               7.366ns (Levels of Logic = 3)
  Source:            LRST_N (PAD)
  Destination:       LAD<63> (PAD)

  Data Path: LRST_N to LAD<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   0.965   1.196  LRST_N_IBUF (CONTROL_RST_inv)
     LUT3:I2->O           64   0.195   1.053  LAD_and0000_inv1 (LAD_and0000_inv)
     IOBUF:T->IO               3.957          LAD_63_IOBUF (LAD<63>)
    ----------------------------------------
    Total                      7.366ns (5.117ns logic, 2.249ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
WARNING:Xst:616 - Invalid property "Num_Rd_Vld 2": Did not attach to MEMAPP_SDRAM_DDR2_LB_2.
WARNING:Xst:616 - Invalid property "Num_Clk_Outs 2": Did not attach to MEMAPP_SDRAM_DDR2_LB_2.
WARNING:Xst:616 - Invalid property "Nibble_Devices 0": Did not attach to MEMAPP_SDRAM_DDR2_LB_2.
WARNING:Xst:616 - Invalid property "Dsize 64": Did not attach to MEMAPP_SDRAM_DDR2_LB_2.
WARNING:Xst:616 - Invalid property "Num_Rd_Vld 2": Did not attach to MEMAPP_SDRAM_DDR2_LB_1.
WARNING:Xst:616 - Invalid property "Num_Clk_Outs 2": Did not attach to MEMAPP_SDRAM_DDR2_LB_1.
WARNING:Xst:616 - Invalid property "Nibble_Devices 0": Did not attach to MEMAPP_SDRAM_DDR2_LB_1.
WARNING:Xst:616 - Invalid property "Dsize 64": Did not attach to MEMAPP_SDRAM_DDR2_LB_1.
WARNING:Xst:616 - Invalid property "Num_Rd_Vld 2": Did not attach to MEMAPP_SDRAM_DDR2_LB_0.
WARNING:Xst:616 - Invalid property "Num_Clk_Outs 2": Did not attach to MEMAPP_SDRAM_DDR2_LB_0.
WARNING:Xst:616 - Invalid property "Nibble_Devices 0": Did not attach to MEMAPP_SDRAM_DDR2_LB_0.
WARNING:Xst:616 - Invalid property "Dsize 64": Did not attach to MEMAPP_SDRAM_DDR2_LB_0.
CPU : 505.11 / 505.61 s | Elapsed : 505.00 / 505.00 s
 
--> 

Total memory usage is 586588 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  639 (   0 filtered)
Number of infos    :  188 (   0 filtered)

