# Analog-to-digital
This is the nor comparator built and tested in clk frequency of 12.5 MHz 
with an input signal of a ramp in the positive terminal of the comparator.
The ramp's is increasing from 0 to 1.8 during 350 ns

The testbench circuit:

![image](https://user-images.githubusercontent.com/83517256/116795395-df3c6d00-aad4-11eb-8ebf-924b1e10389f.png)

The simulation result:

![image](https://user-images.githubusercontent.com/83517256/116795363-ba47fa00-aad4-11eb-943a-c2bf11ce784f.png)
