#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007BA8A8 .scope module, "regisLeft" "regisLeft" 2 107;
 .timescale 0 0;
v008305C0_0 .net "clear", 0 0, v00830460_0; 1 drivers
v00830618_0 .net "clk", 0 0, v00830568_0; 1 drivers
v00830670_0 .net "data", 0 0, v00830510_0; 1 drivers
v008306C8_0 .net "preset", 0 0, v008303B0_0; 1 drivers
RS_00807174/0/0 .resolv tri, L_008307D0, L_00830880, L_00830988, L_00830A90;
RS_00807174/0/4 .resolv tri, L_00830B98, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_00807174 .resolv tri, RS_00807174/0/0, RS_00807174/0/4, C4<zzzzz>, C4<zzzzz>;
v00830720_0 .net8 "q", 4 0, RS_00807174; 5 drivers
RS_0080718C/0/0 .resolv tri, L_00830828, L_008308D8, L_008309E0, L_00830AE8;
RS_0080718C/0/4 .resolv tri, L_00830BF0, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_0080718C .resolv tri, RS_0080718C/0/0, RS_0080718C/0/4, C4<zzzzz>, C4<zzzzz>;
v00830778_0 .net8 "qnot", 4 0, RS_0080718C; 5 drivers
L_008307D0 .part/pv v008302A8_0, 0, 1, 5;
L_00830828 .part/pv v00830300_0, 0, 1, 5;
L_00830880 .part/pv v00830098_0, 1, 1, 5;
L_008308D8 .part/pv v008300F0_0, 1, 1, 5;
L_00830930 .part RS_00807174, 0, 1;
L_00830988 .part/pv v00804380_0, 2, 1, 5;
L_008309E0 .part/pv v008043D8_0, 2, 1, 5;
L_00830A38 .part RS_00807174, 1, 1;
L_00830A90 .part/pv v007F7F18_0, 3, 1, 5;
L_00830AE8 .part/pv v008028B0_0, 3, 1, 5;
L_00830B40 .part RS_00807174, 2, 1;
L_00830B98 .part/pv v007F37D8_0, 4, 1, 5;
L_00830BF0 .part/pv v007F3958_0, 4, 1, 5;
L_00830C48 .part RS_00807174, 3, 1;
S_007BAAC8 .scope module, "teste0" "clock" 2 117, 2 48, S_007BA8A8;
 .timescale 0 0;
v00830568_0 .var "clk", 0 0;
S_007BAB50 .scope module, "teste1" "dat" 2 118, 2 60, S_007BA8A8;
 .timescale 0 0;
v008304B8_0 .alias "clk", 0 0, v00830618_0;
v00830510_0 .var "sinal", 0 0;
S_007BABD8 .scope module, "teste2" "limpar" 2 119, 2 75, S_007BA8A8;
 .timescale 0 0;
v00830408_0 .alias "clk", 0 0, v00830618_0;
v00830460_0 .var "sinal", 0 0;
S_007BA798 .scope module, "teste3" "set" 2 120, 2 90, S_007BA8A8;
 .timescale 0 0;
v00830358_0 .alias "clk", 0 0, v00830618_0;
v008303B0_0 .var "sinal", 0 0;
S_007BAC60 .scope module, "teste4" "dff" 2 121, 2 8, S_007BA8A8;
 .timescale 0 0;
v00830148_0 .alias "clear", 0 0, v008305C0_0;
v008301A0_0 .alias "clk", 0 0, v00830618_0;
v008301F8_0 .alias "d", 0 0, v00830670_0;
v00830250_0 .alias "preset", 0 0, v008306C8_0;
v008302A8_0 .var "q", 0 0;
v00830300_0 .var "qnot", 0 0;
S_007BACE8 .scope module, "teste5" "dff2" 2 122, 2 31, S_007BA8A8;
 .timescale 0 0;
v007BFD70_0 .alias "clear", 0 0, v008305C0_0;
v0082FFE8_0 .alias "clk", 0 0, v00830618_0;
v00830040_0 .net "d", 0 0, L_00830930; 1 drivers
v00830098_0 .var "q", 0 0;
v008300F0_0 .var "qnot", 0 0;
S_007BAD70 .scope module, "teste6" "dff2" 2 123, 2 31, S_007BA8A8;
 .timescale 0 0;
v00802908_0 .alias "clear", 0 0, v008305C0_0;
v00802960_0 .alias "clk", 0 0, v00830618_0;
v00804328_0 .net "d", 0 0, L_00830A38; 1 drivers
v00804380_0 .var "q", 0 0;
v008043D8_0 .var "qnot", 0 0;
S_007BADF8 .scope module, "teste7" "dff2" 2 124, 2 31, S_007BA8A8;
 .timescale 0 0;
v007B94E8_0 .alias "clear", 0 0, v008305C0_0;
v007F7E68_0 .alias "clk", 0 0, v00830618_0;
v007F7EC0_0 .net "d", 0 0, L_00830B40; 1 drivers
v007F7F18_0 .var "q", 0 0;
v008028B0_0 .var "qnot", 0 0;
S_007BA820 .scope module, "teste8" "dff2" 2 125, 2 31, S_007BA8A8;
 .timescale 0 0;
v007F0FE8_0 .alias "clear", 0 0, v008305C0_0;
v007F2938_0 .alias "clk", 0 0, v00830618_0;
v007F2A58_0 .net "d", 0 0, L_00830C48; 1 drivers
v007F37D8_0 .var "q", 0 0;
v007F3958_0 .var "qnot", 0 0;
E_007BBF48 .event posedge, v007F2938_0;
    .scope S_007BAAC8;
T_0 ;
    %set/v v00830568_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_007BAAC8;
T_1 ;
    %delay 6, 0;
    %load/v 8, v00830568_0, 1;
    %inv 8, 1;
    %set/v v00830568_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_007BAB50;
T_2 ;
    %wait E_007BBF48;
    %set/v v00830510_0, 0, 1;
    %delay 18, 0;
    %set/v v00830510_0, 1, 1;
    %delay 12, 0;
    %set/v v00830510_0, 0, 1;
    %delay 96, 0;
    %set/v v00830510_0, 1, 1;
    %delay 12, 0;
    %set/v v00830510_0, 0, 1;
    %delay 96, 0;
    %set/v v00830510_0, 1, 1;
    %delay 12, 0;
    %set/v v00830510_0, 0, 1;
    %delay 96, 0;
    %set/v v00830510_0, 1, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_007BABD8;
T_3 ;
    %set/v v00830460_0, 0, 1;
    %delay 12, 0;
    %set/v v00830460_0, 1, 1;
    %delay 96, 0;
    %set/v v00830460_0, 0, 1;
    %delay 12, 0;
    %set/v v00830460_0, 1, 1;
    %delay 96, 0;
    %set/v v00830460_0, 0, 1;
    %delay 12, 0;
    %set/v v00830460_0, 1, 1;
    %delay 96, 0;
    %set/v v00830460_0, 0, 1;
    %delay 12, 0;
    %set/v v00830460_0, 1, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_007BA798;
T_4 ;
    %set/v v008303B0_0, 1, 1;
    %delay 12, 0;
    %set/v v008303B0_0, 0, 1;
    %delay 12, 0;
    %set/v v008303B0_0, 1, 1;
    %delay 96, 0;
    %set/v v008303B0_0, 0, 1;
    %delay 12, 0;
    %set/v v008303B0_0, 1, 1;
    %delay 96, 0;
    %set/v v008303B0_0, 0, 1;
    %delay 12, 0;
    %set/v v008303B0_0, 1, 1;
    %delay 96, 0;
    %set/v v008303B0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_007BAC60;
T_5 ;
    %wait E_007BBF48;
    %load/v 8, v00830148_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008302A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00830300_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00830250_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008302A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00830300_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v008301F8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008302A8_0, 0, 8;
    %load/v 8, v008301F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00830300_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_007BACE8;
T_6 ;
    %wait E_007BBF48;
    %load/v 8, v007BFD70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00830098_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008300F0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00830040_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00830098_0, 0, 8;
    %load/v 8, v00830040_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008300F0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_007BAD70;
T_7 ;
    %wait E_007BBF48;
    %load/v 8, v00802908_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00804380_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008043D8_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00804328_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00804380_0, 0, 8;
    %load/v 8, v00804328_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008043D8_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_007BADF8;
T_8 ;
    %wait E_007BBF48;
    %load/v 8, v007B94E8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007F7F18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008028B0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v007F7EC0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007F7F18_0, 0, 8;
    %load/v 8, v007F7EC0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008028B0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_007BA820;
T_9 ;
    %wait E_007BBF48;
    %load/v 8, v007F0FE8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007F37D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007F3958_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v007F2A58_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007F37D8_0, 0, 8;
    %load/v 8, v007F2A58_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007F3958_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_007BA8A8;
T_10 ;
    %vpi_call 2 129 "$display", "Exercicio 01";
    %vpi_call 2 130 "$display", "Autor: Rodolfo Herman - 451612";
    %vpi_call 2 131 "$display", "\012Deslocador de dados para esquerda com carga inicial no estagio 1\012";
    %vpi_call 2 132 "$monitor", "Estagio1 = %b  Estagio2 = %b  Estagio3 = %b  Estagio4 = %b  Estagio5 = %b", &PV<v00830720_0, 4, 1>, &PV<v00830720_0, 3, 1>, &PV<v00830720_0, 2, 1>, &PV<v00830720_0, 1, 1>, &PV<v00830720_0, 0, 1>;
    %vpi_call 2 133 "$dumpfile", "Exercicio01.vcd";
    %vpi_call 2 134 "$dumpvars", 2'sb01, v00830618_0, v00830670_0, v008305C0_0, v008306C8_0;
    %delay 300, 0;
    %vpi_call 2 135 "$finish";
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "exercicio01.v";
