Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec  5 19:34:59 2024
| Host         : Nik-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file skinny_top_timing_summary_routed.rpt -pb skinny_top_timing_summary_routed.pb -rpx skinny_top_timing_summary_routed.rpx -warn_on_violation
| Design       : skinny_top
| Device       : 7s6-cpga196
| Speed File   : -1Q  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   2           
TIMING-20  Warning   Non-clocked latch               1000        
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5666)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1038)
5. checking no_input_delay (34)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (140)

1. checking no_clock (5666)
---------------------------
 There are 512 register/latch pins with no clock driven by root clock pin: counter_reg[0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: counter_reg[1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: counter_reg[2]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: counter_reg[3]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: counter_reg[4]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: counter_reg[5]/Q (HIGH)

 There are 1031 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 903 register/latch pins with no clock driven by root clock pin: current_state_reg[1]_rep/Q (HIGH)

 There are 654 register/latch pins with no clock driven by root clock pin: current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: round_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: round_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: round_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: round_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: round_counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: round_counter_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1038)
---------------------------------------------------
 There are 1038 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (140)
------------------------------
 There are 140 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.385        0.000                      0                    4        0.237        0.000                      0                    4       19.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              37.385        0.000                      0                    4        0.237        0.000                      0                    4       19.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       37.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.385ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.666ns (24.928%)  route 2.006ns (75.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 44.197 - 40.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]/Q
                         net (fo=42, routed)          2.006     7.160    current_state[1]
    SLICE_X18Y38         LUT5 (Prop_lut5_I3_O)        0.148     7.308 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.308    next_state[1]
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    G12                                               0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.786    40.786 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.824    42.610    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    42.701 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.496    44.197    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]/C
                         clock pessimism              0.440    44.637    
                         clock uncertainty           -0.035    44.601    
    SLICE_X18Y38         FDCE (Setup_fdce_C_D)        0.092    44.693    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         44.693    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 37.385    

Slack (MET) :             37.488ns  (required time - arrival time)
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.670ns (31.203%)  route 1.477ns (68.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 44.198 - 40.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         0.841     5.995    current_state_reg[1]_rep_n_1
    SLICE_X21Y39         LUT5 (Prop_lut5_I1_O)        0.152     6.147 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.637     6.784    next_state[0]
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    G12                                               0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.786    40.786 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.824    42.610    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    42.701 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.497    44.198    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C
                         clock pessimism              0.415    44.613    
                         clock uncertainty           -0.035    44.577    
    SLICE_X20Y39         FDCE (Setup_fdce_C_D)       -0.305    44.272    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         44.272    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 37.488    

Slack (MET) :             37.856ns  (required time - arrival time)
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.642ns (32.427%)  route 1.338ns (67.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 44.198 - 40.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         0.841     5.995    current_state_reg[1]_rep_n_1
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.124     6.119 r  current_state[2]_i_1/O
                         net (fo=1, routed)           0.497     6.617    next_state[2]
    SLICE_X20Y39         FDCE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    G12                                               0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.786    40.786 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.824    42.610    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    42.701 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.497    44.198    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[2]/C
                         clock pessimism              0.415    44.613    
                         clock uncertainty           -0.035    44.577    
    SLICE_X20Y39         FDCE (Setup_fdce_C_D)       -0.105    44.472    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         44.472    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                 37.856    

Slack (MET) :             38.727ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            current_state_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.580ns (44.856%)  route 0.713ns (55.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 44.197 - 40.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.617     4.638    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.456     5.094 r  current_state_reg[0]/Q
                         net (fo=314, routed)         0.713     5.807    current_state[0]
    SLICE_X18Y38         LUT5 (Prop_lut5_I2_O)        0.124     5.931 r  current_state[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     5.931    current_state[1]_rep_i_1_n_1
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    G12                                               0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.786    40.786 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.824    42.610    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    42.701 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.496    44.197    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
                         clock pessimism              0.415    44.612    
                         clock uncertainty           -0.035    44.576    
    SLICE_X18Y38         FDCE (Setup_fdce_C_D)        0.081    44.657    current_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         44.657    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                 38.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            current_state_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.717%)  route 0.188ns (50.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[2]/Q
                         net (fo=502, routed)         0.188     1.670    current_state[2]
    SLICE_X18Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.715 r  current_state[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.715    current_state[1]_rep_i_1_n_1
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     1.854    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
                         clock pessimism             -0.497     1.357    
    SLICE_X18Y38         FDCE (Hold_fdce_C_D)         0.121     1.478    current_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.187ns (40.554%)  route 0.274ns (59.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[2]/Q
                         net (fo=502, routed)         0.274     1.756    current_state[2]
    SLICE_X18Y38         LUT5 (Prop_lut5_I0_O)        0.046     1.802 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    next_state[1]
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     1.854    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]/C
                         clock pessimism             -0.497     1.357    
    SLICE_X18Y38         FDCE (Hold_fdce_C_D)         0.133     1.490    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.526%)  route 0.310ns (62.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[0]/Q
                         net (fo=314, routed)         0.152     1.634    current_state[0]
    SLICE_X21Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.679 r  current_state[2]_i_1/O
                         net (fo=1, routed)           0.157     1.836    next_state[2]
    SLICE_X20Y39         FDCE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     1.854    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[2]/C
                         clock pessimism             -0.513     1.341    
    SLICE_X20Y39         FDCE (Hold_fdce_C_D)         0.061     1.402    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.189ns (34.299%)  route 0.362ns (65.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[0]/Q
                         net (fo=314, routed)         0.152     1.634    current_state[0]
    SLICE_X21Y39         LUT5 (Prop_lut5_I4_O)        0.048     1.682 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.210     1.892    next_state[0]
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     1.854    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.513     1.341    
    SLICE_X20Y39         FDCE (Hold_fdce_C_D)        -0.003     1.338    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X20Y39   current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X18Y38   current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X18Y38   current_state_reg[1]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X20Y39   current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X20Y39   current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X20Y39   current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X18Y38   current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X18Y38   current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X18Y38   current_state_reg[1]_rep/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X18Y38   current_state_reg[1]_rep/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X20Y39   current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X20Y39   current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X20Y39   current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X20Y39   current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X18Y38   current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X18Y38   current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X18Y38   current_state_reg[1]_rep/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X18Y38   current_state_reg[1]_rep/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X20Y39   current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X20Y39   current_state_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1038 Endpoints
Min Delay          1038 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            initial_tweakey_reg[190]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.069ns  (logic 3.886ns (20.379%)  route 15.183ns (79.621%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         LDCE                         0.000     0.000 r  counter_reg[1]/G
    SLICE_X14Y31         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter_reg[1]/Q
                         net (fo=35, routed)          1.780     2.411    counter[1]
    SLICE_X16Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.796 r  reg_tweakey_reg[0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.796    reg_tweakey_reg[0][15]_i_6_n_1
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.130 r  initial_tweakey_reg[383]_i_11/O[1]
                         net (fo=2, routed)           0.989     4.118    initial_tweakey3[8]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.303     4.421 f  initial_tweakey_reg[383]_i_10/O
                         net (fo=23, routed)          1.621     6.043    initial_tweakey_reg[383]_i_10_n_1
    SLICE_X14Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.167 r  reg_tweakey_reg[0][127]_i_21/O
                         net (fo=1, routed)           0.000     6.167    reg_tweakey_reg[0][127]_i_21_n_1
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.543 r  reg_tweakey_reg[0][127]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.543    reg_tweakey_reg[0][127]_i_9_n_1
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 f  reg_tweakey_reg[0][79]_i_7/O[1]
                         net (fo=6, routed)           1.120     7.986    initial_tweakey1[31]
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.306     8.292 f  reg_tweakey_reg[0][127]_i_35/O
                         net (fo=1, routed)           0.421     8.713    reg_tweakey_reg[0][127]_i_35_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.837 f  reg_tweakey_reg[0][127]_i_25/O
                         net (fo=1, routed)           0.159     8.996    reg_tweakey_reg[0][127]_i_25_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.120 f  reg_tweakey_reg[0][127]_i_10/O
                         net (fo=1, routed)           0.444     9.564    reg_tweakey_reg[0][127]_i_10_n_1
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.688 f  reg_tweakey_reg[0][127]_i_5/O
                         net (fo=59, routed)          2.275    11.963    reg_tweakey_reg[0][127]_i_5_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.152    12.115 f  initial_tweakey_reg[271]_i_3/O
                         net (fo=65, routed)          1.380    13.496    initial_tweakey_reg[271]_i_3_n_1
    SLICE_X0Y29          LUT4 (Prop_lut4_I2_O)        0.332    13.828 r  reg_tweakey_reg[0][14]_i_2/O
                         net (fo=10, routed)          1.649    15.476    reg_tweakey_reg[0][14]_i_2_n_1
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.600 r  reg_tweakey_reg[0][126]_i_2/O
                         net (fo=24, routed)          2.415    18.015    reg_tweakey_reg[0][126]_i_2_n_1
    SLICE_X18Y32         LUT5 (Prop_lut5_I2_O)        0.124    18.139 r  initial_tweakey_reg[190]_i_1/O
                         net (fo=1, routed)           0.930    19.069    initial_tweakey_reg[190]_i_1_n_1
    SLICE_X20Y32         LDCE                                         r  initial_tweakey_reg[190]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[0][94]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.939ns  (logic 3.886ns (20.518%)  route 15.053ns (79.482%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         LDCE                         0.000     0.000 r  counter_reg[1]/G
    SLICE_X14Y31         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter_reg[1]/Q
                         net (fo=35, routed)          1.780     2.411    counter[1]
    SLICE_X16Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.796 r  reg_tweakey_reg[0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.796    reg_tweakey_reg[0][15]_i_6_n_1
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.130 r  initial_tweakey_reg[383]_i_11/O[1]
                         net (fo=2, routed)           0.989     4.118    initial_tweakey3[8]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.303     4.421 f  initial_tweakey_reg[383]_i_10/O
                         net (fo=23, routed)          1.621     6.043    initial_tweakey_reg[383]_i_10_n_1
    SLICE_X14Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.167 r  reg_tweakey_reg[0][127]_i_21/O
                         net (fo=1, routed)           0.000     6.167    reg_tweakey_reg[0][127]_i_21_n_1
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.543 r  reg_tweakey_reg[0][127]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.543    reg_tweakey_reg[0][127]_i_9_n_1
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 f  reg_tweakey_reg[0][79]_i_7/O[1]
                         net (fo=6, routed)           1.120     7.986    initial_tweakey1[31]
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.306     8.292 f  reg_tweakey_reg[0][127]_i_35/O
                         net (fo=1, routed)           0.421     8.713    reg_tweakey_reg[0][127]_i_35_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.837 f  reg_tweakey_reg[0][127]_i_25/O
                         net (fo=1, routed)           0.159     8.996    reg_tweakey_reg[0][127]_i_25_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.120 f  reg_tweakey_reg[0][127]_i_10/O
                         net (fo=1, routed)           0.444     9.564    reg_tweakey_reg[0][127]_i_10_n_1
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.688 f  reg_tweakey_reg[0][127]_i_5/O
                         net (fo=59, routed)          2.275    11.963    reg_tweakey_reg[0][127]_i_5_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.152    12.115 f  initial_tweakey_reg[271]_i_3/O
                         net (fo=65, routed)          1.380    13.496    initial_tweakey_reg[271]_i_3_n_1
    SLICE_X0Y29          LUT4 (Prop_lut4_I2_O)        0.332    13.828 r  reg_tweakey_reg[0][14]_i_2/O
                         net (fo=10, routed)          1.649    15.476    reg_tweakey_reg[0][14]_i_2_n_1
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.600 r  reg_tweakey_reg[0][126]_i_2/O
                         net (fo=24, routed)          2.557    18.157    reg_tweakey_reg[0][126]_i_2_n_1
    SLICE_X21Y36         LUT6 (Prop_lut6_I1_O)        0.124    18.281 r  reg_tweakey_reg[0][94]_i_1/O
                         net (fo=1, routed)           0.658    18.939    reg_tweakey_reg[0][94]_i_1_n_1
    SLICE_X20Y36         LDCE                                         r  reg_tweakey_reg[0][94]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[0][62]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.875ns  (logic 3.886ns (20.588%)  route 14.989ns (79.412%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         LDCE                         0.000     0.000 r  counter_reg[1]/G
    SLICE_X14Y31         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter_reg[1]/Q
                         net (fo=35, routed)          1.780     2.411    counter[1]
    SLICE_X16Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.796 r  reg_tweakey_reg[0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.796    reg_tweakey_reg[0][15]_i_6_n_1
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.130 r  initial_tweakey_reg[383]_i_11/O[1]
                         net (fo=2, routed)           0.989     4.118    initial_tweakey3[8]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.303     4.421 f  initial_tweakey_reg[383]_i_10/O
                         net (fo=23, routed)          1.621     6.043    initial_tweakey_reg[383]_i_10_n_1
    SLICE_X14Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.167 r  reg_tweakey_reg[0][127]_i_21/O
                         net (fo=1, routed)           0.000     6.167    reg_tweakey_reg[0][127]_i_21_n_1
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.543 r  reg_tweakey_reg[0][127]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.543    reg_tweakey_reg[0][127]_i_9_n_1
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 f  reg_tweakey_reg[0][79]_i_7/O[1]
                         net (fo=6, routed)           1.120     7.986    initial_tweakey1[31]
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.306     8.292 f  reg_tweakey_reg[0][127]_i_35/O
                         net (fo=1, routed)           0.421     8.713    reg_tweakey_reg[0][127]_i_35_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.837 f  reg_tweakey_reg[0][127]_i_25/O
                         net (fo=1, routed)           0.159     8.996    reg_tweakey_reg[0][127]_i_25_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.120 f  reg_tweakey_reg[0][127]_i_10/O
                         net (fo=1, routed)           0.444     9.564    reg_tweakey_reg[0][127]_i_10_n_1
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.688 f  reg_tweakey_reg[0][127]_i_5/O
                         net (fo=59, routed)          2.275    11.963    reg_tweakey_reg[0][127]_i_5_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.152    12.115 f  initial_tweakey_reg[271]_i_3/O
                         net (fo=65, routed)          1.380    13.496    initial_tweakey_reg[271]_i_3_n_1
    SLICE_X0Y29          LUT4 (Prop_lut4_I2_O)        0.332    13.828 r  reg_tweakey_reg[0][14]_i_2/O
                         net (fo=10, routed)          1.649    15.476    reg_tweakey_reg[0][14]_i_2_n_1
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.600 r  reg_tweakey_reg[0][126]_i_2/O
                         net (fo=24, routed)          2.398    17.999    reg_tweakey_reg[0][126]_i_2_n_1
    SLICE_X21Y35         LUT6 (Prop_lut6_I1_O)        0.124    18.123 r  reg_tweakey_reg[0][62]_i_1/O
                         net (fo=1, routed)           0.752    18.875    reg_tweakey_reg[0][62]_i_1_n_1
    SLICE_X22Y36         LDCE                                         r  reg_tweakey_reg[0][62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[1][62]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.817ns  (logic 3.886ns (20.652%)  route 14.931ns (79.348%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         LDCE                         0.000     0.000 r  counter_reg[1]/G
    SLICE_X14Y31         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter_reg[1]/Q
                         net (fo=35, routed)          1.780     2.411    counter[1]
    SLICE_X16Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.796 r  reg_tweakey_reg[0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.796    reg_tweakey_reg[0][15]_i_6_n_1
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.130 r  initial_tweakey_reg[383]_i_11/O[1]
                         net (fo=2, routed)           0.989     4.118    initial_tweakey3[8]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.303     4.421 f  initial_tweakey_reg[383]_i_10/O
                         net (fo=23, routed)          1.621     6.043    initial_tweakey_reg[383]_i_10_n_1
    SLICE_X14Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.167 r  reg_tweakey_reg[0][127]_i_21/O
                         net (fo=1, routed)           0.000     6.167    reg_tweakey_reg[0][127]_i_21_n_1
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.543 r  reg_tweakey_reg[0][127]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.543    reg_tweakey_reg[0][127]_i_9_n_1
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 f  reg_tweakey_reg[0][79]_i_7/O[1]
                         net (fo=6, routed)           1.120     7.986    initial_tweakey1[31]
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.306     8.292 f  reg_tweakey_reg[0][127]_i_35/O
                         net (fo=1, routed)           0.421     8.713    reg_tweakey_reg[0][127]_i_35_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.837 f  reg_tweakey_reg[0][127]_i_25/O
                         net (fo=1, routed)           0.159     8.996    reg_tweakey_reg[0][127]_i_25_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.120 f  reg_tweakey_reg[0][127]_i_10/O
                         net (fo=1, routed)           0.444     9.564    reg_tweakey_reg[0][127]_i_10_n_1
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.688 f  reg_tweakey_reg[0][127]_i_5/O
                         net (fo=59, routed)          2.275    11.963    reg_tweakey_reg[0][127]_i_5_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.152    12.115 f  initial_tweakey_reg[271]_i_3/O
                         net (fo=65, routed)          1.380    13.496    initial_tweakey_reg[271]_i_3_n_1
    SLICE_X0Y29          LUT4 (Prop_lut4_I2_O)        0.332    13.828 r  reg_tweakey_reg[0][14]_i_2/O
                         net (fo=10, routed)          1.649    15.476    reg_tweakey_reg[0][14]_i_2_n_1
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.600 r  reg_tweakey_reg[0][126]_i_2/O
                         net (fo=24, routed)          2.713    18.314    reg_tweakey_reg[0][126]_i_2_n_1
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.438 r  reg_tweakey_reg[1][62]_i_1/O
                         net (fo=1, routed)           0.379    18.817    reg_tweakey_reg[1][62]_i_1_n_1
    SLICE_X21Y31         LDCE                                         r  reg_tweakey_reg[1][62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            initial_tweakey_reg[303]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.724ns  (logic 4.136ns (22.089%)  route 14.588ns (77.911%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         LDCE                         0.000     0.000 r  counter_reg[1]/G
    SLICE_X14Y31         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter_reg[1]/Q
                         net (fo=35, routed)          1.780     2.411    counter[1]
    SLICE_X16Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.796 r  reg_tweakey_reg[0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.796    reg_tweakey_reg[0][15]_i_6_n_1
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.130 r  initial_tweakey_reg[383]_i_11/O[1]
                         net (fo=2, routed)           0.989     4.118    initial_tweakey3[8]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.303     4.421 f  initial_tweakey_reg[383]_i_10/O
                         net (fo=23, routed)          1.621     6.043    initial_tweakey_reg[383]_i_10_n_1
    SLICE_X14Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.167 r  reg_tweakey_reg[0][127]_i_21/O
                         net (fo=1, routed)           0.000     6.167    reg_tweakey_reg[0][127]_i_21_n_1
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.543 r  reg_tweakey_reg[0][127]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.543    reg_tweakey_reg[0][127]_i_9_n_1
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 f  reg_tweakey_reg[0][79]_i_7/O[1]
                         net (fo=6, routed)           1.120     7.986    initial_tweakey1[31]
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.306     8.292 f  reg_tweakey_reg[0][127]_i_35/O
                         net (fo=1, routed)           0.421     8.713    reg_tweakey_reg[0][127]_i_35_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.837 f  reg_tweakey_reg[0][127]_i_25/O
                         net (fo=1, routed)           0.159     8.996    reg_tweakey_reg[0][127]_i_25_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.120 f  reg_tweakey_reg[0][127]_i_10/O
                         net (fo=1, routed)           0.444     9.564    reg_tweakey_reg[0][127]_i_10_n_1
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.688 f  reg_tweakey_reg[0][127]_i_5/O
                         net (fo=59, routed)          2.275    11.963    reg_tweakey_reg[0][127]_i_5_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.152    12.115 f  initial_tweakey_reg[271]_i_3/O
                         net (fo=65, routed)          1.308    13.423    initial_tweakey_reg[271]_i_3_n_1
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.332    13.755 r  reg_tweakey_reg[0][15]_i_3/O
                         net (fo=10, routed)          1.814    15.569    reg_tweakey_reg[0][15]_i_3_n_1
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.150    15.719 r  reg_tweakey_reg[1][111]_i_4/O
                         net (fo=8, routed)           2.105    17.823    reg_tweakey_reg[1][111]_i_4_n_1
    SLICE_X25Y36         LUT4 (Prop_lut4_I2_O)        0.348    18.171 r  initial_tweakey_reg[303]_i_1/O
                         net (fo=1, routed)           0.553    18.724    initial_tweakey_reg[303]_i_1_n_1
    SLICE_X25Y35         LDCE                                         r  initial_tweakey_reg[303]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[2][94]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.722ns  (logic 3.886ns (20.757%)  route 14.836ns (79.243%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         LDCE                         0.000     0.000 r  counter_reg[1]/G
    SLICE_X14Y31         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter_reg[1]/Q
                         net (fo=35, routed)          1.780     2.411    counter[1]
    SLICE_X16Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.796 r  reg_tweakey_reg[0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.796    reg_tweakey_reg[0][15]_i_6_n_1
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.130 r  initial_tweakey_reg[383]_i_11/O[1]
                         net (fo=2, routed)           0.989     4.118    initial_tweakey3[8]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.303     4.421 f  initial_tweakey_reg[383]_i_10/O
                         net (fo=23, routed)          1.621     6.043    initial_tweakey_reg[383]_i_10_n_1
    SLICE_X14Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.167 r  reg_tweakey_reg[0][127]_i_21/O
                         net (fo=1, routed)           0.000     6.167    reg_tweakey_reg[0][127]_i_21_n_1
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.543 r  reg_tweakey_reg[0][127]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.543    reg_tweakey_reg[0][127]_i_9_n_1
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 f  reg_tweakey_reg[0][79]_i_7/O[1]
                         net (fo=6, routed)           1.120     7.986    initial_tweakey1[31]
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.306     8.292 f  reg_tweakey_reg[0][127]_i_35/O
                         net (fo=1, routed)           0.421     8.713    reg_tweakey_reg[0][127]_i_35_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.837 f  reg_tweakey_reg[0][127]_i_25/O
                         net (fo=1, routed)           0.159     8.996    reg_tweakey_reg[0][127]_i_25_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.120 f  reg_tweakey_reg[0][127]_i_10/O
                         net (fo=1, routed)           0.444     9.564    reg_tweakey_reg[0][127]_i_10_n_1
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.688 f  reg_tweakey_reg[0][127]_i_5/O
                         net (fo=59, routed)          2.275    11.963    reg_tweakey_reg[0][127]_i_5_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.152    12.115 f  initial_tweakey_reg[271]_i_3/O
                         net (fo=65, routed)          1.380    13.496    initial_tweakey_reg[271]_i_3_n_1
    SLICE_X0Y29          LUT4 (Prop_lut4_I2_O)        0.332    13.828 r  reg_tweakey_reg[0][14]_i_2/O
                         net (fo=10, routed)          1.649    15.476    reg_tweakey_reg[0][14]_i_2_n_1
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.600 r  reg_tweakey_reg[0][126]_i_2/O
                         net (fo=24, routed)          2.285    17.886    reg_tweakey_reg[0][126]_i_2_n_1
    SLICE_X16Y34         LUT6 (Prop_lut6_I1_O)        0.124    18.010 r  reg_tweakey_reg[2][94]_i_1/O
                         net (fo=1, routed)           0.712    18.722    reg_tweakey_reg[2][94]_i_1_n_1
    SLICE_X15Y35         LDCE                                         r  reg_tweakey_reg[2][94]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            initial_tweakey_reg[255]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.710ns  (logic 3.914ns (20.919%)  route 14.796ns (79.081%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         LDCE                         0.000     0.000 r  counter_reg[1]/G
    SLICE_X14Y31         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter_reg[1]/Q
                         net (fo=35, routed)          1.780     2.411    counter[1]
    SLICE_X16Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.796 r  reg_tweakey_reg[0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.796    reg_tweakey_reg[0][15]_i_6_n_1
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.130 r  initial_tweakey_reg[383]_i_11/O[1]
                         net (fo=2, routed)           0.989     4.118    initial_tweakey3[8]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.303     4.421 f  initial_tweakey_reg[383]_i_10/O
                         net (fo=23, routed)          1.621     6.043    initial_tweakey_reg[383]_i_10_n_1
    SLICE_X14Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.167 r  reg_tweakey_reg[0][127]_i_21/O
                         net (fo=1, routed)           0.000     6.167    reg_tweakey_reg[0][127]_i_21_n_1
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.543 r  reg_tweakey_reg[0][127]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.543    reg_tweakey_reg[0][127]_i_9_n_1
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 f  reg_tweakey_reg[0][79]_i_7/O[1]
                         net (fo=6, routed)           1.120     7.986    initial_tweakey1[31]
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.306     8.292 f  reg_tweakey_reg[0][127]_i_35/O
                         net (fo=1, routed)           0.421     8.713    reg_tweakey_reg[0][127]_i_35_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.837 f  reg_tweakey_reg[0][127]_i_25/O
                         net (fo=1, routed)           0.159     8.996    reg_tweakey_reg[0][127]_i_25_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.120 f  reg_tweakey_reg[0][127]_i_10/O
                         net (fo=1, routed)           0.444     9.564    reg_tweakey_reg[0][127]_i_10_n_1
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.688 f  reg_tweakey_reg[0][127]_i_5/O
                         net (fo=59, routed)          2.275    11.963    reg_tweakey_reg[0][127]_i_5_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.152    12.115 f  initial_tweakey_reg[271]_i_3/O
                         net (fo=65, routed)          1.308    13.423    initial_tweakey_reg[271]_i_3_n_1
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.332    13.755 r  reg_tweakey_reg[0][15]_i_3/O
                         net (fo=10, routed)          1.817    15.571    reg_tweakey_reg[0][15]_i_3_n_1
    SLICE_X10Y33         LUT5 (Prop_lut5_I3_O)        0.124    15.695 r  reg_tweakey_reg[0][127]_i_2/O
                         net (fo=24, routed)          2.525    18.221    reg_tweakey_reg[0][127]_i_2_n_1
    SLICE_X13Y32         LUT2 (Prop_lut2_I0_O)        0.152    18.373 r  initial_tweakey_reg[255]_i_1/O
                         net (fo=1, routed)           0.338    18.710    initial_tweakey_reg[255]_i_1_n_1
    SLICE_X12Y31         LDCE                                         r  initial_tweakey_reg[255]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            initial_tweakey_reg[127]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.674ns  (logic 3.886ns (20.809%)  route 14.788ns (79.191%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         LDCE                         0.000     0.000 r  counter_reg[1]/G
    SLICE_X14Y31         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter_reg[1]/Q
                         net (fo=35, routed)          1.780     2.411    counter[1]
    SLICE_X16Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.796 r  reg_tweakey_reg[0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.796    reg_tweakey_reg[0][15]_i_6_n_1
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.130 r  initial_tweakey_reg[383]_i_11/O[1]
                         net (fo=2, routed)           0.989     4.118    initial_tweakey3[8]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.303     4.421 f  initial_tweakey_reg[383]_i_10/O
                         net (fo=23, routed)          1.621     6.043    initial_tweakey_reg[383]_i_10_n_1
    SLICE_X14Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.167 r  reg_tweakey_reg[0][127]_i_21/O
                         net (fo=1, routed)           0.000     6.167    reg_tweakey_reg[0][127]_i_21_n_1
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.543 r  reg_tweakey_reg[0][127]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.543    reg_tweakey_reg[0][127]_i_9_n_1
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 f  reg_tweakey_reg[0][79]_i_7/O[1]
                         net (fo=6, routed)           1.120     7.986    initial_tweakey1[31]
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.306     8.292 f  reg_tweakey_reg[0][127]_i_35/O
                         net (fo=1, routed)           0.421     8.713    reg_tweakey_reg[0][127]_i_35_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.837 f  reg_tweakey_reg[0][127]_i_25/O
                         net (fo=1, routed)           0.159     8.996    reg_tweakey_reg[0][127]_i_25_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.120 f  reg_tweakey_reg[0][127]_i_10/O
                         net (fo=1, routed)           0.444     9.564    reg_tweakey_reg[0][127]_i_10_n_1
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.688 f  reg_tweakey_reg[0][127]_i_5/O
                         net (fo=59, routed)          2.275    11.963    reg_tweakey_reg[0][127]_i_5_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.152    12.115 f  initial_tweakey_reg[271]_i_3/O
                         net (fo=65, routed)          1.308    13.423    initial_tweakey_reg[271]_i_3_n_1
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.332    13.755 r  reg_tweakey_reg[0][15]_i_3/O
                         net (fo=10, routed)          1.817    15.571    reg_tweakey_reg[0][15]_i_3_n_1
    SLICE_X10Y33         LUT5 (Prop_lut5_I3_O)        0.124    15.695 r  reg_tweakey_reg[0][127]_i_2/O
                         net (fo=24, routed)          2.525    18.221    reg_tweakey_reg[0][127]_i_2_n_1
    SLICE_X13Y32         LUT2 (Prop_lut2_I0_O)        0.124    18.345 r  initial_tweakey_reg[127]_i_1/O
                         net (fo=1, routed)           0.330    18.674    initial_tweakey_reg[127]_i_1_n_1
    SLICE_X13Y32         LDCE                                         r  initial_tweakey_reg[127]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[2][63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.651ns  (logic 3.886ns (20.836%)  route 14.765ns (79.164%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         LDCE                         0.000     0.000 r  counter_reg[1]/G
    SLICE_X14Y31         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter_reg[1]/Q
                         net (fo=35, routed)          1.780     2.411    counter[1]
    SLICE_X16Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.796 r  reg_tweakey_reg[0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.796    reg_tweakey_reg[0][15]_i_6_n_1
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.130 r  initial_tweakey_reg[383]_i_11/O[1]
                         net (fo=2, routed)           0.989     4.118    initial_tweakey3[8]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.303     4.421 f  initial_tweakey_reg[383]_i_10/O
                         net (fo=23, routed)          1.621     6.043    initial_tweakey_reg[383]_i_10_n_1
    SLICE_X14Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.167 r  reg_tweakey_reg[0][127]_i_21/O
                         net (fo=1, routed)           0.000     6.167    reg_tweakey_reg[0][127]_i_21_n_1
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.543 r  reg_tweakey_reg[0][127]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.543    reg_tweakey_reg[0][127]_i_9_n_1
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 f  reg_tweakey_reg[0][79]_i_7/O[1]
                         net (fo=6, routed)           1.120     7.986    initial_tweakey1[31]
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.306     8.292 f  reg_tweakey_reg[0][127]_i_35/O
                         net (fo=1, routed)           0.421     8.713    reg_tweakey_reg[0][127]_i_35_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.837 f  reg_tweakey_reg[0][127]_i_25/O
                         net (fo=1, routed)           0.159     8.996    reg_tweakey_reg[0][127]_i_25_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.120 f  reg_tweakey_reg[0][127]_i_10/O
                         net (fo=1, routed)           0.444     9.564    reg_tweakey_reg[0][127]_i_10_n_1
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.688 f  reg_tweakey_reg[0][127]_i_5/O
                         net (fo=59, routed)          2.275    11.963    reg_tweakey_reg[0][127]_i_5_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.152    12.115 f  initial_tweakey_reg[271]_i_3/O
                         net (fo=65, routed)          1.308    13.423    initial_tweakey_reg[271]_i_3_n_1
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.332    13.755 r  reg_tweakey_reg[0][15]_i_3/O
                         net (fo=10, routed)          1.817    15.571    reg_tweakey_reg[0][15]_i_3_n_1
    SLICE_X10Y33         LUT5 (Prop_lut5_I3_O)        0.124    15.695 r  reg_tweakey_reg[0][127]_i_2/O
                         net (fo=24, routed)          2.222    17.917    reg_tweakey_reg[0][127]_i_2_n_1
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.041 r  reg_tweakey_reg[2][63]_i_1/O
                         net (fo=1, routed)           0.609    18.651    reg_tweakey_reg[2][63]_i_1_n_1
    SLICE_X21Y32         LDCE                                         r  reg_tweakey_reg[2][63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[0][89]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.575ns  (logic 4.119ns (22.175%)  route 14.456ns (77.825%))
  Logic Levels:           15  (CARRY4=4 LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         LDCE                         0.000     0.000 r  counter_reg[1]/G
    SLICE_X14Y31         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  counter_reg[1]/Q
                         net (fo=35, routed)          1.780     2.411    counter[1]
    SLICE_X16Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.796 r  reg_tweakey_reg[0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.796    reg_tweakey_reg[0][15]_i_6_n_1
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.130 r  initial_tweakey_reg[383]_i_11/O[1]
                         net (fo=2, routed)           0.989     4.118    initial_tweakey3[8]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.303     4.421 f  initial_tweakey_reg[383]_i_10/O
                         net (fo=23, routed)          1.621     6.043    initial_tweakey_reg[383]_i_10_n_1
    SLICE_X14Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.167 r  reg_tweakey_reg[0][127]_i_21/O
                         net (fo=1, routed)           0.000     6.167    reg_tweakey_reg[0][127]_i_21_n_1
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.543 r  reg_tweakey_reg[0][127]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.543    reg_tweakey_reg[0][127]_i_9_n_1
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.866 f  reg_tweakey_reg[0][79]_i_7/O[1]
                         net (fo=6, routed)           1.120     7.986    initial_tweakey1[31]
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.306     8.292 f  reg_tweakey_reg[0][127]_i_35/O
                         net (fo=1, routed)           0.421     8.713    reg_tweakey_reg[0][127]_i_35_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.837 f  reg_tweakey_reg[0][127]_i_25/O
                         net (fo=1, routed)           0.159     8.996    reg_tweakey_reg[0][127]_i_25_n_1
    SLICE_X12Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.120 f  reg_tweakey_reg[0][127]_i_10/O
                         net (fo=1, routed)           0.444     9.564    reg_tweakey_reg[0][127]_i_10_n_1
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.688 f  reg_tweakey_reg[0][127]_i_5/O
                         net (fo=59, routed)          2.275    11.963    reg_tweakey_reg[0][127]_i_5_n_1
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.152    12.115 f  initial_tweakey_reg[271]_i_3/O
                         net (fo=65, routed)          1.420    13.535    initial_tweakey_reg[271]_i_3_n_1
    SLICE_X1Y28          LUT4 (Prop_lut4_I2_O)        0.362    13.897 r  reg_tweakey_reg[0][9]_i_2/O
                         net (fo=9, routed)           1.369    15.266    reg_tweakey_reg[0][9]_i_2_n_1
    SLICE_X9Y32          LUT5 (Prop_lut5_I4_O)        0.327    15.593 r  reg_tweakey_reg[0][121]_i_2/O
                         net (fo=24, routed)          2.200    17.792    reg_tweakey_reg[0][121]_i_2_n_1
    SLICE_X21Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.916 r  reg_tweakey_reg[0][89]_i_1/O
                         net (fo=1, routed)           0.659    18.575    reg_tweakey_reg[0][89]_i_1_n_1
    SLICE_X20Y35         LDCE                                         r  reg_tweakey_reg[0][89]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 initial_tweakey_reg[166]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[1][38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.203ns (79.311%)  route 0.053ns (20.689%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          LDCE                         0.000     0.000 r  initial_tweakey_reg[166]/G
    SLICE_X8Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  initial_tweakey_reg[166]/Q
                         net (fo=1, routed)           0.053     0.211    initial_tweakey[166]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  reg_tweakey_reg[1][38]_i_1/O
                         net (fo=1, routed)           0.000     0.256    reg_tweakey_reg[1][38]_i_1_n_1
    SLICE_X9Y23          LDCE                                         r  reg_tweakey_reg[1][38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_tweakey_reg[1][16]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[1][97]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.223ns (81.954%)  route 0.049ns (18.046%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         LDCE                         0.000     0.000 r  reg_tweakey_reg[1][16]/G
    SLICE_X10Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  reg_tweakey_reg[1][16]/Q
                         net (fo=1, routed)           0.049     0.227    permute_tweakey_return[32]
    SLICE_X11Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.272 r  reg_tweakey_reg[1][97]_i_1/O
                         net (fo=1, routed)           0.000     0.272    reg_tweakey_reg[1][97]_i_1_n_1
    SLICE_X11Y22         LDCE                                         r  reg_tweakey_reg[1][97]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 initial_tweakey_reg[278]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[0][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.203ns (65.872%)  route 0.105ns (34.128%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         LDCE                         0.000     0.000 r  initial_tweakey_reg[278]/G
    SLICE_X11Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  initial_tweakey_reg[278]/Q
                         net (fo=1, routed)           0.105     0.263    initial_tweakey[278]
    SLICE_X11Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.308 r  reg_tweakey_reg[0][22]_i_1/O
                         net (fo=1, routed)           0.000     0.308    reg_tweakey_reg[0][22]_i_1_n_1
    SLICE_X11Y25         LDCE                                         r  reg_tweakey_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 initial_tweakey_reg[101]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[2][101]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.203ns (56.579%)  route 0.156ns (43.421%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          LDCE                         0.000     0.000 r  initial_tweakey_reg[101]/G
    SLICE_X7Y22          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  initial_tweakey_reg[101]/Q
                         net (fo=1, routed)           0.156     0.314    initial_tweakey[101]
    SLICE_X10Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.359 r  reg_tweakey_reg[2][101]_i_1/O
                         net (fo=1, routed)           0.000     0.359    reg_tweakey_reg[2][101]_i_1_n_1
    SLICE_X10Y22         LDCE                                         r  reg_tweakey_reg[2][101]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 initial_tweakey_reg[208]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[1][80]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.203ns (56.092%)  route 0.159ns (43.908%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         LDCE                         0.000     0.000 r  initial_tweakey_reg[208]/G
    SLICE_X12Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  initial_tweakey_reg[208]/Q
                         net (fo=1, routed)           0.159     0.317    initial_tweakey[208]
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.045     0.362 r  reg_tweakey_reg[1][80]_i_1/O
                         net (fo=1, routed)           0.000     0.362    reg_tweakey_reg[1][80]_i_1_n_1
    SLICE_X12Y30         LDCE                                         r  reg_tweakey_reg[1][80]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 initial_tweakey_reg[326]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[0][70]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.203ns (55.199%)  route 0.165ns (44.801%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          LDCE                         0.000     0.000 r  initial_tweakey_reg[326]/G
    SLICE_X4Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  initial_tweakey_reg[326]/Q
                         net (fo=1, routed)           0.053     0.211    initial_tweakey[326]
    SLICE_X5Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  reg_tweakey_reg[0][70]_i_1/O
                         net (fo=1, routed)           0.112     0.368    reg_tweakey_reg[0][70]_i_1_n_1
    SLICE_X5Y24          LDCE                                         r  reg_tweakey_reg[0][70]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_plaintext_reg[50]/G
                            (positive level-sensitive latch)
  Destination:            reg_plaintext_reg[50]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.203ns (54.682%)  route 0.168ns (45.318%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         LDCE                         0.000     0.000 r  reg_plaintext_reg[50]/G
    SLICE_X19Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_plaintext_reg[50]/Q
                         net (fo=17, routed)          0.168     0.326    p_0_in[2]
    SLICE_X19Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  reg_plaintext_reg[50]_i_1/O
                         net (fo=1, routed)           0.000     0.371    reg_plaintext_reg[50]_i_1_n_1
    SLICE_X19Y23         LDCE                                         r  reg_plaintext_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 initial_tweakey_reg[138]/G
                            (positive level-sensitive latch)
  Destination:            reg_tweakey_reg[1][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.265ns (70.401%)  route 0.111ns (29.599%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          LDCE                         0.000     0.000 r  initial_tweakey_reg[138]/G
    SLICE_X3Y33          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  initial_tweakey_reg[138]/Q
                         net (fo=1, routed)           0.111     0.331    initial_tweakey[138]
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.045     0.376 r  reg_tweakey_reg[1][10]_i_1/O
                         net (fo=1, routed)           0.000     0.376    reg_tweakey_reg[1][10]_i_1_n_1
    SLICE_X3Y35          LDCE                                         r  reg_tweakey_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_plaintext_reg[60]/G
                            (positive level-sensitive latch)
  Destination:            reg_ciphertext_reg[60]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.203ns (53.092%)  route 0.179ns (46.908%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         LDCE                         0.000     0.000 r  reg_plaintext_reg[60]/G
    SLICE_X25Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_plaintext_reg[60]/Q
                         net (fo=14, routed)          0.179     0.337    p_0_in0_in[4]
    SLICE_X25Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.382 r  reg_ciphertext_reg[60]_i_1/O
                         net (fo=1, routed)           0.000     0.382    reg_ciphertext_reg[60]_i_1_n_1
    SLICE_X25Y26         LDCE                                         r  reg_ciphertext_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_plaintext_reg[46]/G
                            (positive level-sensitive latch)
  Destination:            reg_plaintext_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.203ns (52.664%)  route 0.182ns (47.336%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         LDCE                         0.000     0.000 r  reg_plaintext_reg[46]/G
    SLICE_X27Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_plaintext_reg[46]/Q
                         net (fo=12, routed)          0.127     0.285    p_0_in5_in[6]
    SLICE_X26Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.330 r  reg_plaintext_reg[46]_i_1/O
                         net (fo=1, routed)           0.056     0.385    reg_plaintext_reg[46]_i_1_n_1
    SLICE_X27Y24         LDCE                                         r  reg_plaintext_reg[46]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay          1038 Endpoints
Min Delay          1038 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_plaintext_reg[98]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.405ns  (logic 1.138ns (10.937%)  route 9.267ns (89.063%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         1.904     7.059    current_state_reg[1]_rep_n_1
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.183 f  reg_plaintext_reg[32]_i_7/O
                         net (fo=33, routed)          1.146     8.329    reg_plaintext_reg[32]_i_7_n_1
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  reg_plaintext_reg[32]_i_4/O
                         net (fo=96, routed)          3.926    12.378    reg_plaintext_reg[32]_i_4_n_1
    SLICE_X17Y21         LUT5 (Prop_lut5_I0_O)        0.124    12.502 r  reg_plaintext_reg[98]_i_3/O
                         net (fo=1, routed)           1.100    13.602    reg_plaintext_reg[98]_i_3_n_1
    SLICE_X13Y20         LUT5 (Prop_lut5_I0_O)        0.124    13.726 r  reg_plaintext_reg[98]_i_2/O
                         net (fo=1, routed)           0.670    14.396    reg_plaintext_reg[98]_i_2_n_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I2_O)        0.124    14.520 r  reg_plaintext_reg[98]_i_1/O
                         net (fo=1, routed)           0.521    15.042    reg_plaintext_reg[98]_i_1_n_1
    SLICE_X13Y20         LDCE                                         r  reg_plaintext_reg[98]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_plaintext_reg[101]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.137ns  (logic 1.138ns (11.226%)  route 8.999ns (88.774%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         1.904     7.059    current_state_reg[1]_rep_n_1
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.183 f  reg_plaintext_reg[32]_i_7/O
                         net (fo=33, routed)          1.146     8.329    reg_plaintext_reg[32]_i_7_n_1
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  reg_plaintext_reg[32]_i_4/O
                         net (fo=96, routed)          3.906    12.359    reg_plaintext_reg[32]_i_4_n_1
    SLICE_X16Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.483 r  reg_plaintext_reg[101]_i_4/O
                         net (fo=1, routed)           0.669    13.152    reg_plaintext_reg[101]_i_4_n_1
    SLICE_X16Y22         LUT5 (Prop_lut5_I4_O)        0.124    13.276 r  reg_plaintext_reg[101]_i_3/O
                         net (fo=1, routed)           0.806    14.082    reg_plaintext_reg[101]_i_3_n_1
    SLICE_X14Y22         LUT4 (Prop_lut4_I3_O)        0.124    14.206 r  reg_plaintext_reg[101]_i_1/O
                         net (fo=1, routed)           0.568    14.774    reg_plaintext_reg[101]_i_1_n_1
    SLICE_X14Y22         LDCE                                         r  reg_plaintext_reg[101]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_plaintext_reg[100]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.111ns  (logic 1.262ns (12.482%)  route 8.849ns (87.518%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         1.904     7.059    current_state_reg[1]_rep_n_1
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.183 f  reg_plaintext_reg[32]_i_7/O
                         net (fo=33, routed)          1.146     8.329    reg_plaintext_reg[32]_i_7_n_1
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  reg_plaintext_reg[32]_i_4/O
                         net (fo=96, routed)          3.735    12.188    reg_plaintext_reg[32]_i_4_n_1
    SLICE_X16Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.312 r  reg_plaintext_reg[100]_i_5/O
                         net (fo=1, routed)           0.669    12.981    reg_plaintext_reg[100]_i_5_n_1
    SLICE_X16Y21         LUT5 (Prop_lut5_I0_O)        0.124    13.105 r  reg_plaintext_reg[100]_i_3/O
                         net (fo=1, routed)           0.951    14.055    reg_plaintext_reg[100]_i_3_n_1
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.179 r  reg_plaintext_reg[100]_i_2/O
                         net (fo=1, routed)           0.444    14.623    reg_plaintext_reg[100]_i_2_n_1
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.124    14.747 r  reg_plaintext_reg[100]_i_1/O
                         net (fo=1, routed)           0.000    14.747    reg_plaintext_reg[100]_i_1_n_1
    SLICE_X12Y21         LDCE                                         r  reg_plaintext_reg[100]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_plaintext_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.086ns  (logic 1.366ns (13.544%)  route 8.720ns (86.456%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         1.904     7.059    current_state_reg[1]_rep_n_1
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.183 f  reg_plaintext_reg[32]_i_7/O
                         net (fo=33, routed)          1.146     8.329    reg_plaintext_reg[32]_i_7_n_1
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  reg_plaintext_reg[32]_i_4/O
                         net (fo=96, routed)          3.906    12.359    reg_plaintext_reg[32]_i_4_n_1
    SLICE_X21Y20         LUT4 (Prop_lut4_I3_O)        0.150    12.509 r  reg_plaintext_reg[5]_i_3/O
                         net (fo=1, routed)           0.433    12.942    reg_plaintext_reg[5]_i_3_n_1
    SLICE_X21Y20         LUT6 (Prop_lut6_I3_O)        0.326    13.268 r  reg_plaintext_reg[5]_i_2/O
                         net (fo=1, routed)           0.951    14.219    reg_plaintext_reg[5]_i_2_n_1
    SLICE_X16Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.343 r  reg_plaintext_reg[5]_i_1/O
                         net (fo=1, routed)           0.379    14.722    reg_plaintext_reg[5]_i_1_n_1
    SLICE_X16Y20         LDCE                                         r  reg_plaintext_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_plaintext_reg[99]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.004ns  (logic 1.368ns (13.674%)  route 8.636ns (86.326%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         1.904     7.059    current_state_reg[1]_rep_n_1
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.183 f  reg_plaintext_reg[32]_i_7/O
                         net (fo=33, routed)          1.146     8.329    reg_plaintext_reg[32]_i_7_n_1
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  reg_plaintext_reg[32]_i_4/O
                         net (fo=96, routed)          3.906    12.359    reg_plaintext_reg[32]_i_4_n_1
    SLICE_X16Y22         LUT5 (Prop_lut5_I4_O)        0.152    12.511 r  reg_plaintext_reg[99]_i_4/O
                         net (fo=1, routed)           0.723    13.234    reg_plaintext_reg[99]_i_4_n_1
    SLICE_X16Y19         LUT5 (Prop_lut5_I4_O)        0.326    13.560 r  reg_plaintext_reg[99]_i_3/O
                         net (fo=1, routed)           0.957    14.517    reg_plaintext_reg[99]_i_3_n_1
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.641 r  reg_plaintext_reg[99]_i_1/O
                         net (fo=1, routed)           0.000    14.641    reg_plaintext_reg[99]_i_1_n_1
    SLICE_X13Y20         LDCE                                         r  reg_plaintext_reg[99]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_plaintext_reg[34]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.889ns  (logic 1.138ns (11.508%)  route 8.751ns (88.492%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         1.904     7.059    current_state_reg[1]_rep_n_1
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.183 f  reg_plaintext_reg[32]_i_7/O
                         net (fo=33, routed)          1.146     8.329    reg_plaintext_reg[32]_i_7_n_1
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  reg_plaintext_reg[32]_i_4/O
                         net (fo=96, routed)          3.747    12.200    reg_plaintext_reg[32]_i_4_n_1
    SLICE_X18Y22         LUT6 (Prop_lut6_I2_O)        0.124    12.324 r  reg_plaintext_reg[34]_i_3/O
                         net (fo=1, routed)           0.675    13.000    reg_plaintext_reg[34]_i_3_n_1
    SLICE_X18Y22         LUT5 (Prop_lut5_I1_O)        0.124    13.124 r  reg_plaintext_reg[34]_i_2/O
                         net (fo=1, routed)           0.710    13.833    reg_plaintext_reg[34]_i_2_n_1
    SLICE_X16Y22         LUT3 (Prop_lut3_I2_O)        0.124    13.957 r  reg_plaintext_reg[34]_i_1/O
                         net (fo=1, routed)           0.568    14.525    reg_plaintext_reg[34]_i_1_n_1
    SLICE_X17Y22         LDCE                                         r  reg_plaintext_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_plaintext_reg[108]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.832ns  (logic 1.138ns (11.575%)  route 8.694ns (88.425%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         1.904     7.059    current_state_reg[1]_rep_n_1
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.183 f  reg_plaintext_reg[32]_i_7/O
                         net (fo=33, routed)          1.146     8.329    reg_plaintext_reg[32]_i_7_n_1
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  reg_plaintext_reg[32]_i_4/O
                         net (fo=96, routed)          3.591    12.044    reg_plaintext_reg[32]_i_4_n_1
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.168 r  reg_plaintext_reg[108]_i_4/O
                         net (fo=1, routed)           0.689    12.857    reg_plaintext_reg[108]_i_4_n_1
    SLICE_X28Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.981 r  reg_plaintext_reg[108]_i_3/O
                         net (fo=1, routed)           0.795    13.776    reg_plaintext_reg[108]_i_3_n_1
    SLICE_X25Y29         LUT4 (Prop_lut4_I3_O)        0.124    13.900 r  reg_plaintext_reg[108]_i_1/O
                         net (fo=1, routed)           0.568    14.469    reg_plaintext_reg[108]_i_1_n_1
    SLICE_X25Y29         LDCE                                         r  reg_plaintext_reg[108]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_plaintext_reg[97]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.775ns  (logic 1.132ns (11.581%)  route 8.643ns (88.419%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         1.904     7.059    current_state_reg[1]_rep_n_1
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.183 f  reg_plaintext_reg[32]_i_7/O
                         net (fo=33, routed)          1.146     8.329    reg_plaintext_reg[32]_i_7_n_1
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  reg_plaintext_reg[32]_i_4/O
                         net (fo=96, routed)          3.922    12.375    reg_plaintext_reg[32]_i_4_n_1
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.499 r  reg_plaintext_reg[97]_i_3/O
                         net (fo=1, routed)           0.804    13.303    reg_plaintext_reg[97]_i_3_n_1
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    13.427 r  reg_plaintext_reg[97]_i_2/O
                         net (fo=1, routed)           0.484    13.911    reg_plaintext_reg[97]_i_2_n_1
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.118    14.029 r  reg_plaintext_reg[97]_i_1/O
                         net (fo=1, routed)           0.382    14.411    reg_plaintext_reg[97]_i_1_n_1
    SLICE_X12Y21         LDCE                                         r  reg_plaintext_reg[97]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_plaintext_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.747ns  (logic 1.388ns (14.240%)  route 8.359ns (85.760%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         1.904     7.059    current_state_reg[1]_rep_n_1
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.183 f  reg_plaintext_reg[32]_i_7/O
                         net (fo=33, routed)          1.146     8.329    reg_plaintext_reg[32]_i_7_n_1
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  reg_plaintext_reg[32]_i_4/O
                         net (fo=96, routed)          3.260    11.713    reg_plaintext_reg[32]_i_4_n_1
    SLICE_X22Y20         LUT4 (Prop_lut4_I3_O)        0.150    11.863 r  reg_plaintext_reg[6]_i_3/O
                         net (fo=1, routed)           0.974    12.838    reg_plaintext_reg[6]_i_3_n_1
    SLICE_X22Y20         LUT6 (Prop_lut6_I3_O)        0.348    13.186 r  reg_plaintext_reg[6]_i_2/O
                         net (fo=1, routed)           1.074    14.260    reg_plaintext_reg[6]_i_2_n_1
    SLICE_X17Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.384 r  reg_plaintext_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    14.384    reg_plaintext_reg[6]_i_1_n_1
    SLICE_X17Y20         LDCE                                         r  reg_plaintext_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_plaintext_reg[33]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.686ns  (logic 1.368ns (14.123%)  route 8.318ns (85.877%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.924    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.020 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.616     4.637    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.518     5.155 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         1.904     7.059    current_state_reg[1]_rep_n_1
    SLICE_X18Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.183 f  reg_plaintext_reg[32]_i_7/O
                         net (fo=33, routed)          1.146     8.329    reg_plaintext_reg[32]_i_7_n_1
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  reg_plaintext_reg[32]_i_4/O
                         net (fo=96, routed)          3.590    12.043    reg_plaintext_reg[32]_i_4_n_1
    SLICE_X20Y21         LUT5 (Prop_lut5_I3_O)        0.152    12.195 r  reg_plaintext_reg[33]_i_3/O
                         net (fo=1, routed)           0.806    13.001    reg_plaintext_reg[33]_i_3_n_1
    SLICE_X18Y21         LUT5 (Prop_lut5_I1_O)        0.326    13.327 r  reg_plaintext_reg[33]_i_2/O
                         net (fo=1, routed)           0.872    14.199    reg_plaintext_reg[33]_i_2_n_1
    SLICE_X19Y21         LUT3 (Prop_lut3_I2_O)        0.124    14.323 r  reg_plaintext_reg[33]_i_1/O
                         net (fo=1, routed)           0.000    14.323    reg_plaintext_reg[33]_i_1_n_1
    SLICE_X19Y21         LDCE                                         r  reg_plaintext_reg[33]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.189ns (40.290%)  route 0.280ns (59.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[0]/Q
                         net (fo=314, routed)         0.280     1.762    current_state[0]
    SLICE_X18Y46         LUT4 (Prop_lut4_I0_O)        0.048     1.810 r  counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    counter_reg[4]_i_1_n_1
    SLICE_X18Y46         LDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            isLoadDone_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.186ns (32.908%)  route 0.379ns (67.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[0]/Q
                         net (fo=314, routed)         0.269     1.751    current_state[0]
    SLICE_X18Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.796 r  isLoadDone_reg_i_1/O
                         net (fo=1, routed)           0.110     1.906    isLoadDone_reg_i_1_n_1
    SLICE_X18Y42         LDCE                                         r  isLoadDone_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.186ns (32.353%)  route 0.389ns (67.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[0]/Q
                         net (fo=314, routed)         0.273     1.755    current_state[0]
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     1.916    counter_reg[3]_i_1_n_1
    SLICE_X18Y42         LDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.189ns (32.746%)  route 0.388ns (67.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[0]/Q
                         net (fo=314, routed)         0.269     1.751    current_state[0]
    SLICE_X18Y42         LUT5 (Prop_lut5_I0_O)        0.048     1.799 r  counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.119     1.918    counter_reg[5]_i_1_n_1
    SLICE_X18Y42         LDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_tweakey_reg[2][90]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.186ns (32.197%)  route 0.392ns (67.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[2]/Q
                         net (fo=502, routed)         0.392     1.873    current_state[2]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.918 r  reg_tweakey_reg[2][90]_i_1/O
                         net (fo=1, routed)           0.000     1.918    reg_tweakey_reg[2][90]_i_1_n_1
    SLICE_X15Y34         LDCE                                         r  reg_tweakey_reg[2][90]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_tweakey_reg[2][89]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.186ns (30.407%)  route 0.426ns (69.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[2]/Q
                         net (fo=502, routed)         0.426     1.907    current_state[2]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.952 r  reg_tweakey_reg[2][89]_i_1/O
                         net (fo=1, routed)           0.000     1.952    reg_tweakey_reg[2][89]_i_1_n_1
    SLICE_X15Y34         LDCE                                         r  reg_tweakey_reg[2][89]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            isEncDone_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.164ns (26.136%)  route 0.463ns (73.864%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.164     1.505 r  current_state_reg[1]_rep/Q
                         net (fo=174, routed)         0.463     1.968    current_state_reg[1]_rep_n_1
    SLICE_X22Y38         LDCE                                         r  isEncDone_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_tweakey_reg[1][89]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.186ns (27.669%)  route 0.486ns (72.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[2]/Q
                         net (fo=502, routed)         0.431     1.912    current_state[2]
    SLICE_X19Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.957 r  reg_tweakey_reg[1][89]_i_1/O
                         net (fo=1, routed)           0.056     2.013    reg_tweakey_reg[1][89]_i_1_n_1
    SLICE_X18Y34         LDCE                                         r  reg_tweakey_reg[1][89]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            initial_tweakey_reg[203]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.186ns (27.230%)  route 0.497ns (72.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[0]/Q
                         net (fo=314, routed)         0.497     1.979    current_state[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I1_O)        0.045     2.024 r  initial_tweakey_reg[203]_i_1/O
                         net (fo=1, routed)           0.000     2.024    initial_tweakey_reg[203]_i_1_n_1
    SLICE_X4Y38          LDCE                                         r  initial_tweakey_reg[203]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            initial_tweakey_reg[189]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.186ns (27.185%)  route 0.498ns (72.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.341    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  current_state_reg[0]/Q
                         net (fo=314, routed)         0.498     1.980    current_state[0]
    SLICE_X18Y31         LUT5 (Prop_lut5_I1_O)        0.045     2.025 r  initial_tweakey_reg[189]_i_1/O
                         net (fo=1, routed)           0.000     2.025    initial_tweakey_reg[189]_i_1_n_1
    SLICE_X18Y31         LDCE                                         r  initial_tweakey_reg[189]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_ciphertext_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.439ns  (logic 2.778ns (51.076%)  route 2.661ns (48.924%))
  Logic Levels:           13  (CARRY4=10 LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         LDCE                         0.000     0.000 r  reg_ciphertext_reg[15]/G
    SLICE_X28Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  reg_ciphertext_reg[15]/Q
                         net (fo=1, routed)           1.101     1.726    reg_ciphertext[15]
    SLICE_X23Y20         LUT3 (Prop_lut3_I1_O)        0.124     1.850 r  done_OBUF_inst_i_49/O
                         net (fo=1, routed)           0.000     1.850    done_OBUF_inst_i_49_n_1
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.400 r  done_OBUF_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.400    done_OBUF_inst_i_41_n_1
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.514 r  done_OBUF_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.514    done_OBUF_inst_i_36_n_1
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.628 r  done_OBUF_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.628    done_OBUF_inst_i_31_n_1
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.742 r  done_OBUF_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.742    done_OBUF_inst_i_26_n_1
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.856 r  done_OBUF_inst_i_21/CO[3]
                         net (fo=1, routed)           0.009     2.865    done_OBUF_inst_i_21_n_1
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.979 r  done_OBUF_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.979    done_OBUF_inst_i_16_n_1
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.093 r  done_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.093    done_OBUF_inst_i_11_n_1
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.207 r  done_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.207    done_OBUF_inst_i_6_n_1
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.321 r  done_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.321    done_OBUF_inst_i_2_n_1
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.549 f  done_OBUF_inst_i_1/CO[2]
                         net (fo=3, routed)           1.551     5.100    done_OBUF
    SLICE_X18Y38         LUT5 (Prop_lut5_I1_O)        0.339     5.439 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.439    next_state[1]
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.786     0.786 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.610    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.701 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.496     4.197    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]/C

Slack:                    inf
  Source:                 reg_ciphertext_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            current_state_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.134ns  (logic 2.752ns (53.608%)  route 2.382ns (46.392%))
  Logic Levels:           13  (CARRY4=10 LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         LDCE                         0.000     0.000 r  reg_ciphertext_reg[15]/G
    SLICE_X28Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  reg_ciphertext_reg[15]/Q
                         net (fo=1, routed)           1.101     1.726    reg_ciphertext[15]
    SLICE_X23Y20         LUT3 (Prop_lut3_I1_O)        0.124     1.850 r  done_OBUF_inst_i_49/O
                         net (fo=1, routed)           0.000     1.850    done_OBUF_inst_i_49_n_1
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.400 r  done_OBUF_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.400    done_OBUF_inst_i_41_n_1
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.514 r  done_OBUF_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.514    done_OBUF_inst_i_36_n_1
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.628 r  done_OBUF_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.628    done_OBUF_inst_i_31_n_1
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.742 r  done_OBUF_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.742    done_OBUF_inst_i_26_n_1
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.856 r  done_OBUF_inst_i_21/CO[3]
                         net (fo=1, routed)           0.009     2.865    done_OBUF_inst_i_21_n_1
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.979 r  done_OBUF_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.979    done_OBUF_inst_i_16_n_1
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.093 r  done_OBUF_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.093    done_OBUF_inst_i_11_n_1
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.207 r  done_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.207    done_OBUF_inst_i_6_n_1
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.321 r  done_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.321    done_OBUF_inst_i_2_n_1
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.549 f  done_OBUF_inst_i_1/CO[2]
                         net (fo=3, routed)           1.272     4.821    done_OBUF
    SLICE_X18Y38         LUT5 (Prop_lut5_I1_O)        0.313     5.134 r  current_state[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     5.134    current_state[1]_rep_i_1_n_1
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.786     0.786 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.610    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.701 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.496     4.197    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.839ns  (logic 1.157ns (30.127%)  route 2.683ns (69.873%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B14                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    B14                  IBUF (Prop_ibuf_I_O)         1.005     1.005 r  start_IBUF_inst/O
                         net (fo=1, routed)           2.046     3.051    start_IBUF
    SLICE_X21Y39         LUT5 (Prop_lut5_I3_O)        0.152     3.203 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.637     3.839    next_state[0]
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.786     0.786 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.610    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.701 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.497     4.198    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.007ns  (logic 1.002ns (33.329%)  route 2.005ns (66.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E13                  IBUF (Prop_ibuf_I_O)         1.002     1.002 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.005     3.007    reset_IBUF
    SLICE_X20Y39         FDCE                                         f  current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.786     0.786 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.610    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.701 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.497     4.198    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.007ns  (logic 1.002ns (33.329%)  route 2.005ns (66.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E13                  IBUF (Prop_ibuf_I_O)         1.002     1.002 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.005     3.007    reset_IBUF
    SLICE_X20Y39         FDCE                                         f  current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.786     0.786 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.610    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.701 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.497     4.198    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.441ns  (logic 1.002ns (41.048%)  route 1.439ns (58.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E13                  IBUF (Prop_ibuf_I_O)         1.002     1.002 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.439     2.441    reset_IBUF
    SLICE_X18Y38         FDCE                                         f  current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.786     0.786 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.610    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.701 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.496     4.197    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            current_state_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.441ns  (logic 1.002ns (41.048%)  route 1.439ns (58.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E13                  IBUF (Prop_ibuf_I_O)         1.002     1.002 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.439     2.441    reset_IBUF
    SLICE_X18Y38         FDCE                                         f  current_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.786     0.786 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.610    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.701 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.496     4.197    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 isLoadDone_reg/G
                            (positive level-sensitive latch)
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.229ns (40.168%)  route 0.341ns (59.832%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         LDCE                         0.000     0.000 r  isLoadDone_reg/G
    SLICE_X18Y42         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  isLoadDone_reg/Q
                         net (fo=2, routed)           0.341     0.522    isLoadDone
    SLICE_X18Y38         LUT5 (Prop_lut5_I4_O)        0.048     0.570 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.570    next_state[1]
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     1.854    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]/C

Slack:                    inf
  Source:                 isLoadDone_reg/G
                            (positive level-sensitive latch)
  Destination:            current_state_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.226ns (32.235%)  route 0.475ns (67.765%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         LDCE                         0.000     0.000 r  isLoadDone_reg/G
    SLICE_X18Y42         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  isLoadDone_reg/Q
                         net (fo=2, routed)           0.475     0.656    isLoadDone
    SLICE_X18Y38         LUT5 (Prop_lut5_I4_O)        0.045     0.701 r  current_state[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.701    current_state[1]_rep_i_1_n_1
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     1.854    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            current_state_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.153ns (21.528%)  route 0.559ns (78.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E13                  IBUF (Prop_ibuf_I_O)         0.153     0.153 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.559     0.713    reset_IBUF
    SLICE_X18Y38         FDCE                                         f  current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     1.854    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            current_state_reg[1]_rep/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.153ns (21.528%)  route 0.559ns (78.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E13                  IBUF (Prop_ibuf_I_O)         0.153     0.153 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.559     0.713    reset_IBUF
    SLICE_X18Y38         FDCE                                         f  current_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     1.854    clock_IBUF_BUFG
    SLICE_X18Y38         FDCE                                         r  current_state_reg[1]_rep/C

Slack:                    inf
  Source:                 isEncDone_reg/G
                            (positive level-sensitive latch)
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.220ns (26.568%)  route 0.608ns (73.432%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  isEncDone_reg/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  isEncDone_reg/Q
                         net (fo=1, routed)           0.398     0.576    isEncDone
    SLICE_X21Y39         LUT5 (Prop_lut5_I0_O)        0.042     0.618 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.210     0.828    next_state[0]
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     1.854    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            current_state_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.153ns (14.126%)  route 0.933ns (85.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E13                  IBUF (Prop_ibuf_I_O)         0.153     0.153 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.933     1.086    reset_IBUF
    SLICE_X20Y39         FDCE                                         f  current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     1.854    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            current_state_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.153ns (14.126%)  route 0.933ns (85.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    E13                  IBUF (Prop_ibuf_I_O)         0.153     0.153 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.933     1.086    reset_IBUF
    SLICE_X20Y39         FDCE                                         f  current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    G12                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clock_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     1.854    clock_IBUF_BUFG
    SLICE_X20Y39         FDCE                                         r  current_state_reg[2]/C





