{"vcs1":{"timestamp_begin":1739348867.434748469, "rt":0.26, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739348867.767937438, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739348868.082242673, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739348867.211611516}
{"VCS_COMP_START_TIME": 1739348867.211611516}
{"VCS_COMP_END_TIME": 1739348868.299208409}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265448}}
{"vcselab": {"peak_mem": 150344}}
