{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749511486346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749511486347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  9 17:24:46 2025 " "Processing started: Mon Jun  9 17:24:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749511486347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1749511486347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipeline_Processor -c Pipeline_Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline_Processor -c Pipeline_Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1749511486347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1749511486855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1749511486855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/riscvpipeline_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/riscvpipeline_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvpipeline_tb " "Found entity 1: riscvpipeline_tb" {  } { { "testbenches/riscvpipeline_tb.sv" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/testbenches/riscvpipeline_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/riscvpipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/riscvpipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscvpipeline " "Found entity 1: riscvpipeline" {  } { { "pipelined_processor/riscvpipeline.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "pipelined_processor/regfile.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494502 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pipelined_datapath.v(89) " "Verilog HDL warning at pipelined_datapath.v(89): extended using \"x\" or \"z\"" {  } { { "pipelined_processor/pipelined_datapath.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1749511494503 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pipelined_datapath.v(95) " "Verilog HDL warning at pipelined_datapath.v(95): extended using \"x\" or \"z\"" {  } { { "pipelined_processor/pipelined_datapath.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1749511494504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/pipelined_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/pipelined_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_datapath " "Found entity 1: pipelined_datapath" {  } { { "pipelined_processor/pipelined_datapath.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "pipelined_processor/imem.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/flopenr.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/flopenr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "pipelined_processor/flopenr.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/flopenr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.v(19) " "Verilog HDL warning at extend.v(19): extended using \"x\" or \"z\"" {  } { { "pipelined_processor/extend.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/extend.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1749511494508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "pipelined_processor/extend.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "pipelined_processor/dmem.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494510 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(15) " "Verilog HDL warning at alu.v(15): extended using \"x\" or \"z\"" {  } { { "pipelined_processor/alu.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/alu.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1749511494512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "pipelined_processor/alu.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "control_unit/maindec.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/maindec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "control_unit/hazard_unit.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "control_unit/forwarding_unit.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "control_unit/controller.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "control_unit/aludec.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "pipeline_registers/mem_wb.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipeline_registers/mem_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "pipeline_registers/if_id.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipeline_registers/if_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "pipeline_registers/id_ex.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipeline_registers/id_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "pipeline_registers/ex_mem.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipeline_registers/ex_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749511494528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749511494528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscvpipeline " "Elaborating entity \"riscvpipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1749511494591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "pipelined_processor/riscvpipeline.v" "c" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749511494593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "control_unit/controller.v" "md" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/controller.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749511494595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 maindec.v(11) " "Verilog HDL assignment warning at maindec.v(11): truncated value with size 9 to match size of target (8)" {  } { { "control_unit/maindec.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/maindec.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749511494595 "|riscvpipeline|controller:c|maindec:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "control_unit/controller.v" "ad" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/control_unit/controller.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749511494596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_datapath pipelined_datapath:dp " "Elaborating entity \"pipelined_datapath\" for hierarchy \"pipelined_datapath:dp\"" {  } { { "pipelined_processor/riscvpipeline.v" "dp" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/riscvpipeline.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749511494597 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcplus4F pipelined_datapath.v(21) " "Verilog HDL or VHDL warning at pipelined_datapath.v(21): object \"pcplus4F\" assigned a value but never read" {  } { { "pipelined_processor/pipelined_datapath.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749511494602 "|riscvpipeline|pipelined_datapath:dp"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pcnextFD pipelined_datapath.v(21) " "Verilog HDL warning at pipelined_datapath.v(21): object pcnextFD used but never assigned" {  } { { "pipelined_processor/pipelined_datapath.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1749511494602 "|riscvpipeline|pipelined_datapath:dp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pcnextFD 0 pipelined_datapath.v(21) " "Net \"pcnextFD\" at pipelined_datapath.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "pipelined_processor/pipelined_datapath.v" "" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749511494602 "|riscvpipeline|pipelined_datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr pipelined_datapath:dp\|flopenr:if_id_instr " "Elaborating entity \"flopenr\" for hierarchy \"pipelined_datapath:dp\|flopenr:if_id_instr\"" {  } { { "pipelined_processor/pipelined_datapath.v" "if_id_instr" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749511494603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipelined_datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"pipelined_datapath:dp\|regfile:rf\"" {  } { { "pipelined_processor/pipelined_datapath.v" "rf" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749511494606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend pipelined_datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"pipelined_datapath:dp\|extend:ext\"" {  } { { "pipelined_processor/pipelined_datapath.v" "ext" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749511494609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex pipelined_datapath:dp\|id_ex:id_ex_reg " "Elaborating entity \"id_ex\" for hierarchy \"pipelined_datapath:dp\|id_ex:id_ex_reg\"" {  } { { "pipelined_processor/pipelined_datapath.v" "id_ex_reg" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749511494611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipelined_datapath:dp\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"pipelined_datapath:dp\|alu:alu_unit\"" {  } { { "pipelined_processor/pipelined_datapath.v" "alu_unit" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749511494614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem pipelined_datapath:dp\|ex_mem:ex_mem_reg " "Elaborating entity \"ex_mem\" for hierarchy \"pipelined_datapath:dp\|ex_mem:ex_mem_reg\"" {  } { { "pipelined_processor/pipelined_datapath.v" "ex_mem_reg" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749511494617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb pipelined_datapath:dp\|mem_wb:mem_wb_reg " "Elaborating entity \"mem_wb\" for hierarchy \"pipelined_datapath:dp\|mem_wb:mem_wb_reg\"" {  } { { "pipelined_processor/pipelined_datapath.v" "mem_wb_reg" { Text "C:/Users/dmart/SonC/Verilog/Pipelined/pipelined_processor/pipelined_datapath.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749511494619 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1749511494798 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dmart/SonC/Verilog/Pipelined/output_files/Pipeline_Processor.map.smsg " "Generated suppressed messages file C:/Users/dmart/SonC/Verilog/Pipelined/output_files/Pipeline_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1749511494845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749511494860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  9 17:24:54 2025 " "Processing ended: Mon Jun  9 17:24:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749511494860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749511494860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749511494860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1749511494860 ""}
