// Seed: 3870564323
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  always @(posedge 1) begin
    if (id_1) begin
      SystemTFIdentifier(id_5);
    end else begin
      for (id_3 = 1; 1; id_3 = 1) id_3 <= id_1;
    end
  end
endmodule
