Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 18:05:25 2020
| Host         : Nich running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file synthesizer_control_sets_placed.rpt
| Design       : synthesizer
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              92 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             284 |           75 |
| Yes          | No                    | No                     |              72 |           72 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|           Clock Signal           |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|  pskin1/freq3_inferred__0/i__n_0 |                               |                               |                1 |              1 |         1.00 |
|  pskin1/freq2_inferred__0/i__n_0 |                               |                               |                1 |              1 |         1.00 |
|  pskin1/freq4_inferred__0/i__n_0 |                               |                               |                1 |              1 |         1.00 |
|  pskin1/freq1_inferred__0/i__n_0 |                               |                               |                1 |              1 |         1.00 |
|  enable_IBUF_BUFG                |                               |                               |                7 |             12 |         1.71 |
|  clk_out_OBUF_BUFG               | sinesc_1/denom[17]_i_1_n_0    |                               |               18 |             18 |         1.00 |
|  clk_out_OBUF_BUFG               | sinesc_2/denom[17]_i_1__0_n_0 |                               |               18 |             18 |         1.00 |
|  clk_out_OBUF_BUFG               | sinesc_3/denom[17]_i_1__1_n_0 |                               |               18 |             18 |         1.00 |
|  clk_out_OBUF_BUFG               | sinesc_4/denom[17]_i_1__2_n_0 |                               |               18 |             18 |         1.00 |
|  clk_100MHz_IBUF_BUFG            |                               | cd/clear                      |                7 |             28 |         4.00 |
|  clk_out_OBUF_BUFG               |                               | sinesc_1/denom[17]_i_1_n_0    |               17 |             64 |         3.76 |
|  clk_out_OBUF_BUFG               |                               | sinesc_2/denom[17]_i_1__0_n_0 |               17 |             64 |         3.76 |
|  clk_out_OBUF_BUFG               |                               | sinesc_3/denom[17]_i_1__1_n_0 |               17 |             64 |         3.76 |
|  clk_out_OBUF_BUFG               |                               | sinesc_4/denom[17]_i_1__2_n_0 |               17 |             64 |         3.76 |
|  clk_out_OBUF_BUFG               |                               |                               |               19 |             76 |         4.00 |
+----------------------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+


