{
  "defaultInitialization": false,
  "filePreviewOnHover": false,
  "flowMenuEnabled": true,
  "markSans": false,
  "blinkEnabled": true,
  "makeMenuPlaceholder": true,
  "mobileMakeBar": true,
  "inlineStyler": true,
  "makerMode": true,
  "inlineStylerColors": false,
  "editorFlow": true,
  "internalLinkClickFlow": true,
  "contextEnabled": true,
  "saveAllContextToFrontmatter": true,
  "editorFlowStyle": "seamless",
  "autoOpenFileContext": false,
  "activeView": "all",
  "hideFrontmatter": true,
  "activeSpace": "",
  "spacesCompactMode": false,
  "defaultDateFormat": "MMM dd yyyy",
  "spacesEnabled": true,
  "spacesPerformance": false,
  "collapsedTags": [],
  "enableFolderNote": false,
  "folderIndentationLines": true,
  "revealActiveFile": false,
  "spacesStickers": true,
  "spaceRowHeight": 29,
  "spacesDisablePatch": false,
  "folderNoteInsideFolder": false,
  "folderNoteDefaultView": true,
  "sidebarTabs": true,
  "showRibbon": true,
  "deleteFileOption": "trash",
  "expandedFolders": {
    "/": [
      "LoRa/Fundamentals",
      "Computer programming 2/Assignment 3",
      "Data Structure and Algorithm/Assignment 4",
      "Probability and Statistics for Engineering/Final",
      "FPGA-Verilog",
      "FPGA-Verilog/SystemVerilog Simulation and Synthesis",
      "FPGA-Verilog/SystemVerilog Simulation and Synthesis/RTL and gate-level modeling",
      "FPGA-Verilog/SystemVerilog Simulation and Synthesis/RTL and gate-level modeling"
    ],
    "Electronics and Devices": [
      "Electronics and Devices/BJT Amplifiers/Amplification",
      "Electronics and Devices/BJT Amplifiers/DC and AC analysis",
      "Electronics and Devices/BJT Amplifiers"
    ],
    "Computer programming 2": [],
    "LoRa": [
      "LoRa/Fundamentals",
      "LoRa/Fundamentals"
    ],
    "21ES": [
      "21ES/Họp chủ nhiệm",
      "21ES/Họp chủ nhiệm"
    ],
    "Probability and Statistics for Engineering": [
      "Probability and Statistics for Engineering/Overview and Descriptive Statistics",
      "Probability and Statistics for Engineering/Lesson 1",
      "Probability and Statistics for Engineering/Lesson 1/Measures of Variablity",
      "Probability and Statistics for Engineering/Lesson 1/Measures of Variability",
      "Probability and Statistics for Engineering/Learning",
      "Probability and Statistics for Engineering/Learning/Lesson 1"
    ],
    "Data Structure and Algorithm": [
      "Data Structure and Algorithm/Assignment 2",
      "Data Structure and Algorithm/Assignment 4"
    ]
  },
  "expandedSpaces": [
    null,
    "Electronics and Devices 2",
    "/",
    null
  ],
  "openFolders": [],
  "fileIcons": [],
  "cachedSpaces": [
    "Data Structure and Algorithm",
    "Probability and Statistics for Engineering",
    "Electronics and Devices 2",
    "21ES",
    "Electronics and Devices"
  ],
  "menuTriggerChar": "/",
  "emojiTriggerChar": ":",
  "folderContextFile": "context",
  "tagContextFolder": "Context",
  "hiddenFiles": [
    "Context"
  ],
  "lineNumbers": false,
  "hiddenExtensions": [
    "mdb"
  ],
  "vaultSort": [
    "rank",
    true
  ],
  "inlineBacklinks": false,
  "inlineContext": true,
  "inlineBacklinksExpanded": true,
  "inlineContextExpanded": true,
  "inlineContextSectionsExpanded": true,
  "dataviewInlineContext": false,
  "inlineContextNameLayout": "vertical",
  "spacesSyncLastUpdated": "Context/spacesLastSync.log",
  "spacesSyncTimeoutSeconds": 10,
  "spacesAutoBackup": true,
  "spacesAutoBackupInterval": 10,
  "spacesAutoBackupLast": 1705896346761,
  "spacesUseAlias": false
}