Efinity Synthesis report for project adder
Version: 2024.2.294
Generated at: Apr 14, 2025 14:40:08
Copyright (C) 2013 - 2024  All rights reserved.

Top-level Entity Name : adder

family : Trion
device : T120F324
project : adder
root : adder
I,include : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings
output-dir : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow
work-dir : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg
write-efx-verilog : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/verilog_learnings.dbg.map.v
binary-db : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/verilog_learnings.dbg.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed

File List:

/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.elab.vdb (vdb-file) 
/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_dbg/debug_top.post.vdb (vdb-file) 

### ### Report Section Start ### ###


### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 66
Total number of FFs with enable signals: 781
CE signal <rx_ready>, number of controlling flip flops: 9
CE signal <add_flag>, number of controlling flip flops: 3
CE signal <uart_rx_inst/n925>, number of controlling flip flops: 1
CE signal <ceg_net14>, number of controlling flip flops: 32
CE signal <ceg_net32>, number of controlling flip flops: 1
CE signal <ceg_net26>, number of controlling flip flops: 3
CE signal <uart_rx_inst/n959>, number of controlling flip flops: 1
CE signal <uart_rx_inst/n961>, number of controlling flip flops: 1
CE signal <uart_rx_inst/n963>, number of controlling flip flops: 1
CE signal <uart_rx_inst/n965>, number of controlling flip flops: 1
CE signal <uart_rx_inst/n967>, number of controlling flip flops: 1
CE signal <uart_rx_inst/n969>, number of controlling flip flops: 1
CE signal <uart_rx_inst/n971>, number of controlling flip flops: 1
CE signal <uart_tx_inst/r_SM_Main[2]>, number of controlling flip flops: 10
CE signal <ceg_net28>, number of controlling flip flops: 3
CE signal <uart_tx_inst/n957>, number of controlling flip flops: 2
CE signal <edb_top_inst/ceg_net2>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n1078>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n994>, number of controlling flip flops: 21
CE signal <edb_top_inst/la0/n1595>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n1728>, number of controlling flip flops: 22
CE signal <edb_top_inst/la0/addr_ct_en>, number of controlling flip flops: 25
CE signal <edb_top_inst/la0/op_reg_en>, number of controlling flip flops: 4
CE signal <edb_top_inst/ceg_net5>, number of controlling flip flops: 6
CE signal <edb_top_inst/la0/word_ct_en>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net8>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n2581>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3470>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3485>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n3683>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n4311>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n5144>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n5977>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n6810>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n7643>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n8532>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n8547>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n8745>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n9429>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n9444>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n9642>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n10298>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n10313>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n10511>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n11163>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n11178>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n11376>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n12028>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n12043>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n12241>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n12865>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n13698>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <edb_top_inst/ceg_net11>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/tu_trigger>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/trigger_skipper_n/n468>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/n370>, number of controlling flip flops: 11
CE signal <edb_top_inst/la0/la_biu_inst/n1318>, number of controlling flip flops: 46
CE signal <edb_top_inst/ceg_net18>, number of controlling flip flops: 1
CE signal <edb_top_inst/ceg_net24>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/n1909>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/fifo_push>, number of controlling flip flops: 10
CE signal <edb_top_inst/~ceg_net27>, number of controlling flip flops: 22
CE signal <edb_top_inst/debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <edb_top_inst/debug_hub_inst/n95>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 12
Total number of FFs with set/reset signals: 739
SR signal <uart_rx_inst/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uart_rx_inst/n955>, number of controlling flip flops: 1
SR signal <uart_tx_inst/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uart_tx_inst/n945>, number of controlling flip flops: 1
SR signal <jtag_inst1_RESET>, number of controlling flip flops: 554
SR signal <edb_top_inst/la0/n2568>, number of controlling flip flops: 2
SR signal <edb_top_inst/la0/ts_resetn>, number of controlling flip flops: 65
SR signal <edb_top_inst/la0/la_resetn>, number of controlling flip flops: 58
SR signal <edb_top_inst/la0/la_biu_inst/n1902>, number of controlling flip flops: 1
SR signal <edb_top_inst/la0/n19936>, number of controlling flip flops: 1
SR signal <edb_top_inst/la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 21
SR signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n812>, number of controlling flip flops: 31
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF Output: uart_tx_inst/r_Tx_Data[1](=0)
FF Output: uart_tx_inst/r_Tx_Data[2](=0)
FF Output: uart_tx_inst/r_Tx_Data[3](=0)
FF Output: uart_tx_inst/r_Tx_Data[5](=0)
FF Output: uart_tx_inst/r_Tx_Data[6](=0)
FF Output: uart_tx_inst/r_Tx_Data[7](=0)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
adder:adder                                                     1090(12)      151(0)     1386(2)      9(0)      0(0)
 +uart_rx_inst:uart_rx                                            49(49)        0(0)    114(114)      0(0)      0(0)
 +uart_tx_inst:uart_tx                                            18(18)        0(0)      32(32)      0(0)      0(0)
 +edb_top_inst:edb_top                                        1011(1011)    151(151)  1238(1238)      9(9)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

          Clock     Flip-Flops   Memory Ports    Multipliers
          -----     ----------   ------------    -----------
            clk            536             18              0
 jtag_inst1_TCK            554              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### Memory Mapping Report (begin) ### ### ###

### ### Memory Mapping Report (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	12
OUTPUT PORTS    : 	2

EFX_ADD         : 	151
EFX_LUT4        : 	1386
   1-2  Inputs  : 	353
   3    Inputs  : 	370
   4    Inputs  : 	663
EFX_FF          : 	1090
EFX_RAM_5K      : 	9
EFX_GBUFCE      : 	2
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 12s
Elapsed synthesis time : 12s
